
SecondProgram.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000608c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  0800621c  0800621c  0001621c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006450  08006450  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08006450  08006450  00016450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006458  08006458  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006458  08006458  00016458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800645c  0800645c  0001645c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08006460  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  2000007c  080064dc  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  080064dc  00020248  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016250  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029f4  00000000  00000000  000362fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b8  00000000  00000000  00038cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012c0  00000000  00000000  0003a0a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029e01  00000000  00000000  0003b368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014693  00000000  00000000  00065169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108d31  00000000  00000000  000797fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018252d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ca0  00000000  00000000  00182580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006204 	.word	0x08006204

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08006204 	.word	0x08006204

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000570:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000574:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000578:	f003 0301 	and.w	r3, r3, #1
 800057c:	2b00      	cmp	r3, #0
 800057e:	d013      	beq.n	80005a8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000580:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000584:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000588:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800058c:	2b00      	cmp	r3, #0
 800058e:	d00b      	beq.n	80005a8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000590:	e000      	b.n	8000594 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000592:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000594:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2b00      	cmp	r3, #0
 800059c:	d0f9      	beq.n	8000592 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800059e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	b2d2      	uxtb	r2, r2
 80005a6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005a8:	687b      	ldr	r3, [r7, #4]
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	370c      	adds	r7, #12
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr

080005b6 <_write>:
#ifndef SRC_DEBUG_H_
#define SRC_DEBUG_H_


int _write(int file, char *ptr, int len)
{
 80005b6:	b580      	push	{r7, lr}
 80005b8:	b086      	sub	sp, #24
 80005ba:	af00      	add	r7, sp, #0
 80005bc:	60f8      	str	r0, [r7, #12]
 80005be:	60b9      	str	r1, [r7, #8]
 80005c0:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 80005c2:	2300      	movs	r3, #0
 80005c4:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80005c6:	2300      	movs	r3, #0
 80005c8:	617b      	str	r3, [r7, #20]
 80005ca:	e009      	b.n	80005e0 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	1c5a      	adds	r2, r3, #1
 80005d0:	60ba      	str	r2, [r7, #8]
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff ffc7 	bl	8000568 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	3301      	adds	r3, #1
 80005de:	617b      	str	r3, [r7, #20]
 80005e0:	697a      	ldr	r2, [r7, #20]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	dbf1      	blt.n	80005cc <_write+0x16>
  return len;
 80005e8:	687b      	ldr	r3, [r7, #4]
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	3718      	adds	r7, #24
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
	...

080005f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f8:	f000 fdfc 	bl	80011f4 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fc:	f000 f840 	bl	8000680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000600:	f000 f9a2 	bl	8000948 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000604:	f000 f952 	bl	80008ac <MX_USART2_UART_Init>
  MX_DMA_Init();
 8000608:	f000 f980 	bl	800090c <MX_DMA_Init>
  MX_ADC1_Init();
 800060c:	f000 f88a 	bl	8000724 <MX_ADC1_Init>
  MX_TIM4_Init();
 8000610:	f000 f8fe 	bl	8000810 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  printf("Start\r\n");
 8000614:	4816      	ldr	r0, [pc, #88]	; (8000670 <main+0x7c>)
 8000616:	f004 feaf 	bl	8005378 <puts>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800061a:	2201      	movs	r2, #1
 800061c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000620:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000624:	f002 fbb2 	bl	8002d8c <HAL_GPIO_WritePin>
  msgMode = true;
 8000628:	4b12      	ldr	r3, [pc, #72]	; (8000674 <main+0x80>)
 800062a:	2201      	movs	r2, #1
 800062c:	701a      	strb	r2, [r3, #0]
  //initialisation();
  //test();
  busTest();
 800062e:	f000 fa03 	bl	8000a38 <busTest>
  //msgMode = true;
  //scanShortAdd();
  getResponse = false;
 8000632:	4b11      	ldr	r3, [pc, #68]	; (8000678 <main+0x84>)
 8000634:	2200      	movs	r2, #0
 8000636:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf ("Main loop start\r\n");
 8000638:	4810      	ldr	r0, [pc, #64]	; (800067c <main+0x88>)
 800063a:	f004 fe9d 	bl	8005378 <puts>

		 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800063e:	2201      	movs	r2, #1
 8000640:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000644:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000648:	f002 fba0 	bl	8002d8c <HAL_GPIO_WritePin>
		 transmit(BROADCAST_C, OFF_C);
 800064c:	2100      	movs	r1, #0
 800064e:	20ff      	movs	r0, #255	; 0xff
 8000650:	f000 faf0 	bl	8000c34 <transmit>

		 HAL_Delay(2000);
 8000654:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000658:	f000 fe48 	bl	80012ec <HAL_Delay>
		 transmit(BROADCAST_C, ON_AND_STEP_UP_C);
 800065c:	2108      	movs	r1, #8
 800065e:	20ff      	movs	r0, #255	; 0xff
 8000660:	f000 fae8 	bl	8000c34 <transmit>
		 //transmit(0x01, 0xA1);
		 HAL_Delay(2000);
 8000664:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000668:	f000 fe40 	bl	80012ec <HAL_Delay>
	  printf ("Main loop start\r\n");
 800066c:	e7e4      	b.n	8000638 <main+0x44>
 800066e:	bf00      	nop
 8000670:	0800621c 	.word	0x0800621c
 8000674:	200000fc 	.word	0x200000fc
 8000678:	20000164 	.word	0x20000164
 800067c:	08006224 	.word	0x08006224

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b096      	sub	sp, #88	; 0x58
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	2244      	movs	r2, #68	; 0x44
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f004 fde4 	bl	800525c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000694:	463b      	mov	r3, r7
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	605a      	str	r2, [r3, #4]
 800069c:	609a      	str	r2, [r3, #8]
 800069e:	60da      	str	r2, [r3, #12]
 80006a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006a6:	f002 fb97 	bl	8002dd8 <HAL_PWREx_ControlVoltageScaling>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006b0:	f000 fb4a 	bl	8000d48 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b4:	2302      	movs	r3, #2
 80006b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006bc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006be:	2310      	movs	r3, #16
 80006c0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c2:	2302      	movs	r3, #2
 80006c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c6:	2302      	movs	r3, #2
 80006c8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006ca:	2301      	movs	r3, #1
 80006cc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80006ce:	230a      	movs	r3, #10
 80006d0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006d2:	2307      	movs	r3, #7
 80006d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006da:	2302      	movs	r3, #2
 80006dc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006de:	f107 0314 	add.w	r3, r7, #20
 80006e2:	4618      	mov	r0, r3
 80006e4:	f002 fbce 	bl	8002e84 <HAL_RCC_OscConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006ee:	f000 fb2b 	bl	8000d48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f2:	230f      	movs	r3, #15
 80006f4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f6:	2303      	movs	r3, #3
 80006f8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000706:	463b      	mov	r3, r7
 8000708:	2104      	movs	r1, #4
 800070a:	4618      	mov	r0, r3
 800070c:	f002 ffa0 	bl	8003650 <HAL_RCC_ClockConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000716:	f000 fb17 	bl	8000d48 <Error_Handler>
  }
}
 800071a:	bf00      	nop
 800071c:	3758      	adds	r7, #88	; 0x58
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b08a      	sub	sp, #40	; 0x28
 8000728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800072a:	f107 031c 	add.w	r3, r7, #28
 800072e:	2200      	movs	r2, #0
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	605a      	str	r2, [r3, #4]
 8000734:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000736:	1d3b      	adds	r3, r7, #4
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]
 8000744:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000746:	4b2f      	ldr	r3, [pc, #188]	; (8000804 <MX_ADC1_Init+0xe0>)
 8000748:	4a2f      	ldr	r2, [pc, #188]	; (8000808 <MX_ADC1_Init+0xe4>)
 800074a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800074c:	4b2d      	ldr	r3, [pc, #180]	; (8000804 <MX_ADC1_Init+0xe0>)
 800074e:	2200      	movs	r2, #0
 8000750:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000752:	4b2c      	ldr	r3, [pc, #176]	; (8000804 <MX_ADC1_Init+0xe0>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000758:	4b2a      	ldr	r3, [pc, #168]	; (8000804 <MX_ADC1_Init+0xe0>)
 800075a:	2200      	movs	r2, #0
 800075c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800075e:	4b29      	ldr	r3, [pc, #164]	; (8000804 <MX_ADC1_Init+0xe0>)
 8000760:	2200      	movs	r2, #0
 8000762:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000764:	4b27      	ldr	r3, [pc, #156]	; (8000804 <MX_ADC1_Init+0xe0>)
 8000766:	2204      	movs	r2, #4
 8000768:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800076a:	4b26      	ldr	r3, [pc, #152]	; (8000804 <MX_ADC1_Init+0xe0>)
 800076c:	2200      	movs	r2, #0
 800076e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000770:	4b24      	ldr	r3, [pc, #144]	; (8000804 <MX_ADC1_Init+0xe0>)
 8000772:	2200      	movs	r2, #0
 8000774:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000776:	4b23      	ldr	r3, [pc, #140]	; (8000804 <MX_ADC1_Init+0xe0>)
 8000778:	2201      	movs	r2, #1
 800077a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800077c:	4b21      	ldr	r3, [pc, #132]	; (8000804 <MX_ADC1_Init+0xe0>)
 800077e:	2200      	movs	r2, #0
 8000780:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000784:	4b1f      	ldr	r3, [pc, #124]	; (8000804 <MX_ADC1_Init+0xe0>)
 8000786:	2200      	movs	r2, #0
 8000788:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800078a:	4b1e      	ldr	r3, [pc, #120]	; (8000804 <MX_ADC1_Init+0xe0>)
 800078c:	2200      	movs	r2, #0
 800078e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000790:	4b1c      	ldr	r3, [pc, #112]	; (8000804 <MX_ADC1_Init+0xe0>)
 8000792:	2201      	movs	r2, #1
 8000794:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000798:	4b1a      	ldr	r3, [pc, #104]	; (8000804 <MX_ADC1_Init+0xe0>)
 800079a:	2200      	movs	r2, #0
 800079c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800079e:	4b19      	ldr	r3, [pc, #100]	; (8000804 <MX_ADC1_Init+0xe0>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007a6:	4817      	ldr	r0, [pc, #92]	; (8000804 <MX_ADC1_Init+0xe0>)
 80007a8:	f000 ff86 	bl	80016b8 <HAL_ADC_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80007b2:	f000 fac9 	bl	8000d48 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007b6:	2300      	movs	r3, #0
 80007b8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007ba:	f107 031c 	add.w	r3, r7, #28
 80007be:	4619      	mov	r1, r3
 80007c0:	4810      	ldr	r0, [pc, #64]	; (8000804 <MX_ADC1_Init+0xe0>)
 80007c2:	f001 fe0f 	bl	80023e4 <HAL_ADCEx_MultiModeConfigChannel>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80007cc:	f000 fabc 	bl	8000d48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80007d0:	4b0e      	ldr	r3, [pc, #56]	; (800080c <MX_ADC1_Init+0xe8>)
 80007d2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007d4:	2306      	movs	r3, #6
 80007d6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007d8:	2300      	movs	r3, #0
 80007da:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007dc:	237f      	movs	r3, #127	; 0x7f
 80007de:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007e0:	2304      	movs	r3, #4
 80007e2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	4619      	mov	r1, r3
 80007ec:	4805      	ldr	r0, [pc, #20]	; (8000804 <MX_ADC1_Init+0xe0>)
 80007ee:	f001 f981 	bl	8001af4 <HAL_ADC_ConfigChannel>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80007f8:	f000 faa6 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007fc:	bf00      	nop
 80007fe:	3728      	adds	r7, #40	; 0x28
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000100 	.word	0x20000100
 8000808:	50040000 	.word	0x50040000
 800080c:	14f00020 	.word	0x14f00020

08000810 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b088      	sub	sp, #32
 8000814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000816:	f107 0310 	add.w	r3, r7, #16
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000824:	1d3b      	adds	r3, r7, #4
 8000826:	2200      	movs	r2, #0
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	605a      	str	r2, [r3, #4]
 800082c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800082e:	4b1d      	ldr	r3, [pc, #116]	; (80008a4 <MX_TIM4_Init+0x94>)
 8000830:	4a1d      	ldr	r2, [pc, #116]	; (80008a8 <MX_TIM4_Init+0x98>)
 8000832:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 80-1;
 8000834:	4b1b      	ldr	r3, [pc, #108]	; (80008a4 <MX_TIM4_Init+0x94>)
 8000836:	224f      	movs	r2, #79	; 0x4f
 8000838:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800083a:	4b1a      	ldr	r3, [pc, #104]	; (80008a4 <MX_TIM4_Init+0x94>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff;
 8000840:	4b18      	ldr	r3, [pc, #96]	; (80008a4 <MX_TIM4_Init+0x94>)
 8000842:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000846:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000848:	4b16      	ldr	r3, [pc, #88]	; (80008a4 <MX_TIM4_Init+0x94>)
 800084a:	2200      	movs	r2, #0
 800084c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800084e:	4b15      	ldr	r3, [pc, #84]	; (80008a4 <MX_TIM4_Init+0x94>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000854:	4813      	ldr	r0, [pc, #76]	; (80008a4 <MX_TIM4_Init+0x94>)
 8000856:	f003 fdbd 	bl	80043d4 <HAL_TIM_Base_Init>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8000860:	f000 fa72 	bl	8000d48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000864:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000868:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800086a:	f107 0310 	add.w	r3, r7, #16
 800086e:	4619      	mov	r1, r3
 8000870:	480c      	ldr	r0, [pc, #48]	; (80008a4 <MX_TIM4_Init+0x94>)
 8000872:	f003 fe06 	bl	8004482 <HAL_TIM_ConfigClockSource>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800087c:	f000 fa64 	bl	8000d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000880:	2300      	movs	r3, #0
 8000882:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000888:	1d3b      	adds	r3, r7, #4
 800088a:	4619      	mov	r1, r3
 800088c:	4805      	ldr	r0, [pc, #20]	; (80008a4 <MX_TIM4_Init+0x94>)
 800088e:	f003 fff3 	bl	8004878 <HAL_TIMEx_MasterConfigSynchronization>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8000898:	f000 fa56 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800089c:	bf00      	nop
 800089e:	3720      	adds	r7, #32
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	200000a8 	.word	0x200000a8
 80008a8:	40000800 	.word	0x40000800

080008ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008b0:	4b14      	ldr	r3, [pc, #80]	; (8000904 <MX_USART2_UART_Init+0x58>)
 80008b2:	4a15      	ldr	r2, [pc, #84]	; (8000908 <MX_USART2_UART_Init+0x5c>)
 80008b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008b6:	4b13      	ldr	r3, [pc, #76]	; (8000904 <MX_USART2_UART_Init+0x58>)
 80008b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008be:	4b11      	ldr	r3, [pc, #68]	; (8000904 <MX_USART2_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008c4:	4b0f      	ldr	r3, [pc, #60]	; (8000904 <MX_USART2_UART_Init+0x58>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008ca:	4b0e      	ldr	r3, [pc, #56]	; (8000904 <MX_USART2_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008d0:	4b0c      	ldr	r3, [pc, #48]	; (8000904 <MX_USART2_UART_Init+0x58>)
 80008d2:	220c      	movs	r2, #12
 80008d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d6:	4b0b      	ldr	r3, [pc, #44]	; (8000904 <MX_USART2_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008dc:	4b09      	ldr	r3, [pc, #36]	; (8000904 <MX_USART2_UART_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008e2:	4b08      	ldr	r3, [pc, #32]	; (8000904 <MX_USART2_UART_Init+0x58>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008e8:	4b06      	ldr	r3, [pc, #24]	; (8000904 <MX_USART2_UART_Init+0x58>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ee:	4805      	ldr	r0, [pc, #20]	; (8000904 <MX_USART2_UART_Init+0x58>)
 80008f0:	f004 f84a 	bl	8004988 <HAL_UART_Init>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008fa:	f000 fa25 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	200001b0 	.word	0x200001b0
 8000908:	40004400 	.word	0x40004400

0800090c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000912:	4b0c      	ldr	r3, [pc, #48]	; (8000944 <MX_DMA_Init+0x38>)
 8000914:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000916:	4a0b      	ldr	r2, [pc, #44]	; (8000944 <MX_DMA_Init+0x38>)
 8000918:	f043 0301 	orr.w	r3, r3, #1
 800091c:	6493      	str	r3, [r2, #72]	; 0x48
 800091e:	4b09      	ldr	r3, [pc, #36]	; (8000944 <MX_DMA_Init+0x38>)
 8000920:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800092a:	2200      	movs	r2, #0
 800092c:	2100      	movs	r1, #0
 800092e:	200b      	movs	r0, #11
 8000930:	f001 fee3 	bl	80026fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000934:	200b      	movs	r0, #11
 8000936:	f001 fefc 	bl	8002732 <HAL_NVIC_EnableIRQ>

}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40021000 	.word	0x40021000

08000948 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b08a      	sub	sp, #40	; 0x28
 800094c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]
 800095a:	60da      	str	r2, [r3, #12]
 800095c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800095e:	4b33      	ldr	r3, [pc, #204]	; (8000a2c <MX_GPIO_Init+0xe4>)
 8000960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000962:	4a32      	ldr	r2, [pc, #200]	; (8000a2c <MX_GPIO_Init+0xe4>)
 8000964:	f043 0304 	orr.w	r3, r3, #4
 8000968:	64d3      	str	r3, [r2, #76]	; 0x4c
 800096a:	4b30      	ldr	r3, [pc, #192]	; (8000a2c <MX_GPIO_Init+0xe4>)
 800096c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096e:	f003 0304 	and.w	r3, r3, #4
 8000972:	613b      	str	r3, [r7, #16]
 8000974:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000976:	4b2d      	ldr	r3, [pc, #180]	; (8000a2c <MX_GPIO_Init+0xe4>)
 8000978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800097a:	4a2c      	ldr	r2, [pc, #176]	; (8000a2c <MX_GPIO_Init+0xe4>)
 800097c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000980:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000982:	4b2a      	ldr	r3, [pc, #168]	; (8000a2c <MX_GPIO_Init+0xe4>)
 8000984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800098a:	60fb      	str	r3, [r7, #12]
 800098c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	4b27      	ldr	r3, [pc, #156]	; (8000a2c <MX_GPIO_Init+0xe4>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000992:	4a26      	ldr	r2, [pc, #152]	; (8000a2c <MX_GPIO_Init+0xe4>)
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	64d3      	str	r3, [r2, #76]	; 0x4c
 800099a:	4b24      	ldr	r3, [pc, #144]	; (8000a2c <MX_GPIO_Init+0xe4>)
 800099c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800099e:	f003 0301 	and.w	r3, r3, #1
 80009a2:	60bb      	str	r3, [r7, #8]
 80009a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a6:	4b21      	ldr	r3, [pc, #132]	; (8000a2c <MX_GPIO_Init+0xe4>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009aa:	4a20      	ldr	r2, [pc, #128]	; (8000a2c <MX_GPIO_Init+0xe4>)
 80009ac:	f043 0302 	orr.w	r3, r3, #2
 80009b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009b2:	4b1e      	ldr	r3, [pc, #120]	; (8000a2c <MX_GPIO_Init+0xe4>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b6:	f003 0302 	and.w	r3, r3, #2
 80009ba:	607b      	str	r3, [r7, #4]
 80009bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 80009be:	2200      	movs	r2, #0
 80009c0:	f44f 7190 	mov.w	r1, #288	; 0x120
 80009c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009c8:	f002 f9e0 	bl	8002d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009d2:	4b17      	ldr	r3, [pc, #92]	; (8000a30 <MX_GPIO_Init+0xe8>)
 80009d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009da:	f107 0314 	add.w	r3, r7, #20
 80009de:	4619      	mov	r1, r3
 80009e0:	4814      	ldr	r0, [pc, #80]	; (8000a34 <MX_GPIO_Init+0xec>)
 80009e2:	f002 f829 	bl	8002a38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 80009e6:	f44f 7390 	mov.w	r3, #288	; 0x120
 80009ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ec:	2301      	movs	r3, #1
 80009ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	4619      	mov	r1, r3
 80009fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a02:	f002 f819 	bl	8002a38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a1e:	f002 f80b 	bl	8002a38 <HAL_GPIO_Init>

}
 8000a22:	bf00      	nop
 8000a24:	3728      	adds	r7, #40	; 0x28
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40021000 	.word	0x40021000
 8000a30:	10210000 	.word	0x10210000
 8000a34:	48000800 	.word	0x48000800

08000a38 <busTest>:
	middlebyte = input >> 8;
	lowbyte = input;
}

void busTest(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	//Luminaries must turn on and turn off. If not, check connection.
	printf("Start bus test\r\n");
 8000a3c:	482e      	ldr	r0, [pc, #184]	; (8000af8 <busTest+0xc0>)
 8000a3e:	f004 fc9b 	bl	8005378 <puts>
	HAL_Delay(100);
 8000a42:	2064      	movs	r0, #100	; 0x64
 8000a44:	f000 fc52 	bl	80012ec <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a52:	f002 f99b 	bl	8002d8c <HAL_GPIO_WritePin>
	transmit(BROADCAST_C, OFF_C);
 8000a56:	2100      	movs	r1, #0
 8000a58:	20ff      	movs	r0, #255	; 0xff
 8000a5a:	f000 f8eb 	bl	8000c34 <transmit>
	printf ("Lampen 2s uit\r\n");
 8000a5e:	4827      	ldr	r0, [pc, #156]	; (8000afc <busTest+0xc4>)
 8000a60:	f004 fc8a 	bl	8005378 <puts>
	HAL_Delay(2000);
 8000a64:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a68:	f000 fc40 	bl	80012ec <HAL_Delay>
	transmit(BROADCAST_C, ON_AND_STEP_UP_C);
 8000a6c:	2108      	movs	r1, #8
 8000a6e:	20ff      	movs	r0, #255	; 0xff
 8000a70:	f000 f8e0 	bl	8000c34 <transmit>
	printf ("Lampen 2s aan\r\n");
 8000a74:	4822      	ldr	r0, [pc, #136]	; (8000b00 <busTest+0xc8>)
 8000a76:	f004 fc7f 	bl	8005378 <puts>
	HAL_Delay(2000);
 8000a7a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a7e:	f000 fc35 	bl	80012ec <HAL_Delay>
	transmit(BROADCAST_C, OFF_C);
 8000a82:	2100      	movs	r1, #0
 8000a84:	20ff      	movs	r0, #255	; 0xff
 8000a86:	f000 f8d5 	bl	8000c34 <transmit>
	printf ("Lampen 2s uit\r\n");
 8000a8a:	481c      	ldr	r0, [pc, #112]	; (8000afc <busTest+0xc4>)
 8000a8c:	f004 fc74 	bl	8005378 <puts>
	HAL_Delay(2000);
 8000a90:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a94:	f000 fc2a 	bl	80012ec <HAL_Delay>
	printf("Einde aansturing lampen\r\n");
 8000a98:	481a      	ldr	r0, [pc, #104]	; (8000b04 <busTest+0xcc>)
 8000a9a:	f004 fc6d 	bl	8005378 <puts>

	//Receive response from luminaries: max and min level
	//transmit(BROADCAST_C, QUERY_STATUS);
	maxLevel = maxResponseLevel();
 8000a9e:	f000 f841 	bl	8000b24 <maxResponseLevel>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <busTest+0xd0>)
 8000aa8:	801a      	strh	r2, [r3, #0]
	printf("maxResponseLevel = %d\r\n", maxLevel);
 8000aaa:	4b17      	ldr	r3, [pc, #92]	; (8000b08 <busTest+0xd0>)
 8000aac:	881b      	ldrh	r3, [r3, #0]
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4816      	ldr	r0, [pc, #88]	; (8000b0c <busTest+0xd4>)
 8000ab2:	f004 fbdb 	bl	800526c <iprintf>
	//transmit(BROADCAST_C, QUERY_STATUS);
	minLevel = minResponseLevel();
 8000ab6:	f000 f867 	bl	8000b88 <minResponseLevel>
 8000aba:	4603      	mov	r3, r0
 8000abc:	461a      	mov	r2, r3
 8000abe:	4b14      	ldr	r3, [pc, #80]	; (8000b10 <busTest+0xd8>)
 8000ac0:	801a      	strh	r2, [r3, #0]
	printf("minResponseLevel = %d\r\n", minLevel);
 8000ac2:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <busTest+0xd8>)
 8000ac4:	881b      	ldrh	r3, [r3, #0]
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4812      	ldr	r0, [pc, #72]	; (8000b14 <busTest+0xdc>)
 8000aca:	f004 fbcf 	bl	800526c <iprintf>

	analogLevel = (uint16_t)(maxLevel + minLevel) / 2;
 8000ace:	4b0e      	ldr	r3, [pc, #56]	; (8000b08 <busTest+0xd0>)
 8000ad0:	881a      	ldrh	r2, [r3, #0]
 8000ad2:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <busTest+0xd8>)
 8000ad4:	881b      	ldrh	r3, [r3, #0]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	085b      	lsrs	r3, r3, #1
 8000adc:	b29a      	uxth	r2, r3
 8000ade:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <busTest+0xe0>)
 8000ae0:	801a      	strh	r2, [r3, #0]
	printf("analogLevel = %d\r\n", analogLevel);
 8000ae2:	4b0d      	ldr	r3, [pc, #52]	; (8000b18 <busTest+0xe0>)
 8000ae4:	881b      	ldrh	r3, [r3, #0]
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	480c      	ldr	r0, [pc, #48]	; (8000b1c <busTest+0xe4>)
 8000aea:	f004 fbbf 	bl	800526c <iprintf>
	printf("Einde bus test\r\n");
 8000aee:	480c      	ldr	r0, [pc, #48]	; (8000b20 <busTest+0xe8>)
 8000af0:	f004 fc42 	bl	8005378 <puts>

}
 8000af4:	bf00      	nop
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	080062ac 	.word	0x080062ac
 8000afc:	080062bc 	.word	0x080062bc
 8000b00:	080062cc 	.word	0x080062cc
 8000b04:	080062dc 	.word	0x080062dc
 8000b08:	200000a6 	.word	0x200000a6
 8000b0c:	080062f8 	.word	0x080062f8
 8000b10:	200000a4 	.word	0x200000a4
 8000b14:	08006310 	.word	0x08006310
 8000b18:	20000004 	.word	0x20000004
 8000b1c:	08006328 	.word	0x08006328
 8000b20:	0800633c 	.word	0x0800633c

08000b24 <maxResponseLevel>:
	transmit(number,  QUERY_STATUS);

}

uint16_t maxResponseLevel(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
	const uint8_t dalistep = 40; //us
 8000b2a:	2328      	movs	r3, #40	; 0x28
 8000b2c:	71fb      	strb	r3, [r7, #7]
	HAL_ADC_Start(&hadc1);
 8000b2e:	4814      	ldr	r0, [pc, #80]	; (8000b80 <maxResponseLevel+0x5c>)
 8000b30:	f000 ff18 	bl	8001964 <HAL_ADC_Start>
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
	uint16_t rxmax = 0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	81fb      	strh	r3, [r7, #14]
	uint32_t dalidata;
	uint32_t idalistep;
	transmit(BROADCAST_C, QUERY_STATUS);
 8000b38:	2190      	movs	r1, #144	; 0x90
 8000b3a:	20ff      	movs	r0, #255	; 0xff
 8000b3c:	f000 f87a 	bl	8000c34 <transmit>
	for (idalistep = 0; idalistep < daliTimeout; idalistep = idalistep + dalistep) {
 8000b40:	2300      	movs	r3, #0
 8000b42:	60bb      	str	r3, [r7, #8]
 8000b44:	e012      	b.n	8000b6c <maxResponseLevel+0x48>

		dalidata = HAL_ADC_GetValue(&hadc1);
 8000b46:	480e      	ldr	r0, [pc, #56]	; (8000b80 <maxResponseLevel+0x5c>)
 8000b48:	f000 ffc6 	bl	8001ad8 <HAL_ADC_GetValue>
 8000b4c:	6038      	str	r0, [r7, #0]

		if (dalidata > rxmax) {
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	683a      	ldr	r2, [r7, #0]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	d901      	bls.n	8000b5a <maxResponseLevel+0x36>
			rxmax = dalidata;
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	81fb      	strh	r3, [r7, #14]
			};
		delay_us(dalistep);
 8000b5a:	79fb      	ldrb	r3, [r7, #7]
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f000 f846 	bl	8000bf0 <delay_us>
	for (idalistep = 0; idalistep < daliTimeout; idalistep = idalistep + dalistep) {
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	68ba      	ldr	r2, [r7, #8]
 8000b68:	4413      	add	r3, r2
 8000b6a:	60bb      	str	r3, [r7, #8]
 8000b6c:	4b05      	ldr	r3, [pc, #20]	; (8000b84 <maxResponseLevel+0x60>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	68ba      	ldr	r2, [r7, #8]
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d3e7      	bcc.n	8000b46 <maxResponseLevel+0x22>
		}
		return rxmax;
 8000b76:	89fb      	ldrh	r3, [r7, #14]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3710      	adds	r7, #16
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000100 	.word	0x20000100
 8000b84:	20000008 	.word	0x20000008

08000b88 <minResponseLevel>:

uint16_t minResponseLevel(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
	const uint8_t dalistep = 40; //us
 8000b8e:	2328      	movs	r3, #40	; 0x28
 8000b90:	71fb      	strb	r3, [r7, #7]
	uint16_t rxmin = 4095;
 8000b92:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000b96:	81fb      	strh	r3, [r7, #14]
	uint16_t dalidata;
	uint32_t idalistep;
	transmit(BROADCAST_C, QUERY_STATUS);
 8000b98:	2190      	movs	r1, #144	; 0x90
 8000b9a:	20ff      	movs	r0, #255	; 0xff
 8000b9c:	f000 f84a 	bl	8000c34 <transmit>
	for (idalistep = 0; idalistep < daliTimeout; idalistep = idalistep + dalistep) {
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	60bb      	str	r3, [r7, #8]
 8000ba4:	e016      	b.n	8000bd4 <minResponseLevel+0x4c>
		HAL_ADC_Start(&hadc1);
 8000ba6:	4810      	ldr	r0, [pc, #64]	; (8000be8 <minResponseLevel+0x60>)
 8000ba8:	f000 fedc 	bl	8001964 <HAL_ADC_Start>
		dalidata = HAL_ADC_GetValue(&hadc1);
 8000bac:	480e      	ldr	r0, [pc, #56]	; (8000be8 <minResponseLevel+0x60>)
 8000bae:	f000 ff93 	bl	8001ad8 <HAL_ADC_GetValue>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	80bb      	strh	r3, [r7, #4]

		if (dalidata < rxmin) {
 8000bb6:	88ba      	ldrh	r2, [r7, #4]
 8000bb8:	89fb      	ldrh	r3, [r7, #14]
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d201      	bcs.n	8000bc2 <minResponseLevel+0x3a>
			rxmin = dalidata;
 8000bbe:	88bb      	ldrh	r3, [r7, #4]
 8000bc0:	81fb      	strh	r3, [r7, #14]
			};
		delay_us(dalistep);
 8000bc2:	79fb      	ldrb	r3, [r7, #7]
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 f812 	bl	8000bf0 <delay_us>
	for (idalistep = 0; idalistep < daliTimeout; idalistep = idalistep + dalistep) {
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	68ba      	ldr	r2, [r7, #8]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	4b05      	ldr	r3, [pc, #20]	; (8000bec <minResponseLevel+0x64>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	68ba      	ldr	r2, [r7, #8]
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	d3e3      	bcc.n	8000ba6 <minResponseLevel+0x1e>
		}
		return rxmin;
 8000bde:	89fb      	ldrh	r3, [r7, #14]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20000100 	.word	0x20000100
 8000bec:	20000008 	.word	0x20000008

08000bf0 <delay_us>:
/**
  * @brief Setup us delay function with timer 4
  * @retval None
  */
void delay_us(uint16_t us)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4,0);  // set the counter value a 0
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	; (8000c30 <delay_us+0x40>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_ENABLE(&htim4);
 8000c02:	4b0b      	ldr	r3, [pc, #44]	; (8000c30 <delay_us+0x40>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <delay_us+0x40>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f042 0201 	orr.w	r2, r2, #1
 8000c10:	601a      	str	r2, [r3, #0]
	while (__HAL_TIM_GET_COUNTER(&htim4) < us);  // wait for the counter to reach the us input in the parameter
 8000c12:	bf00      	nop
 8000c14:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <delay_us+0x40>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c1a:	88fb      	ldrh	r3, [r7, #6]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d3f9      	bcc.n	8000c14 <delay_us+0x24>
}
 8000c20:	bf00      	nop
 8000c22:	bf00      	nop
 8000c24:	370c      	adds	r7, #12
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	200000a8 	.word	0x200000a8

08000c34 <transmit>:

    return systemMillis;
}

void transmit(uint8_t cmd1, uint8_t cmd2) // transmit commands to DALI bus (address byte, command byte)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	460a      	mov	r2, r1
 8000c3e:	71fb      	strb	r3, [r7, #7]
 8000c40:	4613      	mov	r3, r2
 8000c42:	71bb      	strb	r3, [r7, #6]
	sendBit(1);
 8000c44:	2001      	movs	r0, #1
 8000c46:	f000 f82f 	bl	8000ca8 <sendBit>
	sendByte(cmd1);
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f000 f80f 	bl	8000c70 <sendByte>
	sendByte(cmd2);
 8000c52:	79bb      	ldrb	r3, [r7, #6]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f000 f80b 	bl	8000c70 <sendByte>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);		//digitalWrite(TxPin, HIGH); Set signaal weer hoog wanneer verzonden (STOP)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c64:	f002 f892 	bl	8002d8c <HAL_GPIO_WritePin>
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <sendByte>:


void sendByte(uint8_t b)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	71fb      	strb	r3, [r7, #7]
	for (int i = 7; i >= 0; i--)
 8000c7a:	2307      	movs	r3, #7
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	e00b      	b.n	8000c98 <sendByte+0x28>
	{
		sendBit((b >> i) & 1);
 8000c80:	79fa      	ldrb	r2, [r7, #7]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	fa42 f303 	asr.w	r3, r2, r3
 8000c88:	f003 0301 	and.w	r3, r3, #1
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f000 f80b 	bl	8000ca8 <sendBit>
	for (int i = 7; i >= 0; i--)
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	3b01      	subs	r3, #1
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	daf0      	bge.n	8000c80 <sendByte+0x10>
	}
}
 8000c9e:	bf00      	nop
 8000ca0:	bf00      	nop
 8000ca2:	3710      	adds	r7, #16
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <sendBit>:


void sendBit(int b)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 if (b) {
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d002      	beq.n	8000cbc <sendBit+0x14>
		sendOne();
 8000cb6:	f000 f827 	bl	8000d08 <sendOne>
	}
	else {
		sendZero();
	}
}
 8000cba:	e001      	b.n	8000cc0 <sendBit+0x18>
		sendZero();
 8000cbc:	f000 f804 	bl	8000cc8 <sendZero>
}
 8000cc0:	bf00      	nop
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <sendZero>:


void sendZero(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);		//digitalWrite(TxPin, HIGH);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cd6:	f002 f859 	bl	8002d8c <HAL_GPIO_WritePin>
	delay_us(delay2);											//delayMicroseconds(delay2);
 8000cda:	4b09      	ldr	r3, [pc, #36]	; (8000d00 <sendZero+0x38>)
 8000cdc:	881b      	ldrh	r3, [r3, #0]
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f7ff ff86 	bl	8000bf0 <delay_us>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);		//digitalWrite(TxPin, LOW);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cee:	f002 f84d 	bl	8002d8c <HAL_GPIO_WritePin>
	delay_us(delay1);											//delayMicroseconds(delay1);
 8000cf2:	4b04      	ldr	r3, [pc, #16]	; (8000d04 <sendZero+0x3c>)
 8000cf4:	881b      	ldrh	r3, [r3, #0]
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff ff7a 	bl	8000bf0 <delay_us>
}
 8000cfc:	bf00      	nop
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	20000002 	.word	0x20000002
 8000d04:	20000000 	.word	0x20000000

08000d08 <sendOne>:

void sendOne(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);		//digitalWrite(TxPin, LOW);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d16:	f002 f839 	bl	8002d8c <HAL_GPIO_WritePin>
	delay_us(delay2); 											//delayMicroseconds(delay2);
 8000d1a:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <sendOne+0x38>)
 8000d1c:	881b      	ldrh	r3, [r3, #0]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f7ff ff66 	bl	8000bf0 <delay_us>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); 		//digitalWrite(TxPin, HIGH);
 8000d24:	2201      	movs	r2, #1
 8000d26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d2e:	f002 f82d 	bl	8002d8c <HAL_GPIO_WritePin>
	delay_us(delay1);											//delayMicroseconds(delay1);
 8000d32:	4b04      	ldr	r3, [pc, #16]	; (8000d44 <sendOne+0x3c>)
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff ff5a 	bl	8000bf0 <delay_us>
}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000002 	.word	0x20000002
 8000d44:	20000000 	.word	0x20000000

08000d48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d4c:	b672      	cpsid	i
}
 8000d4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d50:	e7fe      	b.n	8000d50 <Error_Handler+0x8>
	...

08000d54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d5a:	4b0f      	ldr	r3, [pc, #60]	; (8000d98 <HAL_MspInit+0x44>)
 8000d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d5e:	4a0e      	ldr	r2, [pc, #56]	; (8000d98 <HAL_MspInit+0x44>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	6613      	str	r3, [r2, #96]	; 0x60
 8000d66:	4b0c      	ldr	r3, [pc, #48]	; (8000d98 <HAL_MspInit+0x44>)
 8000d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d72:	4b09      	ldr	r3, [pc, #36]	; (8000d98 <HAL_MspInit+0x44>)
 8000d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d76:	4a08      	ldr	r2, [pc, #32]	; (8000d98 <HAL_MspInit+0x44>)
 8000d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d7c:	6593      	str	r3, [r2, #88]	; 0x58
 8000d7e:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <HAL_MspInit+0x44>)
 8000d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d86:	603b      	str	r3, [r7, #0]
 8000d88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	40021000 	.word	0x40021000

08000d9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b0ac      	sub	sp, #176	; 0xb0
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	2288      	movs	r2, #136	; 0x88
 8000dba:	2100      	movs	r1, #0
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f004 fa4d 	bl	800525c <memset>
  if(hadc->Instance==ADC1)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a3d      	ldr	r2, [pc, #244]	; (8000ebc <HAL_ADC_MspInit+0x120>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d172      	bne.n	8000eb2 <HAL_ADC_MspInit+0x116>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000dcc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000dd0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000dd2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000dd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000dde:	2301      	movs	r3, #1
 8000de0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000de2:	2308      	movs	r3, #8
 8000de4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000de6:	2307      	movs	r3, #7
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000dea:	2302      	movs	r3, #2
 8000dec:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000dee:	2302      	movs	r3, #2
 8000df0:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000df2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000df6:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f002 fe2d 	bl	8003a5c <HAL_RCCEx_PeriphCLKConfig>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000e08:	f7ff ff9e 	bl	8000d48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e0c:	4b2c      	ldr	r3, [pc, #176]	; (8000ec0 <HAL_ADC_MspInit+0x124>)
 8000e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e10:	4a2b      	ldr	r2, [pc, #172]	; (8000ec0 <HAL_ADC_MspInit+0x124>)
 8000e12:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e18:	4b29      	ldr	r3, [pc, #164]	; (8000ec0 <HAL_ADC_MspInit+0x124>)
 8000e1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e20:	613b      	str	r3, [r7, #16]
 8000e22:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e24:	4b26      	ldr	r3, [pc, #152]	; (8000ec0 <HAL_ADC_MspInit+0x124>)
 8000e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e28:	4a25      	ldr	r2, [pc, #148]	; (8000ec0 <HAL_ADC_MspInit+0x124>)
 8000e2a:	f043 0301 	orr.w	r3, r3, #1
 8000e2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e30:	4b23      	ldr	r3, [pc, #140]	; (8000ec0 <HAL_ADC_MspInit+0x124>)
 8000e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e34:	f003 0301 	and.w	r3, r3, #1
 8000e38:	60fb      	str	r3, [r7, #12]
 8000e3a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e42:	230b      	movs	r3, #11
 8000e44:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e4e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000e52:	4619      	mov	r1, r3
 8000e54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e58:	f001 fdee 	bl	8002a38 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000e5c:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000e5e:	4a1a      	ldr	r2, [pc, #104]	; (8000ec8 <HAL_ADC_MspInit+0x12c>)
 8000e60:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000e62:	4b18      	ldr	r3, [pc, #96]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e68:	4b16      	ldr	r3, [pc, #88]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e6e:	4b15      	ldr	r3, [pc, #84]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e74:	4b13      	ldr	r3, [pc, #76]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000e76:	2280      	movs	r2, #128	; 0x80
 8000e78:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e7a:	4b12      	ldr	r3, [pc, #72]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000e7c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e80:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e82:	4b10      	ldr	r3, [pc, #64]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000e84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e88:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000e8a:	4b0e      	ldr	r3, [pc, #56]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000e90:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e96:	480b      	ldr	r0, [pc, #44]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000e98:	f001 fc66 	bl	8002768 <HAL_DMA_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <HAL_ADC_MspInit+0x10a>
    {
      Error_Handler();
 8000ea2:	f7ff ff51 	bl	8000d48 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4a06      	ldr	r2, [pc, #24]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000eaa:	64da      	str	r2, [r3, #76]	; 0x4c
 8000eac:	4a05      	ldr	r2, [pc, #20]	; (8000ec4 <HAL_ADC_MspInit+0x128>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000eb2:	bf00      	nop
 8000eb4:	37b0      	adds	r7, #176	; 0xb0
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	50040000 	.word	0x50040000
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	20000168 	.word	0x20000168
 8000ec8:	40020008 	.word	0x40020008

08000ecc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a0a      	ldr	r2, [pc, #40]	; (8000f04 <HAL_TIM_Base_MspInit+0x38>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d10b      	bne.n	8000ef6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000ede:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <HAL_TIM_Base_MspInit+0x3c>)
 8000ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ee2:	4a09      	ldr	r2, [pc, #36]	; (8000f08 <HAL_TIM_Base_MspInit+0x3c>)
 8000ee4:	f043 0304 	orr.w	r3, r3, #4
 8000ee8:	6593      	str	r3, [r2, #88]	; 0x58
 8000eea:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <HAL_TIM_Base_MspInit+0x3c>)
 8000eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eee:	f003 0304 	and.w	r3, r3, #4
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000ef6:	bf00      	nop
 8000ef8:	3714      	adds	r7, #20
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	40000800 	.word	0x40000800
 8000f08:	40021000 	.word	0x40021000

08000f0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b0ac      	sub	sp, #176	; 0xb0
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f14:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
 8000f22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	2288      	movs	r2, #136	; 0x88
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f004 f995 	bl	800525c <memset>
  if(huart->Instance==USART2)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a21      	ldr	r2, [pc, #132]	; (8000fbc <HAL_UART_MspInit+0xb0>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d13b      	bne.n	8000fb4 <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f40:	2300      	movs	r3, #0
 8000f42:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f002 fd87 	bl	8003a5c <HAL_RCCEx_PeriphCLKConfig>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f54:	f7ff fef8 	bl	8000d48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f58:	4b19      	ldr	r3, [pc, #100]	; (8000fc0 <HAL_UART_MspInit+0xb4>)
 8000f5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f5c:	4a18      	ldr	r2, [pc, #96]	; (8000fc0 <HAL_UART_MspInit+0xb4>)
 8000f5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f62:	6593      	str	r3, [r2, #88]	; 0x58
 8000f64:	4b16      	ldr	r3, [pc, #88]	; (8000fc0 <HAL_UART_MspInit+0xb4>)
 8000f66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f6c:	613b      	str	r3, [r7, #16]
 8000f6e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f70:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <HAL_UART_MspInit+0xb4>)
 8000f72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f74:	4a12      	ldr	r2, [pc, #72]	; (8000fc0 <HAL_UART_MspInit+0xb4>)
 8000f76:	f043 0301 	orr.w	r3, r3, #1
 8000f7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f7c:	4b10      	ldr	r3, [pc, #64]	; (8000fc0 <HAL_UART_MspInit+0xb4>)
 8000f7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f80:	f003 0301 	and.w	r3, r3, #1
 8000f84:	60fb      	str	r3, [r7, #12]
 8000f86:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f88:	230c      	movs	r3, #12
 8000f8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fa0:	2307      	movs	r3, #7
 8000fa2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000faa:	4619      	mov	r1, r3
 8000fac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb0:	f001 fd42 	bl	8002a38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fb4:	bf00      	nop
 8000fb6:	37b0      	adds	r7, #176	; 0xb0
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40004400 	.word	0x40004400
 8000fc0:	40021000 	.word	0x40021000

08000fc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fc8:	e7fe      	b.n	8000fc8 <NMI_Handler+0x4>

08000fca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fce:	e7fe      	b.n	8000fce <HardFault_Handler+0x4>

08000fd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd4:	e7fe      	b.n	8000fd4 <MemManage_Handler+0x4>

08000fd6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fda:	e7fe      	b.n	8000fda <BusFault_Handler+0x4>

08000fdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe0:	e7fe      	b.n	8000fe0 <UsageFault_Handler+0x4>

08000fe2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ff4:	bf00      	nop
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr

08000ffe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ffe:	b480      	push	{r7}
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001010:	f000 f94c 	bl	80012ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}

08001018 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800101c:	4802      	ldr	r0, [pc, #8]	; (8001028 <DMA1_Channel1_IRQHandler+0x10>)
 800101e:	f001 fc5b 	bl	80028d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000168 	.word	0x20000168

0800102c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	e00a      	b.n	8001054 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800103e:	f3af 8000 	nop.w
 8001042:	4601      	mov	r1, r0
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	1c5a      	adds	r2, r3, #1
 8001048:	60ba      	str	r2, [r7, #8]
 800104a:	b2ca      	uxtb	r2, r1
 800104c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	3301      	adds	r3, #1
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	697a      	ldr	r2, [r7, #20]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	429a      	cmp	r2, r3
 800105a:	dbf0      	blt.n	800103e <_read+0x12>
	}

return len;
 800105c:	687b      	ldr	r3, [r7, #4]
}
 800105e:	4618      	mov	r0, r3
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001066:	b480      	push	{r7}
 8001068:	b083      	sub	sp, #12
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
	return -1;
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001072:	4618      	mov	r0, r3
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr

0800107e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800107e:	b480      	push	{r7}
 8001080:	b083      	sub	sp, #12
 8001082:	af00      	add	r7, sp, #0
 8001084:	6078      	str	r0, [r7, #4]
 8001086:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800108e:	605a      	str	r2, [r3, #4]
	return 0;
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr

0800109e <_isatty>:

int _isatty(int file)
{
 800109e:	b480      	push	{r7}
 80010a0:	b083      	sub	sp, #12
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
	return 1;
 80010a6:	2301      	movs	r3, #1
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
	return 0;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3714      	adds	r7, #20
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
	...

080010d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010d8:	4a14      	ldr	r2, [pc, #80]	; (800112c <_sbrk+0x5c>)
 80010da:	4b15      	ldr	r3, [pc, #84]	; (8001130 <_sbrk+0x60>)
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010e4:	4b13      	ldr	r3, [pc, #76]	; (8001134 <_sbrk+0x64>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d102      	bne.n	80010f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010ec:	4b11      	ldr	r3, [pc, #68]	; (8001134 <_sbrk+0x64>)
 80010ee:	4a12      	ldr	r2, [pc, #72]	; (8001138 <_sbrk+0x68>)
 80010f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010f2:	4b10      	ldr	r3, [pc, #64]	; (8001134 <_sbrk+0x64>)
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4413      	add	r3, r2
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d207      	bcs.n	8001110 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001100:	f004 f882 	bl	8005208 <__errno>
 8001104:	4603      	mov	r3, r0
 8001106:	220c      	movs	r2, #12
 8001108:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800110a:	f04f 33ff 	mov.w	r3, #4294967295
 800110e:	e009      	b.n	8001124 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001110:	4b08      	ldr	r3, [pc, #32]	; (8001134 <_sbrk+0x64>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001116:	4b07      	ldr	r3, [pc, #28]	; (8001134 <_sbrk+0x64>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4413      	add	r3, r2
 800111e:	4a05      	ldr	r2, [pc, #20]	; (8001134 <_sbrk+0x64>)
 8001120:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001122:	68fb      	ldr	r3, [r7, #12]
}
 8001124:	4618      	mov	r0, r3
 8001126:	3718      	adds	r7, #24
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20018000 	.word	0x20018000
 8001130:	00000400 	.word	0x00000400
 8001134:	20000098 	.word	0x20000098
 8001138:	20000248 	.word	0x20000248

0800113c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001140:	4b15      	ldr	r3, [pc, #84]	; (8001198 <SystemInit+0x5c>)
 8001142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001146:	4a14      	ldr	r2, [pc, #80]	; (8001198 <SystemInit+0x5c>)
 8001148:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800114c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <SystemInit+0x60>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a11      	ldr	r2, [pc, #68]	; (800119c <SystemInit+0x60>)
 8001156:	f043 0301 	orr.w	r3, r3, #1
 800115a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <SystemInit+0x60>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001162:	4b0e      	ldr	r3, [pc, #56]	; (800119c <SystemInit+0x60>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a0d      	ldr	r2, [pc, #52]	; (800119c <SystemInit+0x60>)
 8001168:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800116c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001170:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001172:	4b0a      	ldr	r3, [pc, #40]	; (800119c <SystemInit+0x60>)
 8001174:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001178:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800117a:	4b08      	ldr	r3, [pc, #32]	; (800119c <SystemInit+0x60>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a07      	ldr	r2, [pc, #28]	; (800119c <SystemInit+0x60>)
 8001180:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001184:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001186:	4b05      	ldr	r3, [pc, #20]	; (800119c <SystemInit+0x60>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	e000ed00 	.word	0xe000ed00
 800119c:	40021000 	.word	0x40021000

080011a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80011a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011d8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011a4:	f7ff ffca 	bl	800113c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80011a8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80011aa:	e003      	b.n	80011b4 <LoopCopyDataInit>

080011ac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80011ac:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80011ae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80011b0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80011b2:	3104      	adds	r1, #4

080011b4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80011b4:	480a      	ldr	r0, [pc, #40]	; (80011e0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80011b6:	4b0b      	ldr	r3, [pc, #44]	; (80011e4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80011b8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80011ba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80011bc:	d3f6      	bcc.n	80011ac <CopyDataInit>
	ldr	r2, =_sbss
 80011be:	4a0a      	ldr	r2, [pc, #40]	; (80011e8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80011c0:	e002      	b.n	80011c8 <LoopFillZerobss>

080011c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80011c2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80011c4:	f842 3b04 	str.w	r3, [r2], #4

080011c8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80011c8:	4b08      	ldr	r3, [pc, #32]	; (80011ec <LoopForever+0x16>)
	cmp	r2, r3
 80011ca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80011cc:	d3f9      	bcc.n	80011c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011ce:	f004 f821 	bl	8005214 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011d2:	f7ff fa0f 	bl	80005f4 <main>

080011d6 <LoopForever>:

LoopForever:
    b LoopForever
 80011d6:	e7fe      	b.n	80011d6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80011d8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80011dc:	08006460 	.word	0x08006460
	ldr	r0, =_sdata
 80011e0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80011e4:	2000007c 	.word	0x2000007c
	ldr	r2, =_sbss
 80011e8:	2000007c 	.word	0x2000007c
	ldr	r3, = _ebss
 80011ec:	20000248 	.word	0x20000248

080011f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011f0:	e7fe      	b.n	80011f0 <ADC1_2_IRQHandler>
	...

080011f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011fa:	2300      	movs	r3, #0
 80011fc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011fe:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <HAL_Init+0x3c>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a0b      	ldr	r2, [pc, #44]	; (8001230 <HAL_Init+0x3c>)
 8001204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001208:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800120a:	2003      	movs	r0, #3
 800120c:	f001 fa6a 	bl	80026e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001210:	2000      	movs	r0, #0
 8001212:	f000 f80f 	bl	8001234 <HAL_InitTick>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d002      	beq.n	8001222 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	71fb      	strb	r3, [r7, #7]
 8001220:	e001      	b.n	8001226 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001222:	f7ff fd97 	bl	8000d54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001226:	79fb      	ldrb	r3, [r7, #7]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	40022000 	.word	0x40022000

08001234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800123c:	2300      	movs	r3, #0
 800123e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001240:	4b17      	ldr	r3, [pc, #92]	; (80012a0 <HAL_InitTick+0x6c>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d023      	beq.n	8001290 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001248:	4b16      	ldr	r3, [pc, #88]	; (80012a4 <HAL_InitTick+0x70>)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	4b14      	ldr	r3, [pc, #80]	; (80012a0 <HAL_InitTick+0x6c>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	4619      	mov	r1, r3
 8001252:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001256:	fbb3 f3f1 	udiv	r3, r3, r1
 800125a:	fbb2 f3f3 	udiv	r3, r2, r3
 800125e:	4618      	mov	r0, r3
 8001260:	f001 fa75 	bl	800274e <HAL_SYSTICK_Config>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d10f      	bne.n	800128a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2b0f      	cmp	r3, #15
 800126e:	d809      	bhi.n	8001284 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001270:	2200      	movs	r2, #0
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	f04f 30ff 	mov.w	r0, #4294967295
 8001278:	f001 fa3f 	bl	80026fa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800127c:	4a0a      	ldr	r2, [pc, #40]	; (80012a8 <HAL_InitTick+0x74>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6013      	str	r3, [r2, #0]
 8001282:	e007      	b.n	8001294 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001284:	2301      	movs	r3, #1
 8001286:	73fb      	strb	r3, [r7, #15]
 8001288:	e004      	b.n	8001294 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	73fb      	strb	r3, [r7, #15]
 800128e:	e001      	b.n	8001294 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001294:	7bfb      	ldrb	r3, [r7, #15]
}
 8001296:	4618      	mov	r0, r3
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20000014 	.word	0x20000014
 80012a4:	2000000c 	.word	0x2000000c
 80012a8:	20000010 	.word	0x20000010

080012ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012b0:	4b06      	ldr	r3, [pc, #24]	; (80012cc <HAL_IncTick+0x20>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <HAL_IncTick+0x24>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4413      	add	r3, r2
 80012bc:	4a04      	ldr	r2, [pc, #16]	; (80012d0 <HAL_IncTick+0x24>)
 80012be:	6013      	str	r3, [r2, #0]
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	20000014 	.word	0x20000014
 80012d0:	20000234 	.word	0x20000234

080012d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  return uwTick;
 80012d8:	4b03      	ldr	r3, [pc, #12]	; (80012e8 <HAL_GetTick+0x14>)
 80012da:	681b      	ldr	r3, [r3, #0]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	20000234 	.word	0x20000234

080012ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012f4:	f7ff ffee 	bl	80012d4 <HAL_GetTick>
 80012f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001304:	d005      	beq.n	8001312 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001306:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <HAL_Delay+0x44>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	461a      	mov	r2, r3
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4413      	add	r3, r2
 8001310:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001312:	bf00      	nop
 8001314:	f7ff ffde 	bl	80012d4 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	429a      	cmp	r2, r3
 8001322:	d8f7      	bhi.n	8001314 <HAL_Delay+0x28>
  {
  }
}
 8001324:	bf00      	nop
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000014 	.word	0x20000014

08001334 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	431a      	orrs	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	609a      	str	r2, [r3, #8]
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800135a:	b480      	push	{r7}
 800135c:	b083      	sub	sp, #12
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
 8001362:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	431a      	orrs	r2, r3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	609a      	str	r2, [r3, #8]
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001390:	4618      	mov	r0, r3
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800139c:	b480      	push	{r7}
 800139e:	b087      	sub	sp, #28
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	60b9      	str	r1, [r7, #8]
 80013a6:	607a      	str	r2, [r7, #4]
 80013a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	3360      	adds	r3, #96	; 0x60
 80013ae:	461a      	mov	r2, r3
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	4413      	add	r3, r2
 80013b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <LL_ADC_SetOffset+0x44>)
 80013be:	4013      	ands	r3, r2
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	430a      	orrs	r2, r1
 80013ca:	4313      	orrs	r3, r2
 80013cc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80013d4:	bf00      	nop
 80013d6:	371c      	adds	r7, #28
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	03fff000 	.word	0x03fff000

080013e4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	3360      	adds	r3, #96	; 0x60
 80013f2:	461a      	mov	r2, r3
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	4413      	add	r3, r2
 80013fa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001404:	4618      	mov	r0, r3
 8001406:	3714      	adds	r7, #20
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001410:	b480      	push	{r7}
 8001412:	b087      	sub	sp, #28
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	3360      	adds	r3, #96	; 0x60
 8001420:	461a      	mov	r2, r3
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	431a      	orrs	r2, r3
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800143a:	bf00      	nop
 800143c:	371c      	adds	r7, #28
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr

08001446 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001446:	b480      	push	{r7}
 8001448:	b087      	sub	sp, #28
 800144a:	af00      	add	r7, sp, #0
 800144c:	60f8      	str	r0, [r7, #12]
 800144e:	60b9      	str	r1, [r7, #8]
 8001450:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	3330      	adds	r3, #48	; 0x30
 8001456:	461a      	mov	r2, r3
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	0a1b      	lsrs	r3, r3, #8
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	f003 030c 	and.w	r3, r3, #12
 8001462:	4413      	add	r3, r2
 8001464:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	f003 031f 	and.w	r3, r3, #31
 8001470:	211f      	movs	r1, #31
 8001472:	fa01 f303 	lsl.w	r3, r1, r3
 8001476:	43db      	mvns	r3, r3
 8001478:	401a      	ands	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	0e9b      	lsrs	r3, r3, #26
 800147e:	f003 011f 	and.w	r1, r3, #31
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	f003 031f 	and.w	r3, r3, #31
 8001488:	fa01 f303 	lsl.w	r3, r1, r3
 800148c:	431a      	orrs	r2, r3
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001492:	bf00      	nop
 8001494:	371c      	adds	r7, #28
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800149e:	b480      	push	{r7}
 80014a0:	b087      	sub	sp, #28
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	60f8      	str	r0, [r7, #12]
 80014a6:	60b9      	str	r1, [r7, #8]
 80014a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	3314      	adds	r3, #20
 80014ae:	461a      	mov	r2, r3
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	0e5b      	lsrs	r3, r3, #25
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	f003 0304 	and.w	r3, r3, #4
 80014ba:	4413      	add	r3, r2
 80014bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	0d1b      	lsrs	r3, r3, #20
 80014c6:	f003 031f 	and.w	r3, r3, #31
 80014ca:	2107      	movs	r1, #7
 80014cc:	fa01 f303 	lsl.w	r3, r1, r3
 80014d0:	43db      	mvns	r3, r3
 80014d2:	401a      	ands	r2, r3
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	0d1b      	lsrs	r3, r3, #20
 80014d8:	f003 031f 	and.w	r3, r3, #31
 80014dc:	6879      	ldr	r1, [r7, #4]
 80014de:	fa01 f303 	lsl.w	r3, r1, r3
 80014e2:	431a      	orrs	r2, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80014e8:	bf00      	nop
 80014ea:	371c      	adds	r7, #28
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800150c:	43db      	mvns	r3, r3
 800150e:	401a      	ands	r2, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	f003 0318 	and.w	r3, r3, #24
 8001516:	4908      	ldr	r1, [pc, #32]	; (8001538 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001518:	40d9      	lsrs	r1, r3
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	400b      	ands	r3, r1
 800151e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001522:	431a      	orrs	r2, r3
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800152a:	bf00      	nop
 800152c:	3714      	adds	r7, #20
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	0007ffff 	.word	0x0007ffff

0800153c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f003 031f 	and.w	r3, r3, #31
}
 800154c:	4618      	mov	r0, r3
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001568:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	6093      	str	r3, [r2, #8]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800158c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001590:	d101      	bne.n	8001596 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001592:	2301      	movs	r3, #1
 8001594:	e000      	b.n	8001598 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80015b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015b8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80015c0:	bf00      	nop
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80015e0:	d101      	bne.n	80015e6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80015e2:	2301      	movs	r3, #1
 80015e4:	e000      	b.n	80015e8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80015e6:	2300      	movs	r3, #0
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001604:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001608:	f043 0201 	orr.w	r2, r3, #1
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	2b01      	cmp	r3, #1
 800162e:	d101      	bne.n	8001634 <LL_ADC_IsEnabled+0x18>
 8001630:	2301      	movs	r3, #1
 8001632:	e000      	b.n	8001636 <LL_ADC_IsEnabled+0x1a>
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr

08001642 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001642:	b480      	push	{r7}
 8001644:	b083      	sub	sp, #12
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001652:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001656:	f043 0204 	orr.w	r2, r3, #4
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800166a:	b480      	push	{r7}
 800166c:	b083      	sub	sp, #12
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f003 0304 	and.w	r3, r3, #4
 800167a:	2b04      	cmp	r3, #4
 800167c:	d101      	bne.n	8001682 <LL_ADC_REG_IsConversionOngoing+0x18>
 800167e:	2301      	movs	r3, #1
 8001680:	e000      	b.n	8001684 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001682:	2300      	movs	r3, #0
}
 8001684:	4618      	mov	r0, r3
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f003 0308 	and.w	r3, r3, #8
 80016a0:	2b08      	cmp	r3, #8
 80016a2:	d101      	bne.n	80016a8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80016a4:	2301      	movs	r3, #1
 80016a6:	e000      	b.n	80016aa <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
	...

080016b8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016b8:	b590      	push	{r4, r7, lr}
 80016ba:	b089      	sub	sp, #36	; 0x24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016c0:	2300      	movs	r3, #0
 80016c2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d101      	bne.n	80016d2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e136      	b.n	8001940 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	691b      	ldr	r3, [r3, #16]
 80016d6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d109      	bne.n	80016f4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7ff fb5b 	bl	8000d9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2200      	movs	r2, #0
 80016f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff3f 	bl	800157c <LL_ADC_IsDeepPowerDownEnabled>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d004      	beq.n	800170e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff ff25 	bl	8001558 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff ff5a 	bl	80015cc <LL_ADC_IsInternalRegulatorEnabled>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d115      	bne.n	800174a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff ff3e 	bl	80015a4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001728:	4b87      	ldr	r3, [pc, #540]	; (8001948 <HAL_ADC_Init+0x290>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	099b      	lsrs	r3, r3, #6
 800172e:	4a87      	ldr	r2, [pc, #540]	; (800194c <HAL_ADC_Init+0x294>)
 8001730:	fba2 2303 	umull	r2, r3, r2, r3
 8001734:	099b      	lsrs	r3, r3, #6
 8001736:	3301      	adds	r3, #1
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800173c:	e002      	b.n	8001744 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	3b01      	subs	r3, #1
 8001742:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1f9      	bne.n	800173e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff ff3c 	bl	80015cc <LL_ADC_IsInternalRegulatorEnabled>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d10d      	bne.n	8001776 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800175e:	f043 0210 	orr.w	r2, r3, #16
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800176a:	f043 0201 	orr.w	r2, r3, #1
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff ff75 	bl	800166a <LL_ADC_REG_IsConversionOngoing>
 8001780:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001786:	f003 0310 	and.w	r3, r3, #16
 800178a:	2b00      	cmp	r3, #0
 800178c:	f040 80cf 	bne.w	800192e <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	2b00      	cmp	r3, #0
 8001794:	f040 80cb 	bne.w	800192e <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800179c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80017a0:	f043 0202 	orr.w	r2, r3, #2
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff ff35 	bl	800161c <LL_ADC_IsEnabled>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d115      	bne.n	80017e4 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80017b8:	4865      	ldr	r0, [pc, #404]	; (8001950 <HAL_ADC_Init+0x298>)
 80017ba:	f7ff ff2f 	bl	800161c <LL_ADC_IsEnabled>
 80017be:	4604      	mov	r4, r0
 80017c0:	4864      	ldr	r0, [pc, #400]	; (8001954 <HAL_ADC_Init+0x29c>)
 80017c2:	f7ff ff2b 	bl	800161c <LL_ADC_IsEnabled>
 80017c6:	4603      	mov	r3, r0
 80017c8:	431c      	orrs	r4, r3
 80017ca:	4863      	ldr	r0, [pc, #396]	; (8001958 <HAL_ADC_Init+0x2a0>)
 80017cc:	f7ff ff26 	bl	800161c <LL_ADC_IsEnabled>
 80017d0:	4603      	mov	r3, r0
 80017d2:	4323      	orrs	r3, r4
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d105      	bne.n	80017e4 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	4619      	mov	r1, r3
 80017de:	485f      	ldr	r0, [pc, #380]	; (800195c <HAL_ADC_Init+0x2a4>)
 80017e0:	f7ff fda8 	bl	8001334 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	7e5b      	ldrb	r3, [r3, #25]
 80017e8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80017ee:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80017f4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80017fa:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001802:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001804:	4313      	orrs	r3, r2
 8001806:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d106      	bne.n	8001820 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001816:	3b01      	subs	r3, #1
 8001818:	045b      	lsls	r3, r3, #17
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	4313      	orrs	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001824:	2b00      	cmp	r3, #0
 8001826:	d009      	beq.n	800183c <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800182c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001834:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	4313      	orrs	r3, r2
 800183a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	68da      	ldr	r2, [r3, #12]
 8001842:	4b47      	ldr	r3, [pc, #284]	; (8001960 <HAL_ADC_Init+0x2a8>)
 8001844:	4013      	ands	r3, r2
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	69b9      	ldr	r1, [r7, #24]
 800184c:	430b      	orrs	r3, r1
 800184e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff ff08 	bl	800166a <LL_ADC_REG_IsConversionOngoing>
 800185a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff ff15 	bl	8001690 <LL_ADC_INJ_IsConversionOngoing>
 8001866:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d13d      	bne.n	80018ea <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d13a      	bne.n	80018ea <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001878:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001880:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001882:	4313      	orrs	r3, r2
 8001884:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001890:	f023 0302 	bic.w	r3, r3, #2
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	6812      	ldr	r2, [r2, #0]
 8001898:	69b9      	ldr	r1, [r7, #24]
 800189a:	430b      	orrs	r3, r1
 800189c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d118      	bne.n	80018da <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	691b      	ldr	r3, [r3, #16]
 80018ae:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80018b2:	f023 0304 	bic.w	r3, r3, #4
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80018be:	4311      	orrs	r1, r2
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80018c4:	4311      	orrs	r1, r2
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80018ca:	430a      	orrs	r2, r1
 80018cc:	431a      	orrs	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f042 0201 	orr.w	r2, r2, #1
 80018d6:	611a      	str	r2, [r3, #16]
 80018d8:	e007      	b.n	80018ea <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	691a      	ldr	r2, [r3, #16]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f022 0201 	bic.w	r2, r2, #1
 80018e8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d10c      	bne.n	800190c <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f8:	f023 010f 	bic.w	r1, r3, #15
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	69db      	ldr	r3, [r3, #28]
 8001900:	1e5a      	subs	r2, r3, #1
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	430a      	orrs	r2, r1
 8001908:	631a      	str	r2, [r3, #48]	; 0x30
 800190a:	e007      	b.n	800191c <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f022 020f 	bic.w	r2, r2, #15
 800191a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001920:	f023 0303 	bic.w	r3, r3, #3
 8001924:	f043 0201 	orr.w	r2, r3, #1
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	655a      	str	r2, [r3, #84]	; 0x54
 800192c:	e007      	b.n	800193e <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001932:	f043 0210 	orr.w	r2, r3, #16
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800193e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001940:	4618      	mov	r0, r3
 8001942:	3724      	adds	r7, #36	; 0x24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd90      	pop	{r4, r7, pc}
 8001948:	2000000c 	.word	0x2000000c
 800194c:	053e2d63 	.word	0x053e2d63
 8001950:	50040000 	.word	0x50040000
 8001954:	50040100 	.word	0x50040100
 8001958:	50040200 	.word	0x50040200
 800195c:	50040300 	.word	0x50040300
 8001960:	fff0c007 	.word	0xfff0c007

08001964 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800196c:	4857      	ldr	r0, [pc, #348]	; (8001acc <HAL_ADC_Start+0x168>)
 800196e:	f7ff fde5 	bl	800153c <LL_ADC_GetMultimode>
 8001972:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff fe76 	bl	800166a <LL_ADC_REG_IsConversionOngoing>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	f040 809c 	bne.w	8001abe <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800198c:	2b01      	cmp	r3, #1
 800198e:	d101      	bne.n	8001994 <HAL_ADC_Start+0x30>
 8001990:	2302      	movs	r3, #2
 8001992:	e097      	b.n	8001ac4 <HAL_ADC_Start+0x160>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f000 fc99 	bl	80022d4 <ADC_Enable>
 80019a2:	4603      	mov	r3, r0
 80019a4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80019a6:	7dfb      	ldrb	r3, [r7, #23]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f040 8083 	bne.w	8001ab4 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019b2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80019b6:	f023 0301 	bic.w	r3, r3, #1
 80019ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a42      	ldr	r2, [pc, #264]	; (8001ad0 <HAL_ADC_Start+0x16c>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d002      	beq.n	80019d2 <HAL_ADC_Start+0x6e>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	e000      	b.n	80019d4 <HAL_ADC_Start+0x70>
 80019d2:	4b40      	ldr	r3, [pc, #256]	; (8001ad4 <HAL_ADC_Start+0x170>)
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	6812      	ldr	r2, [r2, #0]
 80019d8:	4293      	cmp	r3, r2
 80019da:	d002      	beq.n	80019e2 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d105      	bne.n	80019ee <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019fa:	d106      	bne.n	8001a0a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a00:	f023 0206 	bic.w	r2, r3, #6
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	659a      	str	r2, [r3, #88]	; 0x58
 8001a08:	e002      	b.n	8001a10 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	221c      	movs	r2, #28
 8001a16:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a2a      	ldr	r2, [pc, #168]	; (8001ad0 <HAL_ADC_Start+0x16c>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d002      	beq.n	8001a30 <HAL_ADC_Start+0xcc>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	e000      	b.n	8001a32 <HAL_ADC_Start+0xce>
 8001a30:	4b28      	ldr	r3, [pc, #160]	; (8001ad4 <HAL_ADC_Start+0x170>)
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	6812      	ldr	r2, [r2, #0]
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d008      	beq.n	8001a4c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d005      	beq.n	8001a4c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	2b05      	cmp	r3, #5
 8001a44:	d002      	beq.n	8001a4c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	2b09      	cmp	r3, #9
 8001a4a:	d114      	bne.n	8001a76 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d007      	beq.n	8001a6a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a5e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a62:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff fde7 	bl	8001642 <LL_ADC_REG_StartConversion>
 8001a74:	e025      	b.n	8001ac2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a7a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a12      	ldr	r2, [pc, #72]	; (8001ad0 <HAL_ADC_Start+0x16c>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d002      	beq.n	8001a92 <HAL_ADC_Start+0x12e>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	e000      	b.n	8001a94 <HAL_ADC_Start+0x130>
 8001a92:	4b10      	ldr	r3, [pc, #64]	; (8001ad4 <HAL_ADC_Start+0x170>)
 8001a94:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d00f      	beq.n	8001ac2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aa6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001aaa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	655a      	str	r2, [r3, #84]	; 0x54
 8001ab2:	e006      	b.n	8001ac2 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001abc:	e001      	b.n	8001ac2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3718      	adds	r7, #24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	50040300 	.word	0x50040300
 8001ad0:	50040100 	.word	0x50040100
 8001ad4:	50040000 	.word	0x50040000

08001ad8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
	...

08001af4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b0b6      	sub	sp, #216	; 0xd8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001afe:	2300      	movs	r3, #0
 8001b00:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d101      	bne.n	8001b16 <HAL_ADC_ConfigChannel+0x22>
 8001b12:	2302      	movs	r3, #2
 8001b14:	e3c7      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x7b2>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff fda1 	bl	800166a <LL_ADC_REG_IsConversionOngoing>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f040 83a8 	bne.w	8002280 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	2b05      	cmp	r3, #5
 8001b36:	d824      	bhi.n	8001b82 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	3b02      	subs	r3, #2
 8001b3e:	2b03      	cmp	r3, #3
 8001b40:	d81b      	bhi.n	8001b7a <HAL_ADC_ConfigChannel+0x86>
 8001b42:	a201      	add	r2, pc, #4	; (adr r2, 8001b48 <HAL_ADC_ConfigChannel+0x54>)
 8001b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b48:	08001b59 	.word	0x08001b59
 8001b4c:	08001b61 	.word	0x08001b61
 8001b50:	08001b69 	.word	0x08001b69
 8001b54:	08001b71 	.word	0x08001b71
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	220c      	movs	r2, #12
 8001b5c:	605a      	str	r2, [r3, #4]
          break;
 8001b5e:	e011      	b.n	8001b84 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	2212      	movs	r2, #18
 8001b64:	605a      	str	r2, [r3, #4]
          break;
 8001b66:	e00d      	b.n	8001b84 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	2218      	movs	r2, #24
 8001b6c:	605a      	str	r2, [r3, #4]
          break;
 8001b6e:	e009      	b.n	8001b84 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b76:	605a      	str	r2, [r3, #4]
          break;
 8001b78:	e004      	b.n	8001b84 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	2206      	movs	r2, #6
 8001b7e:	605a      	str	r2, [r3, #4]
          break;
 8001b80:	e000      	b.n	8001b84 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001b82:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6818      	ldr	r0, [r3, #0]
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	6859      	ldr	r1, [r3, #4]
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	461a      	mov	r2, r3
 8001b92:	f7ff fc58 	bl	8001446 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff fd65 	bl	800166a <LL_ADC_REG_IsConversionOngoing>
 8001ba0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff fd71 	bl	8001690 <LL_ADC_INJ_IsConversionOngoing>
 8001bae:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001bb2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f040 81a6 	bne.w	8001f08 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001bbc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	f040 81a1 	bne.w	8001f08 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6818      	ldr	r0, [r3, #0]
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	6819      	ldr	r1, [r3, #0]
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	f7ff fc63 	bl	800149e <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	695a      	ldr	r2, [r3, #20]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	08db      	lsrs	r3, r3, #3
 8001be4:	f003 0303 	and.w	r3, r3, #3
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	2b04      	cmp	r3, #4
 8001bf8:	d00a      	beq.n	8001c10 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6818      	ldr	r0, [r3, #0]
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	6919      	ldr	r1, [r3, #16]
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c0a:	f7ff fbc7 	bl	800139c <LL_ADC_SetOffset>
 8001c0e:	e17b      	b.n	8001f08 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2100      	movs	r1, #0
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fbe4 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d10a      	bne.n	8001c3c <HAL_ADC_ConfigChannel+0x148>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fbd9 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001c32:	4603      	mov	r3, r0
 8001c34:	0e9b      	lsrs	r3, r3, #26
 8001c36:	f003 021f 	and.w	r2, r3, #31
 8001c3a:	e01e      	b.n	8001c7a <HAL_ADC_ConfigChannel+0x186>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2100      	movs	r1, #0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff fbce 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001c52:	fa93 f3a3 	rbit	r3, r3
 8001c56:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001c5e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001c62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d101      	bne.n	8001c6e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8001c6a:	2320      	movs	r3, #32
 8001c6c:	e004      	b.n	8001c78 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8001c6e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c72:	fab3 f383 	clz	r3, r3
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d105      	bne.n	8001c92 <HAL_ADC_ConfigChannel+0x19e>
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	0e9b      	lsrs	r3, r3, #26
 8001c8c:	f003 031f 	and.w	r3, r3, #31
 8001c90:	e018      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0x1d0>
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001c9e:	fa93 f3a3 	rbit	r3, r3
 8001ca2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001ca6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001caa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001cae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8001cb6:	2320      	movs	r3, #32
 8001cb8:	e004      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8001cba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001cbe:	fab3 f383 	clz	r3, r3
 8001cc2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d106      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	2100      	movs	r1, #0
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff fb9d 	bl	8001410 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2101      	movs	r1, #1
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fb81 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d10a      	bne.n	8001d02 <HAL_ADC_ConfigChannel+0x20e>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff fb76 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	0e9b      	lsrs	r3, r3, #26
 8001cfc:	f003 021f 	and.w	r2, r3, #31
 8001d00:	e01e      	b.n	8001d40 <HAL_ADC_ConfigChannel+0x24c>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2101      	movs	r1, #1
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff fb6b 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d14:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001d18:	fa93 f3a3 	rbit	r3, r3
 8001d1c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001d20:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001d24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001d28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d101      	bne.n	8001d34 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8001d30:	2320      	movs	r3, #32
 8001d32:	e004      	b.n	8001d3e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8001d34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d38:	fab3 f383 	clz	r3, r3
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d105      	bne.n	8001d58 <HAL_ADC_ConfigChannel+0x264>
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	0e9b      	lsrs	r3, r3, #26
 8001d52:	f003 031f 	and.w	r3, r3, #31
 8001d56:	e018      	b.n	8001d8a <HAL_ADC_ConfigChannel+0x296>
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d60:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001d64:	fa93 f3a3 	rbit	r3, r3
 8001d68:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001d6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001d70:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001d74:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d101      	bne.n	8001d80 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8001d7c:	2320      	movs	r3, #32
 8001d7e:	e004      	b.n	8001d8a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8001d80:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d84:	fab3 f383 	clz	r3, r3
 8001d88:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d106      	bne.n	8001d9c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2200      	movs	r2, #0
 8001d94:	2101      	movs	r1, #1
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff fb3a 	bl	8001410 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2102      	movs	r1, #2
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff fb1e 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001da8:	4603      	mov	r3, r0
 8001daa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d10a      	bne.n	8001dc8 <HAL_ADC_ConfigChannel+0x2d4>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2102      	movs	r1, #2
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff fb13 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	0e9b      	lsrs	r3, r3, #26
 8001dc2:	f003 021f 	and.w	r2, r3, #31
 8001dc6:	e01e      	b.n	8001e06 <HAL_ADC_ConfigChannel+0x312>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2102      	movs	r1, #2
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff fb08 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dda:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001dde:	fa93 f3a3 	rbit	r3, r3
 8001de2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001de6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001dea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001dee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8001df6:	2320      	movs	r3, #32
 8001df8:	e004      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8001dfa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001dfe:	fab3 f383 	clz	r3, r3
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d105      	bne.n	8001e1e <HAL_ADC_ConfigChannel+0x32a>
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	0e9b      	lsrs	r3, r3, #26
 8001e18:	f003 031f 	and.w	r3, r3, #31
 8001e1c:	e016      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x358>
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e26:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e2a:	fa93 f3a3 	rbit	r3, r3
 8001e2e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001e30:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001e32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001e36:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8001e3e:	2320      	movs	r3, #32
 8001e40:	e004      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8001e42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e46:	fab3 f383 	clz	r3, r3
 8001e4a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d106      	bne.n	8001e5e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2200      	movs	r2, #0
 8001e56:	2102      	movs	r1, #2
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fad9 	bl	8001410 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2103      	movs	r1, #3
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff fabd 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d10a      	bne.n	8001e8a <HAL_ADC_ConfigChannel+0x396>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2103      	movs	r1, #3
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff fab2 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001e80:	4603      	mov	r3, r0
 8001e82:	0e9b      	lsrs	r3, r3, #26
 8001e84:	f003 021f 	and.w	r2, r3, #31
 8001e88:	e017      	b.n	8001eba <HAL_ADC_ConfigChannel+0x3c6>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2103      	movs	r1, #3
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff faa7 	bl	80013e4 <LL_ADC_GetOffsetChannel>
 8001e96:	4603      	mov	r3, r0
 8001e98:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e9c:	fa93 f3a3 	rbit	r3, r3
 8001ea0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001ea2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ea4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001ea6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8001eac:	2320      	movs	r3, #32
 8001eae:	e003      	b.n	8001eb8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8001eb0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001eb2:	fab3 f383 	clz	r3, r3
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d105      	bne.n	8001ed2 <HAL_ADC_ConfigChannel+0x3de>
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	0e9b      	lsrs	r3, r3, #26
 8001ecc:	f003 031f 	and.w	r3, r3, #31
 8001ed0:	e011      	b.n	8001ef6 <HAL_ADC_ConfigChannel+0x402>
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001eda:	fa93 f3a3 	rbit	r3, r3
 8001ede:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001ee0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ee2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001ee4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8001eea:	2320      	movs	r3, #32
 8001eec:	e003      	b.n	8001ef6 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8001eee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ef0:	fab3 f383 	clz	r3, r3
 8001ef4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d106      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2200      	movs	r2, #0
 8001f00:	2103      	movs	r1, #3
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff fa84 	bl	8001410 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff fb85 	bl	800161c <LL_ADC_IsEnabled>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	f040 813f 	bne.w	8002198 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6818      	ldr	r0, [r3, #0]
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	6819      	ldr	r1, [r3, #0]
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	461a      	mov	r2, r3
 8001f28:	f7ff fae4 	bl	80014f4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	4a8e      	ldr	r2, [pc, #568]	; (800216c <HAL_ADC_ConfigChannel+0x678>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	f040 8130 	bne.w	8002198 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d10b      	bne.n	8001f60 <HAL_ADC_ConfigChannel+0x46c>
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	0e9b      	lsrs	r3, r3, #26
 8001f4e:	3301      	adds	r3, #1
 8001f50:	f003 031f 	and.w	r3, r3, #31
 8001f54:	2b09      	cmp	r3, #9
 8001f56:	bf94      	ite	ls
 8001f58:	2301      	movls	r3, #1
 8001f5a:	2300      	movhi	r3, #0
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	e019      	b.n	8001f94 <HAL_ADC_ConfigChannel+0x4a0>
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f68:	fa93 f3a3 	rbit	r3, r3
 8001f6c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001f6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f70:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001f72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d101      	bne.n	8001f7c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8001f78:	2320      	movs	r3, #32
 8001f7a:	e003      	b.n	8001f84 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8001f7c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f7e:	fab3 f383 	clz	r3, r3
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	3301      	adds	r3, #1
 8001f86:	f003 031f 	and.w	r3, r3, #31
 8001f8a:	2b09      	cmp	r3, #9
 8001f8c:	bf94      	ite	ls
 8001f8e:	2301      	movls	r3, #1
 8001f90:	2300      	movhi	r3, #0
 8001f92:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d079      	beq.n	800208c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d107      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x4c0>
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	0e9b      	lsrs	r3, r3, #26
 8001faa:	3301      	adds	r3, #1
 8001fac:	069b      	lsls	r3, r3, #26
 8001fae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fb2:	e015      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0x4ec>
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001fbc:	fa93 f3a3 	rbit	r3, r3
 8001fc0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001fc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fc4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001fc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d101      	bne.n	8001fd0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8001fcc:	2320      	movs	r3, #32
 8001fce:	e003      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8001fd0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fd2:	fab3 f383 	clz	r3, r3
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	3301      	adds	r3, #1
 8001fda:	069b      	lsls	r3, r3, #26
 8001fdc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d109      	bne.n	8002000 <HAL_ADC_ConfigChannel+0x50c>
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	0e9b      	lsrs	r3, r3, #26
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	f003 031f 	and.w	r3, r3, #31
 8001ff8:	2101      	movs	r1, #1
 8001ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffe:	e017      	b.n	8002030 <HAL_ADC_ConfigChannel+0x53c>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002006:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002008:	fa93 f3a3 	rbit	r3, r3
 800200c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800200e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002010:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002012:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002018:	2320      	movs	r3, #32
 800201a:	e003      	b.n	8002024 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 800201c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800201e:	fab3 f383 	clz	r3, r3
 8002022:	b2db      	uxtb	r3, r3
 8002024:	3301      	adds	r3, #1
 8002026:	f003 031f 	and.w	r3, r3, #31
 800202a:	2101      	movs	r1, #1
 800202c:	fa01 f303 	lsl.w	r3, r1, r3
 8002030:	ea42 0103 	orr.w	r1, r2, r3
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800203c:	2b00      	cmp	r3, #0
 800203e:	d10a      	bne.n	8002056 <HAL_ADC_ConfigChannel+0x562>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	0e9b      	lsrs	r3, r3, #26
 8002046:	3301      	adds	r3, #1
 8002048:	f003 021f 	and.w	r2, r3, #31
 800204c:	4613      	mov	r3, r2
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	4413      	add	r3, r2
 8002052:	051b      	lsls	r3, r3, #20
 8002054:	e018      	b.n	8002088 <HAL_ADC_ConfigChannel+0x594>
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800205e:	fa93 f3a3 	rbit	r3, r3
 8002062:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002066:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002068:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800206a:	2b00      	cmp	r3, #0
 800206c:	d101      	bne.n	8002072 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800206e:	2320      	movs	r3, #32
 8002070:	e003      	b.n	800207a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002072:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002074:	fab3 f383 	clz	r3, r3
 8002078:	b2db      	uxtb	r3, r3
 800207a:	3301      	adds	r3, #1
 800207c:	f003 021f 	and.w	r2, r3, #31
 8002080:	4613      	mov	r3, r2
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	4413      	add	r3, r2
 8002086:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002088:	430b      	orrs	r3, r1
 800208a:	e080      	b.n	800218e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002094:	2b00      	cmp	r3, #0
 8002096:	d107      	bne.n	80020a8 <HAL_ADC_ConfigChannel+0x5b4>
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	0e9b      	lsrs	r3, r3, #26
 800209e:	3301      	adds	r3, #1
 80020a0:	069b      	lsls	r3, r3, #26
 80020a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020a6:	e015      	b.n	80020d4 <HAL_ADC_ConfigChannel+0x5e0>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020b0:	fa93 f3a3 	rbit	r3, r3
 80020b4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80020b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020b8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80020ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80020c0:	2320      	movs	r3, #32
 80020c2:	e003      	b.n	80020cc <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80020c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020c6:	fab3 f383 	clz	r3, r3
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	3301      	adds	r3, #1
 80020ce:	069b      	lsls	r3, r3, #26
 80020d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d109      	bne.n	80020f4 <HAL_ADC_ConfigChannel+0x600>
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	0e9b      	lsrs	r3, r3, #26
 80020e6:	3301      	adds	r3, #1
 80020e8:	f003 031f 	and.w	r3, r3, #31
 80020ec:	2101      	movs	r1, #1
 80020ee:	fa01 f303 	lsl.w	r3, r1, r3
 80020f2:	e017      	b.n	8002124 <HAL_ADC_ConfigChannel+0x630>
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fa:	6a3b      	ldr	r3, [r7, #32]
 80020fc:	fa93 f3a3 	rbit	r3, r3
 8002100:	61fb      	str	r3, [r7, #28]
  return result;
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002108:	2b00      	cmp	r3, #0
 800210a:	d101      	bne.n	8002110 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 800210c:	2320      	movs	r3, #32
 800210e:	e003      	b.n	8002118 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002112:	fab3 f383 	clz	r3, r3
 8002116:	b2db      	uxtb	r3, r3
 8002118:	3301      	adds	r3, #1
 800211a:	f003 031f 	and.w	r3, r3, #31
 800211e:	2101      	movs	r1, #1
 8002120:	fa01 f303 	lsl.w	r3, r1, r3
 8002124:	ea42 0103 	orr.w	r1, r2, r3
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002130:	2b00      	cmp	r3, #0
 8002132:	d10d      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x65c>
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	0e9b      	lsrs	r3, r3, #26
 800213a:	3301      	adds	r3, #1
 800213c:	f003 021f 	and.w	r2, r3, #31
 8002140:	4613      	mov	r3, r2
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	4413      	add	r3, r2
 8002146:	3b1e      	subs	r3, #30
 8002148:	051b      	lsls	r3, r3, #20
 800214a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800214e:	e01d      	b.n	800218c <HAL_ADC_ConfigChannel+0x698>
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	fa93 f3a3 	rbit	r3, r3
 800215c:	613b      	str	r3, [r7, #16]
  return result;
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d103      	bne.n	8002170 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002168:	2320      	movs	r3, #32
 800216a:	e005      	b.n	8002178 <HAL_ADC_ConfigChannel+0x684>
 800216c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	fab3 f383 	clz	r3, r3
 8002176:	b2db      	uxtb	r3, r3
 8002178:	3301      	adds	r3, #1
 800217a:	f003 021f 	and.w	r2, r3, #31
 800217e:	4613      	mov	r3, r2
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	4413      	add	r3, r2
 8002184:	3b1e      	subs	r3, #30
 8002186:	051b      	lsls	r3, r3, #20
 8002188:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800218c:	430b      	orrs	r3, r1
 800218e:	683a      	ldr	r2, [r7, #0]
 8002190:	6892      	ldr	r2, [r2, #8]
 8002192:	4619      	mov	r1, r3
 8002194:	f7ff f983 	bl	800149e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	4b44      	ldr	r3, [pc, #272]	; (80022b0 <HAL_ADC_ConfigChannel+0x7bc>)
 800219e:	4013      	ands	r3, r2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d07a      	beq.n	800229a <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021a4:	4843      	ldr	r0, [pc, #268]	; (80022b4 <HAL_ADC_ConfigChannel+0x7c0>)
 80021a6:	f7ff f8eb 	bl	8001380 <LL_ADC_GetCommonPathInternalCh>
 80021aa:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a41      	ldr	r2, [pc, #260]	; (80022b8 <HAL_ADC_ConfigChannel+0x7c4>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d12c      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80021b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d126      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a3c      	ldr	r2, [pc, #240]	; (80022bc <HAL_ADC_ConfigChannel+0x7c8>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d004      	beq.n	80021d8 <HAL_ADC_ConfigChannel+0x6e4>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a3b      	ldr	r2, [pc, #236]	; (80022c0 <HAL_ADC_ConfigChannel+0x7cc>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d15d      	bne.n	8002294 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021e0:	4619      	mov	r1, r3
 80021e2:	4834      	ldr	r0, [pc, #208]	; (80022b4 <HAL_ADC_ConfigChannel+0x7c0>)
 80021e4:	f7ff f8b9 	bl	800135a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021e8:	4b36      	ldr	r3, [pc, #216]	; (80022c4 <HAL_ADC_ConfigChannel+0x7d0>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	099b      	lsrs	r3, r3, #6
 80021ee:	4a36      	ldr	r2, [pc, #216]	; (80022c8 <HAL_ADC_ConfigChannel+0x7d4>)
 80021f0:	fba2 2303 	umull	r2, r3, r2, r3
 80021f4:	099b      	lsrs	r3, r3, #6
 80021f6:	1c5a      	adds	r2, r3, #1
 80021f8:	4613      	mov	r3, r2
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	4413      	add	r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002202:	e002      	b.n	800220a <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	3b01      	subs	r3, #1
 8002208:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d1f9      	bne.n	8002204 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002210:	e040      	b.n	8002294 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a2d      	ldr	r2, [pc, #180]	; (80022cc <HAL_ADC_ConfigChannel+0x7d8>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d118      	bne.n	800224e <HAL_ADC_ConfigChannel+0x75a>
 800221c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002220:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d112      	bne.n	800224e <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a23      	ldr	r2, [pc, #140]	; (80022bc <HAL_ADC_ConfigChannel+0x7c8>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d004      	beq.n	800223c <HAL_ADC_ConfigChannel+0x748>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a22      	ldr	r2, [pc, #136]	; (80022c0 <HAL_ADC_ConfigChannel+0x7cc>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d12d      	bne.n	8002298 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800223c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002240:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002244:	4619      	mov	r1, r3
 8002246:	481b      	ldr	r0, [pc, #108]	; (80022b4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002248:	f7ff f887 	bl	800135a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800224c:	e024      	b.n	8002298 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a1f      	ldr	r2, [pc, #124]	; (80022d0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d120      	bne.n	800229a <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002258:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800225c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d11a      	bne.n	800229a <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a14      	ldr	r2, [pc, #80]	; (80022bc <HAL_ADC_ConfigChannel+0x7c8>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d115      	bne.n	800229a <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800226e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002272:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002276:	4619      	mov	r1, r3
 8002278:	480e      	ldr	r0, [pc, #56]	; (80022b4 <HAL_ADC_ConfigChannel+0x7c0>)
 800227a:	f7ff f86e 	bl	800135a <LL_ADC_SetCommonPathInternalCh>
 800227e:	e00c      	b.n	800229a <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002284:	f043 0220 	orr.w	r2, r3, #32
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002292:	e002      	b.n	800229a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002294:	bf00      	nop
 8002296:	e000      	b.n	800229a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002298:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80022a2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	37d8      	adds	r7, #216	; 0xd8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	80080000 	.word	0x80080000
 80022b4:	50040300 	.word	0x50040300
 80022b8:	c7520000 	.word	0xc7520000
 80022bc:	50040000 	.word	0x50040000
 80022c0:	50040200 	.word	0x50040200
 80022c4:	2000000c 	.word	0x2000000c
 80022c8:	053e2d63 	.word	0x053e2d63
 80022cc:	cb840000 	.word	0xcb840000
 80022d0:	80000001 	.word	0x80000001

080022d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff f99b 	bl	800161c <LL_ADC_IsEnabled>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d14d      	bne.n	8002388 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	4b28      	ldr	r3, [pc, #160]	; (8002394 <ADC_Enable+0xc0>)
 80022f4:	4013      	ands	r3, r2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00d      	beq.n	8002316 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022fe:	f043 0210 	orr.w	r2, r3, #16
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800230a:	f043 0201 	orr.w	r2, r3, #1
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e039      	b.n	800238a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff f96a 	bl	80015f4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002320:	f7fe ffd8 	bl	80012d4 <HAL_GetTick>
 8002324:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002326:	e028      	b.n	800237a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff f975 	bl	800161c <LL_ADC_IsEnabled>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d104      	bne.n	8002342 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff f959 	bl	80015f4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002342:	f7fe ffc7 	bl	80012d4 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d914      	bls.n	800237a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	2b01      	cmp	r3, #1
 800235c:	d00d      	beq.n	800237a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002362:	f043 0210 	orr.w	r2, r3, #16
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800236e:	f043 0201 	orr.w	r2, r3, #1
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e007      	b.n	800238a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	2b01      	cmp	r3, #1
 8002386:	d1cf      	bne.n	8002328 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	3710      	adds	r7, #16
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	8000003f 	.word	0x8000003f

08002398 <LL_ADC_IsEnabled>:
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d101      	bne.n	80023b0 <LL_ADC_IsEnabled+0x18>
 80023ac:	2301      	movs	r3, #1
 80023ae:	e000      	b.n	80023b2 <LL_ADC_IsEnabled+0x1a>
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr

080023be <LL_ADC_REG_IsConversionOngoing>:
{
 80023be:	b480      	push	{r7}
 80023c0:	b083      	sub	sp, #12
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 0304 	and.w	r3, r3, #4
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	d101      	bne.n	80023d6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80023d2:	2301      	movs	r3, #1
 80023d4:	e000      	b.n	80023d8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	4618      	mov	r0, r3
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80023e4:	b590      	push	{r4, r7, lr}
 80023e6:	b09f      	sub	sp, #124	; 0x7c
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023ee:	2300      	movs	r3, #0
 80023f0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d101      	bne.n	8002402 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80023fe:	2302      	movs	r3, #2
 8002400:	e093      	b.n	800252a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800240a:	2300      	movs	r3, #0
 800240c:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800240e:	2300      	movs	r3, #0
 8002410:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a47      	ldr	r2, [pc, #284]	; (8002534 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d102      	bne.n	8002422 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800241c:	4b46      	ldr	r3, [pc, #280]	; (8002538 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800241e:	60bb      	str	r3, [r7, #8]
 8002420:	e001      	b.n	8002426 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002422:	2300      	movs	r3, #0
 8002424:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10b      	bne.n	8002444 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002430:	f043 0220 	orr.w	r2, r3, #32
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e072      	b.n	800252a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff ffb9 	bl	80023be <LL_ADC_REG_IsConversionOngoing>
 800244c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff ffb3 	bl	80023be <LL_ADC_REG_IsConversionOngoing>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d154      	bne.n	8002508 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800245e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002460:	2b00      	cmp	r3, #0
 8002462:	d151      	bne.n	8002508 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002464:	4b35      	ldr	r3, [pc, #212]	; (800253c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002466:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d02c      	beq.n	80024ca <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002470:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	6859      	ldr	r1, [r3, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002482:	035b      	lsls	r3, r3, #13
 8002484:	430b      	orrs	r3, r1
 8002486:	431a      	orrs	r2, r3
 8002488:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800248a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800248c:	4829      	ldr	r0, [pc, #164]	; (8002534 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800248e:	f7ff ff83 	bl	8002398 <LL_ADC_IsEnabled>
 8002492:	4604      	mov	r4, r0
 8002494:	4828      	ldr	r0, [pc, #160]	; (8002538 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002496:	f7ff ff7f 	bl	8002398 <LL_ADC_IsEnabled>
 800249a:	4603      	mov	r3, r0
 800249c:	431c      	orrs	r4, r3
 800249e:	4828      	ldr	r0, [pc, #160]	; (8002540 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80024a0:	f7ff ff7a 	bl	8002398 <LL_ADC_IsEnabled>
 80024a4:	4603      	mov	r3, r0
 80024a6:	4323      	orrs	r3, r4
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d137      	bne.n	800251c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80024ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80024b4:	f023 030f 	bic.w	r3, r3, #15
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	6811      	ldr	r1, [r2, #0]
 80024bc:	683a      	ldr	r2, [r7, #0]
 80024be:	6892      	ldr	r2, [r2, #8]
 80024c0:	430a      	orrs	r2, r1
 80024c2:	431a      	orrs	r2, r3
 80024c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024c6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80024c8:	e028      	b.n	800251c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80024ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024d4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024d6:	4817      	ldr	r0, [pc, #92]	; (8002534 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80024d8:	f7ff ff5e 	bl	8002398 <LL_ADC_IsEnabled>
 80024dc:	4604      	mov	r4, r0
 80024de:	4816      	ldr	r0, [pc, #88]	; (8002538 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80024e0:	f7ff ff5a 	bl	8002398 <LL_ADC_IsEnabled>
 80024e4:	4603      	mov	r3, r0
 80024e6:	431c      	orrs	r4, r3
 80024e8:	4815      	ldr	r0, [pc, #84]	; (8002540 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80024ea:	f7ff ff55 	bl	8002398 <LL_ADC_IsEnabled>
 80024ee:	4603      	mov	r3, r0
 80024f0:	4323      	orrs	r3, r4
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d112      	bne.n	800251c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80024f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80024fe:	f023 030f 	bic.w	r3, r3, #15
 8002502:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002504:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002506:	e009      	b.n	800251c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800250c:	f043 0220 	orr.w	r2, r3, #32
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800251a:	e000      	b.n	800251e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800251c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002526:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800252a:	4618      	mov	r0, r3
 800252c:	377c      	adds	r7, #124	; 0x7c
 800252e:	46bd      	mov	sp, r7
 8002530:	bd90      	pop	{r4, r7, pc}
 8002532:	bf00      	nop
 8002534:	50040000 	.word	0x50040000
 8002538:	50040100 	.word	0x50040100
 800253c:	50040300 	.word	0x50040300
 8002540:	50040200 	.word	0x50040200

08002544 <__NVIC_SetPriorityGrouping>:
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <__NVIC_SetPriorityGrouping+0x44>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800255a:	68ba      	ldr	r2, [r7, #8]
 800255c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002560:	4013      	ands	r3, r2
 8002562:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800256c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002570:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002576:	4a04      	ldr	r2, [pc, #16]	; (8002588 <__NVIC_SetPriorityGrouping+0x44>)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	60d3      	str	r3, [r2, #12]
}
 800257c:	bf00      	nop
 800257e:	3714      	adds	r7, #20
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <__NVIC_GetPriorityGrouping>:
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002590:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	0a1b      	lsrs	r3, r3, #8
 8002596:	f003 0307 	and.w	r3, r3, #7
}
 800259a:	4618      	mov	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000ed00 	.word	0xe000ed00

080025a8 <__NVIC_EnableIRQ>:
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	db0b      	blt.n	80025d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	f003 021f 	and.w	r2, r3, #31
 80025c0:	4907      	ldr	r1, [pc, #28]	; (80025e0 <__NVIC_EnableIRQ+0x38>)
 80025c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c6:	095b      	lsrs	r3, r3, #5
 80025c8:	2001      	movs	r0, #1
 80025ca:	fa00 f202 	lsl.w	r2, r0, r2
 80025ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000e100 	.word	0xe000e100

080025e4 <__NVIC_SetPriority>:
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	6039      	str	r1, [r7, #0]
 80025ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	db0a      	blt.n	800260e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	490c      	ldr	r1, [pc, #48]	; (8002630 <__NVIC_SetPriority+0x4c>)
 80025fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002602:	0112      	lsls	r2, r2, #4
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	440b      	add	r3, r1
 8002608:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800260c:	e00a      	b.n	8002624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	b2da      	uxtb	r2, r3
 8002612:	4908      	ldr	r1, [pc, #32]	; (8002634 <__NVIC_SetPriority+0x50>)
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	3b04      	subs	r3, #4
 800261c:	0112      	lsls	r2, r2, #4
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	440b      	add	r3, r1
 8002622:	761a      	strb	r2, [r3, #24]
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000e100 	.word	0xe000e100
 8002634:	e000ed00 	.word	0xe000ed00

08002638 <NVIC_EncodePriority>:
{
 8002638:	b480      	push	{r7}
 800263a:	b089      	sub	sp, #36	; 0x24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f003 0307 	and.w	r3, r3, #7
 800264a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	f1c3 0307 	rsb	r3, r3, #7
 8002652:	2b04      	cmp	r3, #4
 8002654:	bf28      	it	cs
 8002656:	2304      	movcs	r3, #4
 8002658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3304      	adds	r3, #4
 800265e:	2b06      	cmp	r3, #6
 8002660:	d902      	bls.n	8002668 <NVIC_EncodePriority+0x30>
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3b03      	subs	r3, #3
 8002666:	e000      	b.n	800266a <NVIC_EncodePriority+0x32>
 8002668:	2300      	movs	r3, #0
 800266a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800266c:	f04f 32ff 	mov.w	r2, #4294967295
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	43da      	mvns	r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	401a      	ands	r2, r3
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002680:	f04f 31ff 	mov.w	r1, #4294967295
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	fa01 f303 	lsl.w	r3, r1, r3
 800268a:	43d9      	mvns	r1, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002690:	4313      	orrs	r3, r2
}
 8002692:	4618      	mov	r0, r3
 8002694:	3724      	adds	r7, #36	; 0x24
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
	...

080026a0 <SysTick_Config>:
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026b0:	d301      	bcc.n	80026b6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80026b2:	2301      	movs	r3, #1
 80026b4:	e00f      	b.n	80026d6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026b6:	4a0a      	ldr	r2, [pc, #40]	; (80026e0 <SysTick_Config+0x40>)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026be:	210f      	movs	r1, #15
 80026c0:	f04f 30ff 	mov.w	r0, #4294967295
 80026c4:	f7ff ff8e 	bl	80025e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026c8:	4b05      	ldr	r3, [pc, #20]	; (80026e0 <SysTick_Config+0x40>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ce:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <SysTick_Config+0x40>)
 80026d0:	2207      	movs	r2, #7
 80026d2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	e000e010 	.word	0xe000e010

080026e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7ff ff29 	bl	8002544 <__NVIC_SetPriorityGrouping>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b086      	sub	sp, #24
 80026fe:	af00      	add	r7, sp, #0
 8002700:	4603      	mov	r3, r0
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
 8002706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800270c:	f7ff ff3e 	bl	800258c <__NVIC_GetPriorityGrouping>
 8002710:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	68b9      	ldr	r1, [r7, #8]
 8002716:	6978      	ldr	r0, [r7, #20]
 8002718:	f7ff ff8e 	bl	8002638 <NVIC_EncodePriority>
 800271c:	4602      	mov	r2, r0
 800271e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002722:	4611      	mov	r1, r2
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff ff5d 	bl	80025e4 <__NVIC_SetPriority>
}
 800272a:	bf00      	nop
 800272c:	3718      	adds	r7, #24
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	4603      	mov	r3, r0
 800273a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800273c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ff31 	bl	80025a8 <__NVIC_EnableIRQ>
}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7ff ffa2 	bl	80026a0 <SysTick_Config>
 800275c:	4603      	mov	r3, r0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e098      	b.n	80028ac <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	461a      	mov	r2, r3
 8002780:	4b4d      	ldr	r3, [pc, #308]	; (80028b8 <HAL_DMA_Init+0x150>)
 8002782:	429a      	cmp	r2, r3
 8002784:	d80f      	bhi.n	80027a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	461a      	mov	r2, r3
 800278c:	4b4b      	ldr	r3, [pc, #300]	; (80028bc <HAL_DMA_Init+0x154>)
 800278e:	4413      	add	r3, r2
 8002790:	4a4b      	ldr	r2, [pc, #300]	; (80028c0 <HAL_DMA_Init+0x158>)
 8002792:	fba2 2303 	umull	r2, r3, r2, r3
 8002796:	091b      	lsrs	r3, r3, #4
 8002798:	009a      	lsls	r2, r3, #2
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a48      	ldr	r2, [pc, #288]	; (80028c4 <HAL_DMA_Init+0x15c>)
 80027a2:	641a      	str	r2, [r3, #64]	; 0x40
 80027a4:	e00e      	b.n	80027c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	461a      	mov	r2, r3
 80027ac:	4b46      	ldr	r3, [pc, #280]	; (80028c8 <HAL_DMA_Init+0x160>)
 80027ae:	4413      	add	r3, r2
 80027b0:	4a43      	ldr	r2, [pc, #268]	; (80028c0 <HAL_DMA_Init+0x158>)
 80027b2:	fba2 2303 	umull	r2, r3, r2, r3
 80027b6:	091b      	lsrs	r3, r3, #4
 80027b8:	009a      	lsls	r2, r3, #2
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a42      	ldr	r2, [pc, #264]	; (80028cc <HAL_DMA_Init+0x164>)
 80027c2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2202      	movs	r2, #2
 80027c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80027da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80027e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002800:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a1b      	ldr	r3, [r3, #32]
 8002806:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	4313      	orrs	r3, r2
 800280c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800281e:	d039      	beq.n	8002894 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002824:	4a27      	ldr	r2, [pc, #156]	; (80028c4 <HAL_DMA_Init+0x15c>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d11a      	bne.n	8002860 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800282a:	4b29      	ldr	r3, [pc, #164]	; (80028d0 <HAL_DMA_Init+0x168>)
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002832:	f003 031c 	and.w	r3, r3, #28
 8002836:	210f      	movs	r1, #15
 8002838:	fa01 f303 	lsl.w	r3, r1, r3
 800283c:	43db      	mvns	r3, r3
 800283e:	4924      	ldr	r1, [pc, #144]	; (80028d0 <HAL_DMA_Init+0x168>)
 8002840:	4013      	ands	r3, r2
 8002842:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002844:	4b22      	ldr	r3, [pc, #136]	; (80028d0 <HAL_DMA_Init+0x168>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6859      	ldr	r1, [r3, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002850:	f003 031c 	and.w	r3, r3, #28
 8002854:	fa01 f303 	lsl.w	r3, r1, r3
 8002858:	491d      	ldr	r1, [pc, #116]	; (80028d0 <HAL_DMA_Init+0x168>)
 800285a:	4313      	orrs	r3, r2
 800285c:	600b      	str	r3, [r1, #0]
 800285e:	e019      	b.n	8002894 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002860:	4b1c      	ldr	r3, [pc, #112]	; (80028d4 <HAL_DMA_Init+0x16c>)
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002868:	f003 031c 	and.w	r3, r3, #28
 800286c:	210f      	movs	r1, #15
 800286e:	fa01 f303 	lsl.w	r3, r1, r3
 8002872:	43db      	mvns	r3, r3
 8002874:	4917      	ldr	r1, [pc, #92]	; (80028d4 <HAL_DMA_Init+0x16c>)
 8002876:	4013      	ands	r3, r2
 8002878:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800287a:	4b16      	ldr	r3, [pc, #88]	; (80028d4 <HAL_DMA_Init+0x16c>)
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6859      	ldr	r1, [r3, #4]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002886:	f003 031c 	and.w	r3, r3, #28
 800288a:	fa01 f303 	lsl.w	r3, r1, r3
 800288e:	4911      	ldr	r1, [pc, #68]	; (80028d4 <HAL_DMA_Init+0x16c>)
 8002890:	4313      	orrs	r3, r2
 8002892:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2201      	movs	r2, #1
 800289e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80028aa:	2300      	movs	r3, #0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3714      	adds	r7, #20
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	40020407 	.word	0x40020407
 80028bc:	bffdfff8 	.word	0xbffdfff8
 80028c0:	cccccccd 	.word	0xcccccccd
 80028c4:	40020000 	.word	0x40020000
 80028c8:	bffdfbf8 	.word	0xbffdfbf8
 80028cc:	40020400 	.word	0x40020400
 80028d0:	400200a8 	.word	0x400200a8
 80028d4:	400204a8 	.word	0x400204a8

080028d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f4:	f003 031c 	and.w	r3, r3, #28
 80028f8:	2204      	movs	r2, #4
 80028fa:	409a      	lsls	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	4013      	ands	r3, r2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d026      	beq.n	8002952 <HAL_DMA_IRQHandler+0x7a>
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	f003 0304 	and.w	r3, r3, #4
 800290a:	2b00      	cmp	r3, #0
 800290c:	d021      	beq.n	8002952 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0320 	and.w	r3, r3, #32
 8002918:	2b00      	cmp	r3, #0
 800291a:	d107      	bne.n	800292c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0204 	bic.w	r2, r2, #4
 800292a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002930:	f003 021c 	and.w	r2, r3, #28
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002938:	2104      	movs	r1, #4
 800293a:	fa01 f202 	lsl.w	r2, r1, r2
 800293e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002944:	2b00      	cmp	r3, #0
 8002946:	d071      	beq.n	8002a2c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002950:	e06c      	b.n	8002a2c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002956:	f003 031c 	and.w	r3, r3, #28
 800295a:	2202      	movs	r2, #2
 800295c:	409a      	lsls	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	4013      	ands	r3, r2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d02e      	beq.n	80029c4 <HAL_DMA_IRQHandler+0xec>
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d029      	beq.n	80029c4 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0320 	and.w	r3, r3, #32
 800297a:	2b00      	cmp	r3, #0
 800297c:	d10b      	bne.n	8002996 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 020a 	bic.w	r2, r2, #10
 800298c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299a:	f003 021c 	and.w	r2, r3, #28
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	2102      	movs	r1, #2
 80029a4:	fa01 f202 	lsl.w	r2, r1, r2
 80029a8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d038      	beq.n	8002a2c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80029c2:	e033      	b.n	8002a2c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c8:	f003 031c 	and.w	r3, r3, #28
 80029cc:	2208      	movs	r2, #8
 80029ce:	409a      	lsls	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	4013      	ands	r3, r2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d02a      	beq.n	8002a2e <HAL_DMA_IRQHandler+0x156>
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	f003 0308 	and.w	r3, r3, #8
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d025      	beq.n	8002a2e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f022 020e 	bic.w	r2, r2, #14
 80029f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f6:	f003 021c 	and.w	r2, r3, #28
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	2101      	movs	r1, #1
 8002a00:	fa01 f202 	lsl.w	r2, r1, r2
 8002a04:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d004      	beq.n	8002a2e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002a2c:	bf00      	nop
 8002a2e:	bf00      	nop
}
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
	...

08002a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b087      	sub	sp, #28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a46:	e17f      	b.n	8002d48 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	fa01 f303 	lsl.w	r3, r1, r3
 8002a54:	4013      	ands	r3, r2
 8002a56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f000 8171 	beq.w	8002d42 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d00b      	beq.n	8002a80 <HAL_GPIO_Init+0x48>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d007      	beq.n	8002a80 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a74:	2b11      	cmp	r3, #17
 8002a76:	d003      	beq.n	8002a80 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b12      	cmp	r3, #18
 8002a7e:	d130      	bne.n	8002ae2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	43db      	mvns	r3, r3
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	4013      	ands	r3, r2
 8002a96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	68da      	ldr	r2, [r3, #12]
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	091b      	lsrs	r3, r3, #4
 8002acc:	f003 0201 	and.w	r2, r3, #1
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	693a      	ldr	r2, [r7, #16]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	693a      	ldr	r2, [r7, #16]
 8002ae0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f003 0303 	and.w	r3, r3, #3
 8002aea:	2b03      	cmp	r3, #3
 8002aec:	d118      	bne.n	8002b20 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002af4:	2201      	movs	r2, #1
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	fa02 f303 	lsl.w	r3, r2, r3
 8002afc:	43db      	mvns	r3, r3
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	4013      	ands	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	08db      	lsrs	r3, r3, #3
 8002b0a:	f003 0201 	and.w	r2, r3, #1
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	2203      	movs	r2, #3
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	43db      	mvns	r3, r3
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	4013      	ands	r3, r2
 8002b36:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	689a      	ldr	r2, [r3, #8]
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	693a      	ldr	r2, [r7, #16]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d003      	beq.n	8002b60 <HAL_GPIO_Init+0x128>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	2b12      	cmp	r3, #18
 8002b5e:	d123      	bne.n	8002ba8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	08da      	lsrs	r2, r3, #3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	3208      	adds	r2, #8
 8002b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f003 0307 	and.w	r3, r3, #7
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	220f      	movs	r2, #15
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	43db      	mvns	r3, r3
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	4013      	ands	r3, r2
 8002b82:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	691a      	ldr	r2, [r3, #16]
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	08da      	lsrs	r2, r3, #3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	3208      	adds	r2, #8
 8002ba2:	6939      	ldr	r1, [r7, #16]
 8002ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	2203      	movs	r2, #3
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	43db      	mvns	r3, r3
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 0203 	and.w	r2, r3, #3
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f000 80ac 	beq.w	8002d42 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bea:	4b5f      	ldr	r3, [pc, #380]	; (8002d68 <HAL_GPIO_Init+0x330>)
 8002bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bee:	4a5e      	ldr	r2, [pc, #376]	; (8002d68 <HAL_GPIO_Init+0x330>)
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	6613      	str	r3, [r2, #96]	; 0x60
 8002bf6:	4b5c      	ldr	r3, [pc, #368]	; (8002d68 <HAL_GPIO_Init+0x330>)
 8002bf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	60bb      	str	r3, [r7, #8]
 8002c00:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c02:	4a5a      	ldr	r2, [pc, #360]	; (8002d6c <HAL_GPIO_Init+0x334>)
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	089b      	lsrs	r3, r3, #2
 8002c08:	3302      	adds	r3, #2
 8002c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	f003 0303 	and.w	r3, r3, #3
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	220f      	movs	r2, #15
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	4013      	ands	r3, r2
 8002c24:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c2c:	d025      	beq.n	8002c7a <HAL_GPIO_Init+0x242>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a4f      	ldr	r2, [pc, #316]	; (8002d70 <HAL_GPIO_Init+0x338>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d01f      	beq.n	8002c76 <HAL_GPIO_Init+0x23e>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a4e      	ldr	r2, [pc, #312]	; (8002d74 <HAL_GPIO_Init+0x33c>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d019      	beq.n	8002c72 <HAL_GPIO_Init+0x23a>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a4d      	ldr	r2, [pc, #308]	; (8002d78 <HAL_GPIO_Init+0x340>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d013      	beq.n	8002c6e <HAL_GPIO_Init+0x236>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a4c      	ldr	r2, [pc, #304]	; (8002d7c <HAL_GPIO_Init+0x344>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d00d      	beq.n	8002c6a <HAL_GPIO_Init+0x232>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a4b      	ldr	r2, [pc, #300]	; (8002d80 <HAL_GPIO_Init+0x348>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d007      	beq.n	8002c66 <HAL_GPIO_Init+0x22e>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a4a      	ldr	r2, [pc, #296]	; (8002d84 <HAL_GPIO_Init+0x34c>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d101      	bne.n	8002c62 <HAL_GPIO_Init+0x22a>
 8002c5e:	2306      	movs	r3, #6
 8002c60:	e00c      	b.n	8002c7c <HAL_GPIO_Init+0x244>
 8002c62:	2307      	movs	r3, #7
 8002c64:	e00a      	b.n	8002c7c <HAL_GPIO_Init+0x244>
 8002c66:	2305      	movs	r3, #5
 8002c68:	e008      	b.n	8002c7c <HAL_GPIO_Init+0x244>
 8002c6a:	2304      	movs	r3, #4
 8002c6c:	e006      	b.n	8002c7c <HAL_GPIO_Init+0x244>
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e004      	b.n	8002c7c <HAL_GPIO_Init+0x244>
 8002c72:	2302      	movs	r3, #2
 8002c74:	e002      	b.n	8002c7c <HAL_GPIO_Init+0x244>
 8002c76:	2301      	movs	r3, #1
 8002c78:	e000      	b.n	8002c7c <HAL_GPIO_Init+0x244>
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	697a      	ldr	r2, [r7, #20]
 8002c7e:	f002 0203 	and.w	r2, r2, #3
 8002c82:	0092      	lsls	r2, r2, #2
 8002c84:	4093      	lsls	r3, r2
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c8c:	4937      	ldr	r1, [pc, #220]	; (8002d6c <HAL_GPIO_Init+0x334>)
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	089b      	lsrs	r3, r3, #2
 8002c92:	3302      	adds	r3, #2
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002c9a:	4b3b      	ldr	r3, [pc, #236]	; (8002d88 <HAL_GPIO_Init+0x350>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	43db      	mvns	r3, r3
 8002ca4:	693a      	ldr	r2, [r7, #16]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d003      	beq.n	8002cbe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cbe:	4a32      	ldr	r2, [pc, #200]	; (8002d88 <HAL_GPIO_Init+0x350>)
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002cc4:	4b30      	ldr	r3, [pc, #192]	; (8002d88 <HAL_GPIO_Init+0x350>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	43db      	mvns	r3, r3
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d003      	beq.n	8002ce8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ce8:	4a27      	ldr	r2, [pc, #156]	; (8002d88 <HAL_GPIO_Init+0x350>)
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cee:	4b26      	ldr	r3, [pc, #152]	; (8002d88 <HAL_GPIO_Init+0x350>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	693a      	ldr	r2, [r7, #16]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002d0a:	693a      	ldr	r2, [r7, #16]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d12:	4a1d      	ldr	r2, [pc, #116]	; (8002d88 <HAL_GPIO_Init+0x350>)
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d18:	4b1b      	ldr	r3, [pc, #108]	; (8002d88 <HAL_GPIO_Init+0x350>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	43db      	mvns	r3, r3
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	4013      	ands	r3, r2
 8002d26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d003      	beq.n	8002d3c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002d34:	693a      	ldr	r2, [r7, #16]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d3c:	4a12      	ldr	r2, [pc, #72]	; (8002d88 <HAL_GPIO_Init+0x350>)
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	3301      	adds	r3, #1
 8002d46:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	f47f ae78 	bne.w	8002a48 <HAL_GPIO_Init+0x10>
  }
}
 8002d58:	bf00      	nop
 8002d5a:	bf00      	nop
 8002d5c:	371c      	adds	r7, #28
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	40010000 	.word	0x40010000
 8002d70:	48000400 	.word	0x48000400
 8002d74:	48000800 	.word	0x48000800
 8002d78:	48000c00 	.word	0x48000c00
 8002d7c:	48001000 	.word	0x48001000
 8002d80:	48001400 	.word	0x48001400
 8002d84:	48001800 	.word	0x48001800
 8002d88:	40010400 	.word	0x40010400

08002d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	460b      	mov	r3, r1
 8002d96:	807b      	strh	r3, [r7, #2]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d9c:	787b      	ldrb	r3, [r7, #1]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002da2:	887a      	ldrh	r2, [r7, #2]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002da8:	e002      	b.n	8002db0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002daa:	887a      	ldrh	r2, [r7, #2]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002dc0:	4b04      	ldr	r3, [pc, #16]	; (8002dd4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40007000 	.word	0x40007000

08002dd8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002de6:	d130      	bne.n	8002e4a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002de8:	4b23      	ldr	r3, [pc, #140]	; (8002e78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002df0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002df4:	d038      	beq.n	8002e68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002df6:	4b20      	ldr	r3, [pc, #128]	; (8002e78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002dfe:	4a1e      	ldr	r2, [pc, #120]	; (8002e78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e04:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e06:	4b1d      	ldr	r3, [pc, #116]	; (8002e7c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2232      	movs	r2, #50	; 0x32
 8002e0c:	fb02 f303 	mul.w	r3, r2, r3
 8002e10:	4a1b      	ldr	r2, [pc, #108]	; (8002e80 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002e12:	fba2 2303 	umull	r2, r3, r2, r3
 8002e16:	0c9b      	lsrs	r3, r3, #18
 8002e18:	3301      	adds	r3, #1
 8002e1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e1c:	e002      	b.n	8002e24 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	3b01      	subs	r3, #1
 8002e22:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e24:	4b14      	ldr	r3, [pc, #80]	; (8002e78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e26:	695b      	ldr	r3, [r3, #20]
 8002e28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e30:	d102      	bne.n	8002e38 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1f2      	bne.n	8002e1e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e38:	4b0f      	ldr	r3, [pc, #60]	; (8002e78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e3a:	695b      	ldr	r3, [r3, #20]
 8002e3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e44:	d110      	bne.n	8002e68 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e00f      	b.n	8002e6a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	; (8002e78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e56:	d007      	beq.n	8002e68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e58:	4b07      	ldr	r3, [pc, #28]	; (8002e78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e60:	4a05      	ldr	r2, [pc, #20]	; (8002e78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e66:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3714      	adds	r7, #20
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	40007000 	.word	0x40007000
 8002e7c:	2000000c 	.word	0x2000000c
 8002e80:	431bde83 	.word	0x431bde83

08002e84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b088      	sub	sp, #32
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e3d4      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e96:	4ba1      	ldr	r3, [pc, #644]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 030c 	and.w	r3, r3, #12
 8002e9e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ea0:	4b9e      	ldr	r3, [pc, #632]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	f003 0303 	and.w	r3, r3, #3
 8002ea8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0310 	and.w	r3, r3, #16
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f000 80e4 	beq.w	8003080 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d007      	beq.n	8002ece <HAL_RCC_OscConfig+0x4a>
 8002ebe:	69bb      	ldr	r3, [r7, #24]
 8002ec0:	2b0c      	cmp	r3, #12
 8002ec2:	f040 808b 	bne.w	8002fdc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	f040 8087 	bne.w	8002fdc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ece:	4b93      	ldr	r3, [pc, #588]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d005      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x62>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e3ac      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a1a      	ldr	r2, [r3, #32]
 8002eea:	4b8c      	ldr	r3, [pc, #560]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d004      	beq.n	8002f00 <HAL_RCC_OscConfig+0x7c>
 8002ef6:	4b89      	ldr	r3, [pc, #548]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002efe:	e005      	b.n	8002f0c <HAL_RCC_OscConfig+0x88>
 8002f00:	4b86      	ldr	r3, [pc, #536]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f06:	091b      	lsrs	r3, r3, #4
 8002f08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d223      	bcs.n	8002f58 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f000 fd41 	bl	800399c <RCC_SetFlashLatencyFromMSIRange>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e38d      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f24:	4b7d      	ldr	r3, [pc, #500]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a7c      	ldr	r2, [pc, #496]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f2a:	f043 0308 	orr.w	r3, r3, #8
 8002f2e:	6013      	str	r3, [r2, #0]
 8002f30:	4b7a      	ldr	r3, [pc, #488]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	4977      	ldr	r1, [pc, #476]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f42:	4b76      	ldr	r3, [pc, #472]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	69db      	ldr	r3, [r3, #28]
 8002f4e:	021b      	lsls	r3, r3, #8
 8002f50:	4972      	ldr	r1, [pc, #456]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	604b      	str	r3, [r1, #4]
 8002f56:	e025      	b.n	8002fa4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f58:	4b70      	ldr	r3, [pc, #448]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a6f      	ldr	r2, [pc, #444]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f5e:	f043 0308 	orr.w	r3, r3, #8
 8002f62:	6013      	str	r3, [r2, #0]
 8002f64:	4b6d      	ldr	r3, [pc, #436]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	496a      	ldr	r1, [pc, #424]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f76:	4b69      	ldr	r3, [pc, #420]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	021b      	lsls	r3, r3, #8
 8002f84:	4965      	ldr	r1, [pc, #404]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d109      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6a1b      	ldr	r3, [r3, #32]
 8002f94:	4618      	mov	r0, r3
 8002f96:	f000 fd01 	bl	800399c <RCC_SetFlashLatencyFromMSIRange>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e34d      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fa4:	f000 fc36 	bl	8003814 <HAL_RCC_GetSysClockFreq>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	4b5c      	ldr	r3, [pc, #368]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	091b      	lsrs	r3, r3, #4
 8002fb0:	f003 030f 	and.w	r3, r3, #15
 8002fb4:	495a      	ldr	r1, [pc, #360]	; (8003120 <HAL_RCC_OscConfig+0x29c>)
 8002fb6:	5ccb      	ldrb	r3, [r1, r3]
 8002fb8:	f003 031f 	and.w	r3, r3, #31
 8002fbc:	fa22 f303 	lsr.w	r3, r2, r3
 8002fc0:	4a58      	ldr	r2, [pc, #352]	; (8003124 <HAL_RCC_OscConfig+0x2a0>)
 8002fc2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002fc4:	4b58      	ldr	r3, [pc, #352]	; (8003128 <HAL_RCC_OscConfig+0x2a4>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7fe f933 	bl	8001234 <HAL_InitTick>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d052      	beq.n	800307e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	e331      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d032      	beq.n	800304a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002fe4:	4b4d      	ldr	r3, [pc, #308]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a4c      	ldr	r2, [pc, #304]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8002fea:	f043 0301 	orr.w	r3, r3, #1
 8002fee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ff0:	f7fe f970 	bl	80012d4 <HAL_GetTick>
 8002ff4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ff8:	f7fe f96c 	bl	80012d4 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b02      	cmp	r3, #2
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e31a      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800300a:	4b44      	ldr	r3, [pc, #272]	; (800311c <HAL_RCC_OscConfig+0x298>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d0f0      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003016:	4b41      	ldr	r3, [pc, #260]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a40      	ldr	r2, [pc, #256]	; (800311c <HAL_RCC_OscConfig+0x298>)
 800301c:	f043 0308 	orr.w	r3, r3, #8
 8003020:	6013      	str	r3, [r2, #0]
 8003022:	4b3e      	ldr	r3, [pc, #248]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	493b      	ldr	r1, [pc, #236]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8003030:	4313      	orrs	r3, r2
 8003032:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003034:	4b39      	ldr	r3, [pc, #228]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	69db      	ldr	r3, [r3, #28]
 8003040:	021b      	lsls	r3, r3, #8
 8003042:	4936      	ldr	r1, [pc, #216]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8003044:	4313      	orrs	r3, r2
 8003046:	604b      	str	r3, [r1, #4]
 8003048:	e01a      	b.n	8003080 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800304a:	4b34      	ldr	r3, [pc, #208]	; (800311c <HAL_RCC_OscConfig+0x298>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a33      	ldr	r2, [pc, #204]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8003050:	f023 0301 	bic.w	r3, r3, #1
 8003054:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003056:	f7fe f93d 	bl	80012d4 <HAL_GetTick>
 800305a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800305c:	e008      	b.n	8003070 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800305e:	f7fe f939 	bl	80012d4 <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d901      	bls.n	8003070 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e2e7      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003070:	4b2a      	ldr	r3, [pc, #168]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1f0      	bne.n	800305e <HAL_RCC_OscConfig+0x1da>
 800307c:	e000      	b.n	8003080 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800307e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0301 	and.w	r3, r3, #1
 8003088:	2b00      	cmp	r3, #0
 800308a:	d074      	beq.n	8003176 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	2b08      	cmp	r3, #8
 8003090:	d005      	beq.n	800309e <HAL_RCC_OscConfig+0x21a>
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	2b0c      	cmp	r3, #12
 8003096:	d10e      	bne.n	80030b6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	2b03      	cmp	r3, #3
 800309c:	d10b      	bne.n	80030b6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800309e:	4b1f      	ldr	r3, [pc, #124]	; (800311c <HAL_RCC_OscConfig+0x298>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d064      	beq.n	8003174 <HAL_RCC_OscConfig+0x2f0>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d160      	bne.n	8003174 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e2c4      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030be:	d106      	bne.n	80030ce <HAL_RCC_OscConfig+0x24a>
 80030c0:	4b16      	ldr	r3, [pc, #88]	; (800311c <HAL_RCC_OscConfig+0x298>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a15      	ldr	r2, [pc, #84]	; (800311c <HAL_RCC_OscConfig+0x298>)
 80030c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ca:	6013      	str	r3, [r2, #0]
 80030cc:	e01d      	b.n	800310a <HAL_RCC_OscConfig+0x286>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030d6:	d10c      	bne.n	80030f2 <HAL_RCC_OscConfig+0x26e>
 80030d8:	4b10      	ldr	r3, [pc, #64]	; (800311c <HAL_RCC_OscConfig+0x298>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a0f      	ldr	r2, [pc, #60]	; (800311c <HAL_RCC_OscConfig+0x298>)
 80030de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030e2:	6013      	str	r3, [r2, #0]
 80030e4:	4b0d      	ldr	r3, [pc, #52]	; (800311c <HAL_RCC_OscConfig+0x298>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a0c      	ldr	r2, [pc, #48]	; (800311c <HAL_RCC_OscConfig+0x298>)
 80030ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ee:	6013      	str	r3, [r2, #0]
 80030f0:	e00b      	b.n	800310a <HAL_RCC_OscConfig+0x286>
 80030f2:	4b0a      	ldr	r3, [pc, #40]	; (800311c <HAL_RCC_OscConfig+0x298>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a09      	ldr	r2, [pc, #36]	; (800311c <HAL_RCC_OscConfig+0x298>)
 80030f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030fc:	6013      	str	r3, [r2, #0]
 80030fe:	4b07      	ldr	r3, [pc, #28]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a06      	ldr	r2, [pc, #24]	; (800311c <HAL_RCC_OscConfig+0x298>)
 8003104:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003108:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d01c      	beq.n	800314c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003112:	f7fe f8df 	bl	80012d4 <HAL_GetTick>
 8003116:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003118:	e011      	b.n	800313e <HAL_RCC_OscConfig+0x2ba>
 800311a:	bf00      	nop
 800311c:	40021000 	.word	0x40021000
 8003120:	08006370 	.word	0x08006370
 8003124:	2000000c 	.word	0x2000000c
 8003128:	20000010 	.word	0x20000010
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800312c:	f7fe f8d2 	bl	80012d4 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b64      	cmp	r3, #100	; 0x64
 8003138:	d901      	bls.n	800313e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e280      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800313e:	4baf      	ldr	r3, [pc, #700]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d0f0      	beq.n	800312c <HAL_RCC_OscConfig+0x2a8>
 800314a:	e014      	b.n	8003176 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314c:	f7fe f8c2 	bl	80012d4 <HAL_GetTick>
 8003150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003152:	e008      	b.n	8003166 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003154:	f7fe f8be 	bl	80012d4 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b64      	cmp	r3, #100	; 0x64
 8003160:	d901      	bls.n	8003166 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e26c      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003166:	4ba5      	ldr	r3, [pc, #660]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d1f0      	bne.n	8003154 <HAL_RCC_OscConfig+0x2d0>
 8003172:	e000      	b.n	8003176 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003174:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d060      	beq.n	8003244 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	2b04      	cmp	r3, #4
 8003186:	d005      	beq.n	8003194 <HAL_RCC_OscConfig+0x310>
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	2b0c      	cmp	r3, #12
 800318c:	d119      	bne.n	80031c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	2b02      	cmp	r3, #2
 8003192:	d116      	bne.n	80031c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003194:	4b99      	ldr	r3, [pc, #612]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <HAL_RCC_OscConfig+0x328>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d101      	bne.n	80031ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e249      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031ac:	4b93      	ldr	r3, [pc, #588]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	061b      	lsls	r3, r3, #24
 80031ba:	4990      	ldr	r1, [pc, #576]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031c0:	e040      	b.n	8003244 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d023      	beq.n	8003212 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031ca:	4b8c      	ldr	r3, [pc, #560]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a8b      	ldr	r2, [pc, #556]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80031d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d6:	f7fe f87d 	bl	80012d4 <HAL_GetTick>
 80031da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031dc:	e008      	b.n	80031f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031de:	f7fe f879 	bl	80012d4 <HAL_GetTick>
 80031e2:	4602      	mov	r2, r0
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d901      	bls.n	80031f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80031ec:	2303      	movs	r3, #3
 80031ee:	e227      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031f0:	4b82      	ldr	r3, [pc, #520]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d0f0      	beq.n	80031de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031fc:	4b7f      	ldr	r3, [pc, #508]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	691b      	ldr	r3, [r3, #16]
 8003208:	061b      	lsls	r3, r3, #24
 800320a:	497c      	ldr	r1, [pc, #496]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 800320c:	4313      	orrs	r3, r2
 800320e:	604b      	str	r3, [r1, #4]
 8003210:	e018      	b.n	8003244 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003212:	4b7a      	ldr	r3, [pc, #488]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a79      	ldr	r2, [pc, #484]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003218:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800321c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321e:	f7fe f859 	bl	80012d4 <HAL_GetTick>
 8003222:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003224:	e008      	b.n	8003238 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003226:	f7fe f855 	bl	80012d4 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e203      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003238:	4b70      	ldr	r3, [pc, #448]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1f0      	bne.n	8003226 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0308 	and.w	r3, r3, #8
 800324c:	2b00      	cmp	r3, #0
 800324e:	d03c      	beq.n	80032ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	695b      	ldr	r3, [r3, #20]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d01c      	beq.n	8003292 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003258:	4b68      	ldr	r3, [pc, #416]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 800325a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800325e:	4a67      	ldr	r2, [pc, #412]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003260:	f043 0301 	orr.w	r3, r3, #1
 8003264:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003268:	f7fe f834 	bl	80012d4 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003270:	f7fe f830 	bl	80012d4 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e1de      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003282:	4b5e      	ldr	r3, [pc, #376]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003284:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d0ef      	beq.n	8003270 <HAL_RCC_OscConfig+0x3ec>
 8003290:	e01b      	b.n	80032ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003292:	4b5a      	ldr	r3, [pc, #360]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003294:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003298:	4a58      	ldr	r2, [pc, #352]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 800329a:	f023 0301 	bic.w	r3, r3, #1
 800329e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032a2:	f7fe f817 	bl	80012d4 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032aa:	f7fe f813 	bl	80012d4 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e1c1      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032bc:	4b4f      	ldr	r3, [pc, #316]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80032be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1ef      	bne.n	80032aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0304 	and.w	r3, r3, #4
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	f000 80a6 	beq.w	8003424 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032d8:	2300      	movs	r3, #0
 80032da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80032dc:	4b47      	ldr	r3, [pc, #284]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80032de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d10d      	bne.n	8003304 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032e8:	4b44      	ldr	r3, [pc, #272]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80032ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ec:	4a43      	ldr	r2, [pc, #268]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80032ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032f2:	6593      	str	r3, [r2, #88]	; 0x58
 80032f4:	4b41      	ldr	r3, [pc, #260]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80032f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032fc:	60bb      	str	r3, [r7, #8]
 80032fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003300:	2301      	movs	r3, #1
 8003302:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003304:	4b3e      	ldr	r3, [pc, #248]	; (8003400 <HAL_RCC_OscConfig+0x57c>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800330c:	2b00      	cmp	r3, #0
 800330e:	d118      	bne.n	8003342 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003310:	4b3b      	ldr	r3, [pc, #236]	; (8003400 <HAL_RCC_OscConfig+0x57c>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a3a      	ldr	r2, [pc, #232]	; (8003400 <HAL_RCC_OscConfig+0x57c>)
 8003316:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800331a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800331c:	f7fd ffda 	bl	80012d4 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003324:	f7fd ffd6 	bl	80012d4 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e184      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003336:	4b32      	ldr	r3, [pc, #200]	; (8003400 <HAL_RCC_OscConfig+0x57c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800333e:	2b00      	cmp	r3, #0
 8003340:	d0f0      	beq.n	8003324 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d108      	bne.n	800335c <HAL_RCC_OscConfig+0x4d8>
 800334a:	4b2c      	ldr	r3, [pc, #176]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 800334c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003350:	4a2a      	ldr	r2, [pc, #168]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003352:	f043 0301 	orr.w	r3, r3, #1
 8003356:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800335a:	e024      	b.n	80033a6 <HAL_RCC_OscConfig+0x522>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	2b05      	cmp	r3, #5
 8003362:	d110      	bne.n	8003386 <HAL_RCC_OscConfig+0x502>
 8003364:	4b25      	ldr	r3, [pc, #148]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003366:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800336a:	4a24      	ldr	r2, [pc, #144]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 800336c:	f043 0304 	orr.w	r3, r3, #4
 8003370:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003374:	4b21      	ldr	r3, [pc, #132]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800337a:	4a20      	ldr	r2, [pc, #128]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 800337c:	f043 0301 	orr.w	r3, r3, #1
 8003380:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003384:	e00f      	b.n	80033a6 <HAL_RCC_OscConfig+0x522>
 8003386:	4b1d      	ldr	r3, [pc, #116]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003388:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800338c:	4a1b      	ldr	r2, [pc, #108]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 800338e:	f023 0301 	bic.w	r3, r3, #1
 8003392:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003396:	4b19      	ldr	r3, [pc, #100]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 8003398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800339c:	4a17      	ldr	r2, [pc, #92]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 800339e:	f023 0304 	bic.w	r3, r3, #4
 80033a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d016      	beq.n	80033dc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ae:	f7fd ff91 	bl	80012d4 <HAL_GetTick>
 80033b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033b4:	e00a      	b.n	80033cc <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b6:	f7fd ff8d 	bl	80012d4 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e139      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033cc:	4b0b      	ldr	r3, [pc, #44]	; (80033fc <HAL_RCC_OscConfig+0x578>)
 80033ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d0ed      	beq.n	80033b6 <HAL_RCC_OscConfig+0x532>
 80033da:	e01a      	b.n	8003412 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033dc:	f7fd ff7a 	bl	80012d4 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033e2:	e00f      	b.n	8003404 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033e4:	f7fd ff76 	bl	80012d4 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d906      	bls.n	8003404 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e122      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
 80033fa:	bf00      	nop
 80033fc:	40021000 	.word	0x40021000
 8003400:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003404:	4b90      	ldr	r3, [pc, #576]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 8003406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1e8      	bne.n	80033e4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003412:	7ffb      	ldrb	r3, [r7, #31]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d105      	bne.n	8003424 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003418:	4b8b      	ldr	r3, [pc, #556]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 800341a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800341c:	4a8a      	ldr	r2, [pc, #552]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 800341e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003422:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003428:	2b00      	cmp	r3, #0
 800342a:	f000 8108 	beq.w	800363e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003432:	2b02      	cmp	r3, #2
 8003434:	f040 80d0 	bne.w	80035d8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003438:	4b83      	ldr	r3, [pc, #524]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f003 0203 	and.w	r2, r3, #3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003448:	429a      	cmp	r2, r3
 800344a:	d130      	bne.n	80034ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003456:	3b01      	subs	r3, #1
 8003458:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800345a:	429a      	cmp	r2, r3
 800345c:	d127      	bne.n	80034ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003468:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800346a:	429a      	cmp	r2, r3
 800346c:	d11f      	bne.n	80034ae <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003478:	2a07      	cmp	r2, #7
 800347a:	bf14      	ite	ne
 800347c:	2201      	movne	r2, #1
 800347e:	2200      	moveq	r2, #0
 8003480:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003482:	4293      	cmp	r3, r2
 8003484:	d113      	bne.n	80034ae <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003490:	085b      	lsrs	r3, r3, #1
 8003492:	3b01      	subs	r3, #1
 8003494:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003496:	429a      	cmp	r2, r3
 8003498:	d109      	bne.n	80034ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a4:	085b      	lsrs	r3, r3, #1
 80034a6:	3b01      	subs	r3, #1
 80034a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d06e      	beq.n	800358c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	2b0c      	cmp	r3, #12
 80034b2:	d069      	beq.n	8003588 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80034b4:	4b64      	ldr	r3, [pc, #400]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d105      	bne.n	80034cc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80034c0:	4b61      	ldr	r3, [pc, #388]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e0b7      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80034d0:	4b5d      	ldr	r3, [pc, #372]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a5c      	ldr	r2, [pc, #368]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80034d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034da:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80034dc:	f7fd fefa 	bl	80012d4 <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034e2:	e008      	b.n	80034f6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034e4:	f7fd fef6 	bl	80012d4 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e0a4      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034f6:	4b54      	ldr	r3, [pc, #336]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d1f0      	bne.n	80034e4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003502:	4b51      	ldr	r3, [pc, #324]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	4b51      	ldr	r3, [pc, #324]	; (800364c <HAL_RCC_OscConfig+0x7c8>)
 8003508:	4013      	ands	r3, r2
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003512:	3a01      	subs	r2, #1
 8003514:	0112      	lsls	r2, r2, #4
 8003516:	4311      	orrs	r1, r2
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800351c:	0212      	lsls	r2, r2, #8
 800351e:	4311      	orrs	r1, r2
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003524:	0852      	lsrs	r2, r2, #1
 8003526:	3a01      	subs	r2, #1
 8003528:	0552      	lsls	r2, r2, #21
 800352a:	4311      	orrs	r1, r2
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003530:	0852      	lsrs	r2, r2, #1
 8003532:	3a01      	subs	r2, #1
 8003534:	0652      	lsls	r2, r2, #25
 8003536:	4311      	orrs	r1, r2
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800353c:	0912      	lsrs	r2, r2, #4
 800353e:	0452      	lsls	r2, r2, #17
 8003540:	430a      	orrs	r2, r1
 8003542:	4941      	ldr	r1, [pc, #260]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 8003544:	4313      	orrs	r3, r2
 8003546:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003548:	4b3f      	ldr	r3, [pc, #252]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a3e      	ldr	r2, [pc, #248]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 800354e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003552:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003554:	4b3c      	ldr	r3, [pc, #240]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	4a3b      	ldr	r2, [pc, #236]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 800355a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800355e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003560:	f7fd feb8 	bl	80012d4 <HAL_GetTick>
 8003564:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003566:	e008      	b.n	800357a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003568:	f7fd feb4 	bl	80012d4 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b02      	cmp	r3, #2
 8003574:	d901      	bls.n	800357a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e062      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800357a:	4b33      	ldr	r3, [pc, #204]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d0f0      	beq.n	8003568 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003586:	e05a      	b.n	800363e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e059      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800358c:	4b2e      	ldr	r3, [pc, #184]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d152      	bne.n	800363e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003598:	4b2b      	ldr	r3, [pc, #172]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a2a      	ldr	r2, [pc, #168]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 800359e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035a2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035a4:	4b28      	ldr	r3, [pc, #160]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	4a27      	ldr	r2, [pc, #156]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80035aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035ae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80035b0:	f7fd fe90 	bl	80012d4 <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b8:	f7fd fe8c 	bl	80012d4 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e03a      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035ca:	4b1f      	ldr	r3, [pc, #124]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d0f0      	beq.n	80035b8 <HAL_RCC_OscConfig+0x734>
 80035d6:	e032      	b.n	800363e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2b0c      	cmp	r3, #12
 80035dc:	d02d      	beq.n	800363a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035de:	4b1a      	ldr	r3, [pc, #104]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a19      	ldr	r2, [pc, #100]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80035e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035e8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80035ea:	4b17      	ldr	r3, [pc, #92]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d105      	bne.n	8003602 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80035f6:	4b14      	ldr	r3, [pc, #80]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	4a13      	ldr	r2, [pc, #76]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 80035fc:	f023 0303 	bic.w	r3, r3, #3
 8003600:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003602:	4b11      	ldr	r3, [pc, #68]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	4a10      	ldr	r2, [pc, #64]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 8003608:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800360c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003610:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003612:	f7fd fe5f 	bl	80012d4 <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003618:	e008      	b.n	800362c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800361a:	f7fd fe5b 	bl	80012d4 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	2b02      	cmp	r3, #2
 8003626:	d901      	bls.n	800362c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e009      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800362c:	4b06      	ldr	r3, [pc, #24]	; (8003648 <HAL_RCC_OscConfig+0x7c4>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1f0      	bne.n	800361a <HAL_RCC_OscConfig+0x796>
 8003638:	e001      	b.n	800363e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e000      	b.n	8003640 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3720      	adds	r7, #32
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40021000 	.word	0x40021000
 800364c:	f99d808c 	.word	0xf99d808c

08003650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d101      	bne.n	8003664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e0c8      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003664:	4b66      	ldr	r3, [pc, #408]	; (8003800 <HAL_RCC_ClockConfig+0x1b0>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d910      	bls.n	8003694 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003672:	4b63      	ldr	r3, [pc, #396]	; (8003800 <HAL_RCC_ClockConfig+0x1b0>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f023 0207 	bic.w	r2, r3, #7
 800367a:	4961      	ldr	r1, [pc, #388]	; (8003800 <HAL_RCC_ClockConfig+0x1b0>)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	4313      	orrs	r3, r2
 8003680:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003682:	4b5f      	ldr	r3, [pc, #380]	; (8003800 <HAL_RCC_ClockConfig+0x1b0>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0307 	and.w	r3, r3, #7
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	429a      	cmp	r2, r3
 800368e:	d001      	beq.n	8003694 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e0b0      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	2b00      	cmp	r3, #0
 800369e:	d04c      	beq.n	800373a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	2b03      	cmp	r3, #3
 80036a6:	d107      	bne.n	80036b8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036a8:	4b56      	ldr	r3, [pc, #344]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d121      	bne.n	80036f8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e09e      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d107      	bne.n	80036d0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036c0:	4b50      	ldr	r3, [pc, #320]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d115      	bne.n	80036f8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e092      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d107      	bne.n	80036e8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036d8:	4b4a      	ldr	r3, [pc, #296]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 0302 	and.w	r3, r3, #2
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d109      	bne.n	80036f8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e086      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036e8:	4b46      	ldr	r3, [pc, #280]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d101      	bne.n	80036f8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e07e      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036f8:	4b42      	ldr	r3, [pc, #264]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f023 0203 	bic.w	r2, r3, #3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	493f      	ldr	r1, [pc, #252]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 8003706:	4313      	orrs	r3, r2
 8003708:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800370a:	f7fd fde3 	bl	80012d4 <HAL_GetTick>
 800370e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003710:	e00a      	b.n	8003728 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003712:	f7fd fddf 	bl	80012d4 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003720:	4293      	cmp	r3, r2
 8003722:	d901      	bls.n	8003728 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	e066      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003728:	4b36      	ldr	r3, [pc, #216]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 020c 	and.w	r2, r3, #12
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	429a      	cmp	r2, r3
 8003738:	d1eb      	bne.n	8003712 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0302 	and.w	r3, r3, #2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d008      	beq.n	8003758 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003746:	4b2f      	ldr	r3, [pc, #188]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	492c      	ldr	r1, [pc, #176]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 8003754:	4313      	orrs	r3, r2
 8003756:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003758:	4b29      	ldr	r3, [pc, #164]	; (8003800 <HAL_RCC_ClockConfig+0x1b0>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	429a      	cmp	r2, r3
 8003764:	d210      	bcs.n	8003788 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003766:	4b26      	ldr	r3, [pc, #152]	; (8003800 <HAL_RCC_ClockConfig+0x1b0>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f023 0207 	bic.w	r2, r3, #7
 800376e:	4924      	ldr	r1, [pc, #144]	; (8003800 <HAL_RCC_ClockConfig+0x1b0>)
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	4313      	orrs	r3, r2
 8003774:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003776:	4b22      	ldr	r3, [pc, #136]	; (8003800 <HAL_RCC_ClockConfig+0x1b0>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0307 	and.w	r3, r3, #7
 800377e:	683a      	ldr	r2, [r7, #0]
 8003780:	429a      	cmp	r2, r3
 8003782:	d001      	beq.n	8003788 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e036      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0304 	and.w	r3, r3, #4
 8003790:	2b00      	cmp	r3, #0
 8003792:	d008      	beq.n	80037a6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003794:	4b1b      	ldr	r3, [pc, #108]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	4918      	ldr	r1, [pc, #96]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0308 	and.w	r3, r3, #8
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d009      	beq.n	80037c6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037b2:	4b14      	ldr	r3, [pc, #80]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	00db      	lsls	r3, r3, #3
 80037c0:	4910      	ldr	r1, [pc, #64]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80037c6:	f000 f825 	bl	8003814 <HAL_RCC_GetSysClockFreq>
 80037ca:	4602      	mov	r2, r0
 80037cc:	4b0d      	ldr	r3, [pc, #52]	; (8003804 <HAL_RCC_ClockConfig+0x1b4>)
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	091b      	lsrs	r3, r3, #4
 80037d2:	f003 030f 	and.w	r3, r3, #15
 80037d6:	490c      	ldr	r1, [pc, #48]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 80037d8:	5ccb      	ldrb	r3, [r1, r3]
 80037da:	f003 031f 	and.w	r3, r3, #31
 80037de:	fa22 f303 	lsr.w	r3, r2, r3
 80037e2:	4a0a      	ldr	r2, [pc, #40]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80037e6:	4b0a      	ldr	r3, [pc, #40]	; (8003810 <HAL_RCC_ClockConfig+0x1c0>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4618      	mov	r0, r3
 80037ec:	f7fd fd22 	bl	8001234 <HAL_InitTick>
 80037f0:	4603      	mov	r3, r0
 80037f2:	72fb      	strb	r3, [r7, #11]

  return status;
 80037f4:	7afb      	ldrb	r3, [r7, #11]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	40022000 	.word	0x40022000
 8003804:	40021000 	.word	0x40021000
 8003808:	08006370 	.word	0x08006370
 800380c:	2000000c 	.word	0x2000000c
 8003810:	20000010 	.word	0x20000010

08003814 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003814:	b480      	push	{r7}
 8003816:	b089      	sub	sp, #36	; 0x24
 8003818:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800381a:	2300      	movs	r3, #0
 800381c:	61fb      	str	r3, [r7, #28]
 800381e:	2300      	movs	r3, #0
 8003820:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003822:	4b3e      	ldr	r3, [pc, #248]	; (800391c <HAL_RCC_GetSysClockFreq+0x108>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f003 030c 	and.w	r3, r3, #12
 800382a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800382c:	4b3b      	ldr	r3, [pc, #236]	; (800391c <HAL_RCC_GetSysClockFreq+0x108>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	f003 0303 	and.w	r3, r3, #3
 8003834:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d005      	beq.n	8003848 <HAL_RCC_GetSysClockFreq+0x34>
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	2b0c      	cmp	r3, #12
 8003840:	d121      	bne.n	8003886 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d11e      	bne.n	8003886 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003848:	4b34      	ldr	r3, [pc, #208]	; (800391c <HAL_RCC_GetSysClockFreq+0x108>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0308 	and.w	r3, r3, #8
 8003850:	2b00      	cmp	r3, #0
 8003852:	d107      	bne.n	8003864 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003854:	4b31      	ldr	r3, [pc, #196]	; (800391c <HAL_RCC_GetSysClockFreq+0x108>)
 8003856:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800385a:	0a1b      	lsrs	r3, r3, #8
 800385c:	f003 030f 	and.w	r3, r3, #15
 8003860:	61fb      	str	r3, [r7, #28]
 8003862:	e005      	b.n	8003870 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003864:	4b2d      	ldr	r3, [pc, #180]	; (800391c <HAL_RCC_GetSysClockFreq+0x108>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	091b      	lsrs	r3, r3, #4
 800386a:	f003 030f 	and.w	r3, r3, #15
 800386e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003870:	4a2b      	ldr	r2, [pc, #172]	; (8003920 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003878:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d10d      	bne.n	800389c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003884:	e00a      	b.n	800389c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	2b04      	cmp	r3, #4
 800388a:	d102      	bne.n	8003892 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800388c:	4b25      	ldr	r3, [pc, #148]	; (8003924 <HAL_RCC_GetSysClockFreq+0x110>)
 800388e:	61bb      	str	r3, [r7, #24]
 8003890:	e004      	b.n	800389c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	2b08      	cmp	r3, #8
 8003896:	d101      	bne.n	800389c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003898:	4b23      	ldr	r3, [pc, #140]	; (8003928 <HAL_RCC_GetSysClockFreq+0x114>)
 800389a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	2b0c      	cmp	r3, #12
 80038a0:	d134      	bne.n	800390c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038a2:	4b1e      	ldr	r3, [pc, #120]	; (800391c <HAL_RCC_GetSysClockFreq+0x108>)
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	f003 0303 	and.w	r3, r3, #3
 80038aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d003      	beq.n	80038ba <HAL_RCC_GetSysClockFreq+0xa6>
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	2b03      	cmp	r3, #3
 80038b6:	d003      	beq.n	80038c0 <HAL_RCC_GetSysClockFreq+0xac>
 80038b8:	e005      	b.n	80038c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80038ba:	4b1a      	ldr	r3, [pc, #104]	; (8003924 <HAL_RCC_GetSysClockFreq+0x110>)
 80038bc:	617b      	str	r3, [r7, #20]
      break;
 80038be:	e005      	b.n	80038cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80038c0:	4b19      	ldr	r3, [pc, #100]	; (8003928 <HAL_RCC_GetSysClockFreq+0x114>)
 80038c2:	617b      	str	r3, [r7, #20]
      break;
 80038c4:	e002      	b.n	80038cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	617b      	str	r3, [r7, #20]
      break;
 80038ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038cc:	4b13      	ldr	r3, [pc, #76]	; (800391c <HAL_RCC_GetSysClockFreq+0x108>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	091b      	lsrs	r3, r3, #4
 80038d2:	f003 0307 	and.w	r3, r3, #7
 80038d6:	3301      	adds	r3, #1
 80038d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80038da:	4b10      	ldr	r3, [pc, #64]	; (800391c <HAL_RCC_GetSysClockFreq+0x108>)
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	0a1b      	lsrs	r3, r3, #8
 80038e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	fb02 f203 	mul.w	r2, r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038f2:	4b0a      	ldr	r3, [pc, #40]	; (800391c <HAL_RCC_GetSysClockFreq+0x108>)
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	0e5b      	lsrs	r3, r3, #25
 80038f8:	f003 0303 	and.w	r3, r3, #3
 80038fc:	3301      	adds	r3, #1
 80038fe:	005b      	lsls	r3, r3, #1
 8003900:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	fbb2 f3f3 	udiv	r3, r2, r3
 800390a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800390c:	69bb      	ldr	r3, [r7, #24]
}
 800390e:	4618      	mov	r0, r3
 8003910:	3724      	adds	r7, #36	; 0x24
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	40021000 	.word	0x40021000
 8003920:	08006388 	.word	0x08006388
 8003924:	00f42400 	.word	0x00f42400
 8003928:	007a1200 	.word	0x007a1200

0800392c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003930:	4b03      	ldr	r3, [pc, #12]	; (8003940 <HAL_RCC_GetHCLKFreq+0x14>)
 8003932:	681b      	ldr	r3, [r3, #0]
}
 8003934:	4618      	mov	r0, r3
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop
 8003940:	2000000c 	.word	0x2000000c

08003944 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003948:	f7ff fff0 	bl	800392c <HAL_RCC_GetHCLKFreq>
 800394c:	4602      	mov	r2, r0
 800394e:	4b06      	ldr	r3, [pc, #24]	; (8003968 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	0a1b      	lsrs	r3, r3, #8
 8003954:	f003 0307 	and.w	r3, r3, #7
 8003958:	4904      	ldr	r1, [pc, #16]	; (800396c <HAL_RCC_GetPCLK1Freq+0x28>)
 800395a:	5ccb      	ldrb	r3, [r1, r3]
 800395c:	f003 031f 	and.w	r3, r3, #31
 8003960:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003964:	4618      	mov	r0, r3
 8003966:	bd80      	pop	{r7, pc}
 8003968:	40021000 	.word	0x40021000
 800396c:	08006380 	.word	0x08006380

08003970 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003974:	f7ff ffda 	bl	800392c <HAL_RCC_GetHCLKFreq>
 8003978:	4602      	mov	r2, r0
 800397a:	4b06      	ldr	r3, [pc, #24]	; (8003994 <HAL_RCC_GetPCLK2Freq+0x24>)
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	0adb      	lsrs	r3, r3, #11
 8003980:	f003 0307 	and.w	r3, r3, #7
 8003984:	4904      	ldr	r1, [pc, #16]	; (8003998 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003986:	5ccb      	ldrb	r3, [r1, r3]
 8003988:	f003 031f 	and.w	r3, r3, #31
 800398c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003990:	4618      	mov	r0, r3
 8003992:	bd80      	pop	{r7, pc}
 8003994:	40021000 	.word	0x40021000
 8003998:	08006380 	.word	0x08006380

0800399c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80039a4:	2300      	movs	r3, #0
 80039a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80039a8:	4b2a      	ldr	r3, [pc, #168]	; (8003a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80039b4:	f7ff fa02 	bl	8002dbc <HAL_PWREx_GetVoltageRange>
 80039b8:	6178      	str	r0, [r7, #20]
 80039ba:	e014      	b.n	80039e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80039bc:	4b25      	ldr	r3, [pc, #148]	; (8003a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039c0:	4a24      	ldr	r2, [pc, #144]	; (8003a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039c6:	6593      	str	r3, [r2, #88]	; 0x58
 80039c8:	4b22      	ldr	r3, [pc, #136]	; (8003a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039d0:	60fb      	str	r3, [r7, #12]
 80039d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80039d4:	f7ff f9f2 	bl	8002dbc <HAL_PWREx_GetVoltageRange>
 80039d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80039da:	4b1e      	ldr	r3, [pc, #120]	; (8003a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039de:	4a1d      	ldr	r2, [pc, #116]	; (8003a54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039e4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039ec:	d10b      	bne.n	8003a06 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2b80      	cmp	r3, #128	; 0x80
 80039f2:	d919      	bls.n	8003a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2ba0      	cmp	r3, #160	; 0xa0
 80039f8:	d902      	bls.n	8003a00 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039fa:	2302      	movs	r3, #2
 80039fc:	613b      	str	r3, [r7, #16]
 80039fe:	e013      	b.n	8003a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a00:	2301      	movs	r3, #1
 8003a02:	613b      	str	r3, [r7, #16]
 8003a04:	e010      	b.n	8003a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2b80      	cmp	r3, #128	; 0x80
 8003a0a:	d902      	bls.n	8003a12 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	613b      	str	r3, [r7, #16]
 8003a10:	e00a      	b.n	8003a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2b80      	cmp	r3, #128	; 0x80
 8003a16:	d102      	bne.n	8003a1e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a18:	2302      	movs	r3, #2
 8003a1a:	613b      	str	r3, [r7, #16]
 8003a1c:	e004      	b.n	8003a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2b70      	cmp	r3, #112	; 0x70
 8003a22:	d101      	bne.n	8003a28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a24:	2301      	movs	r3, #1
 8003a26:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003a28:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f023 0207 	bic.w	r2, r3, #7
 8003a30:	4909      	ldr	r1, [pc, #36]	; (8003a58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003a38:	4b07      	ldr	r3, [pc, #28]	; (8003a58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0307 	and.w	r3, r3, #7
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d001      	beq.n	8003a4a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e000      	b.n	8003a4c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3718      	adds	r7, #24
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	40021000 	.word	0x40021000
 8003a58:	40022000 	.word	0x40022000

08003a5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a64:	2300      	movs	r3, #0
 8003a66:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a68:	2300      	movs	r3, #0
 8003a6a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d041      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a7c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003a80:	d02a      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003a82:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003a86:	d824      	bhi.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a88:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a8c:	d008      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003a8e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a92:	d81e      	bhi.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00a      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003a98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a9c:	d010      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003a9e:	e018      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003aa0:	4b86      	ldr	r3, [pc, #536]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	4a85      	ldr	r2, [pc, #532]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aaa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003aac:	e015      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	3304      	adds	r3, #4
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 fabb 	bl	8004030 <RCCEx_PLLSAI1_Config>
 8003aba:	4603      	mov	r3, r0
 8003abc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003abe:	e00c      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	3320      	adds	r3, #32
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f000 fba6 	bl	8004218 <RCCEx_PLLSAI2_Config>
 8003acc:	4603      	mov	r3, r0
 8003ace:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ad0:	e003      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	74fb      	strb	r3, [r7, #19]
      break;
 8003ad6:	e000      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003ad8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ada:	7cfb      	ldrb	r3, [r7, #19]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10b      	bne.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ae0:	4b76      	ldr	r3, [pc, #472]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003aee:	4973      	ldr	r1, [pc, #460]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003af0:	4313      	orrs	r3, r2
 8003af2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003af6:	e001      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af8:	7cfb      	ldrb	r3, [r7, #19]
 8003afa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d041      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b0c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003b10:	d02a      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003b12:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003b16:	d824      	bhi.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003b18:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003b1c:	d008      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003b1e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003b22:	d81e      	bhi.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00a      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003b28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b2c:	d010      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003b2e:	e018      	b.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b30:	4b62      	ldr	r3, [pc, #392]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	4a61      	ldr	r2, [pc, #388]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b3a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b3c:	e015      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3304      	adds	r3, #4
 8003b42:	2100      	movs	r1, #0
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 fa73 	bl	8004030 <RCCEx_PLLSAI1_Config>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b4e:	e00c      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	3320      	adds	r3, #32
 8003b54:	2100      	movs	r1, #0
 8003b56:	4618      	mov	r0, r3
 8003b58:	f000 fb5e 	bl	8004218 <RCCEx_PLLSAI2_Config>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b60:	e003      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	74fb      	strb	r3, [r7, #19]
      break;
 8003b66:	e000      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003b68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b6a:	7cfb      	ldrb	r3, [r7, #19]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d10b      	bne.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003b70:	4b52      	ldr	r3, [pc, #328]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b76:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b7e:	494f      	ldr	r1, [pc, #316]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003b86:	e001      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b88:	7cfb      	ldrb	r3, [r7, #19]
 8003b8a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f000 80a0 	beq.w	8003cda <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b9e:	4b47      	ldr	r3, [pc, #284]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d101      	bne.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003baa:	2301      	movs	r3, #1
 8003bac:	e000      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003bae:	2300      	movs	r3, #0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00d      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb4:	4b41      	ldr	r3, [pc, #260]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb8:	4a40      	ldr	r2, [pc, #256]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bbe:	6593      	str	r3, [r2, #88]	; 0x58
 8003bc0:	4b3e      	ldr	r3, [pc, #248]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bc8:	60bb      	str	r3, [r7, #8]
 8003bca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bd0:	4b3b      	ldr	r3, [pc, #236]	; (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a3a      	ldr	r2, [pc, #232]	; (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003bd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bda:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003bdc:	f7fd fb7a 	bl	80012d4 <HAL_GetTick>
 8003be0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003be2:	e009      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003be4:	f7fd fb76 	bl	80012d4 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d902      	bls.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	74fb      	strb	r3, [r7, #19]
        break;
 8003bf6:	e005      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003bf8:	4b31      	ldr	r3, [pc, #196]	; (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0ef      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003c04:	7cfb      	ldrb	r3, [r7, #19]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d15c      	bne.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c0a:	4b2c      	ldr	r3, [pc, #176]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c14:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d01f      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d019      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c28:	4b24      	ldr	r3, [pc, #144]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c32:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c34:	4b21      	ldr	r3, [pc, #132]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3a:	4a20      	ldr	r2, [pc, #128]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c44:	4b1d      	ldr	r3, [pc, #116]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4a:	4a1c      	ldr	r2, [pc, #112]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c54:	4a19      	ldr	r2, [pc, #100]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d016      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c66:	f7fd fb35 	bl	80012d4 <HAL_GetTick>
 8003c6a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c6c:	e00b      	b.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c6e:	f7fd fb31 	bl	80012d4 <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d902      	bls.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	74fb      	strb	r3, [r7, #19]
            break;
 8003c84:	e006      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c86:	4b0d      	ldr	r3, [pc, #52]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c8c:	f003 0302 	and.w	r3, r3, #2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d0ec      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003c94:	7cfb      	ldrb	r3, [r7, #19]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10c      	bne.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c9a:	4b08      	ldr	r3, [pc, #32]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ca0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003caa:	4904      	ldr	r1, [pc, #16]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003cb2:	e009      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003cb4:	7cfb      	ldrb	r3, [r7, #19]
 8003cb6:	74bb      	strb	r3, [r7, #18]
 8003cb8:	e006      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003cba:	bf00      	nop
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cc4:	7cfb      	ldrb	r3, [r7, #19]
 8003cc6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cc8:	7c7b      	ldrb	r3, [r7, #17]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d105      	bne.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cce:	4b9e      	ldr	r3, [pc, #632]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd2:	4a9d      	ldr	r2, [pc, #628]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cd8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00a      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ce6:	4b98      	ldr	r3, [pc, #608]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cec:	f023 0203 	bic.w	r2, r3, #3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf4:	4994      	ldr	r1, [pc, #592]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00a      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d08:	4b8f      	ldr	r3, [pc, #572]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d0e:	f023 020c 	bic.w	r2, r3, #12
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d16:	498c      	ldr	r1, [pc, #560]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0304 	and.w	r3, r3, #4
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00a      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d2a:	4b87      	ldr	r3, [pc, #540]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d30:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d38:	4983      	ldr	r1, [pc, #524]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0308 	and.w	r3, r3, #8
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00a      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d4c:	4b7e      	ldr	r3, [pc, #504]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d52:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d5a:	497b      	ldr	r1, [pc, #492]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0310 	and.w	r3, r3, #16
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00a      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d6e:	4b76      	ldr	r3, [pc, #472]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d7c:	4972      	ldr	r1, [pc, #456]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0320 	and.w	r3, r3, #32
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d00a      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d90:	4b6d      	ldr	r3, [pc, #436]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d96:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d9e:	496a      	ldr	r1, [pc, #424]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00a      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003db2:	4b65      	ldr	r3, [pc, #404]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003db8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dc0:	4961      	ldr	r1, [pc, #388]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00a      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003dd4:	4b5c      	ldr	r3, [pc, #368]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dda:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003de2:	4959      	ldr	r1, [pc, #356]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00a      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003df6:	4b54      	ldr	r3, [pc, #336]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dfc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e04:	4950      	ldr	r1, [pc, #320]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00a      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e18:	4b4b      	ldr	r3, [pc, #300]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e1e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e26:	4948      	ldr	r1, [pc, #288]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00a      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e3a:	4b43      	ldr	r3, [pc, #268]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e40:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e48:	493f      	ldr	r1, [pc, #252]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d028      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e5c:	4b3a      	ldr	r3, [pc, #232]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e62:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e6a:	4937      	ldr	r1, [pc, #220]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e76:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e7a:	d106      	bne.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e7c:	4b32      	ldr	r3, [pc, #200]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	4a31      	ldr	r2, [pc, #196]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e86:	60d3      	str	r3, [r2, #12]
 8003e88:	e011      	b.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e8e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e92:	d10c      	bne.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	3304      	adds	r3, #4
 8003e98:	2101      	movs	r1, #1
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 f8c8 	bl	8004030 <RCCEx_PLLSAI1_Config>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003ea4:	7cfb      	ldrb	r3, [r7, #19]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003eaa:	7cfb      	ldrb	r3, [r7, #19]
 8003eac:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d028      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003eba:	4b23      	ldr	r3, [pc, #140]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ec0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec8:	491f      	ldr	r1, [pc, #124]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ed4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ed8:	d106      	bne.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003eda:	4b1b      	ldr	r3, [pc, #108]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	4a1a      	ldr	r2, [pc, #104]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ee4:	60d3      	str	r3, [r2, #12]
 8003ee6:	e011      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ef0:	d10c      	bne.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	3304      	adds	r3, #4
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f000 f899 	bl	8004030 <RCCEx_PLLSAI1_Config>
 8003efe:	4603      	mov	r3, r0
 8003f00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f02:	7cfb      	ldrb	r3, [r7, #19]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003f08:	7cfb      	ldrb	r3, [r7, #19]
 8003f0a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d02b      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f18:	4b0b      	ldr	r3, [pc, #44]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f1e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f26:	4908      	ldr	r1, [pc, #32]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f36:	d109      	bne.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f38:	4b03      	ldr	r3, [pc, #12]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	4a02      	ldr	r2, [pc, #8]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f42:	60d3      	str	r3, [r2, #12]
 8003f44:	e014      	b.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003f46:	bf00      	nop
 8003f48:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f54:	d10c      	bne.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	3304      	adds	r3, #4
 8003f5a:	2101      	movs	r1, #1
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f000 f867 	bl	8004030 <RCCEx_PLLSAI1_Config>
 8003f62:	4603      	mov	r3, r0
 8003f64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f66:	7cfb      	ldrb	r3, [r7, #19]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d001      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003f6c:	7cfb      	ldrb	r3, [r7, #19]
 8003f6e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d02f      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f7c:	4b2b      	ldr	r3, [pc, #172]	; (800402c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f82:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f8a:	4928      	ldr	r1, [pc, #160]	; (800402c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f9a:	d10d      	bne.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	3304      	adds	r3, #4
 8003fa0:	2102      	movs	r1, #2
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 f844 	bl	8004030 <RCCEx_PLLSAI1_Config>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003fac:	7cfb      	ldrb	r3, [r7, #19]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d014      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003fb2:	7cfb      	ldrb	r3, [r7, #19]
 8003fb4:	74bb      	strb	r3, [r7, #18]
 8003fb6:	e011      	b.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003fc0:	d10c      	bne.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	3320      	adds	r3, #32
 8003fc6:	2102      	movs	r1, #2
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f000 f925 	bl	8004218 <RCCEx_PLLSAI2_Config>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003fd2:	7cfb      	ldrb	r3, [r7, #19]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d001      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003fd8:	7cfb      	ldrb	r3, [r7, #19]
 8003fda:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d00a      	beq.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003fe8:	4b10      	ldr	r3, [pc, #64]	; (800402c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fee:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ff6:	490d      	ldr	r1, [pc, #52]	; (800402c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00b      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800400a:	4b08      	ldr	r3, [pc, #32]	; (800402c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800400c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004010:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800401a:	4904      	ldr	r1, [pc, #16]	; (800402c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800401c:	4313      	orrs	r3, r2
 800401e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004022:	7cbb      	ldrb	r3, [r7, #18]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3718      	adds	r7, #24
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	40021000 	.word	0x40021000

08004030 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800403a:	2300      	movs	r3, #0
 800403c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800403e:	4b75      	ldr	r3, [pc, #468]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	f003 0303 	and.w	r3, r3, #3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d018      	beq.n	800407c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800404a:	4b72      	ldr	r3, [pc, #456]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	f003 0203 	and.w	r2, r3, #3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	429a      	cmp	r2, r3
 8004058:	d10d      	bne.n	8004076 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
       ||
 800405e:	2b00      	cmp	r3, #0
 8004060:	d009      	beq.n	8004076 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004062:	4b6c      	ldr	r3, [pc, #432]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	091b      	lsrs	r3, r3, #4
 8004068:	f003 0307 	and.w	r3, r3, #7
 800406c:	1c5a      	adds	r2, r3, #1
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
       ||
 8004072:	429a      	cmp	r2, r3
 8004074:	d047      	beq.n	8004106 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	73fb      	strb	r3, [r7, #15]
 800407a:	e044      	b.n	8004106 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2b03      	cmp	r3, #3
 8004082:	d018      	beq.n	80040b6 <RCCEx_PLLSAI1_Config+0x86>
 8004084:	2b03      	cmp	r3, #3
 8004086:	d825      	bhi.n	80040d4 <RCCEx_PLLSAI1_Config+0xa4>
 8004088:	2b01      	cmp	r3, #1
 800408a:	d002      	beq.n	8004092 <RCCEx_PLLSAI1_Config+0x62>
 800408c:	2b02      	cmp	r3, #2
 800408e:	d009      	beq.n	80040a4 <RCCEx_PLLSAI1_Config+0x74>
 8004090:	e020      	b.n	80040d4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004092:	4b60      	ldr	r3, [pc, #384]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0302 	and.w	r3, r3, #2
 800409a:	2b00      	cmp	r3, #0
 800409c:	d11d      	bne.n	80040da <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040a2:	e01a      	b.n	80040da <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80040a4:	4b5b      	ldr	r3, [pc, #364]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d116      	bne.n	80040de <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040b4:	e013      	b.n	80040de <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80040b6:	4b57      	ldr	r3, [pc, #348]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d10f      	bne.n	80040e2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80040c2:	4b54      	ldr	r3, [pc, #336]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d109      	bne.n	80040e2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80040d2:	e006      	b.n	80040e2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	73fb      	strb	r3, [r7, #15]
      break;
 80040d8:	e004      	b.n	80040e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040da:	bf00      	nop
 80040dc:	e002      	b.n	80040e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040de:	bf00      	nop
 80040e0:	e000      	b.n	80040e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80040e4:	7bfb      	ldrb	r3, [r7, #15]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d10d      	bne.n	8004106 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80040ea:	4b4a      	ldr	r3, [pc, #296]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6819      	ldr	r1, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	3b01      	subs	r3, #1
 80040fc:	011b      	lsls	r3, r3, #4
 80040fe:	430b      	orrs	r3, r1
 8004100:	4944      	ldr	r1, [pc, #272]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004102:	4313      	orrs	r3, r2
 8004104:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004106:	7bfb      	ldrb	r3, [r7, #15]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d17d      	bne.n	8004208 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800410c:	4b41      	ldr	r3, [pc, #260]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a40      	ldr	r2, [pc, #256]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004112:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004116:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004118:	f7fd f8dc 	bl	80012d4 <HAL_GetTick>
 800411c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800411e:	e009      	b.n	8004134 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004120:	f7fd f8d8 	bl	80012d4 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d902      	bls.n	8004134 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	73fb      	strb	r3, [r7, #15]
        break;
 8004132:	e005      	b.n	8004140 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004134:	4b37      	ldr	r3, [pc, #220]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1ef      	bne.n	8004120 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004140:	7bfb      	ldrb	r3, [r7, #15]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d160      	bne.n	8004208 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d111      	bne.n	8004170 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800414c:	4b31      	ldr	r3, [pc, #196]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004154:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	6892      	ldr	r2, [r2, #8]
 800415c:	0211      	lsls	r1, r2, #8
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	68d2      	ldr	r2, [r2, #12]
 8004162:	0912      	lsrs	r2, r2, #4
 8004164:	0452      	lsls	r2, r2, #17
 8004166:	430a      	orrs	r2, r1
 8004168:	492a      	ldr	r1, [pc, #168]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 800416a:	4313      	orrs	r3, r2
 800416c:	610b      	str	r3, [r1, #16]
 800416e:	e027      	b.n	80041c0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d112      	bne.n	800419c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004176:	4b27      	ldr	r3, [pc, #156]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800417e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	6892      	ldr	r2, [r2, #8]
 8004186:	0211      	lsls	r1, r2, #8
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	6912      	ldr	r2, [r2, #16]
 800418c:	0852      	lsrs	r2, r2, #1
 800418e:	3a01      	subs	r2, #1
 8004190:	0552      	lsls	r2, r2, #21
 8004192:	430a      	orrs	r2, r1
 8004194:	491f      	ldr	r1, [pc, #124]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004196:	4313      	orrs	r3, r2
 8004198:	610b      	str	r3, [r1, #16]
 800419a:	e011      	b.n	80041c0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800419c:	4b1d      	ldr	r3, [pc, #116]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80041a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	6892      	ldr	r2, [r2, #8]
 80041ac:	0211      	lsls	r1, r2, #8
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6952      	ldr	r2, [r2, #20]
 80041b2:	0852      	lsrs	r2, r2, #1
 80041b4:	3a01      	subs	r2, #1
 80041b6:	0652      	lsls	r2, r2, #25
 80041b8:	430a      	orrs	r2, r1
 80041ba:	4916      	ldr	r1, [pc, #88]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80041c0:	4b14      	ldr	r3, [pc, #80]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a13      	ldr	r2, [pc, #76]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80041ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041cc:	f7fd f882 	bl	80012d4 <HAL_GetTick>
 80041d0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041d2:	e009      	b.n	80041e8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041d4:	f7fd f87e 	bl	80012d4 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d902      	bls.n	80041e8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	73fb      	strb	r3, [r7, #15]
          break;
 80041e6:	e005      	b.n	80041f4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041e8:	4b0a      	ldr	r3, [pc, #40]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d0ef      	beq.n	80041d4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80041f4:	7bfb      	ldrb	r3, [r7, #15]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d106      	bne.n	8004208 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80041fa:	4b06      	ldr	r3, [pc, #24]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041fc:	691a      	ldr	r2, [r3, #16]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	4904      	ldr	r1, [pc, #16]	; (8004214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004204:	4313      	orrs	r3, r2
 8004206:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004208:	7bfb      	ldrb	r3, [r7, #15]
}
 800420a:	4618      	mov	r0, r3
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	40021000 	.word	0x40021000

08004218 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004222:	2300      	movs	r3, #0
 8004224:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004226:	4b6a      	ldr	r3, [pc, #424]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	f003 0303 	and.w	r3, r3, #3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d018      	beq.n	8004264 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004232:	4b67      	ldr	r3, [pc, #412]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	f003 0203 	and.w	r2, r3, #3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	429a      	cmp	r2, r3
 8004240:	d10d      	bne.n	800425e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
       ||
 8004246:	2b00      	cmp	r3, #0
 8004248:	d009      	beq.n	800425e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800424a:	4b61      	ldr	r3, [pc, #388]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	091b      	lsrs	r3, r3, #4
 8004250:	f003 0307 	and.w	r3, r3, #7
 8004254:	1c5a      	adds	r2, r3, #1
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
       ||
 800425a:	429a      	cmp	r2, r3
 800425c:	d047      	beq.n	80042ee <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	73fb      	strb	r3, [r7, #15]
 8004262:	e044      	b.n	80042ee <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2b03      	cmp	r3, #3
 800426a:	d018      	beq.n	800429e <RCCEx_PLLSAI2_Config+0x86>
 800426c:	2b03      	cmp	r3, #3
 800426e:	d825      	bhi.n	80042bc <RCCEx_PLLSAI2_Config+0xa4>
 8004270:	2b01      	cmp	r3, #1
 8004272:	d002      	beq.n	800427a <RCCEx_PLLSAI2_Config+0x62>
 8004274:	2b02      	cmp	r3, #2
 8004276:	d009      	beq.n	800428c <RCCEx_PLLSAI2_Config+0x74>
 8004278:	e020      	b.n	80042bc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800427a:	4b55      	ldr	r3, [pc, #340]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d11d      	bne.n	80042c2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800428a:	e01a      	b.n	80042c2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800428c:	4b50      	ldr	r3, [pc, #320]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004294:	2b00      	cmp	r3, #0
 8004296:	d116      	bne.n	80042c6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800429c:	e013      	b.n	80042c6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800429e:	4b4c      	ldr	r3, [pc, #304]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10f      	bne.n	80042ca <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80042aa:	4b49      	ldr	r3, [pc, #292]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d109      	bne.n	80042ca <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80042ba:	e006      	b.n	80042ca <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	73fb      	strb	r3, [r7, #15]
      break;
 80042c0:	e004      	b.n	80042cc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80042c2:	bf00      	nop
 80042c4:	e002      	b.n	80042cc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80042c6:	bf00      	nop
 80042c8:	e000      	b.n	80042cc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80042ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80042cc:	7bfb      	ldrb	r3, [r7, #15]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d10d      	bne.n	80042ee <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80042d2:	4b3f      	ldr	r3, [pc, #252]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6819      	ldr	r1, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	3b01      	subs	r3, #1
 80042e4:	011b      	lsls	r3, r3, #4
 80042e6:	430b      	orrs	r3, r1
 80042e8:	4939      	ldr	r1, [pc, #228]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80042ee:	7bfb      	ldrb	r3, [r7, #15]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d167      	bne.n	80043c4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80042f4:	4b36      	ldr	r3, [pc, #216]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a35      	ldr	r2, [pc, #212]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004300:	f7fc ffe8 	bl	80012d4 <HAL_GetTick>
 8004304:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004306:	e009      	b.n	800431c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004308:	f7fc ffe4 	bl	80012d4 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	2b02      	cmp	r3, #2
 8004314:	d902      	bls.n	800431c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	73fb      	strb	r3, [r7, #15]
        break;
 800431a:	e005      	b.n	8004328 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800431c:	4b2c      	ldr	r3, [pc, #176]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1ef      	bne.n	8004308 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004328:	7bfb      	ldrb	r3, [r7, #15]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d14a      	bne.n	80043c4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d111      	bne.n	8004358 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004334:	4b26      	ldr	r3, [pc, #152]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004336:	695b      	ldr	r3, [r3, #20]
 8004338:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800433c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	6892      	ldr	r2, [r2, #8]
 8004344:	0211      	lsls	r1, r2, #8
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	68d2      	ldr	r2, [r2, #12]
 800434a:	0912      	lsrs	r2, r2, #4
 800434c:	0452      	lsls	r2, r2, #17
 800434e:	430a      	orrs	r2, r1
 8004350:	491f      	ldr	r1, [pc, #124]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004352:	4313      	orrs	r3, r2
 8004354:	614b      	str	r3, [r1, #20]
 8004356:	e011      	b.n	800437c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004358:	4b1d      	ldr	r3, [pc, #116]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004360:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	6892      	ldr	r2, [r2, #8]
 8004368:	0211      	lsls	r1, r2, #8
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	6912      	ldr	r2, [r2, #16]
 800436e:	0852      	lsrs	r2, r2, #1
 8004370:	3a01      	subs	r2, #1
 8004372:	0652      	lsls	r2, r2, #25
 8004374:	430a      	orrs	r2, r1
 8004376:	4916      	ldr	r1, [pc, #88]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004378:	4313      	orrs	r3, r2
 800437a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800437c:	4b14      	ldr	r3, [pc, #80]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a13      	ldr	r2, [pc, #76]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004382:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004386:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004388:	f7fc ffa4 	bl	80012d4 <HAL_GetTick>
 800438c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800438e:	e009      	b.n	80043a4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004390:	f7fc ffa0 	bl	80012d4 <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	2b02      	cmp	r3, #2
 800439c:	d902      	bls.n	80043a4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	73fb      	strb	r3, [r7, #15]
          break;
 80043a2:	e005      	b.n	80043b0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80043a4:	4b0a      	ldr	r3, [pc, #40]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d0ef      	beq.n	8004390 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80043b0:	7bfb      	ldrb	r3, [r7, #15]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d106      	bne.n	80043c4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80043b6:	4b06      	ldr	r3, [pc, #24]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043b8:	695a      	ldr	r2, [r3, #20]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	695b      	ldr	r3, [r3, #20]
 80043be:	4904      	ldr	r1, [pc, #16]	; (80043d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80043c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	40021000 	.word	0x40021000

080043d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e049      	b.n	800447a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d106      	bne.n	8004400 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7fc fd66 	bl	8000ecc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2202      	movs	r2, #2
 8004404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	3304      	adds	r3, #4
 8004410:	4619      	mov	r1, r3
 8004412:	4610      	mov	r0, r2
 8004414:	f000 f8fc 	bl	8004610 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3708      	adds	r7, #8
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004482:	b580      	push	{r7, lr}
 8004484:	b084      	sub	sp, #16
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
 800448a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004492:	2b01      	cmp	r3, #1
 8004494:	d101      	bne.n	800449a <HAL_TIM_ConfigClockSource+0x18>
 8004496:	2302      	movs	r3, #2
 8004498:	e0b5      	b.n	8004606 <HAL_TIM_ConfigClockSource+0x184>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2202      	movs	r2, #2
 80044a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044b8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044bc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044c4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044d6:	d03e      	beq.n	8004556 <HAL_TIM_ConfigClockSource+0xd4>
 80044d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044dc:	f200 8087 	bhi.w	80045ee <HAL_TIM_ConfigClockSource+0x16c>
 80044e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044e4:	f000 8085 	beq.w	80045f2 <HAL_TIM_ConfigClockSource+0x170>
 80044e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044ec:	d87f      	bhi.n	80045ee <HAL_TIM_ConfigClockSource+0x16c>
 80044ee:	2b70      	cmp	r3, #112	; 0x70
 80044f0:	d01a      	beq.n	8004528 <HAL_TIM_ConfigClockSource+0xa6>
 80044f2:	2b70      	cmp	r3, #112	; 0x70
 80044f4:	d87b      	bhi.n	80045ee <HAL_TIM_ConfigClockSource+0x16c>
 80044f6:	2b60      	cmp	r3, #96	; 0x60
 80044f8:	d050      	beq.n	800459c <HAL_TIM_ConfigClockSource+0x11a>
 80044fa:	2b60      	cmp	r3, #96	; 0x60
 80044fc:	d877      	bhi.n	80045ee <HAL_TIM_ConfigClockSource+0x16c>
 80044fe:	2b50      	cmp	r3, #80	; 0x50
 8004500:	d03c      	beq.n	800457c <HAL_TIM_ConfigClockSource+0xfa>
 8004502:	2b50      	cmp	r3, #80	; 0x50
 8004504:	d873      	bhi.n	80045ee <HAL_TIM_ConfigClockSource+0x16c>
 8004506:	2b40      	cmp	r3, #64	; 0x40
 8004508:	d058      	beq.n	80045bc <HAL_TIM_ConfigClockSource+0x13a>
 800450a:	2b40      	cmp	r3, #64	; 0x40
 800450c:	d86f      	bhi.n	80045ee <HAL_TIM_ConfigClockSource+0x16c>
 800450e:	2b30      	cmp	r3, #48	; 0x30
 8004510:	d064      	beq.n	80045dc <HAL_TIM_ConfigClockSource+0x15a>
 8004512:	2b30      	cmp	r3, #48	; 0x30
 8004514:	d86b      	bhi.n	80045ee <HAL_TIM_ConfigClockSource+0x16c>
 8004516:	2b20      	cmp	r3, #32
 8004518:	d060      	beq.n	80045dc <HAL_TIM_ConfigClockSource+0x15a>
 800451a:	2b20      	cmp	r3, #32
 800451c:	d867      	bhi.n	80045ee <HAL_TIM_ConfigClockSource+0x16c>
 800451e:	2b00      	cmp	r3, #0
 8004520:	d05c      	beq.n	80045dc <HAL_TIM_ConfigClockSource+0x15a>
 8004522:	2b10      	cmp	r3, #16
 8004524:	d05a      	beq.n	80045dc <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004526:	e062      	b.n	80045ee <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6818      	ldr	r0, [r3, #0]
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	6899      	ldr	r1, [r3, #8]
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685a      	ldr	r2, [r3, #4]
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	f000 f97e 	bl	8004838 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800454a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	609a      	str	r2, [r3, #8]
      break;
 8004554:	e04e      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6818      	ldr	r0, [r3, #0]
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	6899      	ldr	r1, [r3, #8]
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685a      	ldr	r2, [r3, #4]
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	f000 f967 	bl	8004838 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689a      	ldr	r2, [r3, #8]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004578:	609a      	str	r2, [r3, #8]
      break;
 800457a:	e03b      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6818      	ldr	r0, [r3, #0]
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	6859      	ldr	r1, [r3, #4]
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	461a      	mov	r2, r3
 800458a:	f000 f8db 	bl	8004744 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2150      	movs	r1, #80	; 0x50
 8004594:	4618      	mov	r0, r3
 8004596:	f000 f934 	bl	8004802 <TIM_ITRx_SetConfig>
      break;
 800459a:	e02b      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6818      	ldr	r0, [r3, #0]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	6859      	ldr	r1, [r3, #4]
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	461a      	mov	r2, r3
 80045aa:	f000 f8fa 	bl	80047a2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2160      	movs	r1, #96	; 0x60
 80045b4:	4618      	mov	r0, r3
 80045b6:	f000 f924 	bl	8004802 <TIM_ITRx_SetConfig>
      break;
 80045ba:	e01b      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6818      	ldr	r0, [r3, #0]
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	6859      	ldr	r1, [r3, #4]
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	461a      	mov	r2, r3
 80045ca:	f000 f8bb 	bl	8004744 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2140      	movs	r1, #64	; 0x40
 80045d4:	4618      	mov	r0, r3
 80045d6:	f000 f914 	bl	8004802 <TIM_ITRx_SetConfig>
      break;
 80045da:	e00b      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4619      	mov	r1, r3
 80045e6:	4610      	mov	r0, r2
 80045e8:	f000 f90b 	bl	8004802 <TIM_ITRx_SetConfig>
        break;
 80045ec:	e002      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80045ee:	bf00      	nop
 80045f0:	e000      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80045f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
	...

08004610 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a40      	ldr	r2, [pc, #256]	; (8004724 <TIM_Base_SetConfig+0x114>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d013      	beq.n	8004650 <TIM_Base_SetConfig+0x40>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800462e:	d00f      	beq.n	8004650 <TIM_Base_SetConfig+0x40>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a3d      	ldr	r2, [pc, #244]	; (8004728 <TIM_Base_SetConfig+0x118>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d00b      	beq.n	8004650 <TIM_Base_SetConfig+0x40>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a3c      	ldr	r2, [pc, #240]	; (800472c <TIM_Base_SetConfig+0x11c>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d007      	beq.n	8004650 <TIM_Base_SetConfig+0x40>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a3b      	ldr	r2, [pc, #236]	; (8004730 <TIM_Base_SetConfig+0x120>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d003      	beq.n	8004650 <TIM_Base_SetConfig+0x40>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a3a      	ldr	r2, [pc, #232]	; (8004734 <TIM_Base_SetConfig+0x124>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d108      	bne.n	8004662 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004656:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	4313      	orrs	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a2f      	ldr	r2, [pc, #188]	; (8004724 <TIM_Base_SetConfig+0x114>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d01f      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004670:	d01b      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a2c      	ldr	r2, [pc, #176]	; (8004728 <TIM_Base_SetConfig+0x118>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d017      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a2b      	ldr	r2, [pc, #172]	; (800472c <TIM_Base_SetConfig+0x11c>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d013      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a2a      	ldr	r2, [pc, #168]	; (8004730 <TIM_Base_SetConfig+0x120>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d00f      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a29      	ldr	r2, [pc, #164]	; (8004734 <TIM_Base_SetConfig+0x124>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d00b      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a28      	ldr	r2, [pc, #160]	; (8004738 <TIM_Base_SetConfig+0x128>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d007      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a27      	ldr	r2, [pc, #156]	; (800473c <TIM_Base_SetConfig+0x12c>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d003      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a26      	ldr	r2, [pc, #152]	; (8004740 <TIM_Base_SetConfig+0x130>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d108      	bne.n	80046bc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a10      	ldr	r2, [pc, #64]	; (8004724 <TIM_Base_SetConfig+0x114>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d00f      	beq.n	8004708 <TIM_Base_SetConfig+0xf8>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a12      	ldr	r2, [pc, #72]	; (8004734 <TIM_Base_SetConfig+0x124>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d00b      	beq.n	8004708 <TIM_Base_SetConfig+0xf8>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a11      	ldr	r2, [pc, #68]	; (8004738 <TIM_Base_SetConfig+0x128>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d007      	beq.n	8004708 <TIM_Base_SetConfig+0xf8>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a10      	ldr	r2, [pc, #64]	; (800473c <TIM_Base_SetConfig+0x12c>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d003      	beq.n	8004708 <TIM_Base_SetConfig+0xf8>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a0f      	ldr	r2, [pc, #60]	; (8004740 <TIM_Base_SetConfig+0x130>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d103      	bne.n	8004710 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	691a      	ldr	r2, [r3, #16]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	615a      	str	r2, [r3, #20]
}
 8004716:	bf00      	nop
 8004718:	3714      	adds	r7, #20
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	40012c00 	.word	0x40012c00
 8004728:	40000400 	.word	0x40000400
 800472c:	40000800 	.word	0x40000800
 8004730:	40000c00 	.word	0x40000c00
 8004734:	40013400 	.word	0x40013400
 8004738:	40014000 	.word	0x40014000
 800473c:	40014400 	.word	0x40014400
 8004740:	40014800 	.word	0x40014800

08004744 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004744:	b480      	push	{r7}
 8004746:	b087      	sub	sp, #28
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	f023 0201 	bic.w	r2, r3, #1
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	699b      	ldr	r3, [r3, #24]
 8004766:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800476e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	011b      	lsls	r3, r3, #4
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	4313      	orrs	r3, r2
 8004778:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	f023 030a 	bic.w	r3, r3, #10
 8004780:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	4313      	orrs	r3, r2
 8004788:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	621a      	str	r2, [r3, #32]
}
 8004796:	bf00      	nop
 8004798:	371c      	adds	r7, #28
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr

080047a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047a2:	b480      	push	{r7}
 80047a4:	b087      	sub	sp, #28
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	60f8      	str	r0, [r7, #12]
 80047aa:	60b9      	str	r1, [r7, #8]
 80047ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	f023 0210 	bic.w	r2, r3, #16
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6a1b      	ldr	r3, [r3, #32]
 80047c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80047cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	031b      	lsls	r3, r3, #12
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	011b      	lsls	r3, r3, #4
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	621a      	str	r2, [r3, #32]
}
 80047f6:	bf00      	nop
 80047f8:	371c      	adds	r7, #28
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004802:	b480      	push	{r7}
 8004804:	b085      	sub	sp, #20
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
 800480a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004818:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800481a:	683a      	ldr	r2, [r7, #0]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	4313      	orrs	r3, r2
 8004820:	f043 0307 	orr.w	r3, r3, #7
 8004824:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	609a      	str	r2, [r3, #8]
}
 800482c:	bf00      	nop
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004838:	b480      	push	{r7}
 800483a:	b087      	sub	sp, #28
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
 8004844:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004852:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	021a      	lsls	r2, r3, #8
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	431a      	orrs	r2, r3
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	4313      	orrs	r3, r2
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	4313      	orrs	r3, r2
 8004864:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	697a      	ldr	r2, [r7, #20]
 800486a:	609a      	str	r2, [r3, #8]
}
 800486c:	bf00      	nop
 800486e:	371c      	adds	r7, #28
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800488c:	2302      	movs	r3, #2
 800488e:	e068      	b.n	8004962 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2202      	movs	r2, #2
 800489c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a2e      	ldr	r2, [pc, #184]	; (8004970 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d004      	beq.n	80048c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a2d      	ldr	r2, [pc, #180]	; (8004974 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d108      	bne.n	80048d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80048ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	68fa      	ldr	r2, [r7, #12]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68fa      	ldr	r2, [r7, #12]
 80048ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a1e      	ldr	r2, [pc, #120]	; (8004970 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d01d      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004902:	d018      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a1b      	ldr	r2, [pc, #108]	; (8004978 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d013      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a1a      	ldr	r2, [pc, #104]	; (800497c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d00e      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a18      	ldr	r2, [pc, #96]	; (8004980 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d009      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a13      	ldr	r2, [pc, #76]	; (8004974 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d004      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a14      	ldr	r2, [pc, #80]	; (8004984 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d10c      	bne.n	8004950 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800493c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	4313      	orrs	r3, r2
 8004946:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3714      	adds	r7, #20
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	40012c00 	.word	0x40012c00
 8004974:	40013400 	.word	0x40013400
 8004978:	40000400 	.word	0x40000400
 800497c:	40000800 	.word	0x40000800
 8004980:	40000c00 	.word	0x40000c00
 8004984:	40014000 	.word	0x40014000

08004988 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e040      	b.n	8004a1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d106      	bne.n	80049b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fc faae 	bl	8000f0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2224      	movs	r2, #36	; 0x24
 80049b4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0201 	bic.w	r2, r2, #1
 80049c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f82c 	bl	8004a24 <UART_SetConfig>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d101      	bne.n	80049d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e022      	b.n	8004a1c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d002      	beq.n	80049e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 faaa 	bl	8004f38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689a      	ldr	r2, [r3, #8]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0201 	orr.w	r2, r2, #1
 8004a12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 fb31 	bl	800507c <UART_CheckIdleState>
 8004a1a:	4603      	mov	r3, r0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3708      	adds	r7, #8
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a24:	b5b0      	push	{r4, r5, r7, lr}
 8004a26:	b088      	sub	sp, #32
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	431a      	orrs	r2, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	431a      	orrs	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	69db      	ldr	r3, [r3, #28]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	4bad      	ldr	r3, [pc, #692]	; (8004d04 <UART_SetConfig+0x2e0>)
 8004a50:	4013      	ands	r3, r2
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	6812      	ldr	r2, [r2, #0]
 8004a56:	69f9      	ldr	r1, [r7, #28]
 8004a58:	430b      	orrs	r3, r1
 8004a5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	68da      	ldr	r2, [r3, #12]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4aa2      	ldr	r2, [pc, #648]	; (8004d08 <UART_SetConfig+0x2e4>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d004      	beq.n	8004a8c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	69fa      	ldr	r2, [r7, #28]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	69fa      	ldr	r2, [r7, #28]
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a99      	ldr	r2, [pc, #612]	; (8004d0c <UART_SetConfig+0x2e8>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d121      	bne.n	8004aee <UART_SetConfig+0xca>
 8004aaa:	4b99      	ldr	r3, [pc, #612]	; (8004d10 <UART_SetConfig+0x2ec>)
 8004aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab0:	f003 0303 	and.w	r3, r3, #3
 8004ab4:	2b03      	cmp	r3, #3
 8004ab6:	d817      	bhi.n	8004ae8 <UART_SetConfig+0xc4>
 8004ab8:	a201      	add	r2, pc, #4	; (adr r2, 8004ac0 <UART_SetConfig+0x9c>)
 8004aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004abe:	bf00      	nop
 8004ac0:	08004ad1 	.word	0x08004ad1
 8004ac4:	08004add 	.word	0x08004add
 8004ac8:	08004ad7 	.word	0x08004ad7
 8004acc:	08004ae3 	.word	0x08004ae3
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	76fb      	strb	r3, [r7, #27]
 8004ad4:	e0e7      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	76fb      	strb	r3, [r7, #27]
 8004ada:	e0e4      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004adc:	2304      	movs	r3, #4
 8004ade:	76fb      	strb	r3, [r7, #27]
 8004ae0:	e0e1      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004ae2:	2308      	movs	r3, #8
 8004ae4:	76fb      	strb	r3, [r7, #27]
 8004ae6:	e0de      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004ae8:	2310      	movs	r3, #16
 8004aea:	76fb      	strb	r3, [r7, #27]
 8004aec:	e0db      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a88      	ldr	r2, [pc, #544]	; (8004d14 <UART_SetConfig+0x2f0>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d132      	bne.n	8004b5e <UART_SetConfig+0x13a>
 8004af8:	4b85      	ldr	r3, [pc, #532]	; (8004d10 <UART_SetConfig+0x2ec>)
 8004afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004afe:	f003 030c 	and.w	r3, r3, #12
 8004b02:	2b0c      	cmp	r3, #12
 8004b04:	d828      	bhi.n	8004b58 <UART_SetConfig+0x134>
 8004b06:	a201      	add	r2, pc, #4	; (adr r2, 8004b0c <UART_SetConfig+0xe8>)
 8004b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b0c:	08004b41 	.word	0x08004b41
 8004b10:	08004b59 	.word	0x08004b59
 8004b14:	08004b59 	.word	0x08004b59
 8004b18:	08004b59 	.word	0x08004b59
 8004b1c:	08004b4d 	.word	0x08004b4d
 8004b20:	08004b59 	.word	0x08004b59
 8004b24:	08004b59 	.word	0x08004b59
 8004b28:	08004b59 	.word	0x08004b59
 8004b2c:	08004b47 	.word	0x08004b47
 8004b30:	08004b59 	.word	0x08004b59
 8004b34:	08004b59 	.word	0x08004b59
 8004b38:	08004b59 	.word	0x08004b59
 8004b3c:	08004b53 	.word	0x08004b53
 8004b40:	2300      	movs	r3, #0
 8004b42:	76fb      	strb	r3, [r7, #27]
 8004b44:	e0af      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004b46:	2302      	movs	r3, #2
 8004b48:	76fb      	strb	r3, [r7, #27]
 8004b4a:	e0ac      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004b4c:	2304      	movs	r3, #4
 8004b4e:	76fb      	strb	r3, [r7, #27]
 8004b50:	e0a9      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004b52:	2308      	movs	r3, #8
 8004b54:	76fb      	strb	r3, [r7, #27]
 8004b56:	e0a6      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004b58:	2310      	movs	r3, #16
 8004b5a:	76fb      	strb	r3, [r7, #27]
 8004b5c:	e0a3      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a6d      	ldr	r2, [pc, #436]	; (8004d18 <UART_SetConfig+0x2f4>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d120      	bne.n	8004baa <UART_SetConfig+0x186>
 8004b68:	4b69      	ldr	r3, [pc, #420]	; (8004d10 <UART_SetConfig+0x2ec>)
 8004b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b6e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004b72:	2b30      	cmp	r3, #48	; 0x30
 8004b74:	d013      	beq.n	8004b9e <UART_SetConfig+0x17a>
 8004b76:	2b30      	cmp	r3, #48	; 0x30
 8004b78:	d814      	bhi.n	8004ba4 <UART_SetConfig+0x180>
 8004b7a:	2b20      	cmp	r3, #32
 8004b7c:	d009      	beq.n	8004b92 <UART_SetConfig+0x16e>
 8004b7e:	2b20      	cmp	r3, #32
 8004b80:	d810      	bhi.n	8004ba4 <UART_SetConfig+0x180>
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d002      	beq.n	8004b8c <UART_SetConfig+0x168>
 8004b86:	2b10      	cmp	r3, #16
 8004b88:	d006      	beq.n	8004b98 <UART_SetConfig+0x174>
 8004b8a:	e00b      	b.n	8004ba4 <UART_SetConfig+0x180>
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	76fb      	strb	r3, [r7, #27]
 8004b90:	e089      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004b92:	2302      	movs	r3, #2
 8004b94:	76fb      	strb	r3, [r7, #27]
 8004b96:	e086      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004b98:	2304      	movs	r3, #4
 8004b9a:	76fb      	strb	r3, [r7, #27]
 8004b9c:	e083      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004b9e:	2308      	movs	r3, #8
 8004ba0:	76fb      	strb	r3, [r7, #27]
 8004ba2:	e080      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004ba4:	2310      	movs	r3, #16
 8004ba6:	76fb      	strb	r3, [r7, #27]
 8004ba8:	e07d      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a5b      	ldr	r2, [pc, #364]	; (8004d1c <UART_SetConfig+0x2f8>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d120      	bne.n	8004bf6 <UART_SetConfig+0x1d2>
 8004bb4:	4b56      	ldr	r3, [pc, #344]	; (8004d10 <UART_SetConfig+0x2ec>)
 8004bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bba:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004bbe:	2bc0      	cmp	r3, #192	; 0xc0
 8004bc0:	d013      	beq.n	8004bea <UART_SetConfig+0x1c6>
 8004bc2:	2bc0      	cmp	r3, #192	; 0xc0
 8004bc4:	d814      	bhi.n	8004bf0 <UART_SetConfig+0x1cc>
 8004bc6:	2b80      	cmp	r3, #128	; 0x80
 8004bc8:	d009      	beq.n	8004bde <UART_SetConfig+0x1ba>
 8004bca:	2b80      	cmp	r3, #128	; 0x80
 8004bcc:	d810      	bhi.n	8004bf0 <UART_SetConfig+0x1cc>
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d002      	beq.n	8004bd8 <UART_SetConfig+0x1b4>
 8004bd2:	2b40      	cmp	r3, #64	; 0x40
 8004bd4:	d006      	beq.n	8004be4 <UART_SetConfig+0x1c0>
 8004bd6:	e00b      	b.n	8004bf0 <UART_SetConfig+0x1cc>
 8004bd8:	2300      	movs	r3, #0
 8004bda:	76fb      	strb	r3, [r7, #27]
 8004bdc:	e063      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004bde:	2302      	movs	r3, #2
 8004be0:	76fb      	strb	r3, [r7, #27]
 8004be2:	e060      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004be4:	2304      	movs	r3, #4
 8004be6:	76fb      	strb	r3, [r7, #27]
 8004be8:	e05d      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004bea:	2308      	movs	r3, #8
 8004bec:	76fb      	strb	r3, [r7, #27]
 8004bee:	e05a      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004bf0:	2310      	movs	r3, #16
 8004bf2:	76fb      	strb	r3, [r7, #27]
 8004bf4:	e057      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a49      	ldr	r2, [pc, #292]	; (8004d20 <UART_SetConfig+0x2fc>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d125      	bne.n	8004c4c <UART_SetConfig+0x228>
 8004c00:	4b43      	ldr	r3, [pc, #268]	; (8004d10 <UART_SetConfig+0x2ec>)
 8004c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c0e:	d017      	beq.n	8004c40 <UART_SetConfig+0x21c>
 8004c10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c14:	d817      	bhi.n	8004c46 <UART_SetConfig+0x222>
 8004c16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c1a:	d00b      	beq.n	8004c34 <UART_SetConfig+0x210>
 8004c1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c20:	d811      	bhi.n	8004c46 <UART_SetConfig+0x222>
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d003      	beq.n	8004c2e <UART_SetConfig+0x20a>
 8004c26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c2a:	d006      	beq.n	8004c3a <UART_SetConfig+0x216>
 8004c2c:	e00b      	b.n	8004c46 <UART_SetConfig+0x222>
 8004c2e:	2300      	movs	r3, #0
 8004c30:	76fb      	strb	r3, [r7, #27]
 8004c32:	e038      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004c34:	2302      	movs	r3, #2
 8004c36:	76fb      	strb	r3, [r7, #27]
 8004c38:	e035      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004c3a:	2304      	movs	r3, #4
 8004c3c:	76fb      	strb	r3, [r7, #27]
 8004c3e:	e032      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004c40:	2308      	movs	r3, #8
 8004c42:	76fb      	strb	r3, [r7, #27]
 8004c44:	e02f      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004c46:	2310      	movs	r3, #16
 8004c48:	76fb      	strb	r3, [r7, #27]
 8004c4a:	e02c      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a2d      	ldr	r2, [pc, #180]	; (8004d08 <UART_SetConfig+0x2e4>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d125      	bne.n	8004ca2 <UART_SetConfig+0x27e>
 8004c56:	4b2e      	ldr	r3, [pc, #184]	; (8004d10 <UART_SetConfig+0x2ec>)
 8004c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004c60:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004c64:	d017      	beq.n	8004c96 <UART_SetConfig+0x272>
 8004c66:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004c6a:	d817      	bhi.n	8004c9c <UART_SetConfig+0x278>
 8004c6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c70:	d00b      	beq.n	8004c8a <UART_SetConfig+0x266>
 8004c72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c76:	d811      	bhi.n	8004c9c <UART_SetConfig+0x278>
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d003      	beq.n	8004c84 <UART_SetConfig+0x260>
 8004c7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c80:	d006      	beq.n	8004c90 <UART_SetConfig+0x26c>
 8004c82:	e00b      	b.n	8004c9c <UART_SetConfig+0x278>
 8004c84:	2300      	movs	r3, #0
 8004c86:	76fb      	strb	r3, [r7, #27]
 8004c88:	e00d      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	76fb      	strb	r3, [r7, #27]
 8004c8e:	e00a      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004c90:	2304      	movs	r3, #4
 8004c92:	76fb      	strb	r3, [r7, #27]
 8004c94:	e007      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004c96:	2308      	movs	r3, #8
 8004c98:	76fb      	strb	r3, [r7, #27]
 8004c9a:	e004      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004c9c:	2310      	movs	r3, #16
 8004c9e:	76fb      	strb	r3, [r7, #27]
 8004ca0:	e001      	b.n	8004ca6 <UART_SetConfig+0x282>
 8004ca2:	2310      	movs	r3, #16
 8004ca4:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a17      	ldr	r2, [pc, #92]	; (8004d08 <UART_SetConfig+0x2e4>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	f040 8087 	bne.w	8004dc0 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004cb2:	7efb      	ldrb	r3, [r7, #27]
 8004cb4:	2b08      	cmp	r3, #8
 8004cb6:	d837      	bhi.n	8004d28 <UART_SetConfig+0x304>
 8004cb8:	a201      	add	r2, pc, #4	; (adr r2, 8004cc0 <UART_SetConfig+0x29c>)
 8004cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cbe:	bf00      	nop
 8004cc0:	08004ce5 	.word	0x08004ce5
 8004cc4:	08004d29 	.word	0x08004d29
 8004cc8:	08004ced 	.word	0x08004ced
 8004ccc:	08004d29 	.word	0x08004d29
 8004cd0:	08004cf3 	.word	0x08004cf3
 8004cd4:	08004d29 	.word	0x08004d29
 8004cd8:	08004d29 	.word	0x08004d29
 8004cdc:	08004d29 	.word	0x08004d29
 8004ce0:	08004cfb 	.word	0x08004cfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ce4:	f7fe fe2e 	bl	8003944 <HAL_RCC_GetPCLK1Freq>
 8004ce8:	6178      	str	r0, [r7, #20]
        break;
 8004cea:	e022      	b.n	8004d32 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cec:	4b0d      	ldr	r3, [pc, #52]	; (8004d24 <UART_SetConfig+0x300>)
 8004cee:	617b      	str	r3, [r7, #20]
        break;
 8004cf0:	e01f      	b.n	8004d32 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cf2:	f7fe fd8f 	bl	8003814 <HAL_RCC_GetSysClockFreq>
 8004cf6:	6178      	str	r0, [r7, #20]
        break;
 8004cf8:	e01b      	b.n	8004d32 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cfe:	617b      	str	r3, [r7, #20]
        break;
 8004d00:	e017      	b.n	8004d32 <UART_SetConfig+0x30e>
 8004d02:	bf00      	nop
 8004d04:	efff69f3 	.word	0xefff69f3
 8004d08:	40008000 	.word	0x40008000
 8004d0c:	40013800 	.word	0x40013800
 8004d10:	40021000 	.word	0x40021000
 8004d14:	40004400 	.word	0x40004400
 8004d18:	40004800 	.word	0x40004800
 8004d1c:	40004c00 	.word	0x40004c00
 8004d20:	40005000 	.word	0x40005000
 8004d24:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	76bb      	strb	r3, [r7, #26]
        break;
 8004d30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f000 80f1 	beq.w	8004f1c <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685a      	ldr	r2, [r3, #4]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	005b      	lsls	r3, r3, #1
 8004d42:	4413      	add	r3, r2
 8004d44:	697a      	ldr	r2, [r7, #20]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d305      	bcc.n	8004d56 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d902      	bls.n	8004d5c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	76bb      	strb	r3, [r7, #26]
 8004d5a:	e0df      	b.n	8004f1c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f04f 0100 	mov.w	r1, #0
 8004d64:	f04f 0200 	mov.w	r2, #0
 8004d68:	f04f 0300 	mov.w	r3, #0
 8004d6c:	020b      	lsls	r3, r1, #8
 8004d6e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004d72:	0202      	lsls	r2, r0, #8
 8004d74:	6879      	ldr	r1, [r7, #4]
 8004d76:	6849      	ldr	r1, [r1, #4]
 8004d78:	0849      	lsrs	r1, r1, #1
 8004d7a:	4608      	mov	r0, r1
 8004d7c:	f04f 0100 	mov.w	r1, #0
 8004d80:	1814      	adds	r4, r2, r0
 8004d82:	eb43 0501 	adc.w	r5, r3, r1
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	f04f 0300 	mov.w	r3, #0
 8004d90:	4620      	mov	r0, r4
 8004d92:	4629      	mov	r1, r5
 8004d94:	f7fb fa6c 	bl	8000270 <__aeabi_uldivmod>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004da6:	d308      	bcc.n	8004dba <UART_SetConfig+0x396>
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dae:	d204      	bcs.n	8004dba <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	60da      	str	r2, [r3, #12]
 8004db8:	e0b0      	b.n	8004f1c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	76bb      	strb	r3, [r7, #26]
 8004dbe:	e0ad      	b.n	8004f1c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	69db      	ldr	r3, [r3, #28]
 8004dc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004dc8:	d15c      	bne.n	8004e84 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8004dca:	7efb      	ldrb	r3, [r7, #27]
 8004dcc:	2b08      	cmp	r3, #8
 8004dce:	d828      	bhi.n	8004e22 <UART_SetConfig+0x3fe>
 8004dd0:	a201      	add	r2, pc, #4	; (adr r2, 8004dd8 <UART_SetConfig+0x3b4>)
 8004dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd6:	bf00      	nop
 8004dd8:	08004dfd 	.word	0x08004dfd
 8004ddc:	08004e05 	.word	0x08004e05
 8004de0:	08004e0d 	.word	0x08004e0d
 8004de4:	08004e23 	.word	0x08004e23
 8004de8:	08004e13 	.word	0x08004e13
 8004dec:	08004e23 	.word	0x08004e23
 8004df0:	08004e23 	.word	0x08004e23
 8004df4:	08004e23 	.word	0x08004e23
 8004df8:	08004e1b 	.word	0x08004e1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dfc:	f7fe fda2 	bl	8003944 <HAL_RCC_GetPCLK1Freq>
 8004e00:	6178      	str	r0, [r7, #20]
        break;
 8004e02:	e013      	b.n	8004e2c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e04:	f7fe fdb4 	bl	8003970 <HAL_RCC_GetPCLK2Freq>
 8004e08:	6178      	str	r0, [r7, #20]
        break;
 8004e0a:	e00f      	b.n	8004e2c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e0c:	4b49      	ldr	r3, [pc, #292]	; (8004f34 <UART_SetConfig+0x510>)
 8004e0e:	617b      	str	r3, [r7, #20]
        break;
 8004e10:	e00c      	b.n	8004e2c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e12:	f7fe fcff 	bl	8003814 <HAL_RCC_GetSysClockFreq>
 8004e16:	6178      	str	r0, [r7, #20]
        break;
 8004e18:	e008      	b.n	8004e2c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e1e:	617b      	str	r3, [r7, #20]
        break;
 8004e20:	e004      	b.n	8004e2c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	76bb      	strb	r3, [r7, #26]
        break;
 8004e2a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d074      	beq.n	8004f1c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	005a      	lsls	r2, r3, #1
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	085b      	lsrs	r3, r3, #1
 8004e3c:	441a      	add	r2, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	2b0f      	cmp	r3, #15
 8004e4e:	d916      	bls.n	8004e7e <UART_SetConfig+0x45a>
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e56:	d212      	bcs.n	8004e7e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	f023 030f 	bic.w	r3, r3, #15
 8004e60:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	085b      	lsrs	r3, r3, #1
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	f003 0307 	and.w	r3, r3, #7
 8004e6c:	b29a      	uxth	r2, r3
 8004e6e:	89fb      	ldrh	r3, [r7, #14]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	89fa      	ldrh	r2, [r7, #14]
 8004e7a:	60da      	str	r2, [r3, #12]
 8004e7c:	e04e      	b.n	8004f1c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	76bb      	strb	r3, [r7, #26]
 8004e82:	e04b      	b.n	8004f1c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e84:	7efb      	ldrb	r3, [r7, #27]
 8004e86:	2b08      	cmp	r3, #8
 8004e88:	d827      	bhi.n	8004eda <UART_SetConfig+0x4b6>
 8004e8a:	a201      	add	r2, pc, #4	; (adr r2, 8004e90 <UART_SetConfig+0x46c>)
 8004e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e90:	08004eb5 	.word	0x08004eb5
 8004e94:	08004ebd 	.word	0x08004ebd
 8004e98:	08004ec5 	.word	0x08004ec5
 8004e9c:	08004edb 	.word	0x08004edb
 8004ea0:	08004ecb 	.word	0x08004ecb
 8004ea4:	08004edb 	.word	0x08004edb
 8004ea8:	08004edb 	.word	0x08004edb
 8004eac:	08004edb 	.word	0x08004edb
 8004eb0:	08004ed3 	.word	0x08004ed3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004eb4:	f7fe fd46 	bl	8003944 <HAL_RCC_GetPCLK1Freq>
 8004eb8:	6178      	str	r0, [r7, #20]
        break;
 8004eba:	e013      	b.n	8004ee4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ebc:	f7fe fd58 	bl	8003970 <HAL_RCC_GetPCLK2Freq>
 8004ec0:	6178      	str	r0, [r7, #20]
        break;
 8004ec2:	e00f      	b.n	8004ee4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ec4:	4b1b      	ldr	r3, [pc, #108]	; (8004f34 <UART_SetConfig+0x510>)
 8004ec6:	617b      	str	r3, [r7, #20]
        break;
 8004ec8:	e00c      	b.n	8004ee4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eca:	f7fe fca3 	bl	8003814 <HAL_RCC_GetSysClockFreq>
 8004ece:	6178      	str	r0, [r7, #20]
        break;
 8004ed0:	e008      	b.n	8004ee4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ed2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ed6:	617b      	str	r3, [r7, #20]
        break;
 8004ed8:	e004      	b.n	8004ee4 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8004eda:	2300      	movs	r3, #0
 8004edc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	76bb      	strb	r3, [r7, #26]
        break;
 8004ee2:	bf00      	nop
    }

    if (pclk != 0U)
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d018      	beq.n	8004f1c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	085a      	lsrs	r2, r3, #1
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	441a      	add	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	2b0f      	cmp	r3, #15
 8004f04:	d908      	bls.n	8004f18 <UART_SetConfig+0x4f4>
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f0c:	d204      	bcs.n	8004f18 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	693a      	ldr	r2, [r7, #16]
 8004f14:	60da      	str	r2, [r3, #12]
 8004f16:	e001      	b.n	8004f1c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004f28:	7ebb      	ldrb	r3, [r7, #26]
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3720      	adds	r7, #32
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bdb0      	pop	{r4, r5, r7, pc}
 8004f32:	bf00      	nop
 8004f34:	00f42400 	.word	0x00f42400

08004f38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d00a      	beq.n	8004f62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00a      	beq.n	8004f84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	430a      	orrs	r2, r1
 8004f82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f88:	f003 0304 	and.w	r3, r3, #4
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00a      	beq.n	8004fa6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004faa:	f003 0308 	and.w	r3, r3, #8
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00a      	beq.n	8004fc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	430a      	orrs	r2, r1
 8004fc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fcc:	f003 0310 	and.w	r3, r3, #16
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00a      	beq.n	8004fea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fee:	f003 0320 	and.w	r3, r3, #32
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00a      	beq.n	800500c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	430a      	orrs	r2, r1
 800500a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005010:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005014:	2b00      	cmp	r3, #0
 8005016:	d01a      	beq.n	800504e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	430a      	orrs	r2, r1
 800502c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005032:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005036:	d10a      	bne.n	800504e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	430a      	orrs	r2, r1
 800504c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00a      	beq.n	8005070 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	430a      	orrs	r2, r1
 800506e:	605a      	str	r2, [r3, #4]
  }
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	af02      	add	r7, sp, #8
 8005082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800508c:	f7fc f922 	bl	80012d4 <HAL_GetTick>
 8005090:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0308 	and.w	r3, r3, #8
 800509c:	2b08      	cmp	r3, #8
 800509e:	d10e      	bne.n	80050be <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80050a4:	9300      	str	r3, [sp, #0]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 f82d 	bl	800510e <UART_WaitOnFlagUntilTimeout>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e023      	b.n	8005106 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0304 	and.w	r3, r3, #4
 80050c8:	2b04      	cmp	r3, #4
 80050ca:	d10e      	bne.n	80050ea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f817 	bl	800510e <UART_WaitOnFlagUntilTimeout>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d001      	beq.n	80050ea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e00d      	b.n	8005106 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2220      	movs	r2, #32
 80050ee:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2220      	movs	r2, #32
 80050f4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3710      	adds	r7, #16
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}

0800510e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800510e:	b580      	push	{r7, lr}
 8005110:	b084      	sub	sp, #16
 8005112:	af00      	add	r7, sp, #0
 8005114:	60f8      	str	r0, [r7, #12]
 8005116:	60b9      	str	r1, [r7, #8]
 8005118:	603b      	str	r3, [r7, #0]
 800511a:	4613      	mov	r3, r2
 800511c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800511e:	e05e      	b.n	80051de <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005126:	d05a      	beq.n	80051de <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005128:	f7fc f8d4 	bl	80012d4 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	69ba      	ldr	r2, [r7, #24]
 8005134:	429a      	cmp	r2, r3
 8005136:	d302      	bcc.n	800513e <UART_WaitOnFlagUntilTimeout+0x30>
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d11b      	bne.n	8005176 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800514c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	689a      	ldr	r2, [r3, #8]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f022 0201 	bic.w	r2, r2, #1
 800515c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2220      	movs	r2, #32
 8005162:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2220      	movs	r2, #32
 8005168:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e043      	b.n	80051fe <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0304 	and.w	r3, r3, #4
 8005180:	2b00      	cmp	r3, #0
 8005182:	d02c      	beq.n	80051de <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	69db      	ldr	r3, [r3, #28]
 800518a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800518e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005192:	d124      	bne.n	80051de <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800519c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80051ac:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f022 0201 	bic.w	r2, r2, #1
 80051bc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2220      	movs	r2, #32
 80051c2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2220      	movs	r2, #32
 80051c8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2220      	movs	r2, #32
 80051ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e00f      	b.n	80051fe <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	69da      	ldr	r2, [r3, #28]
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	4013      	ands	r3, r2
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	bf0c      	ite	eq
 80051ee:	2301      	moveq	r3, #1
 80051f0:	2300      	movne	r3, #0
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	461a      	mov	r2, r3
 80051f6:	79fb      	ldrb	r3, [r7, #7]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d091      	beq.n	8005120 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3710      	adds	r7, #16
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
	...

08005208 <__errno>:
 8005208:	4b01      	ldr	r3, [pc, #4]	; (8005210 <__errno+0x8>)
 800520a:	6818      	ldr	r0, [r3, #0]
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	20000018 	.word	0x20000018

08005214 <__libc_init_array>:
 8005214:	b570      	push	{r4, r5, r6, lr}
 8005216:	4d0d      	ldr	r5, [pc, #52]	; (800524c <__libc_init_array+0x38>)
 8005218:	4c0d      	ldr	r4, [pc, #52]	; (8005250 <__libc_init_array+0x3c>)
 800521a:	1b64      	subs	r4, r4, r5
 800521c:	10a4      	asrs	r4, r4, #2
 800521e:	2600      	movs	r6, #0
 8005220:	42a6      	cmp	r6, r4
 8005222:	d109      	bne.n	8005238 <__libc_init_array+0x24>
 8005224:	4d0b      	ldr	r5, [pc, #44]	; (8005254 <__libc_init_array+0x40>)
 8005226:	4c0c      	ldr	r4, [pc, #48]	; (8005258 <__libc_init_array+0x44>)
 8005228:	f000 ffec 	bl	8006204 <_init>
 800522c:	1b64      	subs	r4, r4, r5
 800522e:	10a4      	asrs	r4, r4, #2
 8005230:	2600      	movs	r6, #0
 8005232:	42a6      	cmp	r6, r4
 8005234:	d105      	bne.n	8005242 <__libc_init_array+0x2e>
 8005236:	bd70      	pop	{r4, r5, r6, pc}
 8005238:	f855 3b04 	ldr.w	r3, [r5], #4
 800523c:	4798      	blx	r3
 800523e:	3601      	adds	r6, #1
 8005240:	e7ee      	b.n	8005220 <__libc_init_array+0xc>
 8005242:	f855 3b04 	ldr.w	r3, [r5], #4
 8005246:	4798      	blx	r3
 8005248:	3601      	adds	r6, #1
 800524a:	e7f2      	b.n	8005232 <__libc_init_array+0x1e>
 800524c:	08006458 	.word	0x08006458
 8005250:	08006458 	.word	0x08006458
 8005254:	08006458 	.word	0x08006458
 8005258:	0800645c 	.word	0x0800645c

0800525c <memset>:
 800525c:	4402      	add	r2, r0
 800525e:	4603      	mov	r3, r0
 8005260:	4293      	cmp	r3, r2
 8005262:	d100      	bne.n	8005266 <memset+0xa>
 8005264:	4770      	bx	lr
 8005266:	f803 1b01 	strb.w	r1, [r3], #1
 800526a:	e7f9      	b.n	8005260 <memset+0x4>

0800526c <iprintf>:
 800526c:	b40f      	push	{r0, r1, r2, r3}
 800526e:	4b0a      	ldr	r3, [pc, #40]	; (8005298 <iprintf+0x2c>)
 8005270:	b513      	push	{r0, r1, r4, lr}
 8005272:	681c      	ldr	r4, [r3, #0]
 8005274:	b124      	cbz	r4, 8005280 <iprintf+0x14>
 8005276:	69a3      	ldr	r3, [r4, #24]
 8005278:	b913      	cbnz	r3, 8005280 <iprintf+0x14>
 800527a:	4620      	mov	r0, r4
 800527c:	f000 fa5e 	bl	800573c <__sinit>
 8005280:	ab05      	add	r3, sp, #20
 8005282:	9a04      	ldr	r2, [sp, #16]
 8005284:	68a1      	ldr	r1, [r4, #8]
 8005286:	9301      	str	r3, [sp, #4]
 8005288:	4620      	mov	r0, r4
 800528a:	f000 fc2f 	bl	8005aec <_vfiprintf_r>
 800528e:	b002      	add	sp, #8
 8005290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005294:	b004      	add	sp, #16
 8005296:	4770      	bx	lr
 8005298:	20000018 	.word	0x20000018

0800529c <_puts_r>:
 800529c:	b570      	push	{r4, r5, r6, lr}
 800529e:	460e      	mov	r6, r1
 80052a0:	4605      	mov	r5, r0
 80052a2:	b118      	cbz	r0, 80052ac <_puts_r+0x10>
 80052a4:	6983      	ldr	r3, [r0, #24]
 80052a6:	b90b      	cbnz	r3, 80052ac <_puts_r+0x10>
 80052a8:	f000 fa48 	bl	800573c <__sinit>
 80052ac:	69ab      	ldr	r3, [r5, #24]
 80052ae:	68ac      	ldr	r4, [r5, #8]
 80052b0:	b913      	cbnz	r3, 80052b8 <_puts_r+0x1c>
 80052b2:	4628      	mov	r0, r5
 80052b4:	f000 fa42 	bl	800573c <__sinit>
 80052b8:	4b2c      	ldr	r3, [pc, #176]	; (800536c <_puts_r+0xd0>)
 80052ba:	429c      	cmp	r4, r3
 80052bc:	d120      	bne.n	8005300 <_puts_r+0x64>
 80052be:	686c      	ldr	r4, [r5, #4]
 80052c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80052c2:	07db      	lsls	r3, r3, #31
 80052c4:	d405      	bmi.n	80052d2 <_puts_r+0x36>
 80052c6:	89a3      	ldrh	r3, [r4, #12]
 80052c8:	0598      	lsls	r0, r3, #22
 80052ca:	d402      	bmi.n	80052d2 <_puts_r+0x36>
 80052cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052ce:	f000 fad3 	bl	8005878 <__retarget_lock_acquire_recursive>
 80052d2:	89a3      	ldrh	r3, [r4, #12]
 80052d4:	0719      	lsls	r1, r3, #28
 80052d6:	d51d      	bpl.n	8005314 <_puts_r+0x78>
 80052d8:	6923      	ldr	r3, [r4, #16]
 80052da:	b1db      	cbz	r3, 8005314 <_puts_r+0x78>
 80052dc:	3e01      	subs	r6, #1
 80052de:	68a3      	ldr	r3, [r4, #8]
 80052e0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80052e4:	3b01      	subs	r3, #1
 80052e6:	60a3      	str	r3, [r4, #8]
 80052e8:	bb39      	cbnz	r1, 800533a <_puts_r+0x9e>
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	da38      	bge.n	8005360 <_puts_r+0xc4>
 80052ee:	4622      	mov	r2, r4
 80052f0:	210a      	movs	r1, #10
 80052f2:	4628      	mov	r0, r5
 80052f4:	f000 f848 	bl	8005388 <__swbuf_r>
 80052f8:	3001      	adds	r0, #1
 80052fa:	d011      	beq.n	8005320 <_puts_r+0x84>
 80052fc:	250a      	movs	r5, #10
 80052fe:	e011      	b.n	8005324 <_puts_r+0x88>
 8005300:	4b1b      	ldr	r3, [pc, #108]	; (8005370 <_puts_r+0xd4>)
 8005302:	429c      	cmp	r4, r3
 8005304:	d101      	bne.n	800530a <_puts_r+0x6e>
 8005306:	68ac      	ldr	r4, [r5, #8]
 8005308:	e7da      	b.n	80052c0 <_puts_r+0x24>
 800530a:	4b1a      	ldr	r3, [pc, #104]	; (8005374 <_puts_r+0xd8>)
 800530c:	429c      	cmp	r4, r3
 800530e:	bf08      	it	eq
 8005310:	68ec      	ldreq	r4, [r5, #12]
 8005312:	e7d5      	b.n	80052c0 <_puts_r+0x24>
 8005314:	4621      	mov	r1, r4
 8005316:	4628      	mov	r0, r5
 8005318:	f000 f888 	bl	800542c <__swsetup_r>
 800531c:	2800      	cmp	r0, #0
 800531e:	d0dd      	beq.n	80052dc <_puts_r+0x40>
 8005320:	f04f 35ff 	mov.w	r5, #4294967295
 8005324:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005326:	07da      	lsls	r2, r3, #31
 8005328:	d405      	bmi.n	8005336 <_puts_r+0x9a>
 800532a:	89a3      	ldrh	r3, [r4, #12]
 800532c:	059b      	lsls	r3, r3, #22
 800532e:	d402      	bmi.n	8005336 <_puts_r+0x9a>
 8005330:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005332:	f000 faa2 	bl	800587a <__retarget_lock_release_recursive>
 8005336:	4628      	mov	r0, r5
 8005338:	bd70      	pop	{r4, r5, r6, pc}
 800533a:	2b00      	cmp	r3, #0
 800533c:	da04      	bge.n	8005348 <_puts_r+0xac>
 800533e:	69a2      	ldr	r2, [r4, #24]
 8005340:	429a      	cmp	r2, r3
 8005342:	dc06      	bgt.n	8005352 <_puts_r+0xb6>
 8005344:	290a      	cmp	r1, #10
 8005346:	d004      	beq.n	8005352 <_puts_r+0xb6>
 8005348:	6823      	ldr	r3, [r4, #0]
 800534a:	1c5a      	adds	r2, r3, #1
 800534c:	6022      	str	r2, [r4, #0]
 800534e:	7019      	strb	r1, [r3, #0]
 8005350:	e7c5      	b.n	80052de <_puts_r+0x42>
 8005352:	4622      	mov	r2, r4
 8005354:	4628      	mov	r0, r5
 8005356:	f000 f817 	bl	8005388 <__swbuf_r>
 800535a:	3001      	adds	r0, #1
 800535c:	d1bf      	bne.n	80052de <_puts_r+0x42>
 800535e:	e7df      	b.n	8005320 <_puts_r+0x84>
 8005360:	6823      	ldr	r3, [r4, #0]
 8005362:	250a      	movs	r5, #10
 8005364:	1c5a      	adds	r2, r3, #1
 8005366:	6022      	str	r2, [r4, #0]
 8005368:	701d      	strb	r5, [r3, #0]
 800536a:	e7db      	b.n	8005324 <_puts_r+0x88>
 800536c:	080063dc 	.word	0x080063dc
 8005370:	080063fc 	.word	0x080063fc
 8005374:	080063bc 	.word	0x080063bc

08005378 <puts>:
 8005378:	4b02      	ldr	r3, [pc, #8]	; (8005384 <puts+0xc>)
 800537a:	4601      	mov	r1, r0
 800537c:	6818      	ldr	r0, [r3, #0]
 800537e:	f7ff bf8d 	b.w	800529c <_puts_r>
 8005382:	bf00      	nop
 8005384:	20000018 	.word	0x20000018

08005388 <__swbuf_r>:
 8005388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800538a:	460e      	mov	r6, r1
 800538c:	4614      	mov	r4, r2
 800538e:	4605      	mov	r5, r0
 8005390:	b118      	cbz	r0, 800539a <__swbuf_r+0x12>
 8005392:	6983      	ldr	r3, [r0, #24]
 8005394:	b90b      	cbnz	r3, 800539a <__swbuf_r+0x12>
 8005396:	f000 f9d1 	bl	800573c <__sinit>
 800539a:	4b21      	ldr	r3, [pc, #132]	; (8005420 <__swbuf_r+0x98>)
 800539c:	429c      	cmp	r4, r3
 800539e:	d12b      	bne.n	80053f8 <__swbuf_r+0x70>
 80053a0:	686c      	ldr	r4, [r5, #4]
 80053a2:	69a3      	ldr	r3, [r4, #24]
 80053a4:	60a3      	str	r3, [r4, #8]
 80053a6:	89a3      	ldrh	r3, [r4, #12]
 80053a8:	071a      	lsls	r2, r3, #28
 80053aa:	d52f      	bpl.n	800540c <__swbuf_r+0x84>
 80053ac:	6923      	ldr	r3, [r4, #16]
 80053ae:	b36b      	cbz	r3, 800540c <__swbuf_r+0x84>
 80053b0:	6923      	ldr	r3, [r4, #16]
 80053b2:	6820      	ldr	r0, [r4, #0]
 80053b4:	1ac0      	subs	r0, r0, r3
 80053b6:	6963      	ldr	r3, [r4, #20]
 80053b8:	b2f6      	uxtb	r6, r6
 80053ba:	4283      	cmp	r3, r0
 80053bc:	4637      	mov	r7, r6
 80053be:	dc04      	bgt.n	80053ca <__swbuf_r+0x42>
 80053c0:	4621      	mov	r1, r4
 80053c2:	4628      	mov	r0, r5
 80053c4:	f000 f926 	bl	8005614 <_fflush_r>
 80053c8:	bb30      	cbnz	r0, 8005418 <__swbuf_r+0x90>
 80053ca:	68a3      	ldr	r3, [r4, #8]
 80053cc:	3b01      	subs	r3, #1
 80053ce:	60a3      	str	r3, [r4, #8]
 80053d0:	6823      	ldr	r3, [r4, #0]
 80053d2:	1c5a      	adds	r2, r3, #1
 80053d4:	6022      	str	r2, [r4, #0]
 80053d6:	701e      	strb	r6, [r3, #0]
 80053d8:	6963      	ldr	r3, [r4, #20]
 80053da:	3001      	adds	r0, #1
 80053dc:	4283      	cmp	r3, r0
 80053de:	d004      	beq.n	80053ea <__swbuf_r+0x62>
 80053e0:	89a3      	ldrh	r3, [r4, #12]
 80053e2:	07db      	lsls	r3, r3, #31
 80053e4:	d506      	bpl.n	80053f4 <__swbuf_r+0x6c>
 80053e6:	2e0a      	cmp	r6, #10
 80053e8:	d104      	bne.n	80053f4 <__swbuf_r+0x6c>
 80053ea:	4621      	mov	r1, r4
 80053ec:	4628      	mov	r0, r5
 80053ee:	f000 f911 	bl	8005614 <_fflush_r>
 80053f2:	b988      	cbnz	r0, 8005418 <__swbuf_r+0x90>
 80053f4:	4638      	mov	r0, r7
 80053f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053f8:	4b0a      	ldr	r3, [pc, #40]	; (8005424 <__swbuf_r+0x9c>)
 80053fa:	429c      	cmp	r4, r3
 80053fc:	d101      	bne.n	8005402 <__swbuf_r+0x7a>
 80053fe:	68ac      	ldr	r4, [r5, #8]
 8005400:	e7cf      	b.n	80053a2 <__swbuf_r+0x1a>
 8005402:	4b09      	ldr	r3, [pc, #36]	; (8005428 <__swbuf_r+0xa0>)
 8005404:	429c      	cmp	r4, r3
 8005406:	bf08      	it	eq
 8005408:	68ec      	ldreq	r4, [r5, #12]
 800540a:	e7ca      	b.n	80053a2 <__swbuf_r+0x1a>
 800540c:	4621      	mov	r1, r4
 800540e:	4628      	mov	r0, r5
 8005410:	f000 f80c 	bl	800542c <__swsetup_r>
 8005414:	2800      	cmp	r0, #0
 8005416:	d0cb      	beq.n	80053b0 <__swbuf_r+0x28>
 8005418:	f04f 37ff 	mov.w	r7, #4294967295
 800541c:	e7ea      	b.n	80053f4 <__swbuf_r+0x6c>
 800541e:	bf00      	nop
 8005420:	080063dc 	.word	0x080063dc
 8005424:	080063fc 	.word	0x080063fc
 8005428:	080063bc 	.word	0x080063bc

0800542c <__swsetup_r>:
 800542c:	4b32      	ldr	r3, [pc, #200]	; (80054f8 <__swsetup_r+0xcc>)
 800542e:	b570      	push	{r4, r5, r6, lr}
 8005430:	681d      	ldr	r5, [r3, #0]
 8005432:	4606      	mov	r6, r0
 8005434:	460c      	mov	r4, r1
 8005436:	b125      	cbz	r5, 8005442 <__swsetup_r+0x16>
 8005438:	69ab      	ldr	r3, [r5, #24]
 800543a:	b913      	cbnz	r3, 8005442 <__swsetup_r+0x16>
 800543c:	4628      	mov	r0, r5
 800543e:	f000 f97d 	bl	800573c <__sinit>
 8005442:	4b2e      	ldr	r3, [pc, #184]	; (80054fc <__swsetup_r+0xd0>)
 8005444:	429c      	cmp	r4, r3
 8005446:	d10f      	bne.n	8005468 <__swsetup_r+0x3c>
 8005448:	686c      	ldr	r4, [r5, #4]
 800544a:	89a3      	ldrh	r3, [r4, #12]
 800544c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005450:	0719      	lsls	r1, r3, #28
 8005452:	d42c      	bmi.n	80054ae <__swsetup_r+0x82>
 8005454:	06dd      	lsls	r5, r3, #27
 8005456:	d411      	bmi.n	800547c <__swsetup_r+0x50>
 8005458:	2309      	movs	r3, #9
 800545a:	6033      	str	r3, [r6, #0]
 800545c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005460:	81a3      	strh	r3, [r4, #12]
 8005462:	f04f 30ff 	mov.w	r0, #4294967295
 8005466:	e03e      	b.n	80054e6 <__swsetup_r+0xba>
 8005468:	4b25      	ldr	r3, [pc, #148]	; (8005500 <__swsetup_r+0xd4>)
 800546a:	429c      	cmp	r4, r3
 800546c:	d101      	bne.n	8005472 <__swsetup_r+0x46>
 800546e:	68ac      	ldr	r4, [r5, #8]
 8005470:	e7eb      	b.n	800544a <__swsetup_r+0x1e>
 8005472:	4b24      	ldr	r3, [pc, #144]	; (8005504 <__swsetup_r+0xd8>)
 8005474:	429c      	cmp	r4, r3
 8005476:	bf08      	it	eq
 8005478:	68ec      	ldreq	r4, [r5, #12]
 800547a:	e7e6      	b.n	800544a <__swsetup_r+0x1e>
 800547c:	0758      	lsls	r0, r3, #29
 800547e:	d512      	bpl.n	80054a6 <__swsetup_r+0x7a>
 8005480:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005482:	b141      	cbz	r1, 8005496 <__swsetup_r+0x6a>
 8005484:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005488:	4299      	cmp	r1, r3
 800548a:	d002      	beq.n	8005492 <__swsetup_r+0x66>
 800548c:	4630      	mov	r0, r6
 800548e:	f000 fa59 	bl	8005944 <_free_r>
 8005492:	2300      	movs	r3, #0
 8005494:	6363      	str	r3, [r4, #52]	; 0x34
 8005496:	89a3      	ldrh	r3, [r4, #12]
 8005498:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800549c:	81a3      	strh	r3, [r4, #12]
 800549e:	2300      	movs	r3, #0
 80054a0:	6063      	str	r3, [r4, #4]
 80054a2:	6923      	ldr	r3, [r4, #16]
 80054a4:	6023      	str	r3, [r4, #0]
 80054a6:	89a3      	ldrh	r3, [r4, #12]
 80054a8:	f043 0308 	orr.w	r3, r3, #8
 80054ac:	81a3      	strh	r3, [r4, #12]
 80054ae:	6923      	ldr	r3, [r4, #16]
 80054b0:	b94b      	cbnz	r3, 80054c6 <__swsetup_r+0x9a>
 80054b2:	89a3      	ldrh	r3, [r4, #12]
 80054b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80054b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054bc:	d003      	beq.n	80054c6 <__swsetup_r+0x9a>
 80054be:	4621      	mov	r1, r4
 80054c0:	4630      	mov	r0, r6
 80054c2:	f000 f9ff 	bl	80058c4 <__smakebuf_r>
 80054c6:	89a0      	ldrh	r0, [r4, #12]
 80054c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80054cc:	f010 0301 	ands.w	r3, r0, #1
 80054d0:	d00a      	beq.n	80054e8 <__swsetup_r+0xbc>
 80054d2:	2300      	movs	r3, #0
 80054d4:	60a3      	str	r3, [r4, #8]
 80054d6:	6963      	ldr	r3, [r4, #20]
 80054d8:	425b      	negs	r3, r3
 80054da:	61a3      	str	r3, [r4, #24]
 80054dc:	6923      	ldr	r3, [r4, #16]
 80054de:	b943      	cbnz	r3, 80054f2 <__swsetup_r+0xc6>
 80054e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80054e4:	d1ba      	bne.n	800545c <__swsetup_r+0x30>
 80054e6:	bd70      	pop	{r4, r5, r6, pc}
 80054e8:	0781      	lsls	r1, r0, #30
 80054ea:	bf58      	it	pl
 80054ec:	6963      	ldrpl	r3, [r4, #20]
 80054ee:	60a3      	str	r3, [r4, #8]
 80054f0:	e7f4      	b.n	80054dc <__swsetup_r+0xb0>
 80054f2:	2000      	movs	r0, #0
 80054f4:	e7f7      	b.n	80054e6 <__swsetup_r+0xba>
 80054f6:	bf00      	nop
 80054f8:	20000018 	.word	0x20000018
 80054fc:	080063dc 	.word	0x080063dc
 8005500:	080063fc 	.word	0x080063fc
 8005504:	080063bc 	.word	0x080063bc

08005508 <__sflush_r>:
 8005508:	898a      	ldrh	r2, [r1, #12]
 800550a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800550e:	4605      	mov	r5, r0
 8005510:	0710      	lsls	r0, r2, #28
 8005512:	460c      	mov	r4, r1
 8005514:	d458      	bmi.n	80055c8 <__sflush_r+0xc0>
 8005516:	684b      	ldr	r3, [r1, #4]
 8005518:	2b00      	cmp	r3, #0
 800551a:	dc05      	bgt.n	8005528 <__sflush_r+0x20>
 800551c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800551e:	2b00      	cmp	r3, #0
 8005520:	dc02      	bgt.n	8005528 <__sflush_r+0x20>
 8005522:	2000      	movs	r0, #0
 8005524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005528:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800552a:	2e00      	cmp	r6, #0
 800552c:	d0f9      	beq.n	8005522 <__sflush_r+0x1a>
 800552e:	2300      	movs	r3, #0
 8005530:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005534:	682f      	ldr	r7, [r5, #0]
 8005536:	602b      	str	r3, [r5, #0]
 8005538:	d032      	beq.n	80055a0 <__sflush_r+0x98>
 800553a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800553c:	89a3      	ldrh	r3, [r4, #12]
 800553e:	075a      	lsls	r2, r3, #29
 8005540:	d505      	bpl.n	800554e <__sflush_r+0x46>
 8005542:	6863      	ldr	r3, [r4, #4]
 8005544:	1ac0      	subs	r0, r0, r3
 8005546:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005548:	b10b      	cbz	r3, 800554e <__sflush_r+0x46>
 800554a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800554c:	1ac0      	subs	r0, r0, r3
 800554e:	2300      	movs	r3, #0
 8005550:	4602      	mov	r2, r0
 8005552:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005554:	6a21      	ldr	r1, [r4, #32]
 8005556:	4628      	mov	r0, r5
 8005558:	47b0      	blx	r6
 800555a:	1c43      	adds	r3, r0, #1
 800555c:	89a3      	ldrh	r3, [r4, #12]
 800555e:	d106      	bne.n	800556e <__sflush_r+0x66>
 8005560:	6829      	ldr	r1, [r5, #0]
 8005562:	291d      	cmp	r1, #29
 8005564:	d82c      	bhi.n	80055c0 <__sflush_r+0xb8>
 8005566:	4a2a      	ldr	r2, [pc, #168]	; (8005610 <__sflush_r+0x108>)
 8005568:	40ca      	lsrs	r2, r1
 800556a:	07d6      	lsls	r6, r2, #31
 800556c:	d528      	bpl.n	80055c0 <__sflush_r+0xb8>
 800556e:	2200      	movs	r2, #0
 8005570:	6062      	str	r2, [r4, #4]
 8005572:	04d9      	lsls	r1, r3, #19
 8005574:	6922      	ldr	r2, [r4, #16]
 8005576:	6022      	str	r2, [r4, #0]
 8005578:	d504      	bpl.n	8005584 <__sflush_r+0x7c>
 800557a:	1c42      	adds	r2, r0, #1
 800557c:	d101      	bne.n	8005582 <__sflush_r+0x7a>
 800557e:	682b      	ldr	r3, [r5, #0]
 8005580:	b903      	cbnz	r3, 8005584 <__sflush_r+0x7c>
 8005582:	6560      	str	r0, [r4, #84]	; 0x54
 8005584:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005586:	602f      	str	r7, [r5, #0]
 8005588:	2900      	cmp	r1, #0
 800558a:	d0ca      	beq.n	8005522 <__sflush_r+0x1a>
 800558c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005590:	4299      	cmp	r1, r3
 8005592:	d002      	beq.n	800559a <__sflush_r+0x92>
 8005594:	4628      	mov	r0, r5
 8005596:	f000 f9d5 	bl	8005944 <_free_r>
 800559a:	2000      	movs	r0, #0
 800559c:	6360      	str	r0, [r4, #52]	; 0x34
 800559e:	e7c1      	b.n	8005524 <__sflush_r+0x1c>
 80055a0:	6a21      	ldr	r1, [r4, #32]
 80055a2:	2301      	movs	r3, #1
 80055a4:	4628      	mov	r0, r5
 80055a6:	47b0      	blx	r6
 80055a8:	1c41      	adds	r1, r0, #1
 80055aa:	d1c7      	bne.n	800553c <__sflush_r+0x34>
 80055ac:	682b      	ldr	r3, [r5, #0]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d0c4      	beq.n	800553c <__sflush_r+0x34>
 80055b2:	2b1d      	cmp	r3, #29
 80055b4:	d001      	beq.n	80055ba <__sflush_r+0xb2>
 80055b6:	2b16      	cmp	r3, #22
 80055b8:	d101      	bne.n	80055be <__sflush_r+0xb6>
 80055ba:	602f      	str	r7, [r5, #0]
 80055bc:	e7b1      	b.n	8005522 <__sflush_r+0x1a>
 80055be:	89a3      	ldrh	r3, [r4, #12]
 80055c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055c4:	81a3      	strh	r3, [r4, #12]
 80055c6:	e7ad      	b.n	8005524 <__sflush_r+0x1c>
 80055c8:	690f      	ldr	r7, [r1, #16]
 80055ca:	2f00      	cmp	r7, #0
 80055cc:	d0a9      	beq.n	8005522 <__sflush_r+0x1a>
 80055ce:	0793      	lsls	r3, r2, #30
 80055d0:	680e      	ldr	r6, [r1, #0]
 80055d2:	bf08      	it	eq
 80055d4:	694b      	ldreq	r3, [r1, #20]
 80055d6:	600f      	str	r7, [r1, #0]
 80055d8:	bf18      	it	ne
 80055da:	2300      	movne	r3, #0
 80055dc:	eba6 0807 	sub.w	r8, r6, r7
 80055e0:	608b      	str	r3, [r1, #8]
 80055e2:	f1b8 0f00 	cmp.w	r8, #0
 80055e6:	dd9c      	ble.n	8005522 <__sflush_r+0x1a>
 80055e8:	6a21      	ldr	r1, [r4, #32]
 80055ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80055ec:	4643      	mov	r3, r8
 80055ee:	463a      	mov	r2, r7
 80055f0:	4628      	mov	r0, r5
 80055f2:	47b0      	blx	r6
 80055f4:	2800      	cmp	r0, #0
 80055f6:	dc06      	bgt.n	8005606 <__sflush_r+0xfe>
 80055f8:	89a3      	ldrh	r3, [r4, #12]
 80055fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055fe:	81a3      	strh	r3, [r4, #12]
 8005600:	f04f 30ff 	mov.w	r0, #4294967295
 8005604:	e78e      	b.n	8005524 <__sflush_r+0x1c>
 8005606:	4407      	add	r7, r0
 8005608:	eba8 0800 	sub.w	r8, r8, r0
 800560c:	e7e9      	b.n	80055e2 <__sflush_r+0xda>
 800560e:	bf00      	nop
 8005610:	20400001 	.word	0x20400001

08005614 <_fflush_r>:
 8005614:	b538      	push	{r3, r4, r5, lr}
 8005616:	690b      	ldr	r3, [r1, #16]
 8005618:	4605      	mov	r5, r0
 800561a:	460c      	mov	r4, r1
 800561c:	b913      	cbnz	r3, 8005624 <_fflush_r+0x10>
 800561e:	2500      	movs	r5, #0
 8005620:	4628      	mov	r0, r5
 8005622:	bd38      	pop	{r3, r4, r5, pc}
 8005624:	b118      	cbz	r0, 800562e <_fflush_r+0x1a>
 8005626:	6983      	ldr	r3, [r0, #24]
 8005628:	b90b      	cbnz	r3, 800562e <_fflush_r+0x1a>
 800562a:	f000 f887 	bl	800573c <__sinit>
 800562e:	4b14      	ldr	r3, [pc, #80]	; (8005680 <_fflush_r+0x6c>)
 8005630:	429c      	cmp	r4, r3
 8005632:	d11b      	bne.n	800566c <_fflush_r+0x58>
 8005634:	686c      	ldr	r4, [r5, #4]
 8005636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d0ef      	beq.n	800561e <_fflush_r+0xa>
 800563e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005640:	07d0      	lsls	r0, r2, #31
 8005642:	d404      	bmi.n	800564e <_fflush_r+0x3a>
 8005644:	0599      	lsls	r1, r3, #22
 8005646:	d402      	bmi.n	800564e <_fflush_r+0x3a>
 8005648:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800564a:	f000 f915 	bl	8005878 <__retarget_lock_acquire_recursive>
 800564e:	4628      	mov	r0, r5
 8005650:	4621      	mov	r1, r4
 8005652:	f7ff ff59 	bl	8005508 <__sflush_r>
 8005656:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005658:	07da      	lsls	r2, r3, #31
 800565a:	4605      	mov	r5, r0
 800565c:	d4e0      	bmi.n	8005620 <_fflush_r+0xc>
 800565e:	89a3      	ldrh	r3, [r4, #12]
 8005660:	059b      	lsls	r3, r3, #22
 8005662:	d4dd      	bmi.n	8005620 <_fflush_r+0xc>
 8005664:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005666:	f000 f908 	bl	800587a <__retarget_lock_release_recursive>
 800566a:	e7d9      	b.n	8005620 <_fflush_r+0xc>
 800566c:	4b05      	ldr	r3, [pc, #20]	; (8005684 <_fflush_r+0x70>)
 800566e:	429c      	cmp	r4, r3
 8005670:	d101      	bne.n	8005676 <_fflush_r+0x62>
 8005672:	68ac      	ldr	r4, [r5, #8]
 8005674:	e7df      	b.n	8005636 <_fflush_r+0x22>
 8005676:	4b04      	ldr	r3, [pc, #16]	; (8005688 <_fflush_r+0x74>)
 8005678:	429c      	cmp	r4, r3
 800567a:	bf08      	it	eq
 800567c:	68ec      	ldreq	r4, [r5, #12]
 800567e:	e7da      	b.n	8005636 <_fflush_r+0x22>
 8005680:	080063dc 	.word	0x080063dc
 8005684:	080063fc 	.word	0x080063fc
 8005688:	080063bc 	.word	0x080063bc

0800568c <std>:
 800568c:	2300      	movs	r3, #0
 800568e:	b510      	push	{r4, lr}
 8005690:	4604      	mov	r4, r0
 8005692:	e9c0 3300 	strd	r3, r3, [r0]
 8005696:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800569a:	6083      	str	r3, [r0, #8]
 800569c:	8181      	strh	r1, [r0, #12]
 800569e:	6643      	str	r3, [r0, #100]	; 0x64
 80056a0:	81c2      	strh	r2, [r0, #14]
 80056a2:	6183      	str	r3, [r0, #24]
 80056a4:	4619      	mov	r1, r3
 80056a6:	2208      	movs	r2, #8
 80056a8:	305c      	adds	r0, #92	; 0x5c
 80056aa:	f7ff fdd7 	bl	800525c <memset>
 80056ae:	4b05      	ldr	r3, [pc, #20]	; (80056c4 <std+0x38>)
 80056b0:	6263      	str	r3, [r4, #36]	; 0x24
 80056b2:	4b05      	ldr	r3, [pc, #20]	; (80056c8 <std+0x3c>)
 80056b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80056b6:	4b05      	ldr	r3, [pc, #20]	; (80056cc <std+0x40>)
 80056b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80056ba:	4b05      	ldr	r3, [pc, #20]	; (80056d0 <std+0x44>)
 80056bc:	6224      	str	r4, [r4, #32]
 80056be:	6323      	str	r3, [r4, #48]	; 0x30
 80056c0:	bd10      	pop	{r4, pc}
 80056c2:	bf00      	nop
 80056c4:	08006095 	.word	0x08006095
 80056c8:	080060b7 	.word	0x080060b7
 80056cc:	080060ef 	.word	0x080060ef
 80056d0:	08006113 	.word	0x08006113

080056d4 <_cleanup_r>:
 80056d4:	4901      	ldr	r1, [pc, #4]	; (80056dc <_cleanup_r+0x8>)
 80056d6:	f000 b8af 	b.w	8005838 <_fwalk_reent>
 80056da:	bf00      	nop
 80056dc:	08005615 	.word	0x08005615

080056e0 <__sfmoreglue>:
 80056e0:	b570      	push	{r4, r5, r6, lr}
 80056e2:	1e4a      	subs	r2, r1, #1
 80056e4:	2568      	movs	r5, #104	; 0x68
 80056e6:	4355      	muls	r5, r2
 80056e8:	460e      	mov	r6, r1
 80056ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80056ee:	f000 f979 	bl	80059e4 <_malloc_r>
 80056f2:	4604      	mov	r4, r0
 80056f4:	b140      	cbz	r0, 8005708 <__sfmoreglue+0x28>
 80056f6:	2100      	movs	r1, #0
 80056f8:	e9c0 1600 	strd	r1, r6, [r0]
 80056fc:	300c      	adds	r0, #12
 80056fe:	60a0      	str	r0, [r4, #8]
 8005700:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005704:	f7ff fdaa 	bl	800525c <memset>
 8005708:	4620      	mov	r0, r4
 800570a:	bd70      	pop	{r4, r5, r6, pc}

0800570c <__sfp_lock_acquire>:
 800570c:	4801      	ldr	r0, [pc, #4]	; (8005714 <__sfp_lock_acquire+0x8>)
 800570e:	f000 b8b3 	b.w	8005878 <__retarget_lock_acquire_recursive>
 8005712:	bf00      	nop
 8005714:	20000240 	.word	0x20000240

08005718 <__sfp_lock_release>:
 8005718:	4801      	ldr	r0, [pc, #4]	; (8005720 <__sfp_lock_release+0x8>)
 800571a:	f000 b8ae 	b.w	800587a <__retarget_lock_release_recursive>
 800571e:	bf00      	nop
 8005720:	20000240 	.word	0x20000240

08005724 <__sinit_lock_acquire>:
 8005724:	4801      	ldr	r0, [pc, #4]	; (800572c <__sinit_lock_acquire+0x8>)
 8005726:	f000 b8a7 	b.w	8005878 <__retarget_lock_acquire_recursive>
 800572a:	bf00      	nop
 800572c:	2000023b 	.word	0x2000023b

08005730 <__sinit_lock_release>:
 8005730:	4801      	ldr	r0, [pc, #4]	; (8005738 <__sinit_lock_release+0x8>)
 8005732:	f000 b8a2 	b.w	800587a <__retarget_lock_release_recursive>
 8005736:	bf00      	nop
 8005738:	2000023b 	.word	0x2000023b

0800573c <__sinit>:
 800573c:	b510      	push	{r4, lr}
 800573e:	4604      	mov	r4, r0
 8005740:	f7ff fff0 	bl	8005724 <__sinit_lock_acquire>
 8005744:	69a3      	ldr	r3, [r4, #24]
 8005746:	b11b      	cbz	r3, 8005750 <__sinit+0x14>
 8005748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800574c:	f7ff bff0 	b.w	8005730 <__sinit_lock_release>
 8005750:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005754:	6523      	str	r3, [r4, #80]	; 0x50
 8005756:	4b13      	ldr	r3, [pc, #76]	; (80057a4 <__sinit+0x68>)
 8005758:	4a13      	ldr	r2, [pc, #76]	; (80057a8 <__sinit+0x6c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	62a2      	str	r2, [r4, #40]	; 0x28
 800575e:	42a3      	cmp	r3, r4
 8005760:	bf04      	itt	eq
 8005762:	2301      	moveq	r3, #1
 8005764:	61a3      	streq	r3, [r4, #24]
 8005766:	4620      	mov	r0, r4
 8005768:	f000 f820 	bl	80057ac <__sfp>
 800576c:	6060      	str	r0, [r4, #4]
 800576e:	4620      	mov	r0, r4
 8005770:	f000 f81c 	bl	80057ac <__sfp>
 8005774:	60a0      	str	r0, [r4, #8]
 8005776:	4620      	mov	r0, r4
 8005778:	f000 f818 	bl	80057ac <__sfp>
 800577c:	2200      	movs	r2, #0
 800577e:	60e0      	str	r0, [r4, #12]
 8005780:	2104      	movs	r1, #4
 8005782:	6860      	ldr	r0, [r4, #4]
 8005784:	f7ff ff82 	bl	800568c <std>
 8005788:	68a0      	ldr	r0, [r4, #8]
 800578a:	2201      	movs	r2, #1
 800578c:	2109      	movs	r1, #9
 800578e:	f7ff ff7d 	bl	800568c <std>
 8005792:	68e0      	ldr	r0, [r4, #12]
 8005794:	2202      	movs	r2, #2
 8005796:	2112      	movs	r1, #18
 8005798:	f7ff ff78 	bl	800568c <std>
 800579c:	2301      	movs	r3, #1
 800579e:	61a3      	str	r3, [r4, #24]
 80057a0:	e7d2      	b.n	8005748 <__sinit+0xc>
 80057a2:	bf00      	nop
 80057a4:	080063b8 	.word	0x080063b8
 80057a8:	080056d5 	.word	0x080056d5

080057ac <__sfp>:
 80057ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ae:	4607      	mov	r7, r0
 80057b0:	f7ff ffac 	bl	800570c <__sfp_lock_acquire>
 80057b4:	4b1e      	ldr	r3, [pc, #120]	; (8005830 <__sfp+0x84>)
 80057b6:	681e      	ldr	r6, [r3, #0]
 80057b8:	69b3      	ldr	r3, [r6, #24]
 80057ba:	b913      	cbnz	r3, 80057c2 <__sfp+0x16>
 80057bc:	4630      	mov	r0, r6
 80057be:	f7ff ffbd 	bl	800573c <__sinit>
 80057c2:	3648      	adds	r6, #72	; 0x48
 80057c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80057c8:	3b01      	subs	r3, #1
 80057ca:	d503      	bpl.n	80057d4 <__sfp+0x28>
 80057cc:	6833      	ldr	r3, [r6, #0]
 80057ce:	b30b      	cbz	r3, 8005814 <__sfp+0x68>
 80057d0:	6836      	ldr	r6, [r6, #0]
 80057d2:	e7f7      	b.n	80057c4 <__sfp+0x18>
 80057d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80057d8:	b9d5      	cbnz	r5, 8005810 <__sfp+0x64>
 80057da:	4b16      	ldr	r3, [pc, #88]	; (8005834 <__sfp+0x88>)
 80057dc:	60e3      	str	r3, [r4, #12]
 80057de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80057e2:	6665      	str	r5, [r4, #100]	; 0x64
 80057e4:	f000 f847 	bl	8005876 <__retarget_lock_init_recursive>
 80057e8:	f7ff ff96 	bl	8005718 <__sfp_lock_release>
 80057ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80057f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80057f4:	6025      	str	r5, [r4, #0]
 80057f6:	61a5      	str	r5, [r4, #24]
 80057f8:	2208      	movs	r2, #8
 80057fa:	4629      	mov	r1, r5
 80057fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005800:	f7ff fd2c 	bl	800525c <memset>
 8005804:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005808:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800580c:	4620      	mov	r0, r4
 800580e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005810:	3468      	adds	r4, #104	; 0x68
 8005812:	e7d9      	b.n	80057c8 <__sfp+0x1c>
 8005814:	2104      	movs	r1, #4
 8005816:	4638      	mov	r0, r7
 8005818:	f7ff ff62 	bl	80056e0 <__sfmoreglue>
 800581c:	4604      	mov	r4, r0
 800581e:	6030      	str	r0, [r6, #0]
 8005820:	2800      	cmp	r0, #0
 8005822:	d1d5      	bne.n	80057d0 <__sfp+0x24>
 8005824:	f7ff ff78 	bl	8005718 <__sfp_lock_release>
 8005828:	230c      	movs	r3, #12
 800582a:	603b      	str	r3, [r7, #0]
 800582c:	e7ee      	b.n	800580c <__sfp+0x60>
 800582e:	bf00      	nop
 8005830:	080063b8 	.word	0x080063b8
 8005834:	ffff0001 	.word	0xffff0001

08005838 <_fwalk_reent>:
 8005838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800583c:	4606      	mov	r6, r0
 800583e:	4688      	mov	r8, r1
 8005840:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005844:	2700      	movs	r7, #0
 8005846:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800584a:	f1b9 0901 	subs.w	r9, r9, #1
 800584e:	d505      	bpl.n	800585c <_fwalk_reent+0x24>
 8005850:	6824      	ldr	r4, [r4, #0]
 8005852:	2c00      	cmp	r4, #0
 8005854:	d1f7      	bne.n	8005846 <_fwalk_reent+0xe>
 8005856:	4638      	mov	r0, r7
 8005858:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800585c:	89ab      	ldrh	r3, [r5, #12]
 800585e:	2b01      	cmp	r3, #1
 8005860:	d907      	bls.n	8005872 <_fwalk_reent+0x3a>
 8005862:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005866:	3301      	adds	r3, #1
 8005868:	d003      	beq.n	8005872 <_fwalk_reent+0x3a>
 800586a:	4629      	mov	r1, r5
 800586c:	4630      	mov	r0, r6
 800586e:	47c0      	blx	r8
 8005870:	4307      	orrs	r7, r0
 8005872:	3568      	adds	r5, #104	; 0x68
 8005874:	e7e9      	b.n	800584a <_fwalk_reent+0x12>

08005876 <__retarget_lock_init_recursive>:
 8005876:	4770      	bx	lr

08005878 <__retarget_lock_acquire_recursive>:
 8005878:	4770      	bx	lr

0800587a <__retarget_lock_release_recursive>:
 800587a:	4770      	bx	lr

0800587c <__swhatbuf_r>:
 800587c:	b570      	push	{r4, r5, r6, lr}
 800587e:	460e      	mov	r6, r1
 8005880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005884:	2900      	cmp	r1, #0
 8005886:	b096      	sub	sp, #88	; 0x58
 8005888:	4614      	mov	r4, r2
 800588a:	461d      	mov	r5, r3
 800588c:	da07      	bge.n	800589e <__swhatbuf_r+0x22>
 800588e:	2300      	movs	r3, #0
 8005890:	602b      	str	r3, [r5, #0]
 8005892:	89b3      	ldrh	r3, [r6, #12]
 8005894:	061a      	lsls	r2, r3, #24
 8005896:	d410      	bmi.n	80058ba <__swhatbuf_r+0x3e>
 8005898:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800589c:	e00e      	b.n	80058bc <__swhatbuf_r+0x40>
 800589e:	466a      	mov	r2, sp
 80058a0:	f000 fc5e 	bl	8006160 <_fstat_r>
 80058a4:	2800      	cmp	r0, #0
 80058a6:	dbf2      	blt.n	800588e <__swhatbuf_r+0x12>
 80058a8:	9a01      	ldr	r2, [sp, #4]
 80058aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80058ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80058b2:	425a      	negs	r2, r3
 80058b4:	415a      	adcs	r2, r3
 80058b6:	602a      	str	r2, [r5, #0]
 80058b8:	e7ee      	b.n	8005898 <__swhatbuf_r+0x1c>
 80058ba:	2340      	movs	r3, #64	; 0x40
 80058bc:	2000      	movs	r0, #0
 80058be:	6023      	str	r3, [r4, #0]
 80058c0:	b016      	add	sp, #88	; 0x58
 80058c2:	bd70      	pop	{r4, r5, r6, pc}

080058c4 <__smakebuf_r>:
 80058c4:	898b      	ldrh	r3, [r1, #12]
 80058c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80058c8:	079d      	lsls	r5, r3, #30
 80058ca:	4606      	mov	r6, r0
 80058cc:	460c      	mov	r4, r1
 80058ce:	d507      	bpl.n	80058e0 <__smakebuf_r+0x1c>
 80058d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80058d4:	6023      	str	r3, [r4, #0]
 80058d6:	6123      	str	r3, [r4, #16]
 80058d8:	2301      	movs	r3, #1
 80058da:	6163      	str	r3, [r4, #20]
 80058dc:	b002      	add	sp, #8
 80058de:	bd70      	pop	{r4, r5, r6, pc}
 80058e0:	ab01      	add	r3, sp, #4
 80058e2:	466a      	mov	r2, sp
 80058e4:	f7ff ffca 	bl	800587c <__swhatbuf_r>
 80058e8:	9900      	ldr	r1, [sp, #0]
 80058ea:	4605      	mov	r5, r0
 80058ec:	4630      	mov	r0, r6
 80058ee:	f000 f879 	bl	80059e4 <_malloc_r>
 80058f2:	b948      	cbnz	r0, 8005908 <__smakebuf_r+0x44>
 80058f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058f8:	059a      	lsls	r2, r3, #22
 80058fa:	d4ef      	bmi.n	80058dc <__smakebuf_r+0x18>
 80058fc:	f023 0303 	bic.w	r3, r3, #3
 8005900:	f043 0302 	orr.w	r3, r3, #2
 8005904:	81a3      	strh	r3, [r4, #12]
 8005906:	e7e3      	b.n	80058d0 <__smakebuf_r+0xc>
 8005908:	4b0d      	ldr	r3, [pc, #52]	; (8005940 <__smakebuf_r+0x7c>)
 800590a:	62b3      	str	r3, [r6, #40]	; 0x28
 800590c:	89a3      	ldrh	r3, [r4, #12]
 800590e:	6020      	str	r0, [r4, #0]
 8005910:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005914:	81a3      	strh	r3, [r4, #12]
 8005916:	9b00      	ldr	r3, [sp, #0]
 8005918:	6163      	str	r3, [r4, #20]
 800591a:	9b01      	ldr	r3, [sp, #4]
 800591c:	6120      	str	r0, [r4, #16]
 800591e:	b15b      	cbz	r3, 8005938 <__smakebuf_r+0x74>
 8005920:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005924:	4630      	mov	r0, r6
 8005926:	f000 fc2d 	bl	8006184 <_isatty_r>
 800592a:	b128      	cbz	r0, 8005938 <__smakebuf_r+0x74>
 800592c:	89a3      	ldrh	r3, [r4, #12]
 800592e:	f023 0303 	bic.w	r3, r3, #3
 8005932:	f043 0301 	orr.w	r3, r3, #1
 8005936:	81a3      	strh	r3, [r4, #12]
 8005938:	89a0      	ldrh	r0, [r4, #12]
 800593a:	4305      	orrs	r5, r0
 800593c:	81a5      	strh	r5, [r4, #12]
 800593e:	e7cd      	b.n	80058dc <__smakebuf_r+0x18>
 8005940:	080056d5 	.word	0x080056d5

08005944 <_free_r>:
 8005944:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005946:	2900      	cmp	r1, #0
 8005948:	d048      	beq.n	80059dc <_free_r+0x98>
 800594a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800594e:	9001      	str	r0, [sp, #4]
 8005950:	2b00      	cmp	r3, #0
 8005952:	f1a1 0404 	sub.w	r4, r1, #4
 8005956:	bfb8      	it	lt
 8005958:	18e4      	addlt	r4, r4, r3
 800595a:	f000 fc35 	bl	80061c8 <__malloc_lock>
 800595e:	4a20      	ldr	r2, [pc, #128]	; (80059e0 <_free_r+0x9c>)
 8005960:	9801      	ldr	r0, [sp, #4]
 8005962:	6813      	ldr	r3, [r2, #0]
 8005964:	4615      	mov	r5, r2
 8005966:	b933      	cbnz	r3, 8005976 <_free_r+0x32>
 8005968:	6063      	str	r3, [r4, #4]
 800596a:	6014      	str	r4, [r2, #0]
 800596c:	b003      	add	sp, #12
 800596e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005972:	f000 bc2f 	b.w	80061d4 <__malloc_unlock>
 8005976:	42a3      	cmp	r3, r4
 8005978:	d90b      	bls.n	8005992 <_free_r+0x4e>
 800597a:	6821      	ldr	r1, [r4, #0]
 800597c:	1862      	adds	r2, r4, r1
 800597e:	4293      	cmp	r3, r2
 8005980:	bf04      	itt	eq
 8005982:	681a      	ldreq	r2, [r3, #0]
 8005984:	685b      	ldreq	r3, [r3, #4]
 8005986:	6063      	str	r3, [r4, #4]
 8005988:	bf04      	itt	eq
 800598a:	1852      	addeq	r2, r2, r1
 800598c:	6022      	streq	r2, [r4, #0]
 800598e:	602c      	str	r4, [r5, #0]
 8005990:	e7ec      	b.n	800596c <_free_r+0x28>
 8005992:	461a      	mov	r2, r3
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	b10b      	cbz	r3, 800599c <_free_r+0x58>
 8005998:	42a3      	cmp	r3, r4
 800599a:	d9fa      	bls.n	8005992 <_free_r+0x4e>
 800599c:	6811      	ldr	r1, [r2, #0]
 800599e:	1855      	adds	r5, r2, r1
 80059a0:	42a5      	cmp	r5, r4
 80059a2:	d10b      	bne.n	80059bc <_free_r+0x78>
 80059a4:	6824      	ldr	r4, [r4, #0]
 80059a6:	4421      	add	r1, r4
 80059a8:	1854      	adds	r4, r2, r1
 80059aa:	42a3      	cmp	r3, r4
 80059ac:	6011      	str	r1, [r2, #0]
 80059ae:	d1dd      	bne.n	800596c <_free_r+0x28>
 80059b0:	681c      	ldr	r4, [r3, #0]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	6053      	str	r3, [r2, #4]
 80059b6:	4421      	add	r1, r4
 80059b8:	6011      	str	r1, [r2, #0]
 80059ba:	e7d7      	b.n	800596c <_free_r+0x28>
 80059bc:	d902      	bls.n	80059c4 <_free_r+0x80>
 80059be:	230c      	movs	r3, #12
 80059c0:	6003      	str	r3, [r0, #0]
 80059c2:	e7d3      	b.n	800596c <_free_r+0x28>
 80059c4:	6825      	ldr	r5, [r4, #0]
 80059c6:	1961      	adds	r1, r4, r5
 80059c8:	428b      	cmp	r3, r1
 80059ca:	bf04      	itt	eq
 80059cc:	6819      	ldreq	r1, [r3, #0]
 80059ce:	685b      	ldreq	r3, [r3, #4]
 80059d0:	6063      	str	r3, [r4, #4]
 80059d2:	bf04      	itt	eq
 80059d4:	1949      	addeq	r1, r1, r5
 80059d6:	6021      	streq	r1, [r4, #0]
 80059d8:	6054      	str	r4, [r2, #4]
 80059da:	e7c7      	b.n	800596c <_free_r+0x28>
 80059dc:	b003      	add	sp, #12
 80059de:	bd30      	pop	{r4, r5, pc}
 80059e0:	2000009c 	.word	0x2000009c

080059e4 <_malloc_r>:
 80059e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059e6:	1ccd      	adds	r5, r1, #3
 80059e8:	f025 0503 	bic.w	r5, r5, #3
 80059ec:	3508      	adds	r5, #8
 80059ee:	2d0c      	cmp	r5, #12
 80059f0:	bf38      	it	cc
 80059f2:	250c      	movcc	r5, #12
 80059f4:	2d00      	cmp	r5, #0
 80059f6:	4606      	mov	r6, r0
 80059f8:	db01      	blt.n	80059fe <_malloc_r+0x1a>
 80059fa:	42a9      	cmp	r1, r5
 80059fc:	d903      	bls.n	8005a06 <_malloc_r+0x22>
 80059fe:	230c      	movs	r3, #12
 8005a00:	6033      	str	r3, [r6, #0]
 8005a02:	2000      	movs	r0, #0
 8005a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a06:	f000 fbdf 	bl	80061c8 <__malloc_lock>
 8005a0a:	4921      	ldr	r1, [pc, #132]	; (8005a90 <_malloc_r+0xac>)
 8005a0c:	680a      	ldr	r2, [r1, #0]
 8005a0e:	4614      	mov	r4, r2
 8005a10:	b99c      	cbnz	r4, 8005a3a <_malloc_r+0x56>
 8005a12:	4f20      	ldr	r7, [pc, #128]	; (8005a94 <_malloc_r+0xb0>)
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	b923      	cbnz	r3, 8005a22 <_malloc_r+0x3e>
 8005a18:	4621      	mov	r1, r4
 8005a1a:	4630      	mov	r0, r6
 8005a1c:	f000 fb2a 	bl	8006074 <_sbrk_r>
 8005a20:	6038      	str	r0, [r7, #0]
 8005a22:	4629      	mov	r1, r5
 8005a24:	4630      	mov	r0, r6
 8005a26:	f000 fb25 	bl	8006074 <_sbrk_r>
 8005a2a:	1c43      	adds	r3, r0, #1
 8005a2c:	d123      	bne.n	8005a76 <_malloc_r+0x92>
 8005a2e:	230c      	movs	r3, #12
 8005a30:	6033      	str	r3, [r6, #0]
 8005a32:	4630      	mov	r0, r6
 8005a34:	f000 fbce 	bl	80061d4 <__malloc_unlock>
 8005a38:	e7e3      	b.n	8005a02 <_malloc_r+0x1e>
 8005a3a:	6823      	ldr	r3, [r4, #0]
 8005a3c:	1b5b      	subs	r3, r3, r5
 8005a3e:	d417      	bmi.n	8005a70 <_malloc_r+0x8c>
 8005a40:	2b0b      	cmp	r3, #11
 8005a42:	d903      	bls.n	8005a4c <_malloc_r+0x68>
 8005a44:	6023      	str	r3, [r4, #0]
 8005a46:	441c      	add	r4, r3
 8005a48:	6025      	str	r5, [r4, #0]
 8005a4a:	e004      	b.n	8005a56 <_malloc_r+0x72>
 8005a4c:	6863      	ldr	r3, [r4, #4]
 8005a4e:	42a2      	cmp	r2, r4
 8005a50:	bf0c      	ite	eq
 8005a52:	600b      	streq	r3, [r1, #0]
 8005a54:	6053      	strne	r3, [r2, #4]
 8005a56:	4630      	mov	r0, r6
 8005a58:	f000 fbbc 	bl	80061d4 <__malloc_unlock>
 8005a5c:	f104 000b 	add.w	r0, r4, #11
 8005a60:	1d23      	adds	r3, r4, #4
 8005a62:	f020 0007 	bic.w	r0, r0, #7
 8005a66:	1ac2      	subs	r2, r0, r3
 8005a68:	d0cc      	beq.n	8005a04 <_malloc_r+0x20>
 8005a6a:	1a1b      	subs	r3, r3, r0
 8005a6c:	50a3      	str	r3, [r4, r2]
 8005a6e:	e7c9      	b.n	8005a04 <_malloc_r+0x20>
 8005a70:	4622      	mov	r2, r4
 8005a72:	6864      	ldr	r4, [r4, #4]
 8005a74:	e7cc      	b.n	8005a10 <_malloc_r+0x2c>
 8005a76:	1cc4      	adds	r4, r0, #3
 8005a78:	f024 0403 	bic.w	r4, r4, #3
 8005a7c:	42a0      	cmp	r0, r4
 8005a7e:	d0e3      	beq.n	8005a48 <_malloc_r+0x64>
 8005a80:	1a21      	subs	r1, r4, r0
 8005a82:	4630      	mov	r0, r6
 8005a84:	f000 faf6 	bl	8006074 <_sbrk_r>
 8005a88:	3001      	adds	r0, #1
 8005a8a:	d1dd      	bne.n	8005a48 <_malloc_r+0x64>
 8005a8c:	e7cf      	b.n	8005a2e <_malloc_r+0x4a>
 8005a8e:	bf00      	nop
 8005a90:	2000009c 	.word	0x2000009c
 8005a94:	200000a0 	.word	0x200000a0

08005a98 <__sfputc_r>:
 8005a98:	6893      	ldr	r3, [r2, #8]
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	b410      	push	{r4}
 8005aa0:	6093      	str	r3, [r2, #8]
 8005aa2:	da08      	bge.n	8005ab6 <__sfputc_r+0x1e>
 8005aa4:	6994      	ldr	r4, [r2, #24]
 8005aa6:	42a3      	cmp	r3, r4
 8005aa8:	db01      	blt.n	8005aae <__sfputc_r+0x16>
 8005aaa:	290a      	cmp	r1, #10
 8005aac:	d103      	bne.n	8005ab6 <__sfputc_r+0x1e>
 8005aae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ab2:	f7ff bc69 	b.w	8005388 <__swbuf_r>
 8005ab6:	6813      	ldr	r3, [r2, #0]
 8005ab8:	1c58      	adds	r0, r3, #1
 8005aba:	6010      	str	r0, [r2, #0]
 8005abc:	7019      	strb	r1, [r3, #0]
 8005abe:	4608      	mov	r0, r1
 8005ac0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ac4:	4770      	bx	lr

08005ac6 <__sfputs_r>:
 8005ac6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ac8:	4606      	mov	r6, r0
 8005aca:	460f      	mov	r7, r1
 8005acc:	4614      	mov	r4, r2
 8005ace:	18d5      	adds	r5, r2, r3
 8005ad0:	42ac      	cmp	r4, r5
 8005ad2:	d101      	bne.n	8005ad8 <__sfputs_r+0x12>
 8005ad4:	2000      	movs	r0, #0
 8005ad6:	e007      	b.n	8005ae8 <__sfputs_r+0x22>
 8005ad8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005adc:	463a      	mov	r2, r7
 8005ade:	4630      	mov	r0, r6
 8005ae0:	f7ff ffda 	bl	8005a98 <__sfputc_r>
 8005ae4:	1c43      	adds	r3, r0, #1
 8005ae6:	d1f3      	bne.n	8005ad0 <__sfputs_r+0xa>
 8005ae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005aec <_vfiprintf_r>:
 8005aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005af0:	460d      	mov	r5, r1
 8005af2:	b09d      	sub	sp, #116	; 0x74
 8005af4:	4614      	mov	r4, r2
 8005af6:	4698      	mov	r8, r3
 8005af8:	4606      	mov	r6, r0
 8005afa:	b118      	cbz	r0, 8005b04 <_vfiprintf_r+0x18>
 8005afc:	6983      	ldr	r3, [r0, #24]
 8005afe:	b90b      	cbnz	r3, 8005b04 <_vfiprintf_r+0x18>
 8005b00:	f7ff fe1c 	bl	800573c <__sinit>
 8005b04:	4b89      	ldr	r3, [pc, #548]	; (8005d2c <_vfiprintf_r+0x240>)
 8005b06:	429d      	cmp	r5, r3
 8005b08:	d11b      	bne.n	8005b42 <_vfiprintf_r+0x56>
 8005b0a:	6875      	ldr	r5, [r6, #4]
 8005b0c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b0e:	07d9      	lsls	r1, r3, #31
 8005b10:	d405      	bmi.n	8005b1e <_vfiprintf_r+0x32>
 8005b12:	89ab      	ldrh	r3, [r5, #12]
 8005b14:	059a      	lsls	r2, r3, #22
 8005b16:	d402      	bmi.n	8005b1e <_vfiprintf_r+0x32>
 8005b18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b1a:	f7ff fead 	bl	8005878 <__retarget_lock_acquire_recursive>
 8005b1e:	89ab      	ldrh	r3, [r5, #12]
 8005b20:	071b      	lsls	r3, r3, #28
 8005b22:	d501      	bpl.n	8005b28 <_vfiprintf_r+0x3c>
 8005b24:	692b      	ldr	r3, [r5, #16]
 8005b26:	b9eb      	cbnz	r3, 8005b64 <_vfiprintf_r+0x78>
 8005b28:	4629      	mov	r1, r5
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	f7ff fc7e 	bl	800542c <__swsetup_r>
 8005b30:	b1c0      	cbz	r0, 8005b64 <_vfiprintf_r+0x78>
 8005b32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b34:	07dc      	lsls	r4, r3, #31
 8005b36:	d50e      	bpl.n	8005b56 <_vfiprintf_r+0x6a>
 8005b38:	f04f 30ff 	mov.w	r0, #4294967295
 8005b3c:	b01d      	add	sp, #116	; 0x74
 8005b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b42:	4b7b      	ldr	r3, [pc, #492]	; (8005d30 <_vfiprintf_r+0x244>)
 8005b44:	429d      	cmp	r5, r3
 8005b46:	d101      	bne.n	8005b4c <_vfiprintf_r+0x60>
 8005b48:	68b5      	ldr	r5, [r6, #8]
 8005b4a:	e7df      	b.n	8005b0c <_vfiprintf_r+0x20>
 8005b4c:	4b79      	ldr	r3, [pc, #484]	; (8005d34 <_vfiprintf_r+0x248>)
 8005b4e:	429d      	cmp	r5, r3
 8005b50:	bf08      	it	eq
 8005b52:	68f5      	ldreq	r5, [r6, #12]
 8005b54:	e7da      	b.n	8005b0c <_vfiprintf_r+0x20>
 8005b56:	89ab      	ldrh	r3, [r5, #12]
 8005b58:	0598      	lsls	r0, r3, #22
 8005b5a:	d4ed      	bmi.n	8005b38 <_vfiprintf_r+0x4c>
 8005b5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b5e:	f7ff fe8c 	bl	800587a <__retarget_lock_release_recursive>
 8005b62:	e7e9      	b.n	8005b38 <_vfiprintf_r+0x4c>
 8005b64:	2300      	movs	r3, #0
 8005b66:	9309      	str	r3, [sp, #36]	; 0x24
 8005b68:	2320      	movs	r3, #32
 8005b6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005b6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b72:	2330      	movs	r3, #48	; 0x30
 8005b74:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005d38 <_vfiprintf_r+0x24c>
 8005b78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005b7c:	f04f 0901 	mov.w	r9, #1
 8005b80:	4623      	mov	r3, r4
 8005b82:	469a      	mov	sl, r3
 8005b84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b88:	b10a      	cbz	r2, 8005b8e <_vfiprintf_r+0xa2>
 8005b8a:	2a25      	cmp	r2, #37	; 0x25
 8005b8c:	d1f9      	bne.n	8005b82 <_vfiprintf_r+0x96>
 8005b8e:	ebba 0b04 	subs.w	fp, sl, r4
 8005b92:	d00b      	beq.n	8005bac <_vfiprintf_r+0xc0>
 8005b94:	465b      	mov	r3, fp
 8005b96:	4622      	mov	r2, r4
 8005b98:	4629      	mov	r1, r5
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	f7ff ff93 	bl	8005ac6 <__sfputs_r>
 8005ba0:	3001      	adds	r0, #1
 8005ba2:	f000 80aa 	beq.w	8005cfa <_vfiprintf_r+0x20e>
 8005ba6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ba8:	445a      	add	r2, fp
 8005baa:	9209      	str	r2, [sp, #36]	; 0x24
 8005bac:	f89a 3000 	ldrb.w	r3, [sl]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f000 80a2 	beq.w	8005cfa <_vfiprintf_r+0x20e>
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bc0:	f10a 0a01 	add.w	sl, sl, #1
 8005bc4:	9304      	str	r3, [sp, #16]
 8005bc6:	9307      	str	r3, [sp, #28]
 8005bc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005bcc:	931a      	str	r3, [sp, #104]	; 0x68
 8005bce:	4654      	mov	r4, sl
 8005bd0:	2205      	movs	r2, #5
 8005bd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bd6:	4858      	ldr	r0, [pc, #352]	; (8005d38 <_vfiprintf_r+0x24c>)
 8005bd8:	f7fa fafa 	bl	80001d0 <memchr>
 8005bdc:	9a04      	ldr	r2, [sp, #16]
 8005bde:	b9d8      	cbnz	r0, 8005c18 <_vfiprintf_r+0x12c>
 8005be0:	06d1      	lsls	r1, r2, #27
 8005be2:	bf44      	itt	mi
 8005be4:	2320      	movmi	r3, #32
 8005be6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005bea:	0713      	lsls	r3, r2, #28
 8005bec:	bf44      	itt	mi
 8005bee:	232b      	movmi	r3, #43	; 0x2b
 8005bf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005bf4:	f89a 3000 	ldrb.w	r3, [sl]
 8005bf8:	2b2a      	cmp	r3, #42	; 0x2a
 8005bfa:	d015      	beq.n	8005c28 <_vfiprintf_r+0x13c>
 8005bfc:	9a07      	ldr	r2, [sp, #28]
 8005bfe:	4654      	mov	r4, sl
 8005c00:	2000      	movs	r0, #0
 8005c02:	f04f 0c0a 	mov.w	ip, #10
 8005c06:	4621      	mov	r1, r4
 8005c08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c0c:	3b30      	subs	r3, #48	; 0x30
 8005c0e:	2b09      	cmp	r3, #9
 8005c10:	d94e      	bls.n	8005cb0 <_vfiprintf_r+0x1c4>
 8005c12:	b1b0      	cbz	r0, 8005c42 <_vfiprintf_r+0x156>
 8005c14:	9207      	str	r2, [sp, #28]
 8005c16:	e014      	b.n	8005c42 <_vfiprintf_r+0x156>
 8005c18:	eba0 0308 	sub.w	r3, r0, r8
 8005c1c:	fa09 f303 	lsl.w	r3, r9, r3
 8005c20:	4313      	orrs	r3, r2
 8005c22:	9304      	str	r3, [sp, #16]
 8005c24:	46a2      	mov	sl, r4
 8005c26:	e7d2      	b.n	8005bce <_vfiprintf_r+0xe2>
 8005c28:	9b03      	ldr	r3, [sp, #12]
 8005c2a:	1d19      	adds	r1, r3, #4
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	9103      	str	r1, [sp, #12]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	bfbb      	ittet	lt
 8005c34:	425b      	neglt	r3, r3
 8005c36:	f042 0202 	orrlt.w	r2, r2, #2
 8005c3a:	9307      	strge	r3, [sp, #28]
 8005c3c:	9307      	strlt	r3, [sp, #28]
 8005c3e:	bfb8      	it	lt
 8005c40:	9204      	strlt	r2, [sp, #16]
 8005c42:	7823      	ldrb	r3, [r4, #0]
 8005c44:	2b2e      	cmp	r3, #46	; 0x2e
 8005c46:	d10c      	bne.n	8005c62 <_vfiprintf_r+0x176>
 8005c48:	7863      	ldrb	r3, [r4, #1]
 8005c4a:	2b2a      	cmp	r3, #42	; 0x2a
 8005c4c:	d135      	bne.n	8005cba <_vfiprintf_r+0x1ce>
 8005c4e:	9b03      	ldr	r3, [sp, #12]
 8005c50:	1d1a      	adds	r2, r3, #4
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	9203      	str	r2, [sp, #12]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	bfb8      	it	lt
 8005c5a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005c5e:	3402      	adds	r4, #2
 8005c60:	9305      	str	r3, [sp, #20]
 8005c62:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005d48 <_vfiprintf_r+0x25c>
 8005c66:	7821      	ldrb	r1, [r4, #0]
 8005c68:	2203      	movs	r2, #3
 8005c6a:	4650      	mov	r0, sl
 8005c6c:	f7fa fab0 	bl	80001d0 <memchr>
 8005c70:	b140      	cbz	r0, 8005c84 <_vfiprintf_r+0x198>
 8005c72:	2340      	movs	r3, #64	; 0x40
 8005c74:	eba0 000a 	sub.w	r0, r0, sl
 8005c78:	fa03 f000 	lsl.w	r0, r3, r0
 8005c7c:	9b04      	ldr	r3, [sp, #16]
 8005c7e:	4303      	orrs	r3, r0
 8005c80:	3401      	adds	r4, #1
 8005c82:	9304      	str	r3, [sp, #16]
 8005c84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c88:	482c      	ldr	r0, [pc, #176]	; (8005d3c <_vfiprintf_r+0x250>)
 8005c8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005c8e:	2206      	movs	r2, #6
 8005c90:	f7fa fa9e 	bl	80001d0 <memchr>
 8005c94:	2800      	cmp	r0, #0
 8005c96:	d03f      	beq.n	8005d18 <_vfiprintf_r+0x22c>
 8005c98:	4b29      	ldr	r3, [pc, #164]	; (8005d40 <_vfiprintf_r+0x254>)
 8005c9a:	bb1b      	cbnz	r3, 8005ce4 <_vfiprintf_r+0x1f8>
 8005c9c:	9b03      	ldr	r3, [sp, #12]
 8005c9e:	3307      	adds	r3, #7
 8005ca0:	f023 0307 	bic.w	r3, r3, #7
 8005ca4:	3308      	adds	r3, #8
 8005ca6:	9303      	str	r3, [sp, #12]
 8005ca8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005caa:	443b      	add	r3, r7
 8005cac:	9309      	str	r3, [sp, #36]	; 0x24
 8005cae:	e767      	b.n	8005b80 <_vfiprintf_r+0x94>
 8005cb0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cb4:	460c      	mov	r4, r1
 8005cb6:	2001      	movs	r0, #1
 8005cb8:	e7a5      	b.n	8005c06 <_vfiprintf_r+0x11a>
 8005cba:	2300      	movs	r3, #0
 8005cbc:	3401      	adds	r4, #1
 8005cbe:	9305      	str	r3, [sp, #20]
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	f04f 0c0a 	mov.w	ip, #10
 8005cc6:	4620      	mov	r0, r4
 8005cc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ccc:	3a30      	subs	r2, #48	; 0x30
 8005cce:	2a09      	cmp	r2, #9
 8005cd0:	d903      	bls.n	8005cda <_vfiprintf_r+0x1ee>
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d0c5      	beq.n	8005c62 <_vfiprintf_r+0x176>
 8005cd6:	9105      	str	r1, [sp, #20]
 8005cd8:	e7c3      	b.n	8005c62 <_vfiprintf_r+0x176>
 8005cda:	fb0c 2101 	mla	r1, ip, r1, r2
 8005cde:	4604      	mov	r4, r0
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e7f0      	b.n	8005cc6 <_vfiprintf_r+0x1da>
 8005ce4:	ab03      	add	r3, sp, #12
 8005ce6:	9300      	str	r3, [sp, #0]
 8005ce8:	462a      	mov	r2, r5
 8005cea:	4b16      	ldr	r3, [pc, #88]	; (8005d44 <_vfiprintf_r+0x258>)
 8005cec:	a904      	add	r1, sp, #16
 8005cee:	4630      	mov	r0, r6
 8005cf0:	f3af 8000 	nop.w
 8005cf4:	4607      	mov	r7, r0
 8005cf6:	1c78      	adds	r0, r7, #1
 8005cf8:	d1d6      	bne.n	8005ca8 <_vfiprintf_r+0x1bc>
 8005cfa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cfc:	07d9      	lsls	r1, r3, #31
 8005cfe:	d405      	bmi.n	8005d0c <_vfiprintf_r+0x220>
 8005d00:	89ab      	ldrh	r3, [r5, #12]
 8005d02:	059a      	lsls	r2, r3, #22
 8005d04:	d402      	bmi.n	8005d0c <_vfiprintf_r+0x220>
 8005d06:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d08:	f7ff fdb7 	bl	800587a <__retarget_lock_release_recursive>
 8005d0c:	89ab      	ldrh	r3, [r5, #12]
 8005d0e:	065b      	lsls	r3, r3, #25
 8005d10:	f53f af12 	bmi.w	8005b38 <_vfiprintf_r+0x4c>
 8005d14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d16:	e711      	b.n	8005b3c <_vfiprintf_r+0x50>
 8005d18:	ab03      	add	r3, sp, #12
 8005d1a:	9300      	str	r3, [sp, #0]
 8005d1c:	462a      	mov	r2, r5
 8005d1e:	4b09      	ldr	r3, [pc, #36]	; (8005d44 <_vfiprintf_r+0x258>)
 8005d20:	a904      	add	r1, sp, #16
 8005d22:	4630      	mov	r0, r6
 8005d24:	f000 f880 	bl	8005e28 <_printf_i>
 8005d28:	e7e4      	b.n	8005cf4 <_vfiprintf_r+0x208>
 8005d2a:	bf00      	nop
 8005d2c:	080063dc 	.word	0x080063dc
 8005d30:	080063fc 	.word	0x080063fc
 8005d34:	080063bc 	.word	0x080063bc
 8005d38:	0800641c 	.word	0x0800641c
 8005d3c:	08006426 	.word	0x08006426
 8005d40:	00000000 	.word	0x00000000
 8005d44:	08005ac7 	.word	0x08005ac7
 8005d48:	08006422 	.word	0x08006422

08005d4c <_printf_common>:
 8005d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d50:	4616      	mov	r6, r2
 8005d52:	4699      	mov	r9, r3
 8005d54:	688a      	ldr	r2, [r1, #8]
 8005d56:	690b      	ldr	r3, [r1, #16]
 8005d58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	bfb8      	it	lt
 8005d60:	4613      	movlt	r3, r2
 8005d62:	6033      	str	r3, [r6, #0]
 8005d64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d68:	4607      	mov	r7, r0
 8005d6a:	460c      	mov	r4, r1
 8005d6c:	b10a      	cbz	r2, 8005d72 <_printf_common+0x26>
 8005d6e:	3301      	adds	r3, #1
 8005d70:	6033      	str	r3, [r6, #0]
 8005d72:	6823      	ldr	r3, [r4, #0]
 8005d74:	0699      	lsls	r1, r3, #26
 8005d76:	bf42      	ittt	mi
 8005d78:	6833      	ldrmi	r3, [r6, #0]
 8005d7a:	3302      	addmi	r3, #2
 8005d7c:	6033      	strmi	r3, [r6, #0]
 8005d7e:	6825      	ldr	r5, [r4, #0]
 8005d80:	f015 0506 	ands.w	r5, r5, #6
 8005d84:	d106      	bne.n	8005d94 <_printf_common+0x48>
 8005d86:	f104 0a19 	add.w	sl, r4, #25
 8005d8a:	68e3      	ldr	r3, [r4, #12]
 8005d8c:	6832      	ldr	r2, [r6, #0]
 8005d8e:	1a9b      	subs	r3, r3, r2
 8005d90:	42ab      	cmp	r3, r5
 8005d92:	dc26      	bgt.n	8005de2 <_printf_common+0x96>
 8005d94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005d98:	1e13      	subs	r3, r2, #0
 8005d9a:	6822      	ldr	r2, [r4, #0]
 8005d9c:	bf18      	it	ne
 8005d9e:	2301      	movne	r3, #1
 8005da0:	0692      	lsls	r2, r2, #26
 8005da2:	d42b      	bmi.n	8005dfc <_printf_common+0xb0>
 8005da4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005da8:	4649      	mov	r1, r9
 8005daa:	4638      	mov	r0, r7
 8005dac:	47c0      	blx	r8
 8005dae:	3001      	adds	r0, #1
 8005db0:	d01e      	beq.n	8005df0 <_printf_common+0xa4>
 8005db2:	6823      	ldr	r3, [r4, #0]
 8005db4:	68e5      	ldr	r5, [r4, #12]
 8005db6:	6832      	ldr	r2, [r6, #0]
 8005db8:	f003 0306 	and.w	r3, r3, #6
 8005dbc:	2b04      	cmp	r3, #4
 8005dbe:	bf08      	it	eq
 8005dc0:	1aad      	subeq	r5, r5, r2
 8005dc2:	68a3      	ldr	r3, [r4, #8]
 8005dc4:	6922      	ldr	r2, [r4, #16]
 8005dc6:	bf0c      	ite	eq
 8005dc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005dcc:	2500      	movne	r5, #0
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	bfc4      	itt	gt
 8005dd2:	1a9b      	subgt	r3, r3, r2
 8005dd4:	18ed      	addgt	r5, r5, r3
 8005dd6:	2600      	movs	r6, #0
 8005dd8:	341a      	adds	r4, #26
 8005dda:	42b5      	cmp	r5, r6
 8005ddc:	d11a      	bne.n	8005e14 <_printf_common+0xc8>
 8005dde:	2000      	movs	r0, #0
 8005de0:	e008      	b.n	8005df4 <_printf_common+0xa8>
 8005de2:	2301      	movs	r3, #1
 8005de4:	4652      	mov	r2, sl
 8005de6:	4649      	mov	r1, r9
 8005de8:	4638      	mov	r0, r7
 8005dea:	47c0      	blx	r8
 8005dec:	3001      	adds	r0, #1
 8005dee:	d103      	bne.n	8005df8 <_printf_common+0xac>
 8005df0:	f04f 30ff 	mov.w	r0, #4294967295
 8005df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005df8:	3501      	adds	r5, #1
 8005dfa:	e7c6      	b.n	8005d8a <_printf_common+0x3e>
 8005dfc:	18e1      	adds	r1, r4, r3
 8005dfe:	1c5a      	adds	r2, r3, #1
 8005e00:	2030      	movs	r0, #48	; 0x30
 8005e02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005e06:	4422      	add	r2, r4
 8005e08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005e0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005e10:	3302      	adds	r3, #2
 8005e12:	e7c7      	b.n	8005da4 <_printf_common+0x58>
 8005e14:	2301      	movs	r3, #1
 8005e16:	4622      	mov	r2, r4
 8005e18:	4649      	mov	r1, r9
 8005e1a:	4638      	mov	r0, r7
 8005e1c:	47c0      	blx	r8
 8005e1e:	3001      	adds	r0, #1
 8005e20:	d0e6      	beq.n	8005df0 <_printf_common+0xa4>
 8005e22:	3601      	adds	r6, #1
 8005e24:	e7d9      	b.n	8005dda <_printf_common+0x8e>
	...

08005e28 <_printf_i>:
 8005e28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e2c:	460c      	mov	r4, r1
 8005e2e:	4691      	mov	r9, r2
 8005e30:	7e27      	ldrb	r7, [r4, #24]
 8005e32:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005e34:	2f78      	cmp	r7, #120	; 0x78
 8005e36:	4680      	mov	r8, r0
 8005e38:	469a      	mov	sl, r3
 8005e3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e3e:	d807      	bhi.n	8005e50 <_printf_i+0x28>
 8005e40:	2f62      	cmp	r7, #98	; 0x62
 8005e42:	d80a      	bhi.n	8005e5a <_printf_i+0x32>
 8005e44:	2f00      	cmp	r7, #0
 8005e46:	f000 80d8 	beq.w	8005ffa <_printf_i+0x1d2>
 8005e4a:	2f58      	cmp	r7, #88	; 0x58
 8005e4c:	f000 80a3 	beq.w	8005f96 <_printf_i+0x16e>
 8005e50:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005e54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005e58:	e03a      	b.n	8005ed0 <_printf_i+0xa8>
 8005e5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005e5e:	2b15      	cmp	r3, #21
 8005e60:	d8f6      	bhi.n	8005e50 <_printf_i+0x28>
 8005e62:	a001      	add	r0, pc, #4	; (adr r0, 8005e68 <_printf_i+0x40>)
 8005e64:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005e68:	08005ec1 	.word	0x08005ec1
 8005e6c:	08005ed5 	.word	0x08005ed5
 8005e70:	08005e51 	.word	0x08005e51
 8005e74:	08005e51 	.word	0x08005e51
 8005e78:	08005e51 	.word	0x08005e51
 8005e7c:	08005e51 	.word	0x08005e51
 8005e80:	08005ed5 	.word	0x08005ed5
 8005e84:	08005e51 	.word	0x08005e51
 8005e88:	08005e51 	.word	0x08005e51
 8005e8c:	08005e51 	.word	0x08005e51
 8005e90:	08005e51 	.word	0x08005e51
 8005e94:	08005fe1 	.word	0x08005fe1
 8005e98:	08005f05 	.word	0x08005f05
 8005e9c:	08005fc3 	.word	0x08005fc3
 8005ea0:	08005e51 	.word	0x08005e51
 8005ea4:	08005e51 	.word	0x08005e51
 8005ea8:	08006003 	.word	0x08006003
 8005eac:	08005e51 	.word	0x08005e51
 8005eb0:	08005f05 	.word	0x08005f05
 8005eb4:	08005e51 	.word	0x08005e51
 8005eb8:	08005e51 	.word	0x08005e51
 8005ebc:	08005fcb 	.word	0x08005fcb
 8005ec0:	680b      	ldr	r3, [r1, #0]
 8005ec2:	1d1a      	adds	r2, r3, #4
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	600a      	str	r2, [r1, #0]
 8005ec8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005ecc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e0a3      	b.n	800601c <_printf_i+0x1f4>
 8005ed4:	6825      	ldr	r5, [r4, #0]
 8005ed6:	6808      	ldr	r0, [r1, #0]
 8005ed8:	062e      	lsls	r6, r5, #24
 8005eda:	f100 0304 	add.w	r3, r0, #4
 8005ede:	d50a      	bpl.n	8005ef6 <_printf_i+0xce>
 8005ee0:	6805      	ldr	r5, [r0, #0]
 8005ee2:	600b      	str	r3, [r1, #0]
 8005ee4:	2d00      	cmp	r5, #0
 8005ee6:	da03      	bge.n	8005ef0 <_printf_i+0xc8>
 8005ee8:	232d      	movs	r3, #45	; 0x2d
 8005eea:	426d      	negs	r5, r5
 8005eec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ef0:	485e      	ldr	r0, [pc, #376]	; (800606c <_printf_i+0x244>)
 8005ef2:	230a      	movs	r3, #10
 8005ef4:	e019      	b.n	8005f2a <_printf_i+0x102>
 8005ef6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005efa:	6805      	ldr	r5, [r0, #0]
 8005efc:	600b      	str	r3, [r1, #0]
 8005efe:	bf18      	it	ne
 8005f00:	b22d      	sxthne	r5, r5
 8005f02:	e7ef      	b.n	8005ee4 <_printf_i+0xbc>
 8005f04:	680b      	ldr	r3, [r1, #0]
 8005f06:	6825      	ldr	r5, [r4, #0]
 8005f08:	1d18      	adds	r0, r3, #4
 8005f0a:	6008      	str	r0, [r1, #0]
 8005f0c:	0628      	lsls	r0, r5, #24
 8005f0e:	d501      	bpl.n	8005f14 <_printf_i+0xec>
 8005f10:	681d      	ldr	r5, [r3, #0]
 8005f12:	e002      	b.n	8005f1a <_printf_i+0xf2>
 8005f14:	0669      	lsls	r1, r5, #25
 8005f16:	d5fb      	bpl.n	8005f10 <_printf_i+0xe8>
 8005f18:	881d      	ldrh	r5, [r3, #0]
 8005f1a:	4854      	ldr	r0, [pc, #336]	; (800606c <_printf_i+0x244>)
 8005f1c:	2f6f      	cmp	r7, #111	; 0x6f
 8005f1e:	bf0c      	ite	eq
 8005f20:	2308      	moveq	r3, #8
 8005f22:	230a      	movne	r3, #10
 8005f24:	2100      	movs	r1, #0
 8005f26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005f2a:	6866      	ldr	r6, [r4, #4]
 8005f2c:	60a6      	str	r6, [r4, #8]
 8005f2e:	2e00      	cmp	r6, #0
 8005f30:	bfa2      	ittt	ge
 8005f32:	6821      	ldrge	r1, [r4, #0]
 8005f34:	f021 0104 	bicge.w	r1, r1, #4
 8005f38:	6021      	strge	r1, [r4, #0]
 8005f3a:	b90d      	cbnz	r5, 8005f40 <_printf_i+0x118>
 8005f3c:	2e00      	cmp	r6, #0
 8005f3e:	d04d      	beq.n	8005fdc <_printf_i+0x1b4>
 8005f40:	4616      	mov	r6, r2
 8005f42:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f46:	fb03 5711 	mls	r7, r3, r1, r5
 8005f4a:	5dc7      	ldrb	r7, [r0, r7]
 8005f4c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f50:	462f      	mov	r7, r5
 8005f52:	42bb      	cmp	r3, r7
 8005f54:	460d      	mov	r5, r1
 8005f56:	d9f4      	bls.n	8005f42 <_printf_i+0x11a>
 8005f58:	2b08      	cmp	r3, #8
 8005f5a:	d10b      	bne.n	8005f74 <_printf_i+0x14c>
 8005f5c:	6823      	ldr	r3, [r4, #0]
 8005f5e:	07df      	lsls	r7, r3, #31
 8005f60:	d508      	bpl.n	8005f74 <_printf_i+0x14c>
 8005f62:	6923      	ldr	r3, [r4, #16]
 8005f64:	6861      	ldr	r1, [r4, #4]
 8005f66:	4299      	cmp	r1, r3
 8005f68:	bfde      	ittt	le
 8005f6a:	2330      	movle	r3, #48	; 0x30
 8005f6c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f70:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f74:	1b92      	subs	r2, r2, r6
 8005f76:	6122      	str	r2, [r4, #16]
 8005f78:	f8cd a000 	str.w	sl, [sp]
 8005f7c:	464b      	mov	r3, r9
 8005f7e:	aa03      	add	r2, sp, #12
 8005f80:	4621      	mov	r1, r4
 8005f82:	4640      	mov	r0, r8
 8005f84:	f7ff fee2 	bl	8005d4c <_printf_common>
 8005f88:	3001      	adds	r0, #1
 8005f8a:	d14c      	bne.n	8006026 <_printf_i+0x1fe>
 8005f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f90:	b004      	add	sp, #16
 8005f92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f96:	4835      	ldr	r0, [pc, #212]	; (800606c <_printf_i+0x244>)
 8005f98:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005f9c:	6823      	ldr	r3, [r4, #0]
 8005f9e:	680e      	ldr	r6, [r1, #0]
 8005fa0:	061f      	lsls	r7, r3, #24
 8005fa2:	f856 5b04 	ldr.w	r5, [r6], #4
 8005fa6:	600e      	str	r6, [r1, #0]
 8005fa8:	d514      	bpl.n	8005fd4 <_printf_i+0x1ac>
 8005faa:	07d9      	lsls	r1, r3, #31
 8005fac:	bf44      	itt	mi
 8005fae:	f043 0320 	orrmi.w	r3, r3, #32
 8005fb2:	6023      	strmi	r3, [r4, #0]
 8005fb4:	b91d      	cbnz	r5, 8005fbe <_printf_i+0x196>
 8005fb6:	6823      	ldr	r3, [r4, #0]
 8005fb8:	f023 0320 	bic.w	r3, r3, #32
 8005fbc:	6023      	str	r3, [r4, #0]
 8005fbe:	2310      	movs	r3, #16
 8005fc0:	e7b0      	b.n	8005f24 <_printf_i+0xfc>
 8005fc2:	6823      	ldr	r3, [r4, #0]
 8005fc4:	f043 0320 	orr.w	r3, r3, #32
 8005fc8:	6023      	str	r3, [r4, #0]
 8005fca:	2378      	movs	r3, #120	; 0x78
 8005fcc:	4828      	ldr	r0, [pc, #160]	; (8006070 <_printf_i+0x248>)
 8005fce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005fd2:	e7e3      	b.n	8005f9c <_printf_i+0x174>
 8005fd4:	065e      	lsls	r6, r3, #25
 8005fd6:	bf48      	it	mi
 8005fd8:	b2ad      	uxthmi	r5, r5
 8005fda:	e7e6      	b.n	8005faa <_printf_i+0x182>
 8005fdc:	4616      	mov	r6, r2
 8005fde:	e7bb      	b.n	8005f58 <_printf_i+0x130>
 8005fe0:	680b      	ldr	r3, [r1, #0]
 8005fe2:	6826      	ldr	r6, [r4, #0]
 8005fe4:	6960      	ldr	r0, [r4, #20]
 8005fe6:	1d1d      	adds	r5, r3, #4
 8005fe8:	600d      	str	r5, [r1, #0]
 8005fea:	0635      	lsls	r5, r6, #24
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	d501      	bpl.n	8005ff4 <_printf_i+0x1cc>
 8005ff0:	6018      	str	r0, [r3, #0]
 8005ff2:	e002      	b.n	8005ffa <_printf_i+0x1d2>
 8005ff4:	0671      	lsls	r1, r6, #25
 8005ff6:	d5fb      	bpl.n	8005ff0 <_printf_i+0x1c8>
 8005ff8:	8018      	strh	r0, [r3, #0]
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	6123      	str	r3, [r4, #16]
 8005ffe:	4616      	mov	r6, r2
 8006000:	e7ba      	b.n	8005f78 <_printf_i+0x150>
 8006002:	680b      	ldr	r3, [r1, #0]
 8006004:	1d1a      	adds	r2, r3, #4
 8006006:	600a      	str	r2, [r1, #0]
 8006008:	681e      	ldr	r6, [r3, #0]
 800600a:	6862      	ldr	r2, [r4, #4]
 800600c:	2100      	movs	r1, #0
 800600e:	4630      	mov	r0, r6
 8006010:	f7fa f8de 	bl	80001d0 <memchr>
 8006014:	b108      	cbz	r0, 800601a <_printf_i+0x1f2>
 8006016:	1b80      	subs	r0, r0, r6
 8006018:	6060      	str	r0, [r4, #4]
 800601a:	6863      	ldr	r3, [r4, #4]
 800601c:	6123      	str	r3, [r4, #16]
 800601e:	2300      	movs	r3, #0
 8006020:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006024:	e7a8      	b.n	8005f78 <_printf_i+0x150>
 8006026:	6923      	ldr	r3, [r4, #16]
 8006028:	4632      	mov	r2, r6
 800602a:	4649      	mov	r1, r9
 800602c:	4640      	mov	r0, r8
 800602e:	47d0      	blx	sl
 8006030:	3001      	adds	r0, #1
 8006032:	d0ab      	beq.n	8005f8c <_printf_i+0x164>
 8006034:	6823      	ldr	r3, [r4, #0]
 8006036:	079b      	lsls	r3, r3, #30
 8006038:	d413      	bmi.n	8006062 <_printf_i+0x23a>
 800603a:	68e0      	ldr	r0, [r4, #12]
 800603c:	9b03      	ldr	r3, [sp, #12]
 800603e:	4298      	cmp	r0, r3
 8006040:	bfb8      	it	lt
 8006042:	4618      	movlt	r0, r3
 8006044:	e7a4      	b.n	8005f90 <_printf_i+0x168>
 8006046:	2301      	movs	r3, #1
 8006048:	4632      	mov	r2, r6
 800604a:	4649      	mov	r1, r9
 800604c:	4640      	mov	r0, r8
 800604e:	47d0      	blx	sl
 8006050:	3001      	adds	r0, #1
 8006052:	d09b      	beq.n	8005f8c <_printf_i+0x164>
 8006054:	3501      	adds	r5, #1
 8006056:	68e3      	ldr	r3, [r4, #12]
 8006058:	9903      	ldr	r1, [sp, #12]
 800605a:	1a5b      	subs	r3, r3, r1
 800605c:	42ab      	cmp	r3, r5
 800605e:	dcf2      	bgt.n	8006046 <_printf_i+0x21e>
 8006060:	e7eb      	b.n	800603a <_printf_i+0x212>
 8006062:	2500      	movs	r5, #0
 8006064:	f104 0619 	add.w	r6, r4, #25
 8006068:	e7f5      	b.n	8006056 <_printf_i+0x22e>
 800606a:	bf00      	nop
 800606c:	0800642d 	.word	0x0800642d
 8006070:	0800643e 	.word	0x0800643e

08006074 <_sbrk_r>:
 8006074:	b538      	push	{r3, r4, r5, lr}
 8006076:	4d06      	ldr	r5, [pc, #24]	; (8006090 <_sbrk_r+0x1c>)
 8006078:	2300      	movs	r3, #0
 800607a:	4604      	mov	r4, r0
 800607c:	4608      	mov	r0, r1
 800607e:	602b      	str	r3, [r5, #0]
 8006080:	f7fb f826 	bl	80010d0 <_sbrk>
 8006084:	1c43      	adds	r3, r0, #1
 8006086:	d102      	bne.n	800608e <_sbrk_r+0x1a>
 8006088:	682b      	ldr	r3, [r5, #0]
 800608a:	b103      	cbz	r3, 800608e <_sbrk_r+0x1a>
 800608c:	6023      	str	r3, [r4, #0]
 800608e:	bd38      	pop	{r3, r4, r5, pc}
 8006090:	20000244 	.word	0x20000244

08006094 <__sread>:
 8006094:	b510      	push	{r4, lr}
 8006096:	460c      	mov	r4, r1
 8006098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800609c:	f000 f8a0 	bl	80061e0 <_read_r>
 80060a0:	2800      	cmp	r0, #0
 80060a2:	bfab      	itete	ge
 80060a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80060a6:	89a3      	ldrhlt	r3, [r4, #12]
 80060a8:	181b      	addge	r3, r3, r0
 80060aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80060ae:	bfac      	ite	ge
 80060b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80060b2:	81a3      	strhlt	r3, [r4, #12]
 80060b4:	bd10      	pop	{r4, pc}

080060b6 <__swrite>:
 80060b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060ba:	461f      	mov	r7, r3
 80060bc:	898b      	ldrh	r3, [r1, #12]
 80060be:	05db      	lsls	r3, r3, #23
 80060c0:	4605      	mov	r5, r0
 80060c2:	460c      	mov	r4, r1
 80060c4:	4616      	mov	r6, r2
 80060c6:	d505      	bpl.n	80060d4 <__swrite+0x1e>
 80060c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060cc:	2302      	movs	r3, #2
 80060ce:	2200      	movs	r2, #0
 80060d0:	f000 f868 	bl	80061a4 <_lseek_r>
 80060d4:	89a3      	ldrh	r3, [r4, #12]
 80060d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060de:	81a3      	strh	r3, [r4, #12]
 80060e0:	4632      	mov	r2, r6
 80060e2:	463b      	mov	r3, r7
 80060e4:	4628      	mov	r0, r5
 80060e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060ea:	f000 b817 	b.w	800611c <_write_r>

080060ee <__sseek>:
 80060ee:	b510      	push	{r4, lr}
 80060f0:	460c      	mov	r4, r1
 80060f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060f6:	f000 f855 	bl	80061a4 <_lseek_r>
 80060fa:	1c43      	adds	r3, r0, #1
 80060fc:	89a3      	ldrh	r3, [r4, #12]
 80060fe:	bf15      	itete	ne
 8006100:	6560      	strne	r0, [r4, #84]	; 0x54
 8006102:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006106:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800610a:	81a3      	strheq	r3, [r4, #12]
 800610c:	bf18      	it	ne
 800610e:	81a3      	strhne	r3, [r4, #12]
 8006110:	bd10      	pop	{r4, pc}

08006112 <__sclose>:
 8006112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006116:	f000 b813 	b.w	8006140 <_close_r>
	...

0800611c <_write_r>:
 800611c:	b538      	push	{r3, r4, r5, lr}
 800611e:	4d07      	ldr	r5, [pc, #28]	; (800613c <_write_r+0x20>)
 8006120:	4604      	mov	r4, r0
 8006122:	4608      	mov	r0, r1
 8006124:	4611      	mov	r1, r2
 8006126:	2200      	movs	r2, #0
 8006128:	602a      	str	r2, [r5, #0]
 800612a:	461a      	mov	r2, r3
 800612c:	f7fa fa43 	bl	80005b6 <_write>
 8006130:	1c43      	adds	r3, r0, #1
 8006132:	d102      	bne.n	800613a <_write_r+0x1e>
 8006134:	682b      	ldr	r3, [r5, #0]
 8006136:	b103      	cbz	r3, 800613a <_write_r+0x1e>
 8006138:	6023      	str	r3, [r4, #0]
 800613a:	bd38      	pop	{r3, r4, r5, pc}
 800613c:	20000244 	.word	0x20000244

08006140 <_close_r>:
 8006140:	b538      	push	{r3, r4, r5, lr}
 8006142:	4d06      	ldr	r5, [pc, #24]	; (800615c <_close_r+0x1c>)
 8006144:	2300      	movs	r3, #0
 8006146:	4604      	mov	r4, r0
 8006148:	4608      	mov	r0, r1
 800614a:	602b      	str	r3, [r5, #0]
 800614c:	f7fa ff8b 	bl	8001066 <_close>
 8006150:	1c43      	adds	r3, r0, #1
 8006152:	d102      	bne.n	800615a <_close_r+0x1a>
 8006154:	682b      	ldr	r3, [r5, #0]
 8006156:	b103      	cbz	r3, 800615a <_close_r+0x1a>
 8006158:	6023      	str	r3, [r4, #0]
 800615a:	bd38      	pop	{r3, r4, r5, pc}
 800615c:	20000244 	.word	0x20000244

08006160 <_fstat_r>:
 8006160:	b538      	push	{r3, r4, r5, lr}
 8006162:	4d07      	ldr	r5, [pc, #28]	; (8006180 <_fstat_r+0x20>)
 8006164:	2300      	movs	r3, #0
 8006166:	4604      	mov	r4, r0
 8006168:	4608      	mov	r0, r1
 800616a:	4611      	mov	r1, r2
 800616c:	602b      	str	r3, [r5, #0]
 800616e:	f7fa ff86 	bl	800107e <_fstat>
 8006172:	1c43      	adds	r3, r0, #1
 8006174:	d102      	bne.n	800617c <_fstat_r+0x1c>
 8006176:	682b      	ldr	r3, [r5, #0]
 8006178:	b103      	cbz	r3, 800617c <_fstat_r+0x1c>
 800617a:	6023      	str	r3, [r4, #0]
 800617c:	bd38      	pop	{r3, r4, r5, pc}
 800617e:	bf00      	nop
 8006180:	20000244 	.word	0x20000244

08006184 <_isatty_r>:
 8006184:	b538      	push	{r3, r4, r5, lr}
 8006186:	4d06      	ldr	r5, [pc, #24]	; (80061a0 <_isatty_r+0x1c>)
 8006188:	2300      	movs	r3, #0
 800618a:	4604      	mov	r4, r0
 800618c:	4608      	mov	r0, r1
 800618e:	602b      	str	r3, [r5, #0]
 8006190:	f7fa ff85 	bl	800109e <_isatty>
 8006194:	1c43      	adds	r3, r0, #1
 8006196:	d102      	bne.n	800619e <_isatty_r+0x1a>
 8006198:	682b      	ldr	r3, [r5, #0]
 800619a:	b103      	cbz	r3, 800619e <_isatty_r+0x1a>
 800619c:	6023      	str	r3, [r4, #0]
 800619e:	bd38      	pop	{r3, r4, r5, pc}
 80061a0:	20000244 	.word	0x20000244

080061a4 <_lseek_r>:
 80061a4:	b538      	push	{r3, r4, r5, lr}
 80061a6:	4d07      	ldr	r5, [pc, #28]	; (80061c4 <_lseek_r+0x20>)
 80061a8:	4604      	mov	r4, r0
 80061aa:	4608      	mov	r0, r1
 80061ac:	4611      	mov	r1, r2
 80061ae:	2200      	movs	r2, #0
 80061b0:	602a      	str	r2, [r5, #0]
 80061b2:	461a      	mov	r2, r3
 80061b4:	f7fa ff7e 	bl	80010b4 <_lseek>
 80061b8:	1c43      	adds	r3, r0, #1
 80061ba:	d102      	bne.n	80061c2 <_lseek_r+0x1e>
 80061bc:	682b      	ldr	r3, [r5, #0]
 80061be:	b103      	cbz	r3, 80061c2 <_lseek_r+0x1e>
 80061c0:	6023      	str	r3, [r4, #0]
 80061c2:	bd38      	pop	{r3, r4, r5, pc}
 80061c4:	20000244 	.word	0x20000244

080061c8 <__malloc_lock>:
 80061c8:	4801      	ldr	r0, [pc, #4]	; (80061d0 <__malloc_lock+0x8>)
 80061ca:	f7ff bb55 	b.w	8005878 <__retarget_lock_acquire_recursive>
 80061ce:	bf00      	nop
 80061d0:	2000023c 	.word	0x2000023c

080061d4 <__malloc_unlock>:
 80061d4:	4801      	ldr	r0, [pc, #4]	; (80061dc <__malloc_unlock+0x8>)
 80061d6:	f7ff bb50 	b.w	800587a <__retarget_lock_release_recursive>
 80061da:	bf00      	nop
 80061dc:	2000023c 	.word	0x2000023c

080061e0 <_read_r>:
 80061e0:	b538      	push	{r3, r4, r5, lr}
 80061e2:	4d07      	ldr	r5, [pc, #28]	; (8006200 <_read_r+0x20>)
 80061e4:	4604      	mov	r4, r0
 80061e6:	4608      	mov	r0, r1
 80061e8:	4611      	mov	r1, r2
 80061ea:	2200      	movs	r2, #0
 80061ec:	602a      	str	r2, [r5, #0]
 80061ee:	461a      	mov	r2, r3
 80061f0:	f7fa ff1c 	bl	800102c <_read>
 80061f4:	1c43      	adds	r3, r0, #1
 80061f6:	d102      	bne.n	80061fe <_read_r+0x1e>
 80061f8:	682b      	ldr	r3, [r5, #0]
 80061fa:	b103      	cbz	r3, 80061fe <_read_r+0x1e>
 80061fc:	6023      	str	r3, [r4, #0]
 80061fe:	bd38      	pop	{r3, r4, r5, pc}
 8006200:	20000244 	.word	0x20000244

08006204 <_init>:
 8006204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006206:	bf00      	nop
 8006208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800620a:	bc08      	pop	{r3}
 800620c:	469e      	mov	lr, r3
 800620e:	4770      	bx	lr

08006210 <_fini>:
 8006210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006212:	bf00      	nop
 8006214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006216:	bc08      	pop	{r3}
 8006218:	469e      	mov	lr, r3
 800621a:	4770      	bx	lr
