--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Programs\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8331 paths analyzed, 581 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.299ns.
--------------------------------------------------------------------------------
Slack:                  11.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_6 (FF)
  Destination:          position/M_pos_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.715 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_6 to position/M_pos_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.CQ       Tcko                  0.476   button_cond_right/M_ctr_q[7]
                                                       button_cond_right/M_ctr_q_6
    SLICE_X7Y25.C1       net (fanout=2)        1.285   button_cond_right/M_ctr_q[6]
    SLICE_X7Y25.C        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out1
    SLICE_X7Y25.A2       net (fanout=2)        0.548   out_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.408   M_position_out[3]
                                                       position/M_pos_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.237ns (2.155ns logic, 6.082ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  11.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_6 (FF)
  Destination:          position/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.219ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.715 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_6 to position/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.CQ       Tcko                  0.476   button_cond_right/M_ctr_q[7]
                                                       button_cond_right/M_ctr_q_6
    SLICE_X7Y25.C1       net (fanout=2)        1.285   button_cond_right/M_ctr_q[6]
    SLICE_X7Y25.C        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out1
    SLICE_X7Y25.A2       net (fanout=2)        0.548   out_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.390   M_position_out[3]
                                                       position/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.219ns (2.137ns logic, 6.082ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  11.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_6 (FF)
  Destination:          position/M_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.208ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.717 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_6 to position/M_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.CQ       Tcko                  0.476   button_cond_right/M_ctr_q[7]
                                                       button_cond_right/M_ctr_q_6
    SLICE_X7Y25.C1       net (fanout=2)        1.285   button_cond_right/M_ctr_q[6]
    SLICE_X7Y25.C        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out1
    SLICE_X7Y25.A2       net (fanout=2)        0.548   out_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y34.CE       net (fanout=3)        0.799   position/_n0189_inv
    SLICE_X9Y34.CLK      Tceck                 0.408   M_position_out[5]
                                                       position/M_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.208ns (2.155ns logic, 6.053ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  11.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_6 (FF)
  Destination:          position/M_pos_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.194ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.715 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_6 to position/M_pos_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.CQ       Tcko                  0.476   button_cond_right/M_ctr_q[7]
                                                       button_cond_right/M_ctr_q_6
    SLICE_X7Y25.C1       net (fanout=2)        1.285   button_cond_right/M_ctr_q[6]
    SLICE_X7Y25.C        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out1
    SLICE_X7Y25.A2       net (fanout=2)        0.548   out_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.365   M_position_out[3]
                                                       position/M_pos_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.194ns (2.112ns logic, 6.082ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  11.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_6 (FF)
  Destination:          position/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.165ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.717 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_6 to position/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.CQ       Tcko                  0.476   button_cond_right/M_ctr_q[7]
                                                       button_cond_right/M_ctr_q_6
    SLICE_X7Y25.C1       net (fanout=2)        1.285   button_cond_right/M_ctr_q[6]
    SLICE_X7Y25.C        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out1
    SLICE_X7Y25.A2       net (fanout=2)        0.548   out_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y34.CE       net (fanout=3)        0.799   position/_n0189_inv
    SLICE_X9Y34.CLK      Tceck                 0.365   M_position_out[5]
                                                       position/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      8.165ns (2.112ns logic, 6.053ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  11.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_5 (FF)
  Destination:          position/M_pos_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.135ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_5 to position/M_pos_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.525   button_cond_down/M_ctr_q[7]
                                                       button_cond_down/M_ctr_q_5
    SLICE_X17Y24.B2      net (fanout=2)        0.998   button_cond_down/M_ctr_q[5]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.408   M_position_out[3]
                                                       position/M_pos_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.135ns (2.180ns logic, 5.955ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  11.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_5 (FF)
  Destination:          position/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.117ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_5 to position/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.525   button_cond_down/M_ctr_q[7]
                                                       button_cond_down/M_ctr_q_5
    SLICE_X17Y24.B2      net (fanout=2)        0.998   button_cond_down/M_ctr_q[5]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.390   M_position_out[3]
                                                       position/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.117ns (2.162ns logic, 5.955ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  11.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_5 (FF)
  Destination:          position/M_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.106ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.717 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_5 to position/M_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.525   button_cond_down/M_ctr_q[7]
                                                       button_cond_down/M_ctr_q_5
    SLICE_X17Y24.B2      net (fanout=2)        0.998   button_cond_down/M_ctr_q[5]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y34.CE       net (fanout=3)        0.799   position/_n0189_inv
    SLICE_X9Y34.CLK      Tceck                 0.408   M_position_out[5]
                                                       position/M_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.106ns (2.180ns logic, 5.926ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  11.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_5 (FF)
  Destination:          position/M_pos_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.092ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_5 to position/M_pos_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.525   button_cond_down/M_ctr_q[7]
                                                       button_cond_down/M_ctr_q_5
    SLICE_X17Y24.B2      net (fanout=2)        0.998   button_cond_down/M_ctr_q[5]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.365   M_position_out[3]
                                                       position/M_pos_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.092ns (2.137ns logic, 5.955ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  11.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_5 (FF)
  Destination:          position/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.063ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.717 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_5 to position/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.525   button_cond_down/M_ctr_q[7]
                                                       button_cond_down/M_ctr_q_5
    SLICE_X17Y24.B2      net (fanout=2)        0.998   button_cond_down/M_ctr_q[5]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y34.CE       net (fanout=3)        0.799   position/_n0189_inv
    SLICE_X9Y34.CLK      Tceck                 0.365   M_position_out[5]
                                                       position/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      8.063ns (2.137ns logic, 5.926ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  11.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_6 (FF)
  Destination:          position/M_pos_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.005ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.324 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_6 to position/M_pos_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.CQ       Tcko                  0.476   button_cond_right/M_ctr_q[7]
                                                       button_cond_right/M_ctr_q_6
    SLICE_X7Y25.C1       net (fanout=2)        1.285   button_cond_right/M_ctr_q[6]
    SLICE_X7Y25.C        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out1
    SLICE_X7Y25.A2       net (fanout=2)        0.548   out_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X8Y31.CE       net (fanout=3)        0.691   position/_n0189_inv
    SLICE_X8Y31.CLK      Tceck                 0.313   position/M_pos_q_2_1
                                                       position/M_pos_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.005ns (2.060ns logic, 5.945ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_19 (FF)
  Destination:          position/M_pos_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.966ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.715 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_19 to position/M_pos_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.DQ       Tcko                  0.476   button_cond_right/M_ctr_q[19]
                                                       button_cond_right/M_ctr_q_19
    SLICE_X7Y25.D1       net (fanout=2)        1.197   button_cond_right/M_ctr_q[19]
    SLICE_X7Y25.D        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out2
    SLICE_X7Y25.A3       net (fanout=2)        0.365   out1_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.408   M_position_out[3]
                                                       position/M_pos_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.966ns (2.155ns logic, 5.811ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  11.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_19 (FF)
  Destination:          position/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.948ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.715 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_19 to position/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.DQ       Tcko                  0.476   button_cond_right/M_ctr_q[19]
                                                       button_cond_right/M_ctr_q_19
    SLICE_X7Y25.D1       net (fanout=2)        1.197   button_cond_right/M_ctr_q[19]
    SLICE_X7Y25.D        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out2
    SLICE_X7Y25.A3       net (fanout=2)        0.365   out1_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.390   M_position_out[3]
                                                       position/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.948ns (2.137ns logic, 5.811ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  11.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_19 (FF)
  Destination:          position/M_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.937ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.717 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_19 to position/M_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.DQ       Tcko                  0.476   button_cond_right/M_ctr_q[19]
                                                       button_cond_right/M_ctr_q_19
    SLICE_X7Y25.D1       net (fanout=2)        1.197   button_cond_right/M_ctr_q[19]
    SLICE_X7Y25.D        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out2
    SLICE_X7Y25.A3       net (fanout=2)        0.365   out1_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y34.CE       net (fanout=3)        0.799   position/_n0189_inv
    SLICE_X9Y34.CLK      Tceck                 0.408   M_position_out[5]
                                                       position/M_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.937ns (2.155ns logic, 5.782ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  12.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_19 (FF)
  Destination:          position/M_pos_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.923ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.715 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_19 to position/M_pos_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.DQ       Tcko                  0.476   button_cond_right/M_ctr_q[19]
                                                       button_cond_right/M_ctr_q_19
    SLICE_X7Y25.D1       net (fanout=2)        1.197   button_cond_right/M_ctr_q[19]
    SLICE_X7Y25.D        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out2
    SLICE_X7Y25.A3       net (fanout=2)        0.365   out1_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.365   M_position_out[3]
                                                       position/M_pos_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.923ns (2.112ns logic, 5.811ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  12.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_3 (FF)
  Destination:          position/M_pos_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.949ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_3 to position/M_pos_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   button_cond_down/M_ctr_q[3]
                                                       button_cond_down/M_ctr_q_3
    SLICE_X17Y24.B3      net (fanout=2)        0.812   button_cond_down/M_ctr_q[3]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.408   M_position_out[3]
                                                       position/M_pos_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.949ns (2.180ns logic, 5.769ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  12.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_4 (FF)
  Destination:          position/M_pos_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.934ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_4 to position/M_pos_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   button_cond_down/M_ctr_q[7]
                                                       button_cond_down/M_ctr_q_4
    SLICE_X17Y24.B1      net (fanout=2)        0.797   button_cond_down/M_ctr_q[4]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.408   M_position_out[3]
                                                       position/M_pos_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.934ns (2.180ns logic, 5.754ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  12.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_19 (FF)
  Destination:          position/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.894ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.717 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_19 to position/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.DQ       Tcko                  0.476   button_cond_right/M_ctr_q[19]
                                                       button_cond_right/M_ctr_q_19
    SLICE_X7Y25.D1       net (fanout=2)        1.197   button_cond_right/M_ctr_q[19]
    SLICE_X7Y25.D        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out2
    SLICE_X7Y25.A3       net (fanout=2)        0.365   out1_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y34.CE       net (fanout=3)        0.799   position/_n0189_inv
    SLICE_X9Y34.CLK      Tceck                 0.365   M_position_out[5]
                                                       position/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.894ns (2.112ns logic, 5.782ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  12.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_3 (FF)
  Destination:          position/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.931ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_3 to position/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   button_cond_down/M_ctr_q[3]
                                                       button_cond_down/M_ctr_q_3
    SLICE_X17Y24.B3      net (fanout=2)        0.812   button_cond_down/M_ctr_q[3]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.390   M_position_out[3]
                                                       position/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.931ns (2.162ns logic, 5.769ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  12.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_3 (FF)
  Destination:          position/M_pos_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.715 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_3 to position/M_pos_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.476   button_cond_right/M_ctr_q[3]
                                                       button_cond_right/M_ctr_q_3
    SLICE_X7Y25.C2       net (fanout=2)        0.941   button_cond_right/M_ctr_q[3]
    SLICE_X7Y25.C        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out1
    SLICE_X7Y25.A2       net (fanout=2)        0.548   out_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.408   M_position_out[3]
                                                       position/M_pos_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (2.155ns logic, 5.738ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  12.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_3 (FF)
  Destination:          position/M_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.920ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.717 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_3 to position/M_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   button_cond_down/M_ctr_q[3]
                                                       button_cond_down/M_ctr_q_3
    SLICE_X17Y24.B3      net (fanout=2)        0.812   button_cond_down/M_ctr_q[3]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y34.CE       net (fanout=3)        0.799   position/_n0189_inv
    SLICE_X9Y34.CLK      Tceck                 0.408   M_position_out[5]
                                                       position/M_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.920ns (2.180ns logic, 5.740ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  12.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_4 (FF)
  Destination:          position/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.916ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_4 to position/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   button_cond_down/M_ctr_q[7]
                                                       button_cond_down/M_ctr_q_4
    SLICE_X17Y24.B1      net (fanout=2)        0.797   button_cond_down/M_ctr_q[4]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.390   M_position_out[3]
                                                       position/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.916ns (2.162ns logic, 5.754ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  12.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_3 (FF)
  Destination:          position/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.875ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.715 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_3 to position/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.476   button_cond_right/M_ctr_q[3]
                                                       button_cond_right/M_ctr_q_3
    SLICE_X7Y25.C2       net (fanout=2)        0.941   button_cond_right/M_ctr_q[3]
    SLICE_X7Y25.C        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out1
    SLICE_X7Y25.A2       net (fanout=2)        0.548   out_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.390   M_position_out[3]
                                                       position/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.875ns (2.137ns logic, 5.738ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  12.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_3 (FF)
  Destination:          position/M_pos_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.906ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_3 to position/M_pos_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   button_cond_down/M_ctr_q[3]
                                                       button_cond_down/M_ctr_q_3
    SLICE_X17Y24.B3      net (fanout=2)        0.812   button_cond_down/M_ctr_q[3]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.365   M_position_out[3]
                                                       position/M_pos_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.906ns (2.137ns logic, 5.769ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  12.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_4 (FF)
  Destination:          position/M_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.905ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.717 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_4 to position/M_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   button_cond_down/M_ctr_q[7]
                                                       button_cond_down/M_ctr_q_4
    SLICE_X17Y24.B1      net (fanout=2)        0.797   button_cond_down/M_ctr_q[4]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y34.CE       net (fanout=3)        0.799   position/_n0189_inv
    SLICE_X9Y34.CLK      Tceck                 0.408   M_position_out[5]
                                                       position/M_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (2.180ns logic, 5.725ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  12.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_5 (FF)
  Destination:          position/M_pos_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.903ns (Levels of Logic = 5)
  Clock Path Skew:      0.014ns (0.629 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_5 to position/M_pos_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.525   button_cond_down/M_ctr_q[7]
                                                       button_cond_down/M_ctr_q_5
    SLICE_X17Y24.B2      net (fanout=2)        0.998   button_cond_down/M_ctr_q[5]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X8Y31.CE       net (fanout=3)        0.691   position/_n0189_inv
    SLICE_X8Y31.CLK      Tceck                 0.313   position/M_pos_q_2_1
                                                       position/M_pos_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.903ns (2.085ns logic, 5.818ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_3 (FF)
  Destination:          position/M_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.864ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.717 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_3 to position/M_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.476   button_cond_right/M_ctr_q[3]
                                                       button_cond_right/M_ctr_q_3
    SLICE_X7Y25.C2       net (fanout=2)        0.941   button_cond_right/M_ctr_q[3]
    SLICE_X7Y25.C        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out1
    SLICE_X7Y25.A2       net (fanout=2)        0.548   out_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y34.CE       net (fanout=3)        0.799   position/_n0189_inv
    SLICE_X9Y34.CLK      Tceck                 0.408   M_position_out[5]
                                                       position/M_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.864ns (2.155ns logic, 5.709ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  12.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_4 (FF)
  Destination:          position/M_pos_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.891ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_4 to position/M_pos_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   button_cond_down/M_ctr_q[7]
                                                       button_cond_down/M_ctr_q_4
    SLICE_X17Y24.B1      net (fanout=2)        0.797   button_cond_down/M_ctr_q[4]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.365   M_position_out[3]
                                                       position/M_pos_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (2.137ns logic, 5.754ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  12.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_right/M_ctr_q_3 (FF)
  Destination:          position/M_pos_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.850ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.715 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_right/M_ctr_q_3 to position/M_pos_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.476   button_cond_right/M_ctr_q[3]
                                                       button_cond_right/M_ctr_q_3
    SLICE_X7Y25.C2       net (fanout=2)        0.941   button_cond_right/M_ctr_q[3]
    SLICE_X7Y25.C        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out1
    SLICE_X7Y25.A2       net (fanout=2)        0.548   out_2
    SLICE_X7Y25.A        Tilo                  0.259   M_last_q_2
                                                       button_cond_right/out4
    SLICE_X10Y33.D2      net (fanout=7)        1.764   M_button_cond_right_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y35.CE       net (fanout=3)        0.828   position/_n0189_inv
    SLICE_X9Y35.CLK      Tceck                 0.365   M_position_out[3]
                                                       position/M_pos_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.850ns (2.112ns logic, 5.738ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  12.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_down/M_ctr_q_3 (FF)
  Destination:          position/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.877ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.717 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_down/M_ctr_q_3 to position/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   button_cond_down/M_ctr_q[3]
                                                       button_cond_down/M_ctr_q_3
    SLICE_X17Y24.B3      net (fanout=2)        0.812   button_cond_down/M_ctr_q[3]
    SLICE_X17Y24.B       Tilo                  0.259   out1_0
                                                       button_cond_down/out1
    SLICE_X14Y24.A1      net (fanout=2)        0.947   out_0
    SLICE_X14Y24.A       Tilo                  0.235   M_last_q_1
                                                       button_cond_down/out4
    SLICE_X10Y33.D4      net (fanout=3)        1.525   M_button_cond_down_out
    SLICE_X10Y33.D       Tilo                  0.235   M_last_q
                                                       Mmux_M_position_move21
    SLICE_X7Y32.B3       net (fanout=6)        0.932   Mmux_M_position_move2
    SLICE_X7Y32.B        Tilo                  0.259   M_position_out[0]
                                                       Mmux_M_position_move22
    SLICE_X7Y32.C1       net (fanout=4)        0.725   M_position_move[1]
    SLICE_X7Y32.C        Tilo                  0.259   M_position_out[0]
                                                       position/_n0189_inv3
    SLICE_X9Y34.CE       net (fanout=3)        0.799   position/_n0189_inv
    SLICE_X9Y34.CLK      Tceck                 0.365   M_position_out[5]
                                                       position/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.877ns (2.137ns logic, 5.740ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_right/M_sync_out/CLK
  Logical resource: button_cond_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_right/M_sync_out/CLK
  Logical resource: button_cond_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_right/M_sync_out/CLK
  Logical resource: button_cond_down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_right/M_sync_out/CLK
  Logical resource: button_cond_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[3]/CLK
  Logical resource: display/mycounter/M_ctr_q_0/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[3]/CLK
  Logical resource: display/mycounter/M_ctr_q_1/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[3]/CLK
  Logical resource: display/mycounter/M_ctr_q_2/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[3]/CLK
  Logical resource: display/mycounter/M_ctr_q_3/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[7]/CLK
  Logical resource: display/mycounter/M_ctr_q_4/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[7]/CLK
  Logical resource: display/mycounter/M_ctr_q_5/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[7]/CLK
  Logical resource: display/mycounter/M_ctr_q_6/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[7]/CLK
  Logical resource: display/mycounter/M_ctr_q_7/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[11]/CLK
  Logical resource: display/mycounter/M_ctr_q_8/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[11]/CLK
  Logical resource: display/mycounter/M_ctr_q_9/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[11]/CLK
  Logical resource: display/mycounter/M_ctr_q_10/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[11]/CLK
  Logical resource: display/mycounter/M_ctr_q_11/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[15]/CLK
  Logical resource: display/mycounter/M_ctr_q_12/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[15]/CLK
  Logical resource: display/mycounter/M_ctr_q_13/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[15]/CLK
  Logical resource: display/mycounter/M_ctr_q_14/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mycounter/M_ctr_q[15]/CLK
  Logical resource: display/mycounter/M_ctr_q_15/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[3]/CLK
  Logical resource: button_cond_left/M_ctr_q_0/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[3]/CLK
  Logical resource: button_cond_left/M_ctr_q_1/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[3]/CLK
  Logical resource: button_cond_left/M_ctr_q_2/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[3]/CLK
  Logical resource: button_cond_left/M_ctr_q_3/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[7]/CLK
  Logical resource: button_cond_left/M_ctr_q_4/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[7]/CLK
  Logical resource: button_cond_left/M_ctr_q_5/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[7]/CLK
  Logical resource: button_cond_left/M_ctr_q_6/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[7]/CLK
  Logical resource: button_cond_left/M_ctr_q_7/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[11]/CLK
  Logical resource: button_cond_left/M_ctr_q_8/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.299|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8331 paths, 0 nets, and 671 connections

Design statistics:
   Minimum period:   8.299ns{1}   (Maximum frequency: 120.496MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 26 13:37:41 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



