// Seed: 449833274
module module_0 (
    output wire id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    output wand id_7,
    input wire id_8,
    input supply0 id_9,
    input wand id_10,
    input tri id_11,
    input supply1 id_12,
    input uwire id_13,
    input wor id_14,
    input wor id_15
);
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input tri0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    output tri1 id_7,
    input wor id_8,
    output tri id_9,
    output wand id_10,
    output wand id_11,
    input uwire id_12,
    output tri0 id_13,
    input supply1 id_14,
    output wand id_15,
    input wand id_16,
    input supply0 id_17
);
  assign id_15 = id_8;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_17,
      id_4,
      id_13,
      id_13,
      id_17,
      id_10,
      id_2,
      id_17,
      id_5,
      id_16,
      id_14,
      id_12,
      id_0,
      id_8
  );
  assign modCall_1.id_5 = 0;
  union packed {
    logic id_19;
    logic id_20[1 : -1  <=  1 'h0];
    id_21 id_22;
    logic id_23;
  } id_24;
endmodule
