
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'duazel' on host 'duazel-portable' (Linux_x86_64 version 4.15.0-32-generic) on Tue Aug 28 14:30:11 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench'
INFO: [HLS 200-10] Creating and opening project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/result'.
WARNING: [HLS 200-40] Cannot find design file 'covariance.cpp'
WARNING: [HLS 200-40] Cannot find design file 'covariance.h'
WARNING: [HLS 200-40] Cannot find design file 'polybench.h'
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/result/classic'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
WARNING: [HLS 200-40] Cannot find source file polybench.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file covariance.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file covariance.cpp; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
    while executing
"source "./datamining/covariance/classic.tcl""
    (file "test_bench.tcl" line 1)
    invoked from within
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [Common 17-206] Exiting vivado_hls at Tue Aug 28 14:30:11 2018...
