/// Auto-generated register definitions for EIC
/// Device: ATSAMD21E18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::atsamd21e18a::eic {

// ============================================================================
// EIC - External Interrupt Controller
// Base Address: 0x40001800
// ============================================================================

/// EIC Register Structure
struct EIC_Registers {

    /// Control
    /// Offset: 0x0000
    volatile uint8_t CTRL;

    /// Status
    /// Offset: 0x0001
    /// Access: read-only
    volatile uint8_t STATUS;

    /// Non-Maskable Interrupt Control
    /// Offset: 0x0002
    volatile uint8_t NMICTRL;

    /// Non-Maskable Interrupt Flag Status and Clear
    /// Offset: 0x0003
    volatile uint8_t NMIFLAG;

    /// Event Control
    /// Offset: 0x0004
    volatile uint32_t EVCTRL;

    /// Interrupt Enable Clear
    /// Offset: 0x0008
    volatile uint32_t INTENCLR;

    /// Interrupt Enable Set
    /// Offset: 0x000C
    volatile uint32_t INTENSET;

    /// Interrupt Flag Status and Clear
    /// Offset: 0x0010
    volatile uint32_t INTFLAG;

    /// Wake-Up Enable
    /// Offset: 0x0014
    volatile uint32_t WAKEUP;

    /// Configuration n
    /// Offset: 0x0018
    volatile uint32_t CONFIG[2];
};

static_assert(sizeof(EIC_Registers) >= 28, "EIC_Registers size mismatch");

/// EIC peripheral instance
constexpr EIC_Registers* EIC = 
    reinterpret_cast<EIC_Registers*>(0x40001800);

}  // namespace alloy::hal::atmel::samd21::atsamd21e18a::eic
