// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _forw_back_HH_
#define _forw_back_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "forward.h"
#include "backward.h"
#include "forw_back_mnist_dAem.h"
#include "forw_back_conv_keBew.h"
#include "forw_back_fc_hiddEe0.h"
#include "forw_back_fc_hiddFfa.h"
#include "forw_back_fc_hiddGfk.h"
#include "forw_back_conv_ouHfu.h"
#include "forw_back_conv_ouIfE.h"
#include "forward_conv_out_3.h"
#include "forw_back_fc_out_JfO.h"
#include "forw_back_fc_out_Lf8.h"
#include "forward_fc_out_3_0.h"
#include "forw_back_ctrl_s_axi.h"
#include "forw_back_data_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct forw_back : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_data_AWVALID;
    sc_in< sc_logic > m_axi_data_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_AWID;
    sc_out< sc_lv<8> > m_axi_data_AWLEN;
    sc_out< sc_lv<3> > m_axi_data_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data_AWBURST;
    sc_out< sc_lv<2> > m_axi_data_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data_AWPROT;
    sc_out< sc_lv<4> > m_axi_data_AWQOS;
    sc_out< sc_lv<4> > m_axi_data_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_AWUSER_WIDTH> > m_axi_data_AWUSER;
    sc_out< sc_logic > m_axi_data_WVALID;
    sc_in< sc_logic > m_axi_data_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH/8> > m_axi_data_WSTRB;
    sc_out< sc_logic > m_axi_data_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_WID;
    sc_out< sc_uint<C_M_AXI_DATA_WUSER_WIDTH> > m_axi_data_WUSER;
    sc_out< sc_logic > m_axi_data_ARVALID;
    sc_in< sc_logic > m_axi_data_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_ARID;
    sc_out< sc_lv<8> > m_axi_data_ARLEN;
    sc_out< sc_lv<3> > m_axi_data_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data_ARBURST;
    sc_out< sc_lv<2> > m_axi_data_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data_ARPROT;
    sc_out< sc_lv<4> > m_axi_data_ARQOS;
    sc_out< sc_lv<4> > m_axi_data_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_ARUSER_WIDTH> > m_axi_data_ARUSER;
    sc_in< sc_logic > m_axi_data_RVALID;
    sc_out< sc_logic > m_axi_data_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_RDATA;
    sc_in< sc_logic > m_axi_data_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_RID;
    sc_in< sc_uint<C_M_AXI_DATA_RUSER_WIDTH> > m_axi_data_RUSER;
    sc_in< sc_lv<2> > m_axi_data_RRESP;
    sc_in< sc_logic > m_axi_data_BVALID;
    sc_out< sc_logic > m_axi_data_BREADY;
    sc_in< sc_lv<2> > m_axi_data_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUSER_WIDTH> > m_axi_data_BUSER;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const6;


    // Module declarations
    forw_back(sc_module_name name);
    SC_HAS_PROCESS(forw_back);

    ~forw_back();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    forw_back_mnist_dAem* mnist_data_U;
    forw_back_conv_keBew* conv_kernel_1_U;
    forw_back_conv_keBew* conv_kernel_2_U;
    forw_back_conv_keBew* conv_kernel_3_U;
    forw_back_fc_hiddEe0* fc_hidden_layer1_U;
    forw_back_fc_hiddFfa* fc_hidden_layer2_U;
    forw_back_fc_hiddGfk* fc_hidden_layer3_U;
    forw_back_conv_ouHfu* conv_out_1_U;
    forw_back_conv_ouIfE* conv_out_2_U;
    forward_conv_out_3* fc_in_1_0_U;
    forw_back_fc_out_JfO* fc_out_1_0_U;
    forw_back_fc_out_JfO* fc_in_2_relu1_0_U;
    forw_back_fc_out_Lf8* fc_out_2_0_U;
    forw_back_fc_out_Lf8* fc_in_3_relu2_0_U;
    forward_fc_out_3_0* probability_result_U;
    forw_back_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* forw_back_ctrl_s_axi_U;
    forw_back_data_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_ID_WIDTH,C_M_AXI_DATA_ADDR_WIDTH,C_M_AXI_DATA_DATA_WIDTH,C_M_AXI_DATA_AWUSER_WIDTH,C_M_AXI_DATA_ARUSER_WIDTH,C_M_AXI_DATA_WUSER_WIDTH,C_M_AXI_DATA_RUSER_WIDTH,C_M_AXI_DATA_BUSER_WIDTH,C_M_AXI_DATA_USER_VALUE,C_M_AXI_DATA_PROT_VALUE,C_M_AXI_DATA_CACHE_VALUE>* forw_back_data_m_axi_U;
    forward* grp_forward_fu_786;
    backward* grp_backward_fu_824;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<109> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > flag;
    sc_signal< sc_lv<32> > in_r;
    sc_signal< sc_lv<32> > conv1;
    sc_signal< sc_lv<32> > conv2;
    sc_signal< sc_lv<32> > conv3;
    sc_signal< sc_lv<32> > fc1;
    sc_signal< sc_lv<32> > fc2;
    sc_signal< sc_lv<32> > fc3;
    sc_signal< sc_lv<32> > out_r;
    sc_signal< sc_lv<32> > label_r;
    sc_signal< sc_lv<32> > lr;
    sc_signal< sc_lv<10> > mnist_data_address0;
    sc_signal< sc_logic > mnist_data_ce0;
    sc_signal< sc_logic > mnist_data_we0;
    sc_signal< sc_lv<32> > mnist_data_q0;
    sc_signal< sc_lv<4> > conv_kernel_1_address0;
    sc_signal< sc_logic > conv_kernel_1_ce0;
    sc_signal< sc_logic > conv_kernel_1_we0;
    sc_signal< sc_lv<32> > conv_kernel_1_d0;
    sc_signal< sc_lv<32> > conv_kernel_1_q0;
    sc_signal< sc_lv<4> > conv_kernel_2_address0;
    sc_signal< sc_logic > conv_kernel_2_ce0;
    sc_signal< sc_logic > conv_kernel_2_we0;
    sc_signal< sc_lv<32> > conv_kernel_2_d0;
    sc_signal< sc_lv<32> > conv_kernel_2_q0;
    sc_signal< sc_lv<4> > conv_kernel_3_address0;
    sc_signal< sc_logic > conv_kernel_3_ce0;
    sc_signal< sc_logic > conv_kernel_3_we0;
    sc_signal< sc_lv<32> > conv_kernel_3_d0;
    sc_signal< sc_lv<32> > conv_kernel_3_q0;
    sc_signal< sc_lv<17> > fc_hidden_layer1_address0;
    sc_signal< sc_logic > fc_hidden_layer1_ce0;
    sc_signal< sc_logic > fc_hidden_layer1_we0;
    sc_signal< sc_lv<32> > fc_hidden_layer1_d0;
    sc_signal< sc_lv<32> > fc_hidden_layer1_q0;
    sc_signal< sc_lv<13> > fc_hidden_layer2_address0;
    sc_signal< sc_logic > fc_hidden_layer2_ce0;
    sc_signal< sc_lv<32> > fc_hidden_layer2_q0;
    sc_signal< sc_lv<13> > fc_hidden_layer2_address1;
    sc_signal< sc_logic > fc_hidden_layer2_ce1;
    sc_signal< sc_logic > fc_hidden_layer2_we1;
    sc_signal< sc_lv<32> > fc_hidden_layer2_d1;
    sc_signal< sc_lv<9> > fc_hidden_layer3_address0;
    sc_signal< sc_logic > fc_hidden_layer3_ce0;
    sc_signal< sc_logic > fc_hidden_layer3_we0;
    sc_signal< sc_lv<32> > fc_hidden_layer3_d0;
    sc_signal< sc_lv<32> > fc_hidden_layer3_q0;
    sc_signal< sc_lv<10> > conv_out_1_address0;
    sc_signal< sc_logic > conv_out_1_ce0;
    sc_signal< sc_logic > conv_out_1_we0;
    sc_signal< sc_lv<32> > conv_out_1_q0;
    sc_signal< sc_lv<10> > conv_out_2_address0;
    sc_signal< sc_logic > conv_out_2_ce0;
    sc_signal< sc_logic > conv_out_2_we0;
    sc_signal< sc_lv<32> > conv_out_2_q0;
    sc_signal< sc_lv<10> > fc_in_1_0_address0;
    sc_signal< sc_logic > fc_in_1_0_ce0;
    sc_signal< sc_logic > fc_in_1_0_we0;
    sc_signal< sc_lv<32> > fc_in_1_0_q0;
    sc_signal< sc_lv<8> > fc_out_1_0_address0;
    sc_signal< sc_logic > fc_out_1_0_ce0;
    sc_signal< sc_logic > fc_out_1_0_we0;
    sc_signal< sc_lv<32> > fc_out_1_0_q0;
    sc_signal< sc_lv<8> > fc_in_2_relu1_0_address0;
    sc_signal< sc_logic > fc_in_2_relu1_0_ce0;
    sc_signal< sc_logic > fc_in_2_relu1_0_we0;
    sc_signal< sc_lv<32> > fc_in_2_relu1_0_q0;
    sc_signal< sc_lv<6> > fc_out_2_0_address0;
    sc_signal< sc_logic > fc_out_2_0_ce0;
    sc_signal< sc_logic > fc_out_2_0_we0;
    sc_signal< sc_lv<32> > fc_out_2_0_q0;
    sc_signal< sc_lv<6> > fc_in_3_relu2_0_address0;
    sc_signal< sc_logic > fc_in_3_relu2_0_ce0;
    sc_signal< sc_logic > fc_in_3_relu2_0_we0;
    sc_signal< sc_lv<32> > fc_in_3_relu2_0_q0;
    sc_signal< sc_lv<4> > probability_result_address0;
    sc_signal< sc_logic > probability_result_ce0;
    sc_signal< sc_logic > probability_result_we0;
    sc_signal< sc_lv<32> > probability_result_q0;
    sc_signal< sc_logic > data_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_lv<1> > icmp_ln215_reg_1499;
    sc_signal< sc_logic > data_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp14_iter2;
    sc_signal< bool > ap_block_pp14_stage0;
    sc_signal< sc_lv<1> > icmp_ln217_reg_1631;
    sc_signal< sc_lv<1> > icmp_ln217_reg_1631_pp14_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_logic > data_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter2;
    sc_signal< bool > ap_block_pp7_stage0;
    sc_signal< sc_lv<1> > icmp_ln222_reg_1503;
    sc_signal< sc_lv<1> > icmp_ln222_reg_1503_pp7_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state139;
    sc_signal< sc_logic > data_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_logic > data_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter1;
    sc_signal< bool > ap_block_pp6_stage0;
    sc_signal< sc_lv<1> > icmp_ln213_reg_1485;
    sc_signal< sc_logic > ap_CS_fsm_state123;
    sc_signal< sc_logic > ap_enable_reg_pp13_iter2;
    sc_signal< bool > ap_block_pp13_stage0;
    sc_signal< sc_lv<1> > icmp_ln229_reg_1612;
    sc_signal< sc_lv<1> > icmp_ln229_reg_1612_pp13_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state131;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<1> > icmp_ln212_reg_1471;
    sc_signal< sc_logic > ap_CS_fsm_state115;
    sc_signal< sc_logic > ap_enable_reg_pp12_iter2;
    sc_signal< bool > ap_block_pp12_stage0;
    sc_signal< sc_lv<1> > icmp_ln228_reg_1593;
    sc_signal< sc_lv<1> > icmp_ln228_reg_1593_pp12_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > icmp_ln211_reg_1457;
    sc_signal< sc_logic > ap_CS_fsm_state107;
    sc_signal< sc_logic > ap_enable_reg_pp11_iter2;
    sc_signal< bool > ap_block_pp11_stage0;
    sc_signal< sc_lv<1> > icmp_ln227_reg_1574;
    sc_signal< sc_lv<1> > icmp_ln227_reg_1574_pp11_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln210_reg_1443;
    sc_signal< sc_logic > ap_CS_fsm_state99;
    sc_signal< sc_logic > ap_enable_reg_pp10_iter2;
    sc_signal< bool > ap_block_pp10_stage0;
    sc_signal< sc_lv<1> > icmp_ln226_reg_1555;
    sc_signal< sc_lv<1> > icmp_ln226_reg_1555_pp10_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln209_reg_1429;
    sc_signal< sc_logic > ap_CS_fsm_state91;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter2;
    sc_signal< bool > ap_block_pp9_stage0;
    sc_signal< sc_lv<1> > icmp_ln225_reg_1536;
    sc_signal< sc_lv<1> > icmp_ln225_reg_1536_pp9_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln208_reg_1415;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter2;
    sc_signal< bool > ap_block_pp8_stage0;
    sc_signal< sc_lv<1> > icmp_ln224_reg_1517;
    sc_signal< sc_lv<1> > icmp_ln224_reg_1517_pp8_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln207_reg_1401;
    sc_signal< sc_logic > data_AWVALID;
    sc_signal< sc_logic > data_AWREADY;
    sc_signal< sc_lv<32> > data_AWADDR;
    sc_signal< sc_lv<32> > data_AWLEN;
    sc_signal< sc_logic > data_WVALID;
    sc_signal< sc_logic > data_WREADY;
    sc_signal< sc_lv<32> > data_WDATA;
    sc_signal< sc_logic > data_ARVALID;
    sc_signal< sc_logic > data_ARREADY;
    sc_signal< sc_lv<32> > data_ARADDR;
    sc_signal< sc_lv<1> > data_ARID;
    sc_signal< sc_lv<32> > data_ARLEN;
    sc_signal< sc_lv<3> > data_ARSIZE;
    sc_signal< sc_lv<2> > data_ARBURST;
    sc_signal< sc_lv<2> > data_ARLOCK;
    sc_signal< sc_lv<4> > data_ARCACHE;
    sc_signal< sc_lv<3> > data_ARPROT;
    sc_signal< sc_lv<4> > data_ARQOS;
    sc_signal< sc_lv<4> > data_ARREGION;
    sc_signal< sc_lv<1> > data_ARUSER;
    sc_signal< sc_logic > data_RVALID;
    sc_signal< sc_logic > data_RREADY;
    sc_signal< sc_lv<32> > data_RDATA;
    sc_signal< sc_logic > data_RLAST;
    sc_signal< sc_lv<1> > data_RID;
    sc_signal< sc_lv<1> > data_RUSER;
    sc_signal< sc_lv<2> > data_RRESP;
    sc_signal< sc_logic > data_BVALID;
    sc_signal< sc_logic > data_BREADY;
    sc_signal< sc_lv<2> > data_BRESP;
    sc_signal< sc_lv<1> > data_BID;
    sc_signal< sc_lv<1> > data_BUSER;
    sc_signal< sc_lv<10> > phi_ln207_reg_614;
    sc_signal< sc_lv<10> > phi_ln207_reg_614_pp0_iter1_reg;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln208_reg_626;
    sc_signal< sc_lv<4> > phi_ln208_reg_626_pp1_iter1_reg;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln209_reg_638;
    sc_signal< sc_lv<4> > phi_ln209_reg_638_pp2_iter1_reg;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state31_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln210_reg_650;
    sc_signal< sc_lv<4> > phi_ln210_reg_650_pp3_iter1_reg;
    sc_signal< bool > ap_block_state39_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state40_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state41_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<17> > phi_ln211_reg_662;
    sc_signal< sc_lv<17> > phi_ln211_reg_662_pp4_iter1_reg;
    sc_signal< bool > ap_block_state49_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state50_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state51_pp4_stage0_iter2;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<13> > phi_ln212_reg_674;
    sc_signal< sc_lv<13> > phi_ln212_reg_674_pp5_iter1_reg;
    sc_signal< bool > ap_block_state59_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state60_pp5_stage0_iter1;
    sc_signal< bool > ap_block_state61_pp5_stage0_iter2;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<9> > phi_ln213_reg_686;
    sc_signal< sc_lv<9> > phi_ln213_reg_686_pp6_iter1_reg;
    sc_signal< bool > ap_block_state69_pp6_stage0_iter0;
    sc_signal< bool > ap_block_state70_pp6_stage0_iter1;
    sc_signal< bool > ap_block_state71_pp6_stage0_iter2;
    sc_signal< bool > ap_block_pp6_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln222_reg_698;
    sc_signal< sc_lv<4> > phi_ln224_reg_709;
    sc_signal< sc_lv<4> > phi_ln225_reg_720;
    sc_signal< sc_lv<4> > phi_ln226_reg_731;
    sc_signal< sc_lv<17> > phi_ln227_reg_742;
    sc_signal< sc_lv<13> > phi_ln228_reg_753;
    sc_signal< sc_lv<9> > phi_ln229_reg_764;
    sc_signal< sc_lv<4> > phi_ln217_reg_775;
    sc_signal< sc_lv<32> > reg_862;
    sc_signal< sc_logic > ap_CS_fsm_pp7_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter1;
    sc_signal< bool > ap_block_state76_pp7_stage0_iter0;
    sc_signal< bool > ap_block_state77_pp7_stage0_iter1;
    sc_signal< bool > ap_block_state78_pp7_stage0_iter2;
    sc_signal< bool > ap_block_state78_io;
    sc_signal< bool > ap_block_pp7_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp14_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp14_iter1;
    sc_signal< bool > ap_block_state132_pp14_stage0_iter0;
    sc_signal< bool > ap_block_state133_pp14_stage0_iter1;
    sc_signal< bool > ap_block_state134_pp14_stage0_iter2;
    sc_signal< bool > ap_block_state134_io;
    sc_signal< bool > ap_block_pp14_stage0_11001;
    sc_signal< sc_lv<32> > label_read_reg_1291;
    sc_signal< sc_lv<32> > flag_read_reg_1296;
    sc_signal< sc_lv<30> > lr1_reg_1301;
    sc_signal< sc_lv<30> > out1_reg_1306;
    sc_signal< sc_lv<30> > fc_reg_1311;
    sc_signal< sc_lv<30> > fc4_reg_1316;
    sc_signal< sc_lv<30> > fc5_reg_1321;
    sc_signal< sc_lv<30> > conv_reg_1326;
    sc_signal< sc_lv<30> > conv4_reg_1331;
    sc_signal< sc_lv<30> > conv5_reg_1336;
    sc_signal< sc_lv<30> > in1_reg_1341;
    sc_signal< sc_lv<32> > data_addr_reg_1352;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > data_addr_1_reg_1359;
    sc_signal< sc_lv<32> > data_addr_2_reg_1366;
    sc_signal< sc_lv<32> > data_addr_3_reg_1373;
    sc_signal< sc_lv<32> > data_addr_4_reg_1380;
    sc_signal< sc_lv<32> > data_addr_5_reg_1387;
    sc_signal< sc_lv<32> > data_addr_6_reg_1394;
    sc_signal< sc_lv<1> > icmp_ln207_fu_1031_p2;
    sc_signal< sc_lv<1> > icmp_ln207_reg_1401_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln207_fu_1037_p2;
    sc_signal< sc_lv<10> > add_ln207_reg_1405;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > data_addr_7_read_reg_1410;
    sc_signal< sc_lv<1> > icmp_ln208_fu_1048_p2;
    sc_signal< sc_lv<1> > icmp_ln208_reg_1415_pp1_iter1_reg;
    sc_signal< sc_lv<4> > add_ln208_fu_1054_p2;
    sc_signal< sc_lv<4> > add_ln208_reg_1419;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > data_addr_6_read_reg_1424;
    sc_signal< sc_lv<1> > icmp_ln209_fu_1065_p2;
    sc_signal< sc_lv<1> > icmp_ln209_reg_1429_pp2_iter1_reg;
    sc_signal< sc_lv<4> > add_ln209_fu_1071_p2;
    sc_signal< sc_lv<4> > add_ln209_reg_1433;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > data_addr_5_read_reg_1438;
    sc_signal< sc_lv<1> > icmp_ln210_fu_1082_p2;
    sc_signal< sc_lv<1> > icmp_ln210_reg_1443_pp3_iter1_reg;
    sc_signal< sc_lv<4> > add_ln210_fu_1088_p2;
    sc_signal< sc_lv<4> > add_ln210_reg_1447;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > data_addr_4_read_reg_1452;
    sc_signal< sc_lv<1> > icmp_ln211_fu_1099_p2;
    sc_signal< sc_lv<1> > icmp_ln211_reg_1457_pp4_iter1_reg;
    sc_signal< sc_lv<17> > add_ln211_fu_1105_p2;
    sc_signal< sc_lv<17> > add_ln211_reg_1461;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<32> > data_addr_3_read_reg_1466;
    sc_signal< sc_lv<1> > icmp_ln212_fu_1116_p2;
    sc_signal< sc_lv<1> > icmp_ln212_reg_1471_pp5_iter1_reg;
    sc_signal< sc_lv<13> > add_ln212_fu_1122_p2;
    sc_signal< sc_lv<13> > add_ln212_reg_1475;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<32> > data_addr_2_read_reg_1480;
    sc_signal< sc_lv<1> > icmp_ln213_fu_1133_p2;
    sc_signal< sc_lv<1> > icmp_ln213_reg_1485_pp6_iter1_reg;
    sc_signal< sc_lv<9> > add_ln213_fu_1139_p2;
    sc_signal< sc_lv<9> > add_ln213_reg_1489;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter0;
    sc_signal< sc_lv<32> > data_addr_1_read_reg_1494;
    sc_signal< sc_lv<1> > icmp_ln215_fu_1150_p2;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_lv<1> > icmp_ln222_fu_1155_p2;
    sc_signal< sc_lv<4> > add_ln222_fu_1161_p2;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter0;
    sc_signal< sc_lv<1> > icmp_ln224_fu_1172_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp8_stage0;
    sc_signal< bool > ap_block_state84_pp8_stage0_iter0;
    sc_signal< bool > ap_block_state85_pp8_stage0_iter1;
    sc_signal< bool > ap_block_state86_pp8_stage0_iter2;
    sc_signal< bool > ap_block_state86_io;
    sc_signal< bool > ap_block_pp8_stage0_11001;
    sc_signal< sc_lv<4> > add_ln224_fu_1178_p2;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter0;
    sc_signal< sc_lv<32> > conv_kernel_1_load_reg_1531;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter1;
    sc_signal< sc_lv<1> > icmp_ln225_fu_1189_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp9_stage0;
    sc_signal< bool > ap_block_state92_pp9_stage0_iter0;
    sc_signal< bool > ap_block_state93_pp9_stage0_iter1;
    sc_signal< bool > ap_block_state94_pp9_stage0_iter2;
    sc_signal< bool > ap_block_state94_io;
    sc_signal< bool > ap_block_pp9_stage0_11001;
    sc_signal< sc_lv<4> > add_ln225_fu_1195_p2;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter0;
    sc_signal< sc_lv<32> > conv_kernel_2_load_reg_1550;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter1;
    sc_signal< sc_lv<1> > icmp_ln226_fu_1206_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp10_stage0;
    sc_signal< bool > ap_block_state100_pp10_stage0_iter0;
    sc_signal< bool > ap_block_state101_pp10_stage0_iter1;
    sc_signal< bool > ap_block_state102_pp10_stage0_iter2;
    sc_signal< bool > ap_block_state102_io;
    sc_signal< bool > ap_block_pp10_stage0_11001;
    sc_signal< sc_lv<4> > add_ln226_fu_1212_p2;
    sc_signal< sc_logic > ap_enable_reg_pp10_iter0;
    sc_signal< sc_lv<32> > conv_kernel_3_load_reg_1569;
    sc_signal< sc_logic > ap_enable_reg_pp10_iter1;
    sc_signal< sc_lv<1> > icmp_ln227_fu_1223_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp11_stage0;
    sc_signal< bool > ap_block_state108_pp11_stage0_iter0;
    sc_signal< bool > ap_block_state109_pp11_stage0_iter1;
    sc_signal< bool > ap_block_state110_pp11_stage0_iter2;
    sc_signal< bool > ap_block_state110_io;
    sc_signal< bool > ap_block_pp11_stage0_11001;
    sc_signal< sc_lv<17> > add_ln227_fu_1229_p2;
    sc_signal< sc_logic > ap_enable_reg_pp11_iter0;
    sc_signal< sc_lv<32> > fc_hidden_layer1_loa_reg_1588;
    sc_signal< sc_logic > ap_enable_reg_pp11_iter1;
    sc_signal< sc_lv<1> > icmp_ln228_fu_1240_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp12_stage0;
    sc_signal< bool > ap_block_state116_pp12_stage0_iter0;
    sc_signal< bool > ap_block_state117_pp12_stage0_iter1;
    sc_signal< bool > ap_block_state118_pp12_stage0_iter2;
    sc_signal< bool > ap_block_state118_io;
    sc_signal< bool > ap_block_pp12_stage0_11001;
    sc_signal< sc_lv<13> > add_ln228_fu_1246_p2;
    sc_signal< sc_logic > ap_enable_reg_pp12_iter0;
    sc_signal< sc_lv<32> > fc_hidden_layer2_loa_reg_1607;
    sc_signal< sc_logic > ap_enable_reg_pp12_iter1;
    sc_signal< sc_lv<1> > icmp_ln229_fu_1257_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp13_stage0;
    sc_signal< bool > ap_block_state124_pp13_stage0_iter0;
    sc_signal< bool > ap_block_state125_pp13_stage0_iter1;
    sc_signal< bool > ap_block_state126_pp13_stage0_iter2;
    sc_signal< bool > ap_block_state126_io;
    sc_signal< bool > ap_block_pp13_stage0_11001;
    sc_signal< sc_lv<9> > add_ln229_fu_1263_p2;
    sc_signal< sc_logic > ap_enable_reg_pp13_iter0;
    sc_signal< sc_lv<32> > fc_hidden_layer3_loa_reg_1626;
    sc_signal< sc_logic > ap_enable_reg_pp13_iter1;
    sc_signal< sc_lv<1> > icmp_ln217_fu_1274_p2;
    sc_signal< sc_lv<4> > add_ln217_fu_1280_p2;
    sc_signal< sc_logic > ap_enable_reg_pp14_iter0;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state29;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state39;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state49;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state59;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state68;
    sc_signal< bool > ap_block_pp6_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp6_exit_iter0_state69;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter2;
    sc_signal< sc_logic > grp_backward_fu_824_ap_ready;
    sc_signal< sc_logic > grp_backward_fu_824_ap_done;
    sc_signal< bool > ap_block_pp7_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp7_exit_iter0_state76;
    sc_signal< bool > ap_block_pp8_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp8_exit_iter0_state84;
    sc_signal< bool > ap_block_pp9_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp9_exit_iter0_state92;
    sc_signal< bool > ap_block_pp10_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp10_exit_iter0_state100;
    sc_signal< bool > ap_block_pp11_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp11_exit_iter0_state108;
    sc_signal< bool > ap_block_pp12_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp12_exit_iter0_state116;
    sc_signal< bool > ap_block_pp13_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp13_exit_iter0_state124;
    sc_signal< bool > ap_block_state73_io;
    sc_signal< sc_logic > grp_forward_fu_786_ap_ready;
    sc_signal< sc_logic > grp_forward_fu_786_ap_done;
    sc_signal< bool > ap_block_pp14_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp14_exit_iter0_state132;
    sc_signal< sc_logic > grp_forward_fu_786_ap_start;
    sc_signal< sc_logic > grp_forward_fu_786_ap_idle;
    sc_signal< sc_lv<10> > grp_forward_fu_786_mnist_data_address0;
    sc_signal< sc_logic > grp_forward_fu_786_mnist_data_ce0;
    sc_signal< sc_lv<4> > grp_forward_fu_786_conv_kernel_1_address0;
    sc_signal< sc_logic > grp_forward_fu_786_conv_kernel_1_ce0;
    sc_signal< sc_lv<10> > grp_forward_fu_786_conv_out_1_address0;
    sc_signal< sc_logic > grp_forward_fu_786_conv_out_1_ce0;
    sc_signal< sc_logic > grp_forward_fu_786_conv_out_1_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_786_conv_out_1_d0;
    sc_signal< sc_lv<4> > grp_forward_fu_786_conv_kernel_2_address0;
    sc_signal< sc_logic > grp_forward_fu_786_conv_kernel_2_ce0;
    sc_signal< sc_lv<10> > grp_forward_fu_786_conv_out_2_address0;
    sc_signal< sc_logic > grp_forward_fu_786_conv_out_2_ce0;
    sc_signal< sc_logic > grp_forward_fu_786_conv_out_2_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_786_conv_out_2_d0;
    sc_signal< sc_lv<4> > grp_forward_fu_786_conv_kernel_3_address0;
    sc_signal< sc_logic > grp_forward_fu_786_conv_kernel_3_ce0;
    sc_signal< sc_lv<10> > grp_forward_fu_786_fc_in_1_0_address0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_in_1_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_in_1_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_786_fc_in_1_0_d0;
    sc_signal< sc_lv<8> > grp_forward_fu_786_fc_out_1_0_address0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_out_1_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_out_1_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_786_fc_out_1_0_d0;
    sc_signal< sc_lv<17> > grp_forward_fu_786_fc_hidden_layer1_address0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_hidden_layer1_ce0;
    sc_signal< sc_lv<8> > grp_forward_fu_786_fc_in_2_relu1_0_address0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_in_2_relu1_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_in_2_relu1_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_786_fc_in_2_relu1_0_d0;
    sc_signal< sc_lv<6> > grp_forward_fu_786_fc_out_2_0_address0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_out_2_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_out_2_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_786_fc_out_2_0_d0;
    sc_signal< sc_lv<13> > grp_forward_fu_786_fc_hidden_layer2_address0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_hidden_layer2_ce0;
    sc_signal< sc_lv<6> > grp_forward_fu_786_fc_in_3_relu2_0_address0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_in_3_relu2_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_in_3_relu2_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_786_fc_in_3_relu2_0_d0;
    sc_signal< sc_lv<9> > grp_forward_fu_786_fc_hidden_layer3_address0;
    sc_signal< sc_logic > grp_forward_fu_786_fc_hidden_layer3_ce0;
    sc_signal< sc_lv<4> > grp_forward_fu_786_probability_result_address0;
    sc_signal< sc_logic > grp_forward_fu_786_probability_result_ce0;
    sc_signal< sc_logic > grp_forward_fu_786_probability_result_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_786_probability_result_d0;
    sc_signal< sc_logic > grp_backward_fu_824_ap_start;
    sc_signal< sc_logic > grp_backward_fu_824_ap_idle;
    sc_signal< sc_logic > grp_backward_fu_824_m_axi_lr_in_AWVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_824_m_axi_lr_in_AWADDR;
    sc_signal< sc_lv<1> > grp_backward_fu_824_m_axi_lr_in_AWID;
    sc_signal< sc_lv<32> > grp_backward_fu_824_m_axi_lr_in_AWLEN;
    sc_signal< sc_lv<3> > grp_backward_fu_824_m_axi_lr_in_AWSIZE;
    sc_signal< sc_lv<2> > grp_backward_fu_824_m_axi_lr_in_AWBURST;
    sc_signal< sc_lv<2> > grp_backward_fu_824_m_axi_lr_in_AWLOCK;
    sc_signal< sc_lv<4> > grp_backward_fu_824_m_axi_lr_in_AWCACHE;
    sc_signal< sc_lv<3> > grp_backward_fu_824_m_axi_lr_in_AWPROT;
    sc_signal< sc_lv<4> > grp_backward_fu_824_m_axi_lr_in_AWQOS;
    sc_signal< sc_lv<4> > grp_backward_fu_824_m_axi_lr_in_AWREGION;
    sc_signal< sc_lv<1> > grp_backward_fu_824_m_axi_lr_in_AWUSER;
    sc_signal< sc_logic > grp_backward_fu_824_m_axi_lr_in_WVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_824_m_axi_lr_in_WDATA;
    sc_signal< sc_lv<4> > grp_backward_fu_824_m_axi_lr_in_WSTRB;
    sc_signal< sc_logic > grp_backward_fu_824_m_axi_lr_in_WLAST;
    sc_signal< sc_lv<1> > grp_backward_fu_824_m_axi_lr_in_WID;
    sc_signal< sc_lv<1> > grp_backward_fu_824_m_axi_lr_in_WUSER;
    sc_signal< sc_logic > grp_backward_fu_824_m_axi_lr_in_ARVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_824_m_axi_lr_in_ARADDR;
    sc_signal< sc_lv<1> > grp_backward_fu_824_m_axi_lr_in_ARID;
    sc_signal< sc_lv<32> > grp_backward_fu_824_m_axi_lr_in_ARLEN;
    sc_signal< sc_lv<3> > grp_backward_fu_824_m_axi_lr_in_ARSIZE;
    sc_signal< sc_lv<2> > grp_backward_fu_824_m_axi_lr_in_ARBURST;
    sc_signal< sc_lv<2> > grp_backward_fu_824_m_axi_lr_in_ARLOCK;
    sc_signal< sc_lv<4> > grp_backward_fu_824_m_axi_lr_in_ARCACHE;
    sc_signal< sc_lv<3> > grp_backward_fu_824_m_axi_lr_in_ARPROT;
    sc_signal< sc_lv<4> > grp_backward_fu_824_m_axi_lr_in_ARQOS;
    sc_signal< sc_lv<4> > grp_backward_fu_824_m_axi_lr_in_ARREGION;
    sc_signal< sc_lv<1> > grp_backward_fu_824_m_axi_lr_in_ARUSER;
    sc_signal< sc_logic > grp_backward_fu_824_m_axi_lr_in_RREADY;
    sc_signal< sc_logic > grp_backward_fu_824_m_axi_lr_in_BREADY;
    sc_signal< sc_lv<4> > grp_backward_fu_824_probability_result_address0;
    sc_signal< sc_logic > grp_backward_fu_824_probability_result_ce0;
    sc_signal< sc_lv<6> > grp_backward_fu_824_fc_in_3_relu2_0_address0;
    sc_signal< sc_logic > grp_backward_fu_824_fc_in_3_relu2_0_ce0;
    sc_signal< sc_lv<9> > grp_backward_fu_824_fc_hidden_layer3_address0;
    sc_signal< sc_logic > grp_backward_fu_824_fc_hidden_layer3_ce0;
    sc_signal< sc_logic > grp_backward_fu_824_fc_hidden_layer3_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_824_fc_hidden_layer3_d0;
    sc_signal< sc_lv<6> > grp_backward_fu_824_fc_out_2_0_address0;
    sc_signal< sc_logic > grp_backward_fu_824_fc_out_2_0_ce0;
    sc_signal< sc_lv<8> > grp_backward_fu_824_fc_in_2_relu1_0_address0;
    sc_signal< sc_logic > grp_backward_fu_824_fc_in_2_relu1_0_ce0;
    sc_signal< sc_lv<13> > grp_backward_fu_824_fc_hidden_layer2_address0;
    sc_signal< sc_logic > grp_backward_fu_824_fc_hidden_layer2_ce0;
    sc_signal< sc_lv<13> > grp_backward_fu_824_fc_hidden_layer2_address1;
    sc_signal< sc_logic > grp_backward_fu_824_fc_hidden_layer2_ce1;
    sc_signal< sc_logic > grp_backward_fu_824_fc_hidden_layer2_we1;
    sc_signal< sc_lv<32> > grp_backward_fu_824_fc_hidden_layer2_d1;
    sc_signal< sc_lv<8> > grp_backward_fu_824_fc_out_1_0_address0;
    sc_signal< sc_logic > grp_backward_fu_824_fc_out_1_0_ce0;
    sc_signal< sc_lv<10> > grp_backward_fu_824_fc_in_1_0_address0;
    sc_signal< sc_logic > grp_backward_fu_824_fc_in_1_0_ce0;
    sc_signal< sc_lv<17> > grp_backward_fu_824_fc_hidden_layer1_address0;
    sc_signal< sc_logic > grp_backward_fu_824_fc_hidden_layer1_ce0;
    sc_signal< sc_logic > grp_backward_fu_824_fc_hidden_layer1_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_824_fc_hidden_layer1_d0;
    sc_signal< sc_lv<10> > grp_backward_fu_824_conv_out_2_address0;
    sc_signal< sc_logic > grp_backward_fu_824_conv_out_2_ce0;
    sc_signal< sc_lv<4> > grp_backward_fu_824_conv_kernel_3_address0;
    sc_signal< sc_logic > grp_backward_fu_824_conv_kernel_3_ce0;
    sc_signal< sc_logic > grp_backward_fu_824_conv_kernel_3_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_824_conv_kernel_3_d0;
    sc_signal< sc_lv<10> > grp_backward_fu_824_conv_out_1_address0;
    sc_signal< sc_logic > grp_backward_fu_824_conv_out_1_ce0;
    sc_signal< sc_lv<4> > grp_backward_fu_824_conv_kernel_2_address0;
    sc_signal< sc_logic > grp_backward_fu_824_conv_kernel_2_ce0;
    sc_signal< sc_logic > grp_backward_fu_824_conv_kernel_2_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_824_conv_kernel_2_d0;
    sc_signal< sc_lv<10> > grp_backward_fu_824_mnist_data_address0;
    sc_signal< sc_logic > grp_backward_fu_824_mnist_data_ce0;
    sc_signal< sc_lv<4> > grp_backward_fu_824_conv_kernel_1_address0;
    sc_signal< sc_logic > grp_backward_fu_824_conv_kernel_1_ce0;
    sc_signal< sc_logic > grp_backward_fu_824_conv_kernel_1_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_824_conv_kernel_1_d0;
    sc_signal< sc_lv<10> > ap_phi_mux_phi_ln207_phi_fu_618_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln208_phi_fu_630_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln209_phi_fu_642_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln210_phi_fu_654_p4;
    sc_signal< sc_lv<17> > ap_phi_mux_phi_ln211_phi_fu_666_p4;
    sc_signal< sc_lv<13> > ap_phi_mux_phi_ln212_phi_fu_678_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_phi_ln213_phi_fu_690_p4;
    sc_signal< sc_logic > grp_forward_fu_786_ap_start_reg;
    sc_signal< sc_logic > grp_backward_fu_824_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_lv<64> > zext_ln207_fu_1043_p1;
    sc_signal< sc_lv<64> > zext_ln208_fu_1060_p1;
    sc_signal< sc_lv<64> > zext_ln209_fu_1077_p1;
    sc_signal< sc_lv<64> > zext_ln210_fu_1094_p1;
    sc_signal< sc_lv<64> > zext_ln211_fu_1111_p1;
    sc_signal< sc_lv<64> > zext_ln212_fu_1128_p1;
    sc_signal< sc_lv<64> > zext_ln213_fu_1145_p1;
    sc_signal< sc_lv<64> > zext_ln222_fu_1167_p1;
    sc_signal< sc_lv<64> > zext_ln224_fu_1184_p1;
    sc_signal< sc_lv<64> > zext_ln225_fu_1201_p1;
    sc_signal< sc_lv<64> > zext_ln226_fu_1218_p1;
    sc_signal< sc_lv<64> > zext_ln227_fu_1235_p1;
    sc_signal< sc_lv<64> > zext_ln228_fu_1252_p1;
    sc_signal< sc_lv<64> > zext_ln229_fu_1269_p1;
    sc_signal< sc_lv<64> > zext_ln217_fu_1286_p1;
    sc_signal< sc_lv<64> > empty_29_fu_958_p1;
    sc_signal< sc_lv<64> > empty_fu_968_p1;
    sc_signal< sc_lv<64> > empty_23_fu_977_p1;
    sc_signal< sc_lv<64> > empty_24_fu_986_p1;
    sc_signal< sc_lv<64> > empty_25_fu_995_p1;
    sc_signal< sc_lv<64> > empty_26_fu_1004_p1;
    sc_signal< sc_lv<64> > empty_27_fu_1013_p1;
    sc_signal< sc_lv<64> > empty_28_fu_1022_p1;
    sc_signal< bool > ap_block_state131;
    sc_signal< bool > ap_block_pp7_stage0_01001;
    sc_signal< bool > ap_block_pp8_stage0_01001;
    sc_signal< bool > ap_block_pp9_stage0_01001;
    sc_signal< bool > ap_block_pp10_stage0_01001;
    sc_signal< bool > ap_block_pp11_stage0_01001;
    sc_signal< bool > ap_block_pp12_stage0_01001;
    sc_signal< bool > ap_block_pp13_stage0_01001;
    sc_signal< bool > ap_block_pp14_stage0_01001;
    sc_signal< sc_lv<109> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< sc_logic > ap_idle_pp6;
    sc_signal< sc_logic > ap_enable_pp6;
    sc_signal< sc_logic > ap_idle_pp7;
    sc_signal< sc_logic > ap_enable_pp7;
    sc_signal< sc_logic > ap_idle_pp8;
    sc_signal< sc_logic > ap_enable_pp8;
    sc_signal< sc_logic > ap_idle_pp9;
    sc_signal< sc_logic > ap_enable_pp9;
    sc_signal< sc_logic > ap_idle_pp10;
    sc_signal< sc_logic > ap_enable_pp10;
    sc_signal< sc_logic > ap_idle_pp11;
    sc_signal< sc_logic > ap_enable_pp11;
    sc_signal< sc_logic > ap_idle_pp12;
    sc_signal< sc_logic > ap_enable_pp12;
    sc_signal< sc_logic > ap_idle_pp13;
    sc_signal< sc_logic > ap_enable_pp13;
    sc_signal< sc_logic > ap_idle_pp14;
    sc_signal< sc_logic > ap_enable_pp14;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<109> ap_ST_fsm_state1;
    static const sc_lv<109> ap_ST_fsm_state2;
    static const sc_lv<109> ap_ST_fsm_state3;
    static const sc_lv<109> ap_ST_fsm_state4;
    static const sc_lv<109> ap_ST_fsm_state5;
    static const sc_lv<109> ap_ST_fsm_state6;
    static const sc_lv<109> ap_ST_fsm_state7;
    static const sc_lv<109> ap_ST_fsm_state8;
    static const sc_lv<109> ap_ST_fsm_pp0_stage0;
    static const sc_lv<109> ap_ST_fsm_state12;
    static const sc_lv<109> ap_ST_fsm_state13;
    static const sc_lv<109> ap_ST_fsm_state14;
    static const sc_lv<109> ap_ST_fsm_state15;
    static const sc_lv<109> ap_ST_fsm_state16;
    static const sc_lv<109> ap_ST_fsm_state17;
    static const sc_lv<109> ap_ST_fsm_state18;
    static const sc_lv<109> ap_ST_fsm_pp1_stage0;
    static const sc_lv<109> ap_ST_fsm_state22;
    static const sc_lv<109> ap_ST_fsm_state23;
    static const sc_lv<109> ap_ST_fsm_state24;
    static const sc_lv<109> ap_ST_fsm_state25;
    static const sc_lv<109> ap_ST_fsm_state26;
    static const sc_lv<109> ap_ST_fsm_state27;
    static const sc_lv<109> ap_ST_fsm_state28;
    static const sc_lv<109> ap_ST_fsm_pp2_stage0;
    static const sc_lv<109> ap_ST_fsm_state32;
    static const sc_lv<109> ap_ST_fsm_state33;
    static const sc_lv<109> ap_ST_fsm_state34;
    static const sc_lv<109> ap_ST_fsm_state35;
    static const sc_lv<109> ap_ST_fsm_state36;
    static const sc_lv<109> ap_ST_fsm_state37;
    static const sc_lv<109> ap_ST_fsm_state38;
    static const sc_lv<109> ap_ST_fsm_pp3_stage0;
    static const sc_lv<109> ap_ST_fsm_state42;
    static const sc_lv<109> ap_ST_fsm_state43;
    static const sc_lv<109> ap_ST_fsm_state44;
    static const sc_lv<109> ap_ST_fsm_state45;
    static const sc_lv<109> ap_ST_fsm_state46;
    static const sc_lv<109> ap_ST_fsm_state47;
    static const sc_lv<109> ap_ST_fsm_state48;
    static const sc_lv<109> ap_ST_fsm_pp4_stage0;
    static const sc_lv<109> ap_ST_fsm_state52;
    static const sc_lv<109> ap_ST_fsm_state53;
    static const sc_lv<109> ap_ST_fsm_state54;
    static const sc_lv<109> ap_ST_fsm_state55;
    static const sc_lv<109> ap_ST_fsm_state56;
    static const sc_lv<109> ap_ST_fsm_state57;
    static const sc_lv<109> ap_ST_fsm_state58;
    static const sc_lv<109> ap_ST_fsm_pp5_stage0;
    static const sc_lv<109> ap_ST_fsm_state62;
    static const sc_lv<109> ap_ST_fsm_state63;
    static const sc_lv<109> ap_ST_fsm_state64;
    static const sc_lv<109> ap_ST_fsm_state65;
    static const sc_lv<109> ap_ST_fsm_state66;
    static const sc_lv<109> ap_ST_fsm_state67;
    static const sc_lv<109> ap_ST_fsm_state68;
    static const sc_lv<109> ap_ST_fsm_pp6_stage0;
    static const sc_lv<109> ap_ST_fsm_state72;
    static const sc_lv<109> ap_ST_fsm_state73;
    static const sc_lv<109> ap_ST_fsm_state74;
    static const sc_lv<109> ap_ST_fsm_state75;
    static const sc_lv<109> ap_ST_fsm_pp7_stage0;
    static const sc_lv<109> ap_ST_fsm_state79;
    static const sc_lv<109> ap_ST_fsm_state80;
    static const sc_lv<109> ap_ST_fsm_state81;
    static const sc_lv<109> ap_ST_fsm_state82;
    static const sc_lv<109> ap_ST_fsm_state83;
    static const sc_lv<109> ap_ST_fsm_pp8_stage0;
    static const sc_lv<109> ap_ST_fsm_state87;
    static const sc_lv<109> ap_ST_fsm_state88;
    static const sc_lv<109> ap_ST_fsm_state89;
    static const sc_lv<109> ap_ST_fsm_state90;
    static const sc_lv<109> ap_ST_fsm_state91;
    static const sc_lv<109> ap_ST_fsm_pp9_stage0;
    static const sc_lv<109> ap_ST_fsm_state95;
    static const sc_lv<109> ap_ST_fsm_state96;
    static const sc_lv<109> ap_ST_fsm_state97;
    static const sc_lv<109> ap_ST_fsm_state98;
    static const sc_lv<109> ap_ST_fsm_state99;
    static const sc_lv<109> ap_ST_fsm_pp10_stage0;
    static const sc_lv<109> ap_ST_fsm_state103;
    static const sc_lv<109> ap_ST_fsm_state104;
    static const sc_lv<109> ap_ST_fsm_state105;
    static const sc_lv<109> ap_ST_fsm_state106;
    static const sc_lv<109> ap_ST_fsm_state107;
    static const sc_lv<109> ap_ST_fsm_pp11_stage0;
    static const sc_lv<109> ap_ST_fsm_state111;
    static const sc_lv<109> ap_ST_fsm_state112;
    static const sc_lv<109> ap_ST_fsm_state113;
    static const sc_lv<109> ap_ST_fsm_state114;
    static const sc_lv<109> ap_ST_fsm_state115;
    static const sc_lv<109> ap_ST_fsm_pp12_stage0;
    static const sc_lv<109> ap_ST_fsm_state119;
    static const sc_lv<109> ap_ST_fsm_state120;
    static const sc_lv<109> ap_ST_fsm_state121;
    static const sc_lv<109> ap_ST_fsm_state122;
    static const sc_lv<109> ap_ST_fsm_state123;
    static const sc_lv<109> ap_ST_fsm_pp13_stage0;
    static const sc_lv<109> ap_ST_fsm_state127;
    static const sc_lv<109> ap_ST_fsm_state128;
    static const sc_lv<109> ap_ST_fsm_state129;
    static const sc_lv<109> ap_ST_fsm_state130;
    static const sc_lv<109> ap_ST_fsm_state131;
    static const sc_lv<109> ap_ST_fsm_pp14_stage0;
    static const sc_lv<109> ap_ST_fsm_state135;
    static const sc_lv<109> ap_ST_fsm_state136;
    static const sc_lv<109> ap_ST_fsm_state137;
    static const sc_lv<109> ap_ST_fsm_state138;
    static const sc_lv<109> ap_ST_fsm_state139;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_6C;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_66;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_USER_VALUE;
    static const int C_M_AXI_DATA_PROT_VALUE;
    static const int C_M_AXI_DATA_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_67;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_55;
    static const sc_lv<32> ap_const_lv32_5B;
    static const sc_lv<32> ap_const_lv32_61;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_384;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_19500;
    static const sc_lv<32> ap_const_lv32_1FA4;
    static const sc_lv<32> ap_const_lv32_1C2;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<10> ap_const_lv10_384;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<17> ap_const_lv17_19500;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<13> ap_const_lv13_1FA4;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<9> ap_const_lv9_1C2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<4> ap_const_lv4_A;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_add_ln207_fu_1037_p2();
    void thread_add_ln208_fu_1054_p2();
    void thread_add_ln209_fu_1071_p2();
    void thread_add_ln210_fu_1088_p2();
    void thread_add_ln211_fu_1105_p2();
    void thread_add_ln212_fu_1122_p2();
    void thread_add_ln213_fu_1139_p2();
    void thread_add_ln217_fu_1280_p2();
    void thread_add_ln222_fu_1161_p2();
    void thread_add_ln224_fu_1178_p2();
    void thread_add_ln225_fu_1195_p2();
    void thread_add_ln226_fu_1212_p2();
    void thread_add_ln227_fu_1229_p2();
    void thread_add_ln228_fu_1246_p2();
    void thread_add_ln229_fu_1263_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp10_stage0();
    void thread_ap_CS_fsm_pp11_stage0();
    void thread_ap_CS_fsm_pp12_stage0();
    void thread_ap_CS_fsm_pp13_stage0();
    void thread_ap_CS_fsm_pp14_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp6_stage0();
    void thread_ap_CS_fsm_pp7_stage0();
    void thread_ap_CS_fsm_pp8_stage0();
    void thread_ap_CS_fsm_pp9_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state107();
    void thread_ap_CS_fsm_state115();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state123();
    void thread_ap_CS_fsm_state131();
    void thread_ap_CS_fsm_state139();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state68();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state83();
    void thread_ap_CS_fsm_state91();
    void thread_ap_CS_fsm_state99();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp10_stage0();
    void thread_ap_block_pp10_stage0_01001();
    void thread_ap_block_pp10_stage0_11001();
    void thread_ap_block_pp10_stage0_subdone();
    void thread_ap_block_pp11_stage0();
    void thread_ap_block_pp11_stage0_01001();
    void thread_ap_block_pp11_stage0_11001();
    void thread_ap_block_pp11_stage0_subdone();
    void thread_ap_block_pp12_stage0();
    void thread_ap_block_pp12_stage0_01001();
    void thread_ap_block_pp12_stage0_11001();
    void thread_ap_block_pp12_stage0_subdone();
    void thread_ap_block_pp13_stage0();
    void thread_ap_block_pp13_stage0_01001();
    void thread_ap_block_pp13_stage0_11001();
    void thread_ap_block_pp13_stage0_subdone();
    void thread_ap_block_pp14_stage0();
    void thread_ap_block_pp14_stage0_01001();
    void thread_ap_block_pp14_stage0_11001();
    void thread_ap_block_pp14_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_pp6_stage0();
    void thread_ap_block_pp6_stage0_11001();
    void thread_ap_block_pp6_stage0_subdone();
    void thread_ap_block_pp7_stage0();
    void thread_ap_block_pp7_stage0_01001();
    void thread_ap_block_pp7_stage0_11001();
    void thread_ap_block_pp7_stage0_subdone();
    void thread_ap_block_pp8_stage0();
    void thread_ap_block_pp8_stage0_01001();
    void thread_ap_block_pp8_stage0_11001();
    void thread_ap_block_pp8_stage0_subdone();
    void thread_ap_block_pp9_stage0();
    void thread_ap_block_pp9_stage0_01001();
    void thread_ap_block_pp9_stage0_11001();
    void thread_ap_block_pp9_stage0_subdone();
    void thread_ap_block_state100_pp10_stage0_iter0();
    void thread_ap_block_state101_pp10_stage0_iter1();
    void thread_ap_block_state102_io();
    void thread_ap_block_state102_pp10_stage0_iter2();
    void thread_ap_block_state108_pp11_stage0_iter0();
    void thread_ap_block_state109_pp11_stage0_iter1();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state110_io();
    void thread_ap_block_state110_pp11_stage0_iter2();
    void thread_ap_block_state116_pp12_stage0_iter0();
    void thread_ap_block_state117_pp12_stage0_iter1();
    void thread_ap_block_state118_io();
    void thread_ap_block_state118_pp12_stage0_iter2();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state124_pp13_stage0_iter0();
    void thread_ap_block_state125_pp13_stage0_iter1();
    void thread_ap_block_state126_io();
    void thread_ap_block_state126_pp13_stage0_iter2();
    void thread_ap_block_state131();
    void thread_ap_block_state132_pp14_stage0_iter0();
    void thread_ap_block_state133_pp14_stage0_iter1();
    void thread_ap_block_state134_io();
    void thread_ap_block_state134_pp14_stage0_iter2();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state21_pp1_stage0_iter2();
    void thread_ap_block_state29_pp2_stage0_iter0();
    void thread_ap_block_state30_pp2_stage0_iter1();
    void thread_ap_block_state31_pp2_stage0_iter2();
    void thread_ap_block_state39_pp3_stage0_iter0();
    void thread_ap_block_state40_pp3_stage0_iter1();
    void thread_ap_block_state41_pp3_stage0_iter2();
    void thread_ap_block_state49_pp4_stage0_iter0();
    void thread_ap_block_state50_pp4_stage0_iter1();
    void thread_ap_block_state51_pp4_stage0_iter2();
    void thread_ap_block_state59_pp5_stage0_iter0();
    void thread_ap_block_state60_pp5_stage0_iter1();
    void thread_ap_block_state61_pp5_stage0_iter2();
    void thread_ap_block_state69_pp6_stage0_iter0();
    void thread_ap_block_state70_pp6_stage0_iter1();
    void thread_ap_block_state71_pp6_stage0_iter2();
    void thread_ap_block_state73_io();
    void thread_ap_block_state76_pp7_stage0_iter0();
    void thread_ap_block_state77_pp7_stage0_iter1();
    void thread_ap_block_state78_io();
    void thread_ap_block_state78_pp7_stage0_iter2();
    void thread_ap_block_state84_pp8_stage0_iter0();
    void thread_ap_block_state85_pp8_stage0_iter1();
    void thread_ap_block_state86_io();
    void thread_ap_block_state86_pp8_stage0_iter2();
    void thread_ap_block_state92_pp9_stage0_iter0();
    void thread_ap_block_state93_pp9_stage0_iter1();
    void thread_ap_block_state94_io();
    void thread_ap_block_state94_pp9_stage0_iter2();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_condition_pp10_exit_iter0_state100();
    void thread_ap_condition_pp11_exit_iter0_state108();
    void thread_ap_condition_pp12_exit_iter0_state116();
    void thread_ap_condition_pp13_exit_iter0_state124();
    void thread_ap_condition_pp14_exit_iter0_state132();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_condition_pp2_exit_iter0_state29();
    void thread_ap_condition_pp3_exit_iter0_state39();
    void thread_ap_condition_pp4_exit_iter0_state49();
    void thread_ap_condition_pp5_exit_iter0_state59();
    void thread_ap_condition_pp6_exit_iter0_state69();
    void thread_ap_condition_pp7_exit_iter0_state76();
    void thread_ap_condition_pp8_exit_iter0_state84();
    void thread_ap_condition_pp9_exit_iter0_state92();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp10();
    void thread_ap_enable_pp11();
    void thread_ap_enable_pp12();
    void thread_ap_enable_pp13();
    void thread_ap_enable_pp14();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_enable_pp6();
    void thread_ap_enable_pp7();
    void thread_ap_enable_pp8();
    void thread_ap_enable_pp9();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp10();
    void thread_ap_idle_pp11();
    void thread_ap_idle_pp12();
    void thread_ap_idle_pp13();
    void thread_ap_idle_pp14();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_idle_pp6();
    void thread_ap_idle_pp7();
    void thread_ap_idle_pp8();
    void thread_ap_idle_pp9();
    void thread_ap_phi_mux_phi_ln207_phi_fu_618_p4();
    void thread_ap_phi_mux_phi_ln208_phi_fu_630_p4();
    void thread_ap_phi_mux_phi_ln209_phi_fu_642_p4();
    void thread_ap_phi_mux_phi_ln210_phi_fu_654_p4();
    void thread_ap_phi_mux_phi_ln211_phi_fu_666_p4();
    void thread_ap_phi_mux_phi_ln212_phi_fu_678_p4();
    void thread_ap_phi_mux_phi_ln213_phi_fu_690_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_conv_kernel_1_address0();
    void thread_conv_kernel_1_ce0();
    void thread_conv_kernel_1_d0();
    void thread_conv_kernel_1_we0();
    void thread_conv_kernel_2_address0();
    void thread_conv_kernel_2_ce0();
    void thread_conv_kernel_2_d0();
    void thread_conv_kernel_2_we0();
    void thread_conv_kernel_3_address0();
    void thread_conv_kernel_3_ce0();
    void thread_conv_kernel_3_d0();
    void thread_conv_kernel_3_we0();
    void thread_conv_out_1_address0();
    void thread_conv_out_1_ce0();
    void thread_conv_out_1_we0();
    void thread_conv_out_2_address0();
    void thread_conv_out_2_ce0();
    void thread_conv_out_2_we0();
    void thread_data_ARADDR();
    void thread_data_ARBURST();
    void thread_data_ARCACHE();
    void thread_data_ARID();
    void thread_data_ARLEN();
    void thread_data_ARLOCK();
    void thread_data_ARPROT();
    void thread_data_ARQOS();
    void thread_data_ARREGION();
    void thread_data_ARSIZE();
    void thread_data_ARUSER();
    void thread_data_ARVALID();
    void thread_data_AWADDR();
    void thread_data_AWLEN();
    void thread_data_AWVALID();
    void thread_data_BREADY();
    void thread_data_RREADY();
    void thread_data_WDATA();
    void thread_data_WVALID();
    void thread_data_blk_n_AR();
    void thread_data_blk_n_AW();
    void thread_data_blk_n_B();
    void thread_data_blk_n_R();
    void thread_data_blk_n_W();
    void thread_empty_23_fu_977_p1();
    void thread_empty_24_fu_986_p1();
    void thread_empty_25_fu_995_p1();
    void thread_empty_26_fu_1004_p1();
    void thread_empty_27_fu_1013_p1();
    void thread_empty_28_fu_1022_p1();
    void thread_empty_29_fu_958_p1();
    void thread_empty_fu_968_p1();
    void thread_fc_hidden_layer1_address0();
    void thread_fc_hidden_layer1_ce0();
    void thread_fc_hidden_layer1_d0();
    void thread_fc_hidden_layer1_we0();
    void thread_fc_hidden_layer2_address0();
    void thread_fc_hidden_layer2_address1();
    void thread_fc_hidden_layer2_ce0();
    void thread_fc_hidden_layer2_ce1();
    void thread_fc_hidden_layer2_d1();
    void thread_fc_hidden_layer2_we1();
    void thread_fc_hidden_layer3_address0();
    void thread_fc_hidden_layer3_ce0();
    void thread_fc_hidden_layer3_d0();
    void thread_fc_hidden_layer3_we0();
    void thread_fc_in_1_0_address0();
    void thread_fc_in_1_0_ce0();
    void thread_fc_in_1_0_we0();
    void thread_fc_in_2_relu1_0_address0();
    void thread_fc_in_2_relu1_0_ce0();
    void thread_fc_in_2_relu1_0_we0();
    void thread_fc_in_3_relu2_0_address0();
    void thread_fc_in_3_relu2_0_ce0();
    void thread_fc_in_3_relu2_0_we0();
    void thread_fc_out_1_0_address0();
    void thread_fc_out_1_0_ce0();
    void thread_fc_out_1_0_we0();
    void thread_fc_out_2_0_address0();
    void thread_fc_out_2_0_ce0();
    void thread_fc_out_2_0_we0();
    void thread_grp_backward_fu_824_ap_start();
    void thread_grp_forward_fu_786_ap_start();
    void thread_icmp_ln207_fu_1031_p2();
    void thread_icmp_ln208_fu_1048_p2();
    void thread_icmp_ln209_fu_1065_p2();
    void thread_icmp_ln210_fu_1082_p2();
    void thread_icmp_ln211_fu_1099_p2();
    void thread_icmp_ln212_fu_1116_p2();
    void thread_icmp_ln213_fu_1133_p2();
    void thread_icmp_ln215_fu_1150_p2();
    void thread_icmp_ln217_fu_1274_p2();
    void thread_icmp_ln222_fu_1155_p2();
    void thread_icmp_ln224_fu_1172_p2();
    void thread_icmp_ln225_fu_1189_p2();
    void thread_icmp_ln226_fu_1206_p2();
    void thread_icmp_ln227_fu_1223_p2();
    void thread_icmp_ln228_fu_1240_p2();
    void thread_icmp_ln229_fu_1257_p2();
    void thread_mnist_data_address0();
    void thread_mnist_data_ce0();
    void thread_mnist_data_we0();
    void thread_probability_result_address0();
    void thread_probability_result_ce0();
    void thread_probability_result_we0();
    void thread_zext_ln207_fu_1043_p1();
    void thread_zext_ln208_fu_1060_p1();
    void thread_zext_ln209_fu_1077_p1();
    void thread_zext_ln210_fu_1094_p1();
    void thread_zext_ln211_fu_1111_p1();
    void thread_zext_ln212_fu_1128_p1();
    void thread_zext_ln213_fu_1145_p1();
    void thread_zext_ln217_fu_1286_p1();
    void thread_zext_ln222_fu_1167_p1();
    void thread_zext_ln224_fu_1184_p1();
    void thread_zext_ln225_fu_1201_p1();
    void thread_zext_ln226_fu_1218_p1();
    void thread_zext_ln227_fu_1235_p1();
    void thread_zext_ln228_fu_1252_p1();
    void thread_zext_ln229_fu_1269_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
