YosysHQ Application Notes
=========================

FAQs and Flows
--------------

- 010 Frequently Asked Questions (FAQs)
- 020 The Project Icestorm Synthesis Flow for Lattice iCE40 FPGAs
- 030 The Project Trellis Synthesis Flow for Lattice ECP5 FPGAs

Formal Basics and Methods
-------------------------

- 100 Intro to Formal Verification
- 101 Using SymbiYosys (SBY)
- 102 Importing complex multi-language projects
- 105 Formal Property Checking Basics
- 106 Writing formal test-benches
- 107 Adding Properties with Bind
- 108 Building regex-based checker FSMs
- `109 Property Checking with SVA <https://yosyshq.readthedocs.io/projects/ap109>`_
- `120 Weak precondition cover and witness for SVA properties <https://yosyshq.readthedocs.io/projects/ap120>`_

Formal Abstractions
-------------------

- 200 Intro to using and writing abstractions
- 201 Counter abstractions
- 202 Reset abstractions
- 204 Memory abstractions
- 205 FIFO abstractions
- 220 Data transport abstraction with Wolper method
- 221 Data transport abstraction with existential path quantifier

Formal Off-the-Shelve VIP
-------------------------

- 300 Intro to Off-the-Shelve Formal Verification IP (VIP)
- 310 Using the YosysHQ Qicktrace Formal Primitives (QTFP) Library
- 320 Using the YosysHQ AXI4-Lite formal VIP

Mutation Coverage with Yosys (MCY)
----------------------------------

- 400 Intro to Mutation Coverage with Yosys (MCY)

Equivalence Checking with Yosys (EQY)
-------------------------------------

- 500 Intro to Equivalence Checking with Yosys (EQY)

Fast CXXRTL Simulation with Yosys (CXY)
---------------------------------------

- 600 Intro to Fast CXXRTL Simulation with Yosys (CXY)

Example Projects and Demonstrators
----------------------------------

- 900 Intro to YosysHQ Example Projects and Demonstrators
