MAYBE

Initial complexity problem:
1:	T:
		(1, 1)    eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 >= 32 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(?, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(?, 1)    eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_bitptr.coerce1, v_init, v_len)) [ v_.3 < 0 ]
		(?, 1)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_bitptr.coerce1, v_init, v_len)) [ v_.3 > 0 ]
		(?, 1)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len)) [ v_.3 = 0 ]
		(?, 1)    eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len))
		(?, 1)    eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_bitptr.coerce1, v_init, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_bitptr.coerce1, v_init, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

Slicing away variables that do not contribute to conditions from problem 1 leaves variables [v_.0, v_.3, v_79, v_len].
We thus obtain the following problem:
2:	T:
		(?, 1)    eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ v_.3 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ v_.3 > 0 ]
		(?, 1)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ v_.3 < 0 ]
		(?, 1)    eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(?, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(?, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ v_.0 >= 32 ]
		(?, 1)    eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
		(1, 1)    eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

Repeatedly propagating knowledge in problem 2 produces the following problem:
3:	T:
		(?, 1)    eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ v_.3 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ v_.3 > 0 ]
		(?, 1)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ v_.3 < 0 ]
		(?, 1)    eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(?, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(?, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len))
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ v_.0 >= 32 ]
		(1, 1)    eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
		(1, 1)    eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

A polynomial rank function with
	Pol(eval_mad_bit_crc_79) = 1
	Pol(eval_mad_bit_crc_bb7_in) = 1
	Pol(eval_mad_bit_crc_78) = 1
	Pol(eval_mad_bit_read_start) = 0
	Pol(eval_mad_bit_crc_stop) = 0
	Pol(eval_mad_bit_crc_NewDefault_in) = 2
	Pol(eval_mad_bit_crc_69) = 2
	Pol(eval_mad_bit_crc_68) = 3
	Pol(eval_mad_bit_crc_bb6_in) = 4
	Pol(eval_mad_bit_crc_59) = 5
	Pol(eval_mad_bit_crc_58) = 6
	Pol(eval_mad_bit_crc_bb5_in) = 7
	Pol(eval_mad_bit_crc_49) = 8
	Pol(eval_mad_bit_crc_48) = 9
	Pol(eval_mad_bit_crc_5) = 10
	Pol(eval_mad_bit_crc_bb1_in) = 10
	Pol(eval_mad_bit_crc_4) = 10
	Pol(eval_mad_bit_crc_bb0_in) = 10
	Pol(eval_mad_bit_crc_start) = 10
orients all transitions weakly and the transitions
	eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ v_.3 = 0 ]
	eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len))
	eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len))
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
	eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len))
	eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
	eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
	eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ v_.0 = 0 ]
	eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len))
	eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len))
	eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len))
	eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len))
	eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len))
strictly and produces the following problem:
4:	T:
		(?, 1)     eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len))
		(?, 1)     eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len))
		(10, 1)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ v_.3 = 0 ]
		(?, 1)     eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ v_.3 > 0 ]
		(?, 1)     eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ v_.3 < 0 ]
		(10, 1)    eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len))
		(10, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ v_.0 = 0 ]
		(10, 1)    eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len))
		(10, 1)    eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len))
		(10, 1)    eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len))
		(10, 1)    eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len))
		(10, 1)    eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len))
		(10, 1)    eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len))
		(10, 1)    eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len))
		(?, 1)     eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len))
		(?, 1)     eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len))
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ v_.0 < 32 /\ v_.0 = 0 ]
		(?, 1)     eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ v_.0 >= 32 ]
		(1, 1)     eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
		(1, 1)     eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

Applied AI with 'oct' on problem 4 to obtain the following invariants:
  For symbol eval_mad_bit_crc_4: X_4 - 32 >= 0 /\ X_1 + X_4 - 64 >= 0 /\ -X_1 + X_4 >= 0 /\ X_1 - 32 >= 0
  For symbol eval_mad_bit_crc_48: -X_1 + X_4 >= 0 /\ -X_1 + 31 >= 0
  For symbol eval_mad_bit_crc_49: -X_1 + X_4 >= 0 /\ -X_1 + 31 >= 0
  For symbol eval_mad_bit_crc_5: X_4 - 32 >= 0 /\ X_1 + X_4 - 64 >= 0 /\ -X_1 + X_4 >= 0 /\ X_1 - 32 >= 0
  For symbol eval_mad_bit_crc_58: -X_1 + X_4 >= 0 /\ -X_1 + 31 >= 0
  For symbol eval_mad_bit_crc_59: -X_1 + X_4 >= 0 /\ -X_1 + 31 >= 0
  For symbol eval_mad_bit_crc_68: -X_1 + X_4 >= 0 /\ -X_1 + 31 >= 0
  For symbol eval_mad_bit_crc_69: -X_1 + X_4 >= 0 /\ -X_1 + 31 >= 0
  For symbol eval_mad_bit_crc_78: -X_1 + X_4 >= 0 /\ -X_3 + 30 >= 0 /\ X_2 - X_3 - 1 >= 0 /\ -X_2 - X_3 + 61 >= 0 /\ -X_1 - X_3 + 61 >= 0 /\ -X_2 + X_3 + 1 >= 0 /\ -X_2 + 31 >= 0 /\ -X_1 - X_2 + 62 >= 0 /\ -X_1 + 31 >= 0
  For symbol eval_mad_bit_crc_79: -X_1 + X_4 >= 0 /\ -X_3 + 30 >= 0 /\ X_2 - X_3 - 1 >= 0 /\ -X_2 - X_3 + 61 >= 0 /\ -X_1 - X_3 + 61 >= 0 /\ -X_2 + X_3 + 1 >= 0 /\ -X_2 + 31 >= 0 /\ -X_1 - X_2 + 62 >= 0 /\ -X_1 + 31 >= 0
  For symbol eval_mad_bit_crc_NewDefault_in: -X_1 + X_4 >= 0 /\ -X_1 + 31 >= 0
  For symbol eval_mad_bit_crc_bb1_in: -X_1 + X_4 >= 0
  For symbol eval_mad_bit_crc_bb5_in: -X_1 + X_4 >= 0 /\ -X_1 + 31 >= 0
  For symbol eval_mad_bit_crc_bb6_in: -X_1 + X_4 >= 0 /\ -X_1 + 31 >= 0
  For symbol eval_mad_bit_crc_bb7_in: -X_1 + X_4 >= 0 /\ -X_2 + 31 >= 0 /\ -X_1 - X_2 + 62 >= 0 /\ -X_1 + 31 >= 0


This yielded the following problem:
5:	T:
		(1, 1)     eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len))
		(1, 1)     eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
		(?, 1)     eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(?, 1)     eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(?, 1)     eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)    eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)    eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)    eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)    eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)    eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)    eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)    eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 ]
		(10, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 1)    eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)    eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)     eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 ]
		(?, 1)     eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 ]
		(10, 1)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(?, 1)     eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)     eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

A polynomial rank function with
	Pol(eval_mad_bit_crc_bb7_in) = 0
	Pol(eval_mad_bit_crc_78) = 0
	Pol(eval_mad_bit_crc_bb1_in) = 3*V_1 - 31
	Pol(eval_mad_bit_crc_4) = 3*V_1 - 63
	Pol(eval_mad_bit_crc_79) = 0
	Pol(eval_mad_bit_read_start) = 0
	Pol(eval_mad_bit_crc_5) = 3*V_1 - 95
and size complexities
	S("eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 124
	S("eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = ?
	S("eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = ?
	S("eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 124
	S("eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = ?
	S("eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = ?
	S("eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-0) = v_len + 124
	S("eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-1) = ?
	S("eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-2) = ?
	S("eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 = 0 ]", 0-0) = v_len + 155
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 = 0 ]", 0-1) = 0
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 = 0 ]", 0-2) = ?
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 = 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 ]", 0-0) = v_len + 124
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 ]", 0-1) = 31
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 ]", 0-2) = 30
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 ]", 0-0) = v_len + 124
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 ]", 0-1) = ?
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 ]", 0-2) = ?
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 31
	S("eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_len + 31
	S("eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 < 0 /\\ nondef.51 <= 0 /\\ nondef.51 > -8 ]", 0-0) = v_len + 93
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 < 0 /\\ nondef.51 <= 0 /\\ nondef.51 > -8 ]", 0-1) = 7
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 < 0 /\\ nondef.51 <= 0 /\\ nondef.51 > -8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 < 0 /\\ nondef.51 <= 0 /\\ nondef.51 > -8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 > 0 /\\ nondef.51 >= 0 /\\ nondef.51 < 8 ]", 0-0) = 31
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 > 0 /\\ nondef.51 >= 0 /\\ nondef.51 < 8 ]", 0-1) = 7
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 > 0 /\\ nondef.51 >= 0 /\\ nondef.51 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 > 0 /\\ nondef.51 >= 0 /\\ nondef.51 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 = 0 ]", 0-0) = 0
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 = 0 ]", 0-1) = 0
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 = 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 = 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 93
	S("eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-0) = v_len + 93
	S("eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 93
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 62
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 62
	S("eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-0) = v_len + 62
	S("eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 62
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 31
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 31
	S("eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-0) = v_len + 31
	S("eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-0) = v_len
	S("eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-0) = v_len
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 1-0) = v_len
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-0) = 31
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-0) = 0
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-0) = 31
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-0) = 0
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-0) = 31
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-0) = 0
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-0) = 31
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-0) = 0
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 >= 32 ]", 0-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 >= 32 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 >= 32 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 >= 32 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))", 0-0) = v_len
	S("eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))", 0-1) = v_.3
	S("eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))", 0-2) = v_79
	S("eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))", 0-3) = v_len
	S("eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len))", 0-0) = v_.0
	S("eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len))", 0-1) = v_.3
	S("eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len))", 0-2) = v_79
	S("eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len))", 0-3) = v_len
orients the transitions
	eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 ]
	eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 ]
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
	eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
	eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
	eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
	eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
weakly and the transitions
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
	eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
	eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
strictly and produces the following problem:
6:	T:
		(1, 1)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len))
		(1, 1)               eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(?, 1)               eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len)) with all transitions in problem 6, the following new transition is obtained:
	eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
We thus obtain the following problem:
7:	T:
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
		(1, 1)               eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(?, 1)               eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 7:
	eval_mad_bit_crc_bb0_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
We thus obtain the following problem:
8:	T:
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 ] with all transitions in problem 8, the following new transition is obtained:
	eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
We thus obtain the following problem:
9:	T:
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 1)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ] with all transitions in problem 9, the following new transition is obtained:
	eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
10:	T:
		(10, 2)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ] with all transitions in problem 10, the following new transition is obtained:
	eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
11:	T:
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 ] with all transitions in problem 11, the following new transition is obtained:
	eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
We thus obtain the following problem:
12:	T:
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(?, 1)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_78(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 ] with all transitions in problem 12, the following new transition is obtained:
	eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
We thus obtain the following problem:
13:	T:
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 13:
	eval_mad_bit_crc_78(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
14:	T:
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ] with all transitions in problem 14, the following new transition is obtained:
	eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
15:	T:
		(10, 2)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ] with all transitions in problem 15, the following new transition is obtained:
	eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
16:	T:
		(10, 3)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ] with all transitions in problem 16, the following new transition is obtained:
	eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
17:	T:
		(10, 2)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 3)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 17:
	eval_mad_bit_crc_58(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
18:	T:
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 3)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ] with all transitions in problem 18, the following new transition is obtained:
	eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
19:	T:
		(10, 2)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(10, 1)              eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 3)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 19:
	eval_mad_bit_crc_68(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
20:	T:
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(10, 3)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ] with all transitions in problem 20, the following new transition is obtained:
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
21:	T:
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(10, 3)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ] with all transitions in problem 21, the following new transition is obtained:
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
22:	T:
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(10, 3)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ] with all transitions in problem 22, the following new transition is obtained:
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
23:	T:
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(10, 3)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 23:
	eval_mad_bit_crc_48(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
24:	T:
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 3)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ] with all transitions in problem 24, the following new transition is obtained:
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
25:	T:
		(10, 3)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 3)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

By chaining the transition eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ] with all transitions in problem 25, the following new transition is obtained:
	eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
We thus obtain the following problem:
26:	T:
		(10, 3)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 3)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(?, 1)               eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)              eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)              eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(?, 2)               eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 3)              eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 2)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)              eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)    eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)               eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

A separated polynomial rank function for exponential bounds with
	Pol(eval_mad_bit_crc_bb7_in) = V_2
	Pol(eval_mad_bit_read_start) = V_2 - 1
	Pol(eval_mad_bit_crc_79) = V_2 - 1
and size complexities
	S("eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))", 0-0) = v_len
	S("eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))", 0-1) = v_.3
	S("eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))", 0-2) = v_79
	S("eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 >= 32 ]", 0-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 >= 32 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 >= 32 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 >= 32 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-0) = 0
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-0) = 31
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-0) = 0
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-0) = 31
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-0) = 0
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-0) = 31
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-0) = 31
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = 0
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 /\\ -v_.0 + 31 >= 0 ]", 1-0) = 0
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 = 0 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-0) = v_len
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 1-0) = v_len
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 31
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-0) = v_len + 31
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 31
	S("eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_len + 31
	S("eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = 0
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-0) = 0
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 31
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-0) = v_len + 31
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-0) = v_len
	S("eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\\ v_.0 + v_len - 64 >= 0 /\\ -v_.0 + v_len >= 0 /\\ v_.0 - 32 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 = 0 ]", 0-0) = v_len + 124
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 = 0 ]", 0-1) = 0
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 = 0 ]", 0-2) = ?
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 = 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 0-0) = v_len + 124
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 0-1) = 31
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 0-2) = 30
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 1-0) = v_len + 93
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 1-1) = 31
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 1-2) = 30
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 > 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 0-0) = v_len + 93
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 0-1) = ?
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 0-2) = ?
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 1-0) = v_len + 93
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 1-1) = ?
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 1-2) = ?
	S("eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.3 < 0 /\\ 0 >= 0 /\\ -2*v_.3 + 62 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 62
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-0) = v_len + 62
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 > 0 /\\ nondef.51 >= 0 /\\ nondef.51 < 8 ]", 0-0) = 31
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 > 0 /\\ nondef.51 >= 0 /\\ nondef.51 < 8 ]", 0-1) = 7
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 > 0 /\\ nondef.51 >= 0 /\\ nondef.51 < 8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 > 0 /\\ nondef.51 >= 0 /\\ nondef.51 < 8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 < 0 /\\ nondef.51 <= 0 /\\ nondef.51 > -8 ]", 0-0) = v_len + 62
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 < 0 /\\ nondef.51 <= 0 /\\ nondef.51 > -8 ]", 0-1) = 7
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 < 0 /\\ nondef.51 <= 0 /\\ nondef.51 > -8 ]", 0-2) = v_79
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 < 0 /\\ nondef.51 <= 0 /\\ nondef.51 > -8 ]", 0-3) = v_len
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 = 0 /\\ 31 >= 0 /\\ -v_.0 + 62 >= 0 /\\ 0 = 0 ]", 0-0) = 0
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 = 0 /\\ 31 >= 0 /\\ -v_.0 + 62 >= 0 /\\ 0 = 0 ]", 0-1) = 0
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 = 0 /\\ 31 >= 0 /\\ -v_.0 + 62 >= 0 /\\ 0 = 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_.0 + 31 >= 0 /\\ v_.0 = 0 /\\ 31 >= 0 /\\ -v_.0 + 62 >= 0 /\\ 0 = 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len + 93
	S("eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-1) = ?
	S("eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-2) = ?
	S("eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ -v_79 + 30 >= 0 /\\ v_.3 - v_79 - 1 >= 0 /\\ -v_.3 - v_79 + 61 >= 0 /\\ -v_.0 - v_79 + 61 >= 0 /\\ -v_.3 + v_79 + 1 >= 0 /\\ -v_.3 + 31 >= 0 /\\ -v_.0 - v_.3 + 62 >= 0 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-0) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 < 0 /\\ nondef.29 <= 0 /\\ -v_.0 + 8*nondef.29 >= 0 /\\ -v_.0 + 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-0) = 31
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 0-3) = v_len
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-0) = 31
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-1) = v_.3
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-2) = v_79
	S("eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\\ v_.0 < 32 /\\ v_.0 > 0 /\\ nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 >= 0 /\\ v_.0 - 8*nondef.29 < 8 /\\ -v_.0 + 31 >= 0 ]", 1-3) = v_len
orients the transitions
	eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
	eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
	eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
weakly and the transition
	eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
strictly and produces the following problem:
27:	T:
		(10, 3)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 3)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(?, 1)                                 eval_mad_bit_crc_79(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_79, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_79 + 30 >= 0 /\ v_.3 - v_79 - 1 >= 0 /\ -v_.3 - v_79 + 61 >= 0 /\ -v_.0 - v_79 + 61 >= 0 /\ -v_.3 + v_79 + 1 >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)                                eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, 0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 = 0 /\ 31 >= 0 /\ -v_.0 + 62 >= 0 /\ 0 = 0 ]
		(10, 1)                                eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 < 0 /\ nondef.51 <= 0 /\ nondef.51 > -8 ]
		(10, 1)                                eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, nondef.51, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 /\ v_.0 > 0 /\ nondef.51 >= 0 /\ nondef.51 < 8 ]
		(10, 3)                                eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(?, 2)                                 eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 < 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(pow(2, v_len + 32) * 10 + 5120, 2)    eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_.3 - 1, v_len), eval_mad_bit_crc_79(v_.0, v_.3, v_.3 - 1, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 > 0 /\ 0 >= 0 /\ -2*v_.3 + 62 >= 0 ]
		(10, 1)                                eval_mad_bit_crc_bb7_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_stop(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.3 + 31 >= 0 /\ -v_.0 - v_.3 + 62 >= 0 /\ -v_.0 + 31 >= 0 /\ v_.3 = 0 ]
		(3*v_len + 31, 1)                      eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_.0 - 32, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 3)                                eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)                                eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_59(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 1)                                eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb7_in(v_.0, v_.0, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)                                eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_69(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ -v_.0 + 31 >= 0 ]
		(3*v_len + 31, 1)                      eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_5(v_.0, v_.3, v_79, v_len)) [ v_len - 32 >= 0 /\ v_.0 + v_len - 64 >= 0 /\ -v_.0 + v_len >= 0 /\ v_.0 - 32 >= 0 ]
		(10, 2)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 /\ -v_.0 + 31 >= 0 ]
		(10, 2)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 2)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_2(eval_mad_bit_read_start(v_.0, v_.3, v_79, v_len), eval_mad_bit_crc_49(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 /\ -v_.0 + 31 >= 0 ]
		(10, 1)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb5_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_NewDefault_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(10, 1)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 < 0 /\ nondef.29 <= 0 /\ -v_.0 + 8*nondef.29 >= 0 /\ -v_.0 + 8*nondef.29 < 8 ]
		(10, 1)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 > 0 /\ nondef.29 >= 0 /\ v_.0 - 8*nondef.29 >= 0 /\ v_.0 - 8*nondef.29 < 8 ]
		(10, 1)                                eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb6_in(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 < 32 /\ v_.0 = 0 ]
		(3*v_len + 31, 1)                      eval_mad_bit_crc_bb1_in(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_4(v_.0, v_.3, v_79, v_len)) [ -v_.0 + v_len >= 0 /\ v_.0 >= 32 ]
		(1, 2)                                 eval_mad_bit_crc_start(v_.0, v_.3, v_79, v_len) -> Com_1(eval_mad_bit_crc_bb1_in(v_len, v_.3, v_79, v_len))
	start location:	eval_mad_bit_crc_start
	leaf cost:	0

Complexity upper bound ?

Time: 7.494 sec (SMT: 4.006 sec)
