#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri Oct 25 17:59:39 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 21)] Syntax error near )
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 22)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 31)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 32)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 33)] Syntax error near 7
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 34)] Syntax error near default
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 35)] Syntax error near endcase
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 38)] Syntax error near end
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 
E: Verilog-4102: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 22)] It's illegal to do bit or part select on the scalar variable ALUOp
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 22)] Identifier Op is not declared
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target MemtoReg must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target MemW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target ALUSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target RegW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target MemtoReg must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target MemW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target ALUSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target RegW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target MemtoReg must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target MemW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target ALUSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target RegW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target MemtoReg must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target MemW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target ALUSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target RegW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target MemtoReg must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target MemW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target ALUSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target RegW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target MemtoReg must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target MemW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target ALUSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target RegW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target MemtoReg must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target MemW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target ALUSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target RegW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target MemtoReg must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target MemW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target ALUSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target RegW must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target ALUOp must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 22)] Identifier Op is not declared
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target ImmSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target RegSrc must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target ALUOp must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 22)] Identifier Op is not declared
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 23)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 24)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 25)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 26)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 27)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 28)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 29)] Assignment target ALUOp must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target Branch must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 30)] Assignment target ALUOp must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 22)] Identifier Op is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 
E: Verilog-4102: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 22)] It's illegal to do bit or part select on the scalar variable Funct
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 19)] Identifier Funct is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 22)] Identifier Funct is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 22)] Identifier Funct is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 22)] Identifier Funct is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 
