---
layout: archive
title: "Projects"
permalink: /portfolio/
author_profile: true
---

{% include base_path %}

RISC-V CPU
======
This project implements a RISC-V CPU, from behavior level (RTL) to tape-out.
[Link](https://github.com/jasonlin316/RISC-V-CPU)
![CPU](/images/RISC-V.png)
