
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005683                       # Number of seconds simulated
sim_ticks                                  5683178500                       # Number of ticks simulated
final_tick                                 5683178500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40179                       # Simulator instruction rate (inst/s)
host_op_rate                                    52629                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23446217                       # Simulator tick rate (ticks/s)
host_mem_usage                                 657656                       # Number of bytes of host memory used
host_seconds                                   242.39                       # Real time elapsed on the host
sim_insts                                     9738969                       # Number of instructions simulated
sim_ops                                      12756887                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           25088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               51200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26112                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              408                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              392                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  800                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4594612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            4414431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                9009043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4594612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4594612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4594612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           4414431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9009043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       408.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       392.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001103250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1593                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          800                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   51200                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    51200                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 11                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 76                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                49                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                93                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     5683087000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    800                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      518                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      224                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       44                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          141                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     350.865248                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    221.833970                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    329.069450                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            36     25.53%     25.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           39     27.66%     53.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           17     12.06%     65.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      7.80%     73.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      5.67%     78.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            5      3.55%     82.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      2.84%     85.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      2.84%     87.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           17     12.06%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           141                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        26112                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        25088                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 4594611.976379062980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 4414431.114560276270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          408                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          392                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     13665000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     13421500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33492.65                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34238.52                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      12086500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 27086500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4000000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15108.12                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33858.12                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          9.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       9.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.07                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       650                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.25                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     7103858.75                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.25                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    449820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2534700                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5279340                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                217440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         20213910                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          3756000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1348614240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1386206475                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             243.913943                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5670984000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        330750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2080000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    5616925000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      9781000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9735500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     44326250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    621180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    311190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3177300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6293940                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                258720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         19631940                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3348960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1348615140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1387175490                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             244.084449                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5668471500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        424500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2080000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    5616929000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8720500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11971500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     43053000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  509864                       # Number of BP lookups
system.cpu.branchPred.condPredicted            509864                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2065                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               325188                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     486                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                215                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          325188                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             254611                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            70577                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          703                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4254603                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1003057                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           170                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            29                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      759562                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           134                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5683178500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11366358                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              27366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9826076                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      509864                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             255097                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      11314964                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4414                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         70                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           877                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    759464                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   236                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           11345571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.135152                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.956651                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4528552     39.91%     39.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   755089      6.66%     46.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6061930     53.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11345571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.044857                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.864488                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1526199                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3395417                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   4424462                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1997286                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2207                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12835771                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  6703                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2207                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2529325                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1748808                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1453                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   5169520                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1894258                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12827251                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  2457                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    33                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1246925                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24304                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               11                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            16334754                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              31434762                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         22610343                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3823                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16247250                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    87504                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2744905                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4265675                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1006825                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2255630                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           750221                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   12822599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  66                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12788713                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2882                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           65777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       109334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             57                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      11345571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.127199                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.674020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1947378     17.16%     17.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6007673     52.95%     70.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3390520     29.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11345571                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    248      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   119      0.01%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.01%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2001679     99.96%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   272      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               791      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7526721     58.85%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4256919     33.29%     92.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1002808      7.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              65      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            424      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12788713                       # Type of FU issued
system.cpu.iq.rate                           1.125137                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2002512                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.156584                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           38923893                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12886506                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12780555                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4498                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2015                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1954                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               14787905                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2529                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1003818                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        19952                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5188                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2207                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  252621                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1149                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            12822665                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               838                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4265675                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1006825                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1104                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             79                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1238                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1022                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2260                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12784304                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4254594                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4409                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5257651                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   504795                       # Number of branches executed
system.cpu.iew.exec_stores                    1003057                       # Number of stores executed
system.cpu.iew.exec_rate                     1.124749                       # Inst execution rate
system.cpu.iew.wb_sent                       12783022                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12782509                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10896024                       # num instructions producing a value
system.cpu.iew.wb_consumers                  12402041                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.124591                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.878567                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           62144                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2131                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     11340718                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.124875                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.886023                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3831777     33.79%     33.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2260995     19.94%     53.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5247946     46.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11340718                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9738969                       # Number of instructions committed
system.cpu.commit.committedOps               12756887                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5247360                       # Number of memory references committed
system.cpu.commit.loads                       4245723                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     504157                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  12754862                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  124                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          603      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7507946     58.85%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4245667     33.28%     92.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1001222      7.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          415      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12756887                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5247946                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     18911803                       # The number of ROB reads
system.cpu.rob.rob_writes                    25642944                       # The number of ROB writes
system.cpu.timesIdled                             239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           20787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9738969                       # Number of Instructions Simulated
system.cpu.committedOps                      12756887                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.167101                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.167101                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.856824                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.856824                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 22524730                       # number of integer regfile reads
system.cpu.int_regfile_writes                11273186                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3780                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1484                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2518023                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5000106                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6268855                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           373.281563                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4251968                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               393                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          10819.256997                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   373.281563                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729066                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.729066                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          34018409                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         34018409                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3250162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3250162                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1001413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1001413                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4251575                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4251575                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4251575                       # number of overall hits
system.cpu.dcache.overall_hits::total         4251575                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          453                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           453                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          224                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          677                       # number of overall misses
system.cpu.dcache.overall_misses::total           677                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29150000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29150000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18427500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18427500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     47577500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     47577500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     47577500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     47577500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3250615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3250615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1001637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1001637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      4252252                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4252252                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4252252                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4252252                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000224                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000159                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000159                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64348.785872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64348.785872                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82265.625000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82265.625000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70276.957164                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70276.957164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70276.957164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70276.957164                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          400                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.142857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          282                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          284                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          171                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          222                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          393                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          393                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14849000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14849000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18074000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18074000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32923000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32923000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32923000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32923000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86836.257310                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86836.257310                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81414.414414                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81414.414414                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83773.536896                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83773.536896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83773.536896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83773.536896                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.884039                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              759364                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               408                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1861.186275                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.884039                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.704852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.704852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          359                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6076120                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6076120                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       758956                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          758956                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       758956                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           758956                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       758956                       # number of overall hits
system.cpu.icache.overall_hits::total          758956                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          508                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           508                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          508                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            508                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          508                       # number of overall misses
system.cpu.icache.overall_misses::total           508                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40004500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40004500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     40004500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40004500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40004500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40004500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       759464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       759464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       759464                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       759464                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       759464                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       759464                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000669                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000669                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000669                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000669                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000669                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78749.015748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78749.015748                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78749.015748                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78749.015748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78749.015748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78749.015748                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          409                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33950500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33950500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33950500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33950500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33950500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33950500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000539                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000539                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000539                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000539                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000539                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000539                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83008.557457                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83008.557457                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83008.557457                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83008.557457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83008.557457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83008.557457                       # average overall mshr miss latency
system.cpu.icache.replacements                     11                       # number of replacements
system.l2bus.snoop_filter.tot_requests            814                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           13                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 579                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                12                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                222                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               222                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            580                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          828                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          787                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1615                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        26112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                802                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001247                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.035311                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      801     99.88%     99.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  802                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               407000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1020000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              982500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              742.124668                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    801                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  800                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.001250                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   368.845283                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   373.279386                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.090050                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.091133                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.181183                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          800                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          745                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.195312                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 7216                       # Number of tag accesses
system.l2cache.tags.data_accesses                7216                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.data               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                   1                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.data              1                       # number of overall hits
system.l2cache.overall_hits::total                  1                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          222                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            222                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          409                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          170                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          579                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           409                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           392                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               801                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          409                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          392                       # number of overall misses
system.l2cache.overall_misses::total              801                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     17741000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     17741000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     33337500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     14581500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     47919000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     33337500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     32322500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     65660000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     33337500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     32322500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     65660000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          222                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          222                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          409                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          171                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          580                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          409                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          393                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             802                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          409                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          393                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            802                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.994152                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.998276                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.997455                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.998753                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.997455                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.998753                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 79914.414414                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 79914.414414                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 81509.779951                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 85773.529412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 82761.658031                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 81509.779951                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 82455.357143                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 81972.534332                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 81509.779951                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 82455.357143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 81972.534332                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          222                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          222                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          409                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          170                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          579                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          409                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          392                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          801                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          409                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          392                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          801                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     17297000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     17297000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     32521500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     14241500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     46763000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     32521500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     31538500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     64060000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     32521500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     31538500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     64060000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.994152                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998276                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.997455                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.998753                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.997455                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.998753                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 77914.414414                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 77914.414414                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 79514.669927                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83773.529412                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80765.112263                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 79514.669927                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 80455.357143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 79975.031211                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 79514.669927                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 80455.357143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 79975.031211                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            800                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 578                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                222                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               222                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            578                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1600                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        51200                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                800                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      800    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  800                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               400000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2000000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              742.125091                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    800                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  800                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   368.845498                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   373.279593                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.011256                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.011392                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.022648                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          800                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          745                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                13600                       # Number of tag accesses
system.l3cache.tags.data_accesses               13600                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          222                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            222                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          408                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          170                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          578                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           408                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           392                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               800                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          408                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          392                       # number of overall misses
system.l3cache.overall_misses::total              800                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     15299000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     15299000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     28849500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     12711500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     41561000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     28849500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     28010500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     56860000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     28849500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     28010500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     56860000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          222                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          222                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          408                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          170                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          578                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          408                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          392                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             800                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          408                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          392                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            800                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 68914.414414                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 68914.414414                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70709.558824                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 74773.529412                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 71904.844291                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70709.558824                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 71455.357143                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total        71075                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70709.558824                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 71455.357143                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total        71075                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          222                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          222                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          408                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          170                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          578                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          408                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          392                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          800                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          408                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          392                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          800                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     14855000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     14855000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     28033500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     12371500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     40405000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     28033500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     27226500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     55260000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     28033500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     27226500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     55260000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66914.414414                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66914.414414                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68709.558824                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72773.529412                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 69904.844291                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68709.558824                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 69455.357143                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total        69075                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68709.558824                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 69455.357143                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total        69075                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           800                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5683178500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                578                       # Transaction distribution
system.membus.trans_dist::ReadExReq               222                       # Transaction distribution
system.membus.trans_dist::ReadExResp              222                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           578                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        51200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        51200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   51200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               800                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     800    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 800                       # Request fanout histogram
system.membus.reqLayer0.occupancy              400000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2173500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------