// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        u_address0,
        u_ce0,
        u_we0,
        u_d0,
        u_address1,
        u_ce1,
        u_q1,
        v_address0,
        v_ce0,
        v_we0,
        v_d0,
        v_address1,
        v_ce1,
        v_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] u_address0;
output   u_ce0;
output   u_we0;
output  [15:0] u_d0;
output  [11:0] u_address1;
output   u_ce1;
input  [15:0] u_q1;
output  [11:0] v_address0;
output   v_ce0;
output   v_we0;
output  [15:0] v_d0;
output  [11:0] v_address1;
output   v_ce1;
input  [15:0] v_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln58_fu_110_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [11:0] u_addr_reg_243;
wire    ap_block_pp0_stage0_11001;
reg   [11:0] v_addr_reg_249;
wire   [63:0] zext_ln63_1_fu_178_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] x_fu_46;
wire   [6:0] add_ln60_fu_184_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_x_load;
reg   [6:0] y_fu_50;
wire   [6:0] select_ln58_1_fu_148_p3;
reg   [6:0] ap_sig_allocacmp_y_load;
reg   [12:0] indvar_flatten62_fu_54;
wire   [12:0] add_ln58_1_fu_116_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten62_load;
reg    u_ce1_local;
reg    u_we0_local;
wire   [15:0] shl_ln63_fu_205_p2;
reg    u_ce0_local;
reg    v_ce1_local;
reg    v_we0_local;
wire   [15:0] shl_ln64_fu_212_p2;
reg    v_ce0_local;
wire   [0:0] icmp_ln60_fu_134_p2;
wire   [6:0] add_ln58_fu_128_p2;
wire   [5:0] trunc_ln63_fu_156_p1;
wire   [6:0] select_ln58_fu_140_p3;
wire   [11:0] tmp_s_fu_160_p3;
wire   [11:0] zext_ln63_fu_168_p1;
wire   [11:0] add_ln63_fu_172_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 x_fu_46 = 7'd0;
#0 y_fu_50 = 7'd0;
#0 indvar_flatten62_fu_54 = 13'd0;
#0 ap_done_reg = 1'b0;
end

pyramidal_hs_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln58_fu_110_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten62_fu_54 <= add_ln58_1_fu_116_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten62_fu_54 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln58_fu_110_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_46 <= add_ln60_fu_184_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_46 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln58_fu_110_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            y_fu_50 <= select_ln58_1_fu_148_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_50 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_addr_reg_243 <= zext_ln63_1_fu_178_p1;
        v_addr_reg_249 <= zext_ln63_1_fu_178_p1;
    end
end

always @ (*) begin
    if (((icmp_ln58_fu_110_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten62_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten62_load = indvar_flatten62_fu_54;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_load = 7'd0;
    end else begin
        ap_sig_allocacmp_x_load = x_fu_46;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_y_load = 7'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_50;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_ce0_local = 1'b1;
    end else begin
        u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_ce1_local = 1'b1;
    end else begin
        u_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_we0_local = 1'b1;
    end else begin
        u_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v_ce0_local = 1'b1;
    end else begin
        v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v_ce1_local = 1'b1;
    end else begin
        v_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v_we0_local = 1'b1;
    end else begin
        v_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln58_1_fu_116_p2 = (ap_sig_allocacmp_indvar_flatten62_load + 13'd1);

assign add_ln58_fu_128_p2 = (ap_sig_allocacmp_y_load + 7'd1);

assign add_ln60_fu_184_p2 = (select_ln58_fu_140_p3 + 7'd1);

assign add_ln63_fu_172_p2 = (tmp_s_fu_160_p3 + zext_ln63_fu_168_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln58_fu_110_p2 = ((ap_sig_allocacmp_indvar_flatten62_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_134_p2 = ((ap_sig_allocacmp_x_load == 7'd64) ? 1'b1 : 1'b0);

assign select_ln58_1_fu_148_p3 = ((icmp_ln60_fu_134_p2[0:0] == 1'b1) ? add_ln58_fu_128_p2 : ap_sig_allocacmp_y_load);

assign select_ln58_fu_140_p3 = ((icmp_ln60_fu_134_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_x_load);

assign shl_ln63_fu_205_p2 = u_q1 << 16'd1;

assign shl_ln64_fu_212_p2 = v_q1 << 16'd1;

assign tmp_s_fu_160_p3 = {{trunc_ln63_fu_156_p1}, {6'd0}};

assign trunc_ln63_fu_156_p1 = select_ln58_1_fu_148_p3[5:0];

assign u_address0 = u_addr_reg_243;

assign u_address1 = zext_ln63_1_fu_178_p1;

assign u_ce0 = u_ce0_local;

assign u_ce1 = u_ce1_local;

assign u_d0 = shl_ln63_fu_205_p2;

assign u_we0 = u_we0_local;

assign v_address0 = v_addr_reg_249;

assign v_address1 = zext_ln63_1_fu_178_p1;

assign v_ce0 = v_ce0_local;

assign v_ce1 = v_ce1_local;

assign v_d0 = shl_ln64_fu_212_p2;

assign v_we0 = v_we0_local;

assign zext_ln63_1_fu_178_p1 = add_ln63_fu_172_p2;

assign zext_ln63_fu_168_p1 = select_ln58_fu_140_p3;

endmodule //pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4
