Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 02:27:55 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_56/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.019        0.000                      0                 2993        0.017        0.000                      0                 2993        1.937        0.000                       0                  2994  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.213}        4.425           225.989         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.019        0.000                      0                 2993        0.017        0.000                      0                 2993        1.937        0.000                       0                  2994  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 genblk1[127].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.213ns period=4.425ns})
  Destination:            reg_out/reg_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.213ns period=4.425ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.425ns  (vclock rise@4.425ns - vclock rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.966ns (42.407%)  route 2.670ns (57.593%))
  Logic Levels:           17  (CARRY8=11 LUT2=6)
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 6.526 - 4.425 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.171ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.155ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, routed)        1.264     2.225    genblk1[127].reg_in/CLK
    SLICE_X134Y433       FDRE                                         r  genblk1[127].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y433       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.305 r  genblk1[127].reg_in/reg_out_reg[1]/Q
                         net (fo=2, routed)           0.254     2.559    conv/mul56/reg_out[0]_i_1844[1]
    SLICE_X134Y433       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     2.622 r  conv/mul56/reg_out_reg[0]_i_1841/O[0]
                         net (fo=2, routed)           0.359     2.981    conv/add000182/out0_11[0]
    SLICE_X135Y433       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099     3.080 r  conv/add000182/reg_out_reg[0]_i_1242/O[2]
                         net (fo=2, routed)           0.287     3.367    conv/add000182/reg_out_reg[0]_i_1242_n_13
    SLICE_X132Y433       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     3.465 r  conv/add000182/reg_out[0]_i_1249/O
                         net (fo=1, routed)           0.009     3.474    conv/add000182/reg_out[0]_i_1249_n_0
    SLICE_X132Y433       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.707 r  conv/add000182/reg_out_reg[0]_i_703/O[5]
                         net (fo=2, routed)           0.361     4.068    conv/add000182/reg_out_reg[0]_i_703_n_10
    SLICE_X130Y430       CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051     4.119 r  conv/add000182/reg_out_reg[0]_i_333/CO[7]
                         net (fo=1, routed)           0.026     4.145    conv/add000182/reg_out_reg[0]_i_333_n_0
    SLICE_X130Y431       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.221 r  conv/add000182/reg_out_reg[0]_i_935/O[1]
                         net (fo=1, routed)           0.237     4.458    conv/add000182/reg_out_reg[0]_i_935_n_14
    SLICE_X129Y433       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     4.583 r  conv/add000182/reg_out[0]_i_459/O
                         net (fo=1, routed)           0.016     4.599    conv/add000182/reg_out[0]_i_459_n_0
    SLICE_X129Y433       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.836 r  conv/add000182/reg_out_reg[0]_i_202/O[5]
                         net (fo=1, routed)           0.271     5.107    conv/add000182/reg_out_reg[0]_i_202_n_10
    SLICE_X127Y438       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     5.158 r  conv/add000182/reg_out[0]_i_90/O
                         net (fo=1, routed)           0.022     5.180    conv/add000182/reg_out[0]_i_90_n_0
    SLICE_X127Y438       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     5.311 r  conv/add000182/reg_out_reg[0]_i_48/O[6]
                         net (fo=1, routed)           0.275     5.586    conv/add000182/reg_out_reg[0]_i_48_n_9
    SLICE_X126Y440       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     5.635 r  conv/add000182/reg_out[23]_i_26/O
                         net (fo=1, routed)           0.011     5.646    conv/add000182/reg_out[23]_i_26_n_0
    SLICE_X126Y440       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.801 r  conv/add000182/reg_out_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.026     5.827    conv/add000182/reg_out_reg[23]_i_11_n_0
    SLICE_X126Y441       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.883 r  conv/add000182/reg_out_reg[23]_i_10/O[0]
                         net (fo=2, routed)           0.220     6.103    conv/add000182/reg_out_reg[23]_i_10_n_15
    SLICE_X125Y441       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     6.140 r  conv/add000182/reg_out[23]_i_16/O
                         net (fo=1, routed)           0.016     6.156    conv/add000182/reg_out[23]_i_16_n_0
    SLICE_X125Y441       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     6.360 r  conv/add000182/reg_out_reg[23]_i_3/O[4]
                         net (fo=2, routed)           0.230     6.590    conv/add000183/tmp07[0]_55[19]
    SLICE_X125Y446       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     6.627 r  conv/add000183/reg_out[23]_i_6/O
                         net (fo=1, routed)           0.025     6.652    conv/add000183/reg_out[23]_i_6_n_0
    SLICE_X125Y446       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.836 r  conv/add000183/reg_out_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.861    reg_out/D[22]
    SLICE_X125Y446       FDRE                                         r  reg_out/reg_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.425     4.425 r  
    AR14                                              0.000     4.425 r  clk (IN)
                         net (fo=0)                   0.000     4.425    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.784 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.784    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.784 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.071    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.095 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, routed)        1.431     6.526    reg_out/CLK
    SLICE_X125Y446       FDRE                                         r  reg_out/reg_out_reg[22]/C
                         clock pessimism              0.364     6.890    
                         clock uncertainty           -0.035     6.855    
    SLICE_X125Y446       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.880    reg_out/reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  0.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 demux/genblk1[347].z_reg[347][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.213ns period=4.425ns})
  Destination:            genblk1[347].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.213ns period=4.425ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.073ns (routing 0.155ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.171ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, routed)        1.073     1.743    demux/CLK
    SLICE_X120Y477       FDRE                                         r  demux/genblk1[347].z_reg[347][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y477       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.804 r  demux/genblk1[347].z_reg[347][1]/Q
                         net (fo=1, routed)           0.069     1.873    genblk1[347].reg_in/D[1]
    SLICE_X120Y475       FDRE                                         r  genblk1[347].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, routed)        1.245     2.206    genblk1[347].reg_in/CLK
    SLICE_X120Y475       FDRE                                         r  genblk1[347].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.412     1.794    
    SLICE_X120Y475       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.856    genblk1[347].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.213 }
Period(ns):         4.425
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.425       3.135      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.212       1.937      SLICE_X128Y478  genblk1[320].reg_in/reg_out_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.213       1.938      SLICE_X134Y477  demux/genblk1[322].z_reg[322][4]/C



