/*
 * LG Electronics TH8 common device tree source
 *
 * Copyright (c) 2017 LG Electronics Co., Ltd.
 *              http://www.lge.com
 *
 */

/* UART GPIO */
&apuart0 {
	pinctrl-names = "uart0_gpio_default",
			"uart0_rx_set",
			"uart0_rx_clear",
			"uart0_tx_set",
			"uart0_tx_clear";
	pinctrl-0 = <&uart0_gpio_def_cfg>;
	pinctrl-1 = <&uart0_rx_set_cfg>;
	pinctrl-2 = <&uart0_rx_clr_cfg>;
	pinctrl-3 = <&uart0_tx_set_cfg>;
	pinctrl-4 = <&uart0_tx_clr_cfg>;
	status = "okay";
};

&pio {
	/* UART GPIO Settings - Start */
	/* UART0: rx set, rx clear, tx clear, tx clear*/
	uart0_gpio_def_cfg:uart0gpiodefault {

	};
	uart0_rx_set_cfg:uart0_rx_set@gpio105 {
		pins_cmd_dat {
			pins = <PINMUX_GPIO105__FUNC_URXD0>;
		};
	};
	uart0_rx_clr_cfg:uart0_rx_clear@gpio105  {
		pins_cmd_dat {
			pins = <PINMUX_GPIO105__FUNC_GPIO105>;
			slew-rate = <1>;
			output-high;
		};
	};
	uart0_tx_set_cfg:uart0_tx_set@gpio106  {
		pins_cmd_dat {
			pins = <PINMUX_GPIO106__FUNC_UTXD0>;
		};
	};
	uart0_tx_clr_cfg:uart0_tx_clear@gpio106  {
		pins_cmd_dat {
			pins = <PINMUX_GPIO106__FUNC_GPIO106>;
			slew-rate = <1>;
			output-high;
		};
	};
};/* UART GPIO end */

/ {
	mtk,mtk-rtb {
		compatible = "mtk,mtk-rtb";
		mtk,rtb-size = <0x100000>;
	};
};

&mmc1 {
	cd_level = /bits/ 8 <MSDC_CD_HIGH>;
};

/ {
	reserved-memory {
		smembackup-reserved-memory@46400000 {
			compatible = "lge,smembackup";
			reg = <0 0x46400000 0 0x20000>;
		};

		atfbackup-reserved-memory@46420000 {
			compatible = "lge,atfbackup";
			reg = <0 0x46420000 0 0x40000>;
		};

		atflogbackup-reserved-memory@46460000 {
			compatible = "lge,atflogbackup";
			reg = <0 0x46460000 0 0x30000>;
		};

		busdbgbackup-reserved-memory@46490000 {
			compatible = "lge,busdbgbackup";
			reg = <0 0x46490000 0 0x1000>;
		};
	};
};

/* non-used device */
&apirtx {
	status = "disabled";
};

&irtx_pwm {
	status = "disabled";
};
