Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx75-3-csg484

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\Main.vf" into library work
Parsing module <Main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 125: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 277: Result of 34-bit expression is truncated to fit in 33-bit target.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 291: Result of 34-bit expression is truncated to fit in 33-bit target.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 626: Result of 24-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 643: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 649: Result of 32-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v".
    Found 2-bit register for signal <InDecSP>.
    Found 2-bit register for signal <MemIO>.
    Found 32-bit register for signal <ALUAddr>.
    Found 32-bit register for signal <PCSet>.
    Found 32-bit register for signal <DataBus>.
    Found 32-bit register for signal <SetSP>.
    Found 3-bit register for signal <MenagePC>.
    Found 4-bit register for signal <SetAP>.
    Found 1-bit register for signal <SetSR<7>>.
    Found 1-bit register for signal <SetSR<6>>.
    Found 1-bit register for signal <SetSR<5>>.
    Found 1-bit register for signal <SetSR<4>>.
    Found 1-bit register for signal <SetSR<3>>.
    Found 1-bit register for signal <SetSR<2>>.
    Found 1-bit register for signal <SetSR<1>>.
    Found 1-bit register for signal <SetSR<0>>.
    Found 32-bit register for signal <ArgA>.
    Found 32-bit register for signal <ArgB>.
    Found 8-bit register for signal <ALUSelect>.
    Found 8-bit register for signal <StatusRegVal>.
    Found 1-bit register for signal <ValidMemoryData>.
    Found 24-bit register for signal <DataFromDecoder>.
    Found 32-bit register for signal <StackPointerAddr>.
    Found 1-bit register for signal <oe>.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_21_OUT> created at line 166.
    Found 25-bit subtractor for signal <GND_1_o_GND_1_o_sub_24_OUT> created at line 181.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_25_OUT> created at line 181.
    Found 25-bit subtractor for signal <GND_1_o_GND_1_o_sub_26_OUT> created at line 183.
    Found 32-bit subtractor for signal <n0272> created at line 185.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_31_OUT> created at line 196.
    Found 32-bit subtractor for signal <n0274> created at line 199.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_35_OUT> created at line 211.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_36_OUT> created at line 211.
    Found 32-bit subtractor for signal <ArgB[31]_GND_1_o_sub_39_OUT> created at line 215.
    Found 32-bit subtractor for signal <n0278> created at line 215.
    Found 32-bit subtractor for signal <ArgA[31]_unary_minus_122_OUT> created at line 686.
    Found 33-bit adder for signal <n0453> created at line 106.
    Found 33-bit adder for signal <BUS_0003_GND_1_o_add_6_OUT> created at line 121.
    Found 33-bit adder for signal <n0459> created at line 136.
    Found 33-bit adder for signal <BUS_0009_GND_1_o_add_15_OUT> created at line 151.
    Found 32-bit adder for signal <n0267> created at line 155.
    Found 25-bit adder for signal <n0466[24:0]> created at line 340.
    Found 32x24-bit multiplier for signal <n0279> created at line 226.
    Found 32x32-bit multiplier for signal <n0280> created at line 241.
    Found 32-bit shifter logical left for signal <ArgA[31]_DataFromDecoder[23]_shift_left_48_OUT> created at line 270
    Found 34-bit shifter logical left for signal <n0284> created at line 277
    Found 32-bit shifter logical right for signal <ArgA[31]_DataFromDecoder[23]_shift_right_50_OUT> created at line 284
    Found 34-bit shifter logical right for signal <n0286> created at line 291
    Found 1-bit tristate buffer for signal <DataIO<31>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<30>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<29>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<28>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<27>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<26>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<25>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<24>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<23>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<22>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<21>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<20>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<19>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<18>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<17>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<16>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<15>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<14>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<13>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<12>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<11>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<10>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<9>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<8>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<7>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<6>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<5>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<4>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<3>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<2>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<1>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<0>> created at line 57
    Found 32-bit comparator greater for signal <ArgA[31]_GND_1_o_LessThan_22_o> created at line 168
    Found 32-bit comparator greater for signal <ArgA[31]_GND_1_o_LessThan_27_o> created at line 183
    Found 32-bit comparator greater for signal <ArgA[31]_ArgB[31]_LessThan_32_o> created at line 197
    Found 32-bit comparator greater for signal <ArgA[31]_ArgB[31]_LessThan_92_o> created at line 440
    Found 32-bit comparator equal for signal <ArgA[31]_ArgB[31]_equal_93_o> created at line 453
    Found 32-bit comparator greater for signal <ArgB[31]_ArgA[31]_LessThan_94_o> created at line 458
    Found 33-bit comparator equal for signal <ArgA[31]_ArgB[31]_equal_96_o> created at line 476
    Found 33-bit comparator greater for signal <ArgA[31]_ArgB[31]_LessThan_97_o> created at line 481
    Found 33-bit comparator equal for signal <ArgA[31]_ArgB[31]_equal_98_o> created at line 494
    Found 33-bit comparator greater for signal <ArgB[31]_ArgA[31]_LessThan_99_o> created at line 499
    Found 32-bit comparator equal for signal <ArgA[31]_GND_1_o_equal_103_o> created at line 535
    Found 32-bit comparator greater for signal <GND_1_o_ArgA[31]_LessThan_104_o> created at line 540
    Summary:
	inferred   2 Multiplier(s).
	inferred  18 Adder/Subtractor(s).
	inferred 285 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred  40 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
	inferred  32 Tristate(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_32u_24u>.
    Related source file is "".
    Found 56-bit adder for signal <n2981> created at line 0.
    Found 56-bit adder for signal <GND_36_o_b[23]_add_1_OUT> created at line 0.
    Found 55-bit adder for signal <n2985> created at line 0.
    Found 55-bit adder for signal <GND_36_o_b[23]_add_3_OUT> created at line 0.
    Found 54-bit adder for signal <n2989> created at line 0.
    Found 54-bit adder for signal <GND_36_o_b[23]_add_5_OUT> created at line 0.
    Found 53-bit adder for signal <n2993> created at line 0.
    Found 53-bit adder for signal <GND_36_o_b[23]_add_7_OUT> created at line 0.
    Found 52-bit adder for signal <n2997> created at line 0.
    Found 52-bit adder for signal <GND_36_o_b[23]_add_9_OUT> created at line 0.
    Found 51-bit adder for signal <n3001> created at line 0.
    Found 51-bit adder for signal <GND_36_o_b[23]_add_11_OUT> created at line 0.
    Found 50-bit adder for signal <n3005> created at line 0.
    Found 50-bit adder for signal <GND_36_o_b[23]_add_13_OUT> created at line 0.
    Found 49-bit adder for signal <n3009> created at line 0.
    Found 49-bit adder for signal <GND_36_o_b[23]_add_15_OUT> created at line 0.
    Found 48-bit adder for signal <n3013> created at line 0.
    Found 48-bit adder for signal <GND_36_o_b[23]_add_17_OUT> created at line 0.
    Found 47-bit adder for signal <n3017> created at line 0.
    Found 47-bit adder for signal <GND_36_o_b[23]_add_19_OUT> created at line 0.
    Found 46-bit adder for signal <n3021> created at line 0.
    Found 46-bit adder for signal <GND_36_o_b[23]_add_21_OUT> created at line 0.
    Found 45-bit adder for signal <n3025> created at line 0.
    Found 45-bit adder for signal <GND_36_o_b[23]_add_23_OUT> created at line 0.
    Found 44-bit adder for signal <n3029> created at line 0.
    Found 44-bit adder for signal <GND_36_o_b[23]_add_25_OUT> created at line 0.
    Found 43-bit adder for signal <n3033> created at line 0.
    Found 43-bit adder for signal <GND_36_o_b[23]_add_27_OUT> created at line 0.
    Found 42-bit adder for signal <n3037> created at line 0.
    Found 42-bit adder for signal <GND_36_o_b[23]_add_29_OUT> created at line 0.
    Found 41-bit adder for signal <n3041> created at line 0.
    Found 41-bit adder for signal <GND_36_o_b[23]_add_31_OUT> created at line 0.
    Found 40-bit adder for signal <n3045> created at line 0.
    Found 40-bit adder for signal <GND_36_o_b[23]_add_33_OUT> created at line 0.
    Found 39-bit adder for signal <n3049> created at line 0.
    Found 39-bit adder for signal <GND_36_o_b[23]_add_35_OUT> created at line 0.
    Found 38-bit adder for signal <n3053> created at line 0.
    Found 38-bit adder for signal <GND_36_o_b[23]_add_37_OUT> created at line 0.
    Found 37-bit adder for signal <n3057> created at line 0.
    Found 37-bit adder for signal <GND_36_o_b[23]_add_39_OUT> created at line 0.
    Found 36-bit adder for signal <n3061> created at line 0.
    Found 36-bit adder for signal <GND_36_o_b[23]_add_41_OUT> created at line 0.
    Found 35-bit adder for signal <n3065> created at line 0.
    Found 35-bit adder for signal <GND_36_o_b[23]_add_43_OUT> created at line 0.
    Found 34-bit adder for signal <n3069> created at line 0.
    Found 34-bit adder for signal <GND_36_o_b[23]_add_45_OUT> created at line 0.
    Found 33-bit adder for signal <n3073> created at line 0.
    Found 33-bit adder for signal <GND_36_o_b[23]_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n3077> created at line 0.
    Found 32-bit adder for signal <a[31]_b[23]_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n3081> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n3085> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n3089> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n3093> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n3097> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n3101> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n3105> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_63_OUT[31:0]> created at line 0.
    Found 56-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_24u> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_37_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_37_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_37_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_37_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_37_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_37_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_37_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_37_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_37_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_37_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_37_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_37_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_37_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_37_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_37_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_37_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_37_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_37_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_37_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_37_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_37_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_37_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_37_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_37_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_37_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_37_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_37_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_37_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_37_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_37_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_37_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_37_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <rem_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3511> created at line 0.
    Found 64-bit adder for signal <GND_42_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3515> created at line 0.
    Found 63-bit adder for signal <GND_42_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3519> created at line 0.
    Found 62-bit adder for signal <GND_42_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3523> created at line 0.
    Found 61-bit adder for signal <GND_42_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3527> created at line 0.
    Found 60-bit adder for signal <GND_42_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3531> created at line 0.
    Found 59-bit adder for signal <GND_42_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3535> created at line 0.
    Found 58-bit adder for signal <GND_42_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3539> created at line 0.
    Found 57-bit adder for signal <GND_42_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3543> created at line 0.
    Found 56-bit adder for signal <GND_42_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3547> created at line 0.
    Found 55-bit adder for signal <GND_42_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3551> created at line 0.
    Found 54-bit adder for signal <GND_42_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3555> created at line 0.
    Found 53-bit adder for signal <GND_42_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3559> created at line 0.
    Found 52-bit adder for signal <GND_42_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3563> created at line 0.
    Found 51-bit adder for signal <GND_42_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3567> created at line 0.
    Found 50-bit adder for signal <GND_42_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3571> created at line 0.
    Found 49-bit adder for signal <GND_42_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3575> created at line 0.
    Found 48-bit adder for signal <GND_42_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3579> created at line 0.
    Found 47-bit adder for signal <GND_42_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3583> created at line 0.
    Found 46-bit adder for signal <GND_42_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3587> created at line 0.
    Found 45-bit adder for signal <GND_42_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3591> created at line 0.
    Found 44-bit adder for signal <GND_42_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3595> created at line 0.
    Found 43-bit adder for signal <GND_42_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3599> created at line 0.
    Found 42-bit adder for signal <GND_42_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3603> created at line 0.
    Found 41-bit adder for signal <GND_42_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3607> created at line 0.
    Found 40-bit adder for signal <GND_42_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3611> created at line 0.
    Found 39-bit adder for signal <GND_42_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3615> created at line 0.
    Found 38-bit adder for signal <GND_42_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3619> created at line 0.
    Found 37-bit adder for signal <GND_42_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3623> created at line 0.
    Found 36-bit adder for signal <GND_42_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3627> created at line 0.
    Found 35-bit adder for signal <GND_42_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3631> created at line 0.
    Found 34-bit adder for signal <GND_42_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3635> created at line 0.
    Found 33-bit adder for signal <GND_42_o_b[31]_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n3639> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_69_OUT> created at line 0.
    Found 32-bit adder for signal <GND_42_o_a[31]_add_70_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1059 Multiplexer(s).
Unit <rem_32s_32s> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_44_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_44_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_44_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_44_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_44_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_44_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_44_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_44_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_44_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_44_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_44_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_44_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_44_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_44_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_44_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_44_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_44_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_44_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_44_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_44_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_44_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_44_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_44_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_44_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_44_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_44_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_44_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_44_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_44_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_44_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_44_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_44_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x24-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 281
 25-bit adder                                          : 1
 25-bit subtractor                                     : 2
 32-bit adder                                          : 22
 32-bit subtractor                                     : 7
 33-bit adder                                          : 12
 33-bit subtractor                                     : 5
 34-bit adder                                          : 8
 35-bit adder                                          : 8
 36-bit adder                                          : 8
 37-bit adder                                          : 8
 38-bit adder                                          : 8
 39-bit adder                                          : 8
 40-bit adder                                          : 8
 41-bit adder                                          : 8
 42-bit adder                                          : 8
 43-bit adder                                          : 8
 44-bit adder                                          : 8
 45-bit adder                                          : 8
 46-bit adder                                          : 8
 47-bit adder                                          : 8
 48-bit adder                                          : 8
 49-bit adder                                          : 8
 50-bit adder                                          : 8
 51-bit adder                                          : 8
 52-bit adder                                          : 8
 53-bit adder                                          : 8
 54-bit adder                                          : 8
 55-bit adder                                          : 8
 56-bit adder                                          : 8
 57-bit adder                                          : 6
 58-bit adder                                          : 6
 59-bit adder                                          : 6
 60-bit adder                                          : 6
 61-bit adder                                          : 6
 62-bit adder                                          : 6
 63-bit adder                                          : 6
 64-bit adder                                          : 6
# Registers                                            : 23
 1-bit register                                        : 10
 2-bit register                                        : 2
 24-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 5
 4-bit register                                        : 1
 64-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 144
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 12
 33-bit comparator equal                               : 2
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 4
 34-bit comparator lessequal                           : 4
 35-bit comparator lessequal                           : 4
 36-bit comparator lessequal                           : 4
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 4
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 4
 48-bit comparator lessequal                           : 4
 49-bit comparator lessequal                           : 4
 50-bit comparator lessequal                           : 4
 51-bit comparator lessequal                           : 4
 52-bit comparator lessequal                           : 4
 53-bit comparator lessequal                           : 4
 54-bit comparator lessequal                           : 4
 55-bit comparator lessequal                           : 4
 56-bit comparator lessequal                           : 4
 57-bit comparator lessequal                           : 3
 58-bit comparator lessequal                           : 3
 59-bit comparator lessequal                           : 3
 60-bit comparator lessequal                           : 3
 61-bit comparator lessequal                           : 3
 62-bit comparator lessequal                           : 3
 63-bit comparator lessequal                           : 3
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4017
 1-bit 2-to-1 multiplexer                              : 3990
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 22
 34-bit 2-to-1 multiplexer                             : 2
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 34-bit shifter logical left                           : 1
 34-bit shifter logical right                          : 1
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x24-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 151
 25-bit adder                                          : 1
 25-bit subtractor                                     : 2
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 130
 32-bit subtractor                                     : 7
 33-bit adder                                          : 4
 33-bit subtractor                                     : 5
# Registers                                            : 285
 Flip-Flops                                            : 285
# Comparators                                          : 144
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 12
 33-bit comparator equal                               : 2
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 4
 34-bit comparator lessequal                           : 4
 35-bit comparator lessequal                           : 4
 36-bit comparator lessequal                           : 4
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 4
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 4
 48-bit comparator lessequal                           : 4
 49-bit comparator lessequal                           : 4
 50-bit comparator lessequal                           : 4
 51-bit comparator lessequal                           : 4
 52-bit comparator lessequal                           : 4
 53-bit comparator lessequal                           : 4
 54-bit comparator lessequal                           : 4
 55-bit comparator lessequal                           : 4
 56-bit comparator lessequal                           : 4
 57-bit comparator lessequal                           : 3
 58-bit comparator lessequal                           : 3
 59-bit comparator lessequal                           : 3
 60-bit comparator lessequal                           : 3
 61-bit comparator lessequal                           : 3
 62-bit comparator lessequal                           : 3
 63-bit comparator lessequal                           : 3
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4017
 1-bit 2-to-1 multiplexer                              : 3990
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 22
 34-bit 2-to-1 multiplexer                             : 2
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 34-bit shifter logical left                           : 1
 34-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n02793> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <Mmult_n02803> of sequential type is unconnected in block <ALU>.

Optimizing unit <ALU> ...

Optimizing unit <div_32u_24u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 22.
FlipFlop ArgA_0 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_0 connected to a primary input has been replicated
FlipFlop ArgA_1 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_1 connected to a primary input has been replicated
FlipFlop ArgA_10 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_10 connected to a primary input has been replicated
FlipFlop ArgA_11 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_11 connected to a primary input has been replicated
FlipFlop ArgA_12 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_12 connected to a primary input has been replicated
FlipFlop ArgA_13 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_13 connected to a primary input has been replicated
FlipFlop ArgA_14 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_14 connected to a primary input has been replicated
FlipFlop ArgA_15 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_15 connected to a primary input has been replicated
FlipFlop ArgA_16 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_16 connected to a primary input has been replicated
FlipFlop ArgA_17 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_17 connected to a primary input has been replicated
FlipFlop ArgA_18 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_18 connected to a primary input has been replicated
FlipFlop ArgA_19 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_19 connected to a primary input has been replicated
FlipFlop ArgA_2 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_2 connected to a primary input has been replicated
FlipFlop ArgA_20 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_20 connected to a primary input has been replicated
FlipFlop ArgA_21 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_21 connected to a primary input has been replicated
FlipFlop ArgA_22 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_22 connected to a primary input has been replicated
FlipFlop ArgA_23 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_23 connected to a primary input has been replicated
FlipFlop ArgA_24 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_24 connected to a primary input has been replicated
FlipFlop ArgA_25 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_25 connected to a primary input has been replicated
FlipFlop ArgA_26 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_26 connected to a primary input has been replicated
FlipFlop ArgA_27 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_27 connected to a primary input has been replicated
FlipFlop ArgA_28 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_28 connected to a primary input has been replicated
FlipFlop ArgA_29 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_29 connected to a primary input has been replicated
FlipFlop ArgA_3 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_3 connected to a primary input has been replicated
FlipFlop ArgA_30 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_30 connected to a primary input has been replicated
FlipFlop ArgA_31 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_31 connected to a primary input has been replicated
FlipFlop ArgA_4 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_4 connected to a primary input has been replicated
FlipFlop ArgA_5 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_5 connected to a primary input has been replicated
FlipFlop ArgA_6 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_6 connected to a primary input has been replicated
FlipFlop ArgA_7 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_7 connected to a primary input has been replicated
FlipFlop ArgA_8 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_8 connected to a primary input has been replicated
FlipFlop ArgA_9 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgA_9 connected to a primary input has been replicated
FlipFlop ArgB_0 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_0 connected to a primary input has been replicated
FlipFlop ArgB_1 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_1 connected to a primary input has been replicated
FlipFlop ArgB_10 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_10 connected to a primary input has been replicated
FlipFlop ArgB_11 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_11 connected to a primary input has been replicated
FlipFlop ArgB_12 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_12 connected to a primary input has been replicated
FlipFlop ArgB_13 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_13 connected to a primary input has been replicated
FlipFlop ArgB_14 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_14 connected to a primary input has been replicated
FlipFlop ArgB_15 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_15 connected to a primary input has been replicated
FlipFlop ArgB_16 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_16 connected to a primary input has been replicated
FlipFlop ArgB_17 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_17 connected to a primary input has been replicated
FlipFlop ArgB_18 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_18 connected to a primary input has been replicated
FlipFlop ArgB_19 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_19 connected to a primary input has been replicated
FlipFlop ArgB_2 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_2 connected to a primary input has been replicated
FlipFlop ArgB_20 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_20 connected to a primary input has been replicated
FlipFlop ArgB_21 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_21 connected to a primary input has been replicated
FlipFlop ArgB_22 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_22 connected to a primary input has been replicated
FlipFlop ArgB_23 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_23 connected to a primary input has been replicated
FlipFlop ArgB_24 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_24 connected to a primary input has been replicated
FlipFlop ArgB_25 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_25 connected to a primary input has been replicated
FlipFlop ArgB_26 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_26 connected to a primary input has been replicated
FlipFlop ArgB_27 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_27 connected to a primary input has been replicated
FlipFlop ArgB_28 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_28 connected to a primary input has been replicated
FlipFlop ArgB_29 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_29 connected to a primary input has been replicated
FlipFlop ArgB_3 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_3 connected to a primary input has been replicated
FlipFlop ArgB_30 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_30 connected to a primary input has been replicated
FlipFlop ArgB_31 has been replicated 6 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_31 connected to a primary input has been replicated
FlipFlop ArgB_4 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_4 connected to a primary input has been replicated
FlipFlop ArgB_5 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_5 connected to a primary input has been replicated
FlipFlop ArgB_6 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_6 connected to a primary input has been replicated
FlipFlop ArgB_7 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_7 connected to a primary input has been replicated
FlipFlop ArgB_8 has been replicated 5 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_8 connected to a primary input has been replicated
FlipFlop ArgB_9 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ArgB_9 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 439
 Flip-Flops                                            : 439

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17055
#      GND                         : 1
#      INV                         : 234
#      LUT1                        : 127
#      LUT2                        : 331
#      LUT3                        : 1325
#      LUT4                        : 2891
#      LUT5                        : 3196
#      LUT6                        : 2247
#      MUXCY                       : 4129
#      MUXF7                       : 52
#      VCC                         : 1
#      XORCY                       : 2521
# FlipFlops/Latches                : 439
#      FDC                         : 111
#      FDCE                        : 36
#      FDE                         : 292
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 285
#      IBUF                        : 138
#      IOBUF                       : 32
#      OBUF                        : 115
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx75csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             439  out of  93296     0%  
 Number of Slice LUTs:                10351  out of  46648    22%  
    Number used as Logic:             10351  out of  46648    22%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10637
   Number with an unused Flip Flop:   10198  out of  10637    95%  
   Number with an unused LUT:           286  out of  10637     2%  
   Number of fully used LUT-FF pairs:   153  out of  10637     1%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         286
 Number of bonded IOBs:                 286  out of    328    87%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      6  out of    132     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 445   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 122.689ns (Maximum Frequency: 8.151MHz)
   Minimum input arrival time before clock: 5.929ns
   Maximum output required time after clock: 5.131ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 122.689ns (frequency: 8.151MHz)
  Total number of paths / destination ports: 1107928522005502600000000000000000000000000000000000000 / 184
-------------------------------------------------------------------------
Delay:               122.689ns (Levels of Logic = 449)
  Source:            ArgB_0_1 (FF)
  Destination:       DataBus_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ArgB_0_1 to DataBus_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  ArgB_0_1 (ArgB_0_1)
     INV:I->O              1   0.206   0.000  ArgA[31]_ArgB[31]_rem_117/Msub_b[31]_unary_minus_3_OUT_lut<0>_INV_0 (ArgA[31]_ArgB[31]_rem_117/Msub_b[31]_unary_minus_3_OUT_lut<0>)
     XORCY:LI->O          42   0.136   1.434  ArgA[31]_ArgB[31]_rem_117/Msub_b[31]_unary_minus_3_OUT_xor<0> (ArgA[31]_ArgB[31]_rem_117/b[31]_unary_minus_3_OUT<0>)
     LUT3:I2->O            2   0.205   0.961  ArgA[31]_ArgB[31]_rem_117/Mmux_b[31]_b[31]_mux_3_OUT11_1 (ArgA[31]_ArgB[31]_rem_117/Mmux_b[31]_b[31]_mux_3_OUT11)
     LUT5:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_lutdi (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<0> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<5>)
     MUXCY:CI->O          44   0.213   1.463  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0002_INV_3172_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/BUS_0002_INV_3172_o)
     LUT6:I5->O            2   0.205   0.864  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o1641 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_5543_o)
     LUT5:I1->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_lutdi (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<0> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<5>)
     MUXCY:CI->O          50   0.213   1.548  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0003_INV_3236_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/BUS_0003_INV_3236_o)
     LUT5:I4->O            3   0.205   0.898  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o1973 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_5606_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_lutdi (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<0> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<6>)
     MUXCY:CI->O          54   0.019   1.574  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0004_INV_3299_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/BUS_0004_INV_3299_o)
     LUT6:I5->O            3   0.205   0.898  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o11291 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_5667_o)
     LUT5:I1->O            1   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<6>)
     MUXCY:CI->O          83   0.213   1.766  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0005_INV_3361_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/BUS_0005_INV_3361_o)
     LUT6:I5->O            4   0.205   0.912  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o11621 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_5728_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<6>)
     MUXCY:CI->O          64   0.213   1.640  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0006_INV_3422_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/BUS_0006_INV_3422_o)
     LUT6:I5->O            3   0.205   0.898  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o11941 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_5787_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_lutdi1 (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<6>)
     MUXCY:CI->O          70   0.213   1.680  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0007_INV_3482_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/BUS_0007_INV_3482_o)
     LUT6:I5->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o12281 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_5847_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<7>)
     MUXCY:CI->O          75   0.213   1.713  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0008_INV_3541_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/BUS_0008_INV_3541_o)
     LUT5:I4->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o12611 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_5905_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<7>)
     MUXCY:CI->O          84   0.019   1.772  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0009_INV_3599_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/BUS_0009_INV_3599_o)
     LUT5:I4->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o12941 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_5962_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<7>)
     MUXCY:CI->O         109   0.213   1.901  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0010_INV_3656_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/BUS_0010_INV_3656_o)
     LUT5:I4->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o13271 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6018_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<8>)
     MUXCY:CI->O         100   0.213   1.878  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0011_INV_3712_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/BUS_0011_INV_3712_o)
     LUT5:I4->O            3   0.205   0.898  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o13591 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6072_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_lutdi1 (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<8>)
     MUXCY:CI->O         103   0.213   1.886  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0012_INV_3767_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/BUS_0012_INV_3767_o)
     LUT5:I4->O            2   0.205   0.864  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o13941 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6128_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_lutdi (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<0> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<8>)
     MUXCY:CI->O         109   0.213   1.901  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0013_INV_3821_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/BUS_0013_INV_3821_o)
     LUT5:I4->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o14261 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6180_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<9>)
     MUXCY:CI->O         117   0.019   1.922  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0014_INV_3874_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/BUS_0014_INV_3874_o)
     LUT5:I4->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o14591 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6232_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<9>)
     MUXCY:CI->O         139   0.213   1.980  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0015_INV_3926_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/BUS_0015_INV_3926_o)
     LUT5:I4->O            3   0.205   0.898  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o14911 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6282_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_lutdi1 (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<9>)
     MUXCY:CI->O         132   0.213   1.962  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0016_INV_3977_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/BUS_0016_INV_3977_o)
     LUT5:I4->O            3   0.205   0.898  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o15241 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6332_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_lutdi1 (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<9>)
     MUXCY:CI->O         137   0.213   1.975  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0017_INV_4027_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/BUS_0017_INV_4027_o)
     LUT5:I4->O            2   0.205   0.864  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o15591 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6383_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_lutdi (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<0> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<10>)
     MUXCY:CI->O         141   0.213   1.985  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0018_INV_4076_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/BUS_0018_INV_4076_o)
     LUT5:I4->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o15911 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6430_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<10>)
     MUXCY:CI->O         151   0.019   2.010  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0019_INV_4124_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/BUS_0019_INV_4124_o)
     LUT5:I4->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o16241 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6477_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<10>)
     MUXCY:CI->O         166   0.213   2.023  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0020_INV_4171_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/BUS_0020_INV_4171_o)
     LUT5:I4->O            3   0.205   0.898  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o16561 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6522_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_lutdi1 (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<11>)
     MUXCY:CI->O         166   0.213   2.023  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0021_INV_4217_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/BUS_0021_INV_4217_o)
     LUT5:I4->O            3   0.205   0.898  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o16891 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6567_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_lutdi1 (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<11>)
     MUXCY:CI->O         169   0.213   2.026  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0022_INV_4262_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/BUS_0022_INV_4262_o)
     LUT5:I4->O            2   0.205   0.864  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o17241 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6613_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_lutdi (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<0> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<11>)
     MUXCY:CI->O         175   0.213   2.031  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0023_INV_4306_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/BUS_0023_INV_4306_o)
     LUT5:I4->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o17561 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6655_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<12>)
     MUXCY:CI->O         183   0.019   2.038  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0024_INV_4349_o_cy<13> (ArgA[31]_ArgB[31]_rem_117/BUS_0024_INV_4349_o)
     LUT5:I4->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o17891 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6697_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<12>)
     MUXCY:CI->O         193   0.213   2.047  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0025_INV_4391_o_cy<13> (ArgA[31]_ArgB[31]_rem_117/BUS_0025_INV_4391_o)
     LUT5:I4->O            3   0.205   0.898  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o18211 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6737_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_lutdi1 (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<12>)
     MUXCY:CI->O         197   0.213   2.051  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0026_INV_4432_o_cy<13> (ArgA[31]_ArgB[31]_rem_117/BUS_0026_INV_4432_o)
     LUT5:I4->O            3   0.205   0.898  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o18541 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6777_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_lutdi1 (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<12>)
     MUXCY:CI->O         198   0.213   2.052  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0027_INV_4472_o_cy<13> (ArgA[31]_ArgB[31]_rem_117/BUS_0027_INV_4472_o)
     LUT5:I4->O            2   0.205   0.864  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o18891 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6818_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_lutdi (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<0> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<13> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<13>)
     MUXCY:CI->O         194   0.213   2.048  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0028_INV_4511_o_cy<14> (ArgA[31]_ArgB[31]_rem_117/BUS_0028_INV_4511_o)
     LUT5:I4->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o19211 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6855_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<13> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<13>)
     MUXCY:CI->O         172   0.019   2.029  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0029_INV_4549_o_cy<14> (ArgA[31]_ArgB[31]_rem_117/BUS_0029_INV_4549_o)
     LUT5:I4->O            3   0.205   0.879  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o19541 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6892_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_lut<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<13> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<13>)
     MUXCY:CI->O         133   0.213   1.964  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0030_INV_4586_o_cy<14> (ArgA[31]_ArgB[31]_rem_117/BUS_0030_INV_4586_o)
     LUT5:I4->O            2   0.205   0.864  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o19881 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6929_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_lutdi (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<0> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<13> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<14> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<14>)
     MUXCY:CI->O          91   0.213   1.818  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0031_INV_4622_o_cy<15> (ArgA[31]_ArgB[31]_rem_117/BUS_0031_INV_4622_o)
     LUT5:I4->O            5   0.205   0.962  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o110211 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6964_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_lutdi (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<0> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<13> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<14> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<14>)
     MUXCY:CI->O         124   0.213   1.941  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0032_INV_4657_o_cy<15> (ArgA[31]_ArgB[31]_rem_117/BUS_0032_INV_4657_o)
     LUT5:I4->O            2   0.205   0.864  ArgA[31]_ArgB[31]_mod_118/Mmux_a[31]_GND_44_o_MUX_7096_o110541 (ArgA[31]_ArgB[31]_rem_117/a[31]_GND_42_o_MUX_6998_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_lutdi (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<0> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<1> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<2> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<3> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<4> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<5> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<6> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<7> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<8> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<9> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<10> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<11> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<12> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<13> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<14> (ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<14>)
     MUXCY:CI->O          64   0.213   1.640  ArgA[31]_ArgB[31]_rem_117/Mcompar_BUS_0033_INV_4691_o_cy<15> (ArgA[31]_ArgB[31]_rem_117/BUS_0033_INV_4691_o)
     LUT5:I4->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_lut<0> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_lut<0>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<0> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<1> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<2> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<3> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<4> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<5> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<6> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<7> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<8> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<9> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<10> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<11> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<12> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<13> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<14> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<15> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<16> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<17> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<18> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<19> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<20> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<21> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<22> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<23> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<24> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<25> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<26> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<27> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<28> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<29> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<30> (ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<30>)
     XORCY:CI->O           1   0.180   0.580  ArgA[31]_ArgB[31]_rem_117/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_xor<31> (ArgA[31]_ArgB[31]_rem_117/GND_42_o_a[31]_add_70_OUT[31:0]<31>)
     LUT6:I5->O            1   0.205   0.000  ALUSelect[7]_DataBus[31]_select_181_OUT<31>17 (ALUSelect[7]_DataBus[31]_select_181_OUT<31>)
     FDC:D                     0.102          DataBus_31
    ----------------------------------------
    Total                    122.689ns (31.390ns logic, 91.299ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 926 / 926
-------------------------------------------------------------------------
Offset:              5.929ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       InDecSP_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to InDecSP_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           303   1.222   2.071  rst_IBUF (rst_IBUF)
     INV:I->O            147   0.206   2.000  rst_inv1_INV_0 (rst_inv)
     FDC:CLR                   0.430          InDecSP_0
    ----------------------------------------
    Total                      5.929ns (1.858ns logic, 4.071ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 179 / 147
-------------------------------------------------------------------------
Offset:              5.131ns (Levels of Logic = 2)
  Source:            oe (FF)
  Destination:       DataIO<31> (PAD)
  Source Clock:      clk rising

  Data Path: oe to DataIO<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  oe (oe)
     INV:I->O             32   0.206   1.291  oe_inv321_INV_0 (oe_inv)
     IOBUF:T->IO               2.571          DataIO_31_IOBUF (DataIO<31>)
    ----------------------------------------
    Total                      5.131ns (3.224ns logic, 1.907ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |  122.689|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 69.00 secs
Total CPU time to Xst completion: 68.76 secs
 
--> 

Total memory usage is 353260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   64 (   0 filtered)

