Analysis & Synthesis report for ProcessadorPipeline
Thu Feb 13 21:42:02 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1
 16. Source assignments for Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1
 17. Parameter Settings for User Entity Instance: IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: EX_STAGE:inst3|ALU32Bits:b2v_inst
 19. Parameter Settings for User Entity Instance: ID_STAGE:inst1|Control:inst8
 20. Parameter Settings for User Entity Instance: Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_mult:Mult0
 23. altsyncram Parameter Settings by Entity Instance
 24. lpm_mult Parameter Settings by Entity Instance
 25. In-System Memory Content Editor Settings
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 13 21:42:01 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ProcessadorPipeline                         ;
; Top-level Entity Name              ; ProcessadorPipeline                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,212                                       ;
;     Total combinational functions  ; 4,149                                       ;
;     Dedicated logic registers      ; 1,520                                       ;
; Total registers                    ; 1520                                        ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; EP4CE115F29C7       ;                     ;
; Top-level entity name                                            ; ProcessadorPipeline ; ProcessadorPipeline ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; ID_STAGE/SignExtend.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/SignExtend.v                                              ;             ;
; ID_STAGE/RegisterFile.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/RegisterFile.v                                            ;             ;
; ID_STAGE/InstructionDecoder.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/InstructionDecoder.v                                      ;             ;
; ID_STAGE/ID_EX_Register.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v                                          ;             ;
; ID_STAGE/Control.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v                                                 ;             ;
; IF_STAGE/Mux2to1.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/Mux2to1.v                                                 ;             ;
; IF_STAGE/IF_ID_Register.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/IF_ID_Register.v                                          ;             ;
; ProcessadorPipeline.bdf                                            ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf                                            ;             ;
; IF_STAGE.bdf                                                       ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE.bdf                                                       ;             ;
; ROM.vhd                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/ROM.vhd                                                            ;             ;
; EX_STAGE/Mux2to1_32bits.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/Mux2to1_32bits.v                                          ;             ;
; EX_STAGE/EX_MEM_REGISTER.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/EX_MEM_REGISTER.v                                         ;             ;
; EX_STAGE/ALU32Bits.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v                                               ;             ;
; MEM_STAGE/MEM_WB_Register.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/MEM_STAGE/MEM_WB_Register.v                                        ;             ;
; MEM_STAGE/ExtractMSB.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/MEM_STAGE/ExtractMSB.v                                             ;             ;
; WB_STAGE/WB_Stage.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/WB_STAGE/WB_Stage.v                                                ;             ;
; RAM.vhd                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/RAM.vhd                                                            ;             ;
; ID_STAGE.bdf                                                       ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE.bdf                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_l404.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_l404.tdf                                             ;             ;
; db/altsyncram_pm03.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_pm03.tdf                                             ;             ;
; ./IF_STAGE/instruction_memory.mif                                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/instruction_memory.mif                                    ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; ex_stage.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/ex_stage.v                                                         ;             ;
; mem_stage.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/mem_stage.v                                                        ;             ;
; db/altsyncram_g4v3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_g4v3.tdf                                             ;             ;
; db/altsyncram_eks2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_eks2.tdf                                             ;             ;
; data_memory.mif                                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/data_memory.mif                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sld8469f618/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                   ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                  ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                              ;             ;
; db/lpm_divide_92p.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/lpm_divide_92p.tdf                                              ;             ;
; db/abs_divider_4dg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/abs_divider_4dg.tdf                                             ;             ;
; db/alt_u_div_6af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/alt_u_div_6af.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_abs_i0a.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/lpm_abs_i0a.tdf                                                 ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                     ;             ;
; db/mult_46t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/mult_46t.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 5,212           ;
;                                             ;                 ;
; Total combinational functions               ; 4149            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 2622            ;
;     -- 3 input functions                    ; 1176            ;
;     -- <=2 input functions                  ; 351             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 3328            ;
;     -- arithmetic mode                      ; 821             ;
;                                             ;                 ;
; Total registers                             ; 1520            ;
;     -- Dedicated logic registers            ; 1520            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 3               ;
; Total memory bits                           ; 16384           ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 8               ;
;                                             ;                 ;
; Maximum fan-out node                        ; CLOCK2_50~input ;
; Maximum fan-out                             ; 1056            ;
; Total fan-out                               ; 20717           ;
; Average fan-out                             ; 3.60            ;
+---------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ProcessadorPipeline                                                                                                                    ; 4149 (1)            ; 1520 (0)                  ; 16384       ; 8            ; 0       ; 4         ; 3    ; 0            ; |ProcessadorPipeline                                                                                                                                                                                                                                                                                                                                            ; ProcessadorPipeline               ; work         ;
;    |EX_STAGE:inst3|                                                                                                                     ; 2285 (24)           ; 65 (0)                    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3                                                                                                                                                                                                                                                                                                                             ; EX_STAGE                          ; work         ;
;       |ALU32Bits:b2v_inst|                                                                                                              ; 1881 (560)          ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst                                                                                                                                                                                                                                                                                                          ; ALU32Bits                         ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 1229 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;             |lpm_divide_92p:auto_generated|                                                                                             ; 1229 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                                                                                                            ; lpm_divide_92p                    ; work         ;
;                |abs_divider_4dg:divider|                                                                                                ; 1229 (33)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                    ; abs_divider_4dg                   ; work         ;
;                   |alt_u_div_6af:divider|                                                                                               ; 1087 (1084)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                                                                                              ; alt_u_div_6af                     ; work         ;
;                      |add_sub_7pc:add_sub_0|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                                                                                                        ; add_sub_7pc                       ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                        ; add_sub_8pc                       ; work         ;
;                   |lpm_abs_i0a:my_abs_den|                                                                                              ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                                                                                             ; lpm_abs_i0a                       ; work         ;
;                   |lpm_abs_i0a:my_abs_num|                                                                                              ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                             ; lpm_abs_i0a                       ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_46t:auto_generated|                                                                                                   ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                                                                                                   ; mult_46t                          ; work         ;
;       |EX_MEM_REGISTER:b2v_inst12|                                                                                                      ; 347 (347)           ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12                                                                                                                                                                                                                                                                                                  ; EX_MEM_REGISTER                   ; work         ;
;       |Mux2to1_32bits:b2v_inst8|                                                                                                        ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|EX_STAGE:inst3|Mux2to1_32bits:b2v_inst8                                                                                                                                                                                                                                                                                                    ; Mux2to1_32bits                    ; work         ;
;    |ID_STAGE:inst1|                                                                                                                     ; 1450 (0)            ; 1095 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|ID_STAGE:inst1                                                                                                                                                                                                                                                                                                                             ; ID_STAGE                          ; work         ;
;       |Control:inst8|                                                                                                                   ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|ID_STAGE:inst1|Control:inst8                                                                                                                                                                                                                                                                                                               ; Control                           ; work         ;
;       |ID_EX_Register:inst5|                                                                                                            ; 1359 (1359)         ; 103 (103)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|ID_STAGE:inst1|ID_EX_Register:inst5                                                                                                                                                                                                                                                                                                        ; ID_EX_Register                    ; work         ;
;       |RegisterFile:inst7|                                                                                                              ; 76 (76)             ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7                                                                                                                                                                                                                                                                                                          ; RegisterFile                      ; work         ;
;    |IF_STAGE:inst|                                                                                                                      ; 146 (0)             ; 111 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|IF_STAGE:inst                                                                                                                                                                                                                                                                                                                              ; IF_STAGE                          ; work         ;
;       |IF_ID_Register:inst|                                                                                                             ; 47 (47)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|IF_STAGE:inst|IF_ID_Register:inst                                                                                                                                                                                                                                                                                                          ; IF_ID_Register                    ; work         ;
;       |Mux2to1:inst4|                                                                                                                   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|IF_STAGE:inst|Mux2to1:inst4                                                                                                                                                                                                                                                                                                                ; Mux2to1                           ; work         ;
;       |ROM:inst3|                                                                                                                       ; 91 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3                                                                                                                                                                                                                                                                                                                    ; ROM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 91 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_l404:auto_generated|                                                                                            ; 91 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_l404                   ; work         ;
;                |altsyncram_pm03:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1                                                                                                                                                                                                                         ; altsyncram_pm03                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 91 (70)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |Mem_Stage:inst4|                                                                                                                    ; 92 (0)              ; 135 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|Mem_Stage:inst4                                                                                                                                                                                                                                                                                                                            ; Mem_Stage                         ; work         ;
;       |MEM_WB_Register:b2v_inst|                                                                                                        ; 0 (0)               ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|Mem_Stage:inst4|MEM_WB_Register:b2v_inst                                                                                                                                                                                                                                                                                                   ; MEM_WB_Register                   ; work         ;
;       |RAM:b2v_inst1|                                                                                                                   ; 92 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1                                                                                                                                                                                                                                                                                                              ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 92 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_g4v3:auto_generated|                                                                                            ; 92 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated                                                                                                                                                                                                                                               ; altsyncram_g4v3                   ; work         ;
;                |altsyncram_eks2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1                                                                                                                                                                                                                   ; altsyncram_eks2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 92 (71)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                  ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 175 (1)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 174 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 174 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 174 (1)             ; 114 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 173 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 173 (135)           ; 108 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------+
; Name                                                                                                                                ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                               ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------+
; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ALTSYNCRAM       ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; ./IF_STAGE/instruction_memory.mif ;
; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; data_memory.mif                   ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ProcessadorPipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3                                                                                                                                                                                                                                             ; ROM.vhd         ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1                                                                                                                                                                                                                                       ; RAM.vhd         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+----------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                                     ;
+----------------------------------------------------------------+------------------------------------------------------------------------+
; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|MemtoRegOut          ; Merged with EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|MemReadOut       ;
; ID_STAGE:inst1|ID_EX_Register:inst5|outMemToReg                ; Merged with ID_STAGE:inst1|ID_EX_Register:inst5|outMemRead             ;
; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[16..31]      ; Merged with ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15]      ;
; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[16..31] ; Merged with EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[15] ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][0]              ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][1]              ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][2]              ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][3]              ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][4]              ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][5]              ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][6]              ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][7]              ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][31]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][30]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][29]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][28]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][27]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][26]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][25]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][24]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][23]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][22]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][21]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][20]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][19]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][18]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][17]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][16]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][15]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][14]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][13]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][12]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][11]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][10]             ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][9]              ; Stuck at GND due to stuck port data_in                                 ;
; ID_STAGE:inst1|RegisterFile:inst7|registers[0][8]              ; Stuck at GND due to stuck port data_in                                 ;
; Total Number of Removed Registers = 66                         ;                                                                        ;
+----------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1520  ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 178   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1190  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[16][15]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[8][3]                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[24][18]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[4][26]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[20][18]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[12][8]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[28][6]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[2][20]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[18][6]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[10][18]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[26][25]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[6][11]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[22][9]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[14][11]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[30][1]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[1][18]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[17][28]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[9][8]                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[25][9]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[5][31]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[21][9]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[13][4]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[29][27]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[3][25]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[19][24]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[11][31]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[27][13]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[7][26]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[23][2]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[15][7]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:inst7|registers[31][29]                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 18:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |ProcessadorPipeline|EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[0]                                                                                                                              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[1]                                                                                                                                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ProcessadorPipeline|Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 39:1               ; 8 bits    ; 208 LEs       ; 72 LEs               ; 136 LEs                ; Yes        ; |ProcessadorPipeline|EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23]                                                                                                                                ;
; 39:1               ; 6 bits    ; 156 LEs       ; 54 LEs               ; 102 LEs                ; Yes        ; |ProcessadorPipeline|EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14]                                                                                                                                ;
; 40:1               ; 4 bits    ; 104 LEs       ; 40 LEs               ; 64 LEs                 ; Yes        ; |ProcessadorPipeline|EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27]                                                                                                                                ;
; 41:1               ; 2 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |ProcessadorPipeline|EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[28]                                                                                                                                ;
; 42:1               ; 2 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30]                                                                                                                                ;
; 32:1               ; 2 bits    ; 42 LEs        ; 22 LEs               ; 20 LEs                 ; Yes        ; |ProcessadorPipeline|EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[9]                                                                                                                                 ;
; 33:1               ; 4 bits    ; 88 LEs        ; 40 LEs               ; 48 LEs                 ; Yes        ; |ProcessadorPipeline|EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[4]                                                                                                                                 ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |ProcessadorPipeline|ID_STAGE:inst1|ID_EX_Register:inst5|outReadData1[2]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst|RFlags[2]                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-----------------------------+
; Parameter Name                     ; Value                             ; Type                        ;
+------------------------------------+-----------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                     ;
; OPERATION_MODE                     ; ROM                               ; Untyped                     ;
; WIDTH_A                            ; 32                                ; Signed Integer              ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer              ;
; NUMWORDS_A                         ; 256                               ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                     ;
; WIDTH_B                            ; 1                                 ; Signed Integer              ;
; WIDTHAD_B                          ; 1                                 ; Signed Integer              ;
; NUMWORDS_B                         ; 0                                 ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                     ;
; BYTE_SIZE                          ; 8                                 ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                     ;
; INIT_FILE                          ; ./IF_STAGE/instruction_memory.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_l404                   ; Untyped                     ;
+------------------------------------+-----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_STAGE:inst3|ALU32Bits:b2v_inst ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LW_1           ; 00000 ; Unsigned Binary                                       ;
; LW_2           ; 00001 ; Unsigned Binary                                       ;
; LW_3           ; 00010 ; Unsigned Binary                                       ;
; SW_1           ; 00011 ; Unsigned Binary                                       ;
; SW_2           ; 00100 ; Unsigned Binary                                       ;
; MOV            ; 00101 ; Unsigned Binary                                       ;
; ADD            ; 00110 ; Unsigned Binary                                       ;
; SUB            ; 00111 ; Unsigned Binary                                       ;
; MUL            ; 01000 ; Unsigned Binary                                       ;
; DIV            ; 01001 ; Unsigned Binary                                       ;
; AND            ; 01010 ; Unsigned Binary                                       ;
; OR             ; 01011 ; Unsigned Binary                                       ;
; SHL            ; 01100 ; Unsigned Binary                                       ;
; SHR            ; 01101 ; Unsigned Binary                                       ;
; CMP            ; 01110 ; Unsigned Binary                                       ;
; NOT            ; 01111 ; Unsigned Binary                                       ;
; JR             ; 10000 ; Unsigned Binary                                       ;
; JPC            ; 10001 ; Unsigned Binary                                       ;
; BRFL           ; 10010 ; Unsigned Binary                                       ;
; CALL           ; 10011 ; Unsigned Binary                                       ;
; RET            ; 10100 ; Unsigned Binary                                       ;
; NOP            ; 10101 ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_STAGE:inst1|Control:inst8 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; LW_1           ; 00000 ; Unsigned Binary                                  ;
; LW_2           ; 00001 ; Unsigned Binary                                  ;
; LW_3           ; 00010 ; Unsigned Binary                                  ;
; SW_1           ; 00011 ; Unsigned Binary                                  ;
; SW_2           ; 00100 ; Unsigned Binary                                  ;
; MOV            ; 00101 ; Unsigned Binary                                  ;
; ADD            ; 00110 ; Unsigned Binary                                  ;
; SUB            ; 00111 ; Unsigned Binary                                  ;
; MUL            ; 01000 ; Unsigned Binary                                  ;
; DIV            ; 01001 ; Unsigned Binary                                  ;
; AND            ; 01010 ; Unsigned Binary                                  ;
; OR             ; 01011 ; Unsigned Binary                                  ;
; SHL            ; 01100 ; Unsigned Binary                                  ;
; SHR            ; 01101 ; Unsigned Binary                                  ;
; CMP            ; 01110 ; Unsigned Binary                                  ;
; NOT            ; 01111 ; Unsigned Binary                                  ;
; JR             ; 10000 ; Unsigned Binary                                  ;
; JPC            ; 10001 ; Unsigned Binary                                  ;
; BRFL           ; 10010 ; Unsigned Binary                                  ;
; CALL           ; 10011 ; Unsigned Binary                                  ;
; RET            ; 10100 ; Unsigned Binary                                  ;
; NOP            ; 10101 ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; data_memory.mif      ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_g4v3      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 32           ; Untyped                           ;
; LPM_WIDTHB                                     ; 32           ; Untyped                           ;
; LPM_WIDTHP                                     ; 64           ; Untyped                           ;
; LPM_WIDTHR                                     ; 64           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 2                                                             ;
; Entity Instance                           ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 256                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 0                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 256                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 0                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                           ;
+---------------------------------------+--------------------------------------------------+
; Name                                  ; Value                                            ;
+---------------------------------------+--------------------------------------------------+
; Number of entity instances            ; 1                                                ;
; Entity Instance                       ; EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                               ;
;     -- LPM_WIDTHB                     ; 32                                               ;
;     -- LPM_WIDTHP                     ; 64                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
+---------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                 ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                           ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+
; 0              ; ROM         ; 32    ; 256   ; Read/Write ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated       ;
; 1              ; RAM         ; 32    ; 256   ; Read/Write ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 57                          ;
; cycloneiii_ff         ; 1406                        ;
;     CLR               ; 87                          ;
;     ENA               ; 1064                        ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 56                          ;
;     SCLR SLD          ; 12                          ;
;     SLD               ; 4                           ;
;     plain             ; 143                         ;
; cycloneiii_lcell_comb ; 3973                        ;
;     arith             ; 813                         ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 719                         ;
;     normal            ; 3160                        ;
;         0 data inputs ; 31                          ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 177                         ;
;         3 data inputs ; 392                         ;
;         4 data inputs ; 2552                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 143.50                      ;
; Average LUT depth     ; 48.09                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:35     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Feb 13 21:40:17 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorPipeline -c ProcessadorPipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/signextend.v
    Info (12023): Found entity 1: SignExtend File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/SignExtend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/instructiondecoder.v
    Info (12023): Found entity 1: InstructionDecoder File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/InstructionDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/id_ex_register.v
    Info (12023): Found entity 1: ID_EX_Register File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/control.v
    Info (12023): Found entity 1: Control File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_stage/programcounter.v
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/ProgramCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_stage/pcadder.v
    Info (12023): Found entity 1: PCAdder File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/PCAdder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_stage/mux2to1.v
    Info (12023): Found entity 1: Mux2to1 File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/Mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_stage/if_id_register.v
    Info (12023): Found entity 1: IF_ID_Register File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/IF_ID_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processadorpipeline.bdf
    Info (12023): Found entity 1: ProcessadorPipeline
Info (12021): Found 1 design units, including 1 entities, in source file if_stage.bdf
    Info (12023): Found entity 1: IF_STAGE
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ROM.vhd Line: 52
    Info (12023): Found entity 1: ROM File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ROM.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/somador.v
    Info (12023): Found entity 1: Somador File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/Somador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/shiftleft2.v
    Info (12023): Found entity 1: ShiftLeft2 File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ShiftLeft2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/mux2to1_32bits.v
    Info (12023): Found entity 1: Mux2to1_32bits File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/Mux2to1_32bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/mux2to1_5bits.v
    Info (12023): Found entity 1: Mux2to1_5bits File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/Mux2to1_5bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/ex_mem_register.v
    Info (12023): Found entity 1: EX_MEM_REGISTER File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/EX_MEM_REGISTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/alucontrol.v
    Info (12023): Found entity 1: ALUControl File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALUControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/alu32bits.v
    Info (12023): Found entity 1: ALU32Bits File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_stage/mem_wb_register.v
    Info (12023): Found entity 1: MEM_WB_Register File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/MEM_STAGE/MEM_WB_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_stage/extractmsb.v
    Info (12023): Found entity 1: ExtractMSB File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/MEM_STAGE/ExtractMSB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wb_stage/wb_stage.v
    Info (12023): Found entity 1: WB_Stage File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/WB_STAGE/WB_Stage.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/RAM.vhd Line: 55
    Info (12023): Found entity 1: RAM File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/RAM.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file id_stage.bdf
    Info (12023): Found entity 1: ID_STAGE
Info (12127): Elaborating entity "ProcessadorPipeline" for the top level hierarchy
Info (12128): Elaborating entity "IF_STAGE" for hierarchy "IF_STAGE:inst"
Info (12128): Elaborating entity "IF_ID_Register" for hierarchy "IF_STAGE:inst|IF_ID_Register:inst"
Warning (10230): Verilog HDL assignment warning at IF_ID_Register.v(19): truncated value with size 32 to match size of target (8) File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/IF_ID_Register.v Line: 19
Info (12128): Elaborating entity "ROM" for hierarchy "IF_STAGE:inst|ROM:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ROM.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ROM.vhd Line: 59
Info (12133): Instantiated megafunction "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ROM.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./IF_STAGE/instruction_memory.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l404.tdf
    Info (12023): Found entity 1: altsyncram_l404 File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_l404.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l404" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pm03.tdf
    Info (12023): Found entity 1: altsyncram_pm03 File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_pm03.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pm03" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_l404.tdf Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_l404.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_l404.tdf Line: 35
Info (12133): Instantiated megafunction "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_l404.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Mux2to1" for hierarchy "IF_STAGE:inst|Mux2to1:inst4"
Warning (12125): Using design file ex_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: EX_STAGE File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ex_stage.v Line: 19
Warning (12300): Found the following files while searching for definition of entity "EX_STAGE", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: EX_STAGE.bdf
Info (12128): Elaborating entity "EX_STAGE" for hierarchy "EX_STAGE:inst3"
Info (12128): Elaborating entity "ALU32Bits" for hierarchy "EX_STAGE:inst3|ALU32Bits:b2v_inst" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ex_stage.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at ALU32Bits.v(45): variable "ALUControl" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 45
Warning (10764): Verilog HDL warning at ALU32Bits.v(145): converting signed shift amount to unsigned File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 145
Warning (10764): Verilog HDL warning at ALU32Bits.v(149): converting signed shift amount to unsigned File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 149
Warning (10235): Verilog HDL Always Construct warning at ALU32Bits.v(174): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 174
Warning (10235): Verilog HDL Always Construct warning at ALU32Bits.v(180): variable "RFlagsStored" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 180
Warning (10240): Verilog HDL Always Construct warning at ALU32Bits.v(38): inferring latch(es) for variable "MUL_Result", which holds its previous value in one or more paths through the always construct File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 38
Info (12128): Elaborating entity "EX_MEM_REGISTER" for hierarchy "EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ex_stage.v Line: 132
Info (12128): Elaborating entity "Mux2to1_32bits" for hierarchy "EX_STAGE:inst3|Mux2to1_32bits:b2v_inst8" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ex_stage.v Line: 141
Info (12128): Elaborating entity "ID_STAGE" for hierarchy "ID_STAGE:inst1"
Info (12128): Elaborating entity "ID_EX_Register" for hierarchy "ID_STAGE:inst1|ID_EX_Register:inst5"
Info (12128): Elaborating entity "Control" for hierarchy "ID_STAGE:inst1|Control:inst8"
Warning (10230): Verilog HDL assignment warning at Control.v(72): truncated value with size 32 to match size of target (1) File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v Line: 72
Warning (10230): Verilog HDL assignment warning at Control.v(74): truncated value with size 32 to match size of target (1) File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v Line: 74
Warning (10230): Verilog HDL assignment warning at Control.v(82): truncated value with size 32 to match size of target (1) File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v Line: 82
Warning (10230): Verilog HDL assignment warning at Control.v(84): truncated value with size 32 to match size of target (1) File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v Line: 84
Info (12128): Elaborating entity "InstructionDecoder" for hierarchy "ID_STAGE:inst1|InstructionDecoder:inst9"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "ID_STAGE:inst1|RegisterFile:inst7"
Info (12128): Elaborating entity "SignExtend" for hierarchy "ID_STAGE:inst1|SignExtend:inst6"
Info (12128): Elaborating entity "WB_Stage" for hierarchy "WB_Stage:inst5"
Warning (12125): Using design file mem_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Mem_Stage File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/mem_stage.v Line: 19
Warning (12300): Found the following files while searching for definition of entity "Mem_Stage", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: Mem_Stage.bdf
Info (12128): Elaborating entity "Mem_Stage" for hierarchy "Mem_Stage:inst4"
Info (12128): Elaborating entity "MEM_WB_Register" for hierarchy "Mem_Stage:inst4|MEM_WB_Register:b2v_inst" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/mem_stage.v Line: 73
Info (12128): Elaborating entity "RAM" for hierarchy "Mem_Stage:inst4|RAM:b2v_inst1" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/mem_stage.v Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/RAM.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/RAM.vhd Line: 62
Info (12133): Instantiated megafunction "Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/RAM.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "data_memory.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g4v3.tdf
    Info (12023): Found entity 1: altsyncram_g4v3 File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_g4v3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g4v3" for hierarchy "Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eks2.tdf
    Info (12023): Found entity 1: altsyncram_eks2 File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_eks2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_eks2" for hierarchy "Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_g4v3.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_g4v3.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_g4v3.tdf Line: 38
Info (12133): Instantiated megafunction "Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_g4v3.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "ExtractMSB" for hierarchy "Mem_Stage:inst4|ExtractMSB:b2v_inst2" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/mem_stage.v Line: 87
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.02.13.22:40:54 Progress: Loading sld8469f618/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "EX_STAGE:inst3|ALU32Bits:b2v_inst|Div0" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 123
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "EX_STAGE:inst3|ALU32Bits:b2v_inst|Mult0" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 104
Info (12130): Elaborated megafunction instantiation "EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 123
Info (12133): Instantiated megafunction "EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 123
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf
    Info (12023): Found entity 1: lpm_divide_92p File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/lpm_divide_92p.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/add_sub_8pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/lpm_abs_i0a.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_mult:Mult0" File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 104
Info (12133): Instantiated megafunction "EX_STAGE:inst3|ALU32Bits:b2v_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 104
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/mult_46t.tdf Line: 30
Info (13014): Ignored 310 buffer(s)
    Info (13016): Ignored 62 CARRY_SUM buffer(s)
    Info (13019): Ignored 248 SOFT buffer(s)
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Users/Heverton Reis/Downloads/Processador/Quartus/output_files/ProcessadorPipeline.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5328 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 5248 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4980 megabytes
    Info: Processing ended: Thu Feb 13 21:42:02 2025
    Info: Elapsed time: 00:01:45
    Info: Total CPU time (on all processors): 00:02:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Heverton Reis/Downloads/Processador/Quartus/output_files/ProcessadorPipeline.map.smsg.


