set_device -family {PolarFireSoC} -die {MPFS250TS} -speed {-1}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET\CORERESET_0\core\corereset_pf.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET\CORERESET.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C5\CORERESET_PF_C5_0\core\corereset_pf.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C5\CORERESET_PF_C5.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C0\PF_CCC_C0.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CLK_DIV_C0\PF_CLK_DIV_C0_0\PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CLK_DIV_C0\PF_CLK_DIV_C0.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_OSC_C0\PF_OSC_C0.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CLOCKS_AND_RESETS\CLOCKS_AND_RESETS.v}
read_verilog -mode system_verilog -lib COREAPB3_LIB {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v}
read_verilog -mode system_verilog -lib COREAPB3_LIB {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v}
read_verilog -mode system_verilog -lib COREAPB3_LIB {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CoreAPB3_C0\CoreAPB3_C0.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\FIC_CONVERTER\FIC_CONVERTER.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\MSS_VIDEO_KIT_H264\MSS_VIDEO_KIT_H264.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C1\CORERESET_PF_C1.v}
read_verilog -mode system_verilog -lib CORERXIODBITALIGN_LIB {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v}
read_verilog -mode system_verilog -lib CORERXIODBITALIGN_LIB {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CAM_IOD_TIP_TOP\CAM_IOD_TIP_TOP.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C2\CORERESET_PF_C2.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C2\PF_CCC_C2.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\mipicsi2rxdecoderPF_C0\mipicsi2rxdecoderPF_C0.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\IMX334_IF_TOP\IMX334_IF_TOP.v}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\RGBtoYCbCr\4.4.0\Encrypted\RGBtoYCbCr.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\AXI4_M_M_IF.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\AXI4_S_IF.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_NstagesSync.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_grayToBinConv.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_async.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_resetSync.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_mux.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_demux.vhd}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_demux.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_mux.vhd}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF_Native.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\DDR_AXI4_ARBITER_PF_C0\DDR_AXI4_ARBITER_PF_C0.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ddr_write_controller_enc.v}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\data_packer_h264.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ram2port.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\H264_Iframe_Encoder\1.4.0\Evaluation\H264_Iframe_Encoder_Eval_enc.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\H264_Iframe_Encoder_C0\H264_Iframe_Encoder_C0.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\h264_top\h264_top.v}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Gamma_Correction_C0\Gamma_Correction_C0.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\frame_controls_gen.v}
read_vhdl -mode vhdl_2008 {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\intensity_average.vhd}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\video_processing\video_processing.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Video_Pipeline\Video_Pipeline.v}
read_verilog -mode system_verilog {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v}
set_top_level {VKPFSOC_TOP}
map_netlist
read_sdc {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\constraint\VKPFSOC_TOP_derived_constraints.sdc}
check_constraints {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\constraint\synthesis_sdc_errors.log}
write_fdc {C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\designer\VKPFSOC_TOP\synthesis.fdc}
