Return-Path: <linux-renesas-soc-owner@vger.kernel.org>
Received: from kirsty.vergenet.net ([202.4.237.240]:36607 "EHLO
        kirsty.vergenet.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1751040AbcIBH7d (ORCPT
        <rfc822;linux-renesas-soc@vger.kernel.org>);
        Fri, 2 Sep 2016 03:59:33 -0400
Date: Fri, 2 Sep 2016 09:59:20 +0200
From: Simon Horman <horms@verge.net.au>
To: Geert Uytterhoeven <geert@linux-m68k.org>
Cc: Vladimir Barinov <vladimir.barinov@cogentembedded.com>,
        Magnus Damm <magnus.damm@gmail.com>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        Linux-Renesas <linux-renesas-soc@vger.kernel.org>,
        Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
Subject: Re: [PATCH v3 0/12] arm64: renesas: add H3ULCB board
Message-ID: <20160902075919.GA9037@verge.net.au>
References: <1472637712-14583-1-git-send-email-vladimir.barinov@cogentembedded.com>
 <CAMuHMdX4sxY4_FKemcQfYtvCr5ZZ52nTqnRtp5G42X93UTT8aw@mail.gmail.com>
 <20160901141711.GE14300@verge.net.au>
 <CAMuHMdWXfb1uVRebDAmHbh23SEAGhsCMAsFNo4hYOLH3VhWCMw@mail.gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <CAMuHMdWXfb1uVRebDAmHbh23SEAGhsCMAsFNo4hYOLH3VhWCMw@mail.gmail.com>
Sender: linux-renesas-soc-owner@vger.kernel.org
List-ID: <linux-renesas-soc.vger.kernel.org>

On Thu, Sep 01, 2016 at 09:25:08PM +0200, Geert Uytterhoeven wrote:
> Hi Simon,
> 
> On Thu, Sep 1, 2016 at 4:17 PM, Simon Horman <horms@verge.net.au> wrote:
> >> > [01/12] dt: arm: shmobile: add H3ULCB board DT bindings
> >
> > I have queued up the above patch after renaming it
> > arm64: dts: h3ulcb: enable USB2.0 Host channel 1
> >
> >> > [02/12] arm64: dts: h3ulcb: initial device tree
> >> > [03/12] arm64: dts: h3ulcb: enable SCIF clk and pins
> >> > [04/12] arm64: dts: h3ulcb: enable EthernetAVB
> >> > [05/12] arm64: dts: h3ulcb: enable GPIO leds
> >> > [06/12] arm64: dts: h3ulcb: enable SDHI0
> >> > [07/12] arm64: dts: h3ulcb: enable I2C2
> >> > [08/12] arm64: dts: h3ulcb: enable EXTALR clk
> >> > [09/12] arm64: dts: h3ulcb: enable WDT
> >> > [10/12] arm64: dts: h3ulcb: enable USB2 PHY of channel 1
> >> > [11/12] arm64: dts: h3ulcb: enable USB2.0 Host channel 1
> >>
> >> I went through all of the above...
> >
> > I have also queued up 02,03,04,07,08,09,11/12.
> 
> Any specific reason you skipped 10/12? I'm afraid it's a prerequisite for
> 11/12.

Thanks for pointing that out, it is an oversight.
I have queued up 10/12 and plan to push a bit later today.
