var dir_b82140776176b28f52d7ab660bc0e8ab =
[
    [ "adc_arch.c", "chibios_2mcu__periph_2adc__arch_8c.html", "chibios_2mcu__periph_2adc__arch_8c" ],
    [ "adc_arch.h", "chibios_2mcu__periph_2adc__arch_8h.html", "chibios_2mcu__periph_2adc__arch_8h" ],
    [ "gpio_arch.c", "chibios_2mcu__periph_2gpio__arch_8c.html", "chibios_2mcu__periph_2gpio__arch_8c" ],
    [ "gpio_arch.h", "chibios_2mcu__periph_2gpio__arch_8h.html", "chibios_2mcu__periph_2gpio__arch_8h" ],
    [ "gpio_def.h", "gpio__def_8h.html", "gpio__def_8h" ],
    [ "hal_stm32_dma.c", "hal__stm32__dma_8c.html", "hal__stm32__dma_8c" ],
    [ "hal_stm32_dma.h", "hal__stm32__dma_8h.html", "hal__stm32__dma_8h" ],
    [ "i2c_arch.c", "chibios_2mcu__periph_2i2c__arch_8c.html", "chibios_2mcu__periph_2i2c__arch_8c" ],
    [ "i2c_arch.h", "chibios_2mcu__periph_2i2c__arch_8h.html", null ],
    [ "pwm_input_arch.c", "chibios_2mcu__periph_2pwm__input__arch_8c.html", "chibios_2mcu__periph_2pwm__input__arch_8c" ],
    [ "pwm_input_arch.h", "chibios_2mcu__periph_2pwm__input__arch_8h.html", "chibios_2mcu__periph_2pwm__input__arch_8h" ],
    [ "ram_arch.h", "ram__arch_8h.html", "ram__arch_8h" ],
    [ "rng_arch.c", "chibios_2mcu__periph_2rng__arch_8c.html", "chibios_2mcu__periph_2rng__arch_8c" ],
    [ "sdio_arch.c", "sdio__arch_8c.html", "sdio__arch_8c" ],
    [ "spi_arch.c", "chibios_2mcu__periph_2spi__arch_8c.html", "chibios_2mcu__periph_2spi__arch_8c" ],
    [ "spi_arch.h", "chibios_2mcu__periph_2spi__arch_8h.html", null ],
    [ "sys_time_arch.c", "chibios_2mcu__periph_2sys__time__arch_8c.html", "chibios_2mcu__periph_2sys__time__arch_8c" ],
    [ "sys_time_arch.h", "chibios_2mcu__periph_2sys__time__arch_8h.html", "chibios_2mcu__periph_2sys__time__arch_8h" ],
    [ "uart_arch.c", "chibios_2mcu__periph_2uart__arch_8c.html", "chibios_2mcu__periph_2uart__arch_8c" ],
    [ "uart_arch.h", "chibios_2mcu__periph_2uart__arch_8h.html", "chibios_2mcu__periph_2uart__arch_8h" ]
];