Override log path to logs
Override parallel_granularity to column
Design Parameters:
- paramFile: /tmp/demo_16_DVS128GestureSimplify_PTB_False_False_False.cfg
- multiprocess: 4
- operationMode: 1
- memCellType: MemCellType.SRAM
- accessType: CellAccessType.CMOS_access
- transistorType: TransistorType.conventional
- deviceRoadmap: DeviceRoadmap.LSTP
- globalBufferType: SRAM
- globalBufferCoreSizeRow: 128
- globalBufferCoreSizeCol: 128
- tileBufferType: RF
- tileBufferCoreSizeRow: 32
- tileBufferCoreSizeCol: 32
- peBufferType: SRAM
- chipActivation: True
- actFunc: reLu
- novelMapping: False
- SARADC: False
- currentMode: True
- pipeline: True
- speedUpDegree: 8
- validated: True
- synchronous: True
- algoWeightMin: -1
- algoWeightMax: 1
- clkFreq: 1000000000.0
- temperature: 300
- techNode: 22
- featureSize: 4e-08
- wireWidth: 40
- globalBusDelayTolerance: 0.1
- localBusDelayTolerance: 0.1
- treeFoldedRatio: 4
- maxGlobalBusWidth: 2048
- numRowSubArray: 128
- numColSubArray: 128
- relaxArrayCellHeight: False
- relaxArrayCellWidth: False
- numColMuxed: 8
- levelOutput: 32
- cellBit: 1
- heightInFeatureSizeSRAM: 10
- widthInFeatureSizeSRAM: 28
- widthSRAMCellNMOS: 2
- widthSRAMCellPMOS: 1
- widthAccessCMOS: 1
- minSenseVoltage: 0.1
- heightInFeatureSize1T1R: 4
- widthInFeatureSize1T1R: 12
- heightInFeatureSizeCrossbar: 2
- widthInFeatureSizeCrossbar: 2
- resistanceOn: 6000.0
- resistanceOff: 900000.0
- maxConductance: 0.00016666666666666666
- minConductance: 1.111111111111111e-06
- readVoltage: 0.5
- readPulseWidth: 1e-08
- accessVoltage: 1.1
- resistanceAccess: 1500.0
- writeVoltage: 2
- conventionalParallel: False
- conventionalSequential: True
- BNNparallelMode: False
- BNNsequentialMode: False
- XNORsequentialMode: False
- XNORparallelMode: False
- parallelRead: False
- speculationRecover: False
- mergedTimestep: 100
- synapseBit: 8
- numBitInput: 8
- device: cpu
- multidevice: True
- debug: False
- debugTime: False
- testLayers: 0
- log_path: logs
- parallel_granularity: column
- speculative: False
- dense_mode: PTB
- sub_tw: 16
- dynamic_stw: False
- hit_threshold: 2
- miss_threshold: 1
- csr_compress: False
- alpha: 1.44
- beta: 1.4
- gamma: 0.17
- delta: 0.15
- epsilon: 0.05
- zeta: 1.22
- AR: 1.9
- Rho: 4.03e-08
- wireLengthRow: 4e-07
- wireLengthCol: 1.12e-06
- unitLengthWireResistance: 13256578.94736842
- wireResistanceRow: 5.302631578947368
- wireResistanceCol: 14.847368421052632
- numRowPerSynapse: 1
- numColPerSynapse: 8

Device Property:
- vdd: 0.85
- vth: 0.419915
- phyGateLength: 2.6e-08
- capIdealGate: 5.245e-10
- capFringe: 8.004e-10
- effectiveResistanceMultiplier: 1.77
- current_gmNmos: 456.0
- current_gmPmos: 185.0
- currentOnNmos: {0: 791.9, 10: 756.4, 20: 722.2, 30: 689.4, 40: 658.1, 50: 628.3, 60: 600.0, 70: 573.3, 80: 548.0, 90: 524.2, 100: 501.7, 1: 788.35, 2: 784.8, 3: 781.25, 4: 777.6999999999999, 5: 774.15, 6: 770.6, 7: 767.05, 8: 763.5, 9: 759.9499999999999, 11: 752.98, 12: 749.56, 13: 746.14, 14: 742.72, 15: 739.3, 16: 735.88, 17: 732.46, 18: 729.0400000000001, 19: 725.62, 21: 718.9200000000001, 22: 715.64, 23: 712.36, 24: 709.08, 25: 705.8, 26: 702.52, 27: 699.24, 28: 695.96, 29: 692.68, 31: 686.27, 32: 683.14, 33: 680.01, 34: 676.88, 35: 673.75, 36: 670.62, 37: 667.49, 38: 664.36, 39: 661.23, 41: 655.12, 42: 652.14, 43: 649.16, 44: 646.18, 45: 643.2, 46: 640.22, 47: 637.24, 48: 634.26, 49: 631.28, 51: 625.4699999999999, 52: 622.64, 53: 619.81, 54: 616.98, 55: 614.15, 56: 611.3199999999999, 57: 608.49, 58: 605.66, 59: 602.83, 61: 597.33, 62: 594.66, 63: 591.99, 64: 589.3199999999999, 65: 586.65, 66: 583.98, 67: 581.31, 68: 578.64, 69: 575.9699999999999, 71: 570.77, 72: 568.24, 73: 565.7099999999999, 74: 563.18, 75: 560.65, 76: 558.12, 77: 555.59, 78: 553.06, 79: 550.53, 81: 545.62, 82: 543.24, 83: 540.86, 84: 538.48, 85: 536.1, 86: 533.72, 87: 531.34, 88: 528.96, 89: 526.58, 91: 521.95, 92: 519.7, 93: 517.45, 94: 515.2, 95: 512.95, 96: 510.7, 97: 508.45, 98: 506.2, 99: 503.95}
- currentOnPmos: {0: 600.2, 10: 561.3, 20: 525.5, 30: 492.5, 40: 462.2, 50: 434.3, 60: 408.7, 70: 385.1, 80: 363.4, 90: 343.3, 100: 324.8, 1: 596.3100000000001, 2: 592.4200000000001, 3: 588.53, 4: 584.64, 5: 580.75, 6: 576.86, 7: 572.97, 8: 569.0799999999999, 9: 565.1899999999999, 11: 557.7199999999999, 12: 554.14, 13: 550.56, 14: 546.98, 15: 543.4, 16: 539.8199999999999, 17: 536.24, 18: 532.66, 19: 529.08, 21: 522.2, 22: 518.9, 23: 515.6, 24: 512.3, 25: 509.0, 26: 505.7, 27: 502.4, 28: 499.1, 29: 495.8, 31: 489.47, 32: 486.44, 33: 483.40999999999997, 34: 480.38, 35: 477.35, 36: 474.32, 37: 471.28999999999996, 38: 468.26, 39: 465.23, 41: 459.40999999999997, 42: 456.62, 43: 453.83, 44: 451.04, 45: 448.25, 46: 445.46, 47: 442.67, 48: 439.88, 49: 437.09000000000003, 51: 431.74, 52: 429.18, 53: 426.62, 54: 424.06, 55: 421.5, 56: 418.94, 57: 416.38, 58: 413.82, 59: 411.26, 61: 406.34, 62: 403.98, 63: 401.62, 64: 399.26, 65: 396.9, 66: 394.54, 67: 392.18, 68: 389.82, 69: 387.46000000000004, 71: 382.93, 72: 380.76, 73: 378.59000000000003, 74: 376.42, 75: 374.25, 76: 372.08, 77: 369.90999999999997, 78: 367.74, 79: 365.57, 81: 361.39, 82: 359.38, 83: 357.37, 84: 355.36, 85: 353.35, 86: 351.34, 87: 349.33, 88: 347.32, 89: 345.31, 91: 341.45, 92: 339.6, 93: 337.75, 94: 335.90000000000003, 95: 334.05, 96: 332.2, 97: 330.35, 98: 328.5, 99: 326.65000000000003}
- currentOffNmos: {0: 0.0001, 10: 0.0001473, 20: 0.0002121, 30: 0.0002996, 40: 0.0004153, 50: 0.0005658, 60: 0.0007589, 70: 0.001003, 80: 0.001307, 90: 0.001682, 100: 0.002139, 1: 0.00010473000000000001, 2: 0.00010946, 3: 0.00011419, 4: 0.00011892, 5: 0.00012365, 6: 0.00012838, 7: 0.00013311, 8: 0.00013784, 9: 0.00014257, 11: 0.00015378, 12: 0.00016026000000000001, 13: 0.00016674, 14: 0.00017322, 15: 0.0001797, 16: 0.00018618, 17: 0.00019266, 18: 0.00019914, 19: 0.00020562, 21: 0.00022085, 22: 0.0002296, 23: 0.00023835000000000002, 24: 0.0002471, 25: 0.00025585, 26: 0.00026460000000000003, 27: 0.00027335, 28: 0.0002821, 29: 0.00029085000000000005, 31: 0.00031117000000000004, 32: 0.00032274, 33: 0.00033431, 34: 0.00034588, 35: 0.00035745000000000004, 36: 0.00036902, 37: 0.00038059, 38: 0.00039216, 39: 0.00040373000000000004, 41: 0.00043035, 42: 0.0004454, 43: 0.00046045, 44: 0.0004755, 45: 0.00049055, 46: 0.0005056, 47: 0.00052065, 48: 0.0005357, 49: 0.00055075, 51: 0.00058511, 52: 0.0006044199999999999, 53: 0.00062373, 54: 0.00064304, 55: 0.0006623499999999999, 56: 0.00068166, 57: 0.00070097, 58: 0.00072028, 59: 0.0007395899999999999, 61: 0.00078331, 62: 0.0008077199999999999, 63: 0.0008321299999999999, 64: 0.0008565399999999999, 65: 0.00088095, 66: 0.00090536, 67: 0.0009297699999999999, 68: 0.00095418, 69: 0.00097859, 71: 0.0010334, 72: 0.0010638, 73: 0.0010942, 74: 0.0011246, 75: 0.001155, 76: 0.0011854, 77: 0.0012158, 78: 0.0012462, 79: 0.0012766000000000001, 81: 0.0013445, 82: 0.001382, 83: 0.0014195, 84: 0.001457, 85: 0.0014945, 86: 0.001532, 87: 0.0015695, 88: 0.001607, 89: 0.0016445, 91: 0.0017277, 92: 0.0017733999999999998, 93: 0.0018191, 94: 0.0018647999999999998, 95: 0.0019104999999999999, 96: 0.0019562, 97: 0.0020019, 98: 0.0020475999999999997, 99: 0.0020932999999999998}
- currentOffPmos: {0: 0.0001, 10: 0.0001473, 20: 0.0002121, 30: 0.0002996, 40: 0.0004153, 50: 0.0005658, 60: 0.0007589, 70: 0.001003, 80: 0.001307, 90: 0.001682, 100: 0.002139, 1: 0.00010473000000000001, 2: 0.00010946, 3: 0.00011419, 4: 0.00011892, 5: 0.00012365, 6: 0.00012838, 7: 0.00013311, 8: 0.00013784, 9: 0.00014257, 11: 0.00015378, 12: 0.00016026000000000001, 13: 0.00016674, 14: 0.00017322, 15: 0.0001797, 16: 0.00018618, 17: 0.00019266, 18: 0.00019914, 19: 0.00020562, 21: 0.00022085, 22: 0.0002296, 23: 0.00023835000000000002, 24: 0.0002471, 25: 0.00025585, 26: 0.00026460000000000003, 27: 0.00027335, 28: 0.0002821, 29: 0.00029085000000000005, 31: 0.00031117000000000004, 32: 0.00032274, 33: 0.00033431, 34: 0.00034588, 35: 0.00035745000000000004, 36: 0.00036902, 37: 0.00038059, 38: 0.00039216, 39: 0.00040373000000000004, 41: 0.00043035, 42: 0.0004454, 43: 0.00046045, 44: 0.0004755, 45: 0.00049055, 46: 0.0005056, 47: 0.00052065, 48: 0.0005357, 49: 0.00055075, 51: 0.00058511, 52: 0.0006044199999999999, 53: 0.00062373, 54: 0.00064304, 55: 0.0006623499999999999, 56: 0.00068166, 57: 0.00070097, 58: 0.00072028, 59: 0.0007395899999999999, 61: 0.00078331, 62: 0.0008077199999999999, 63: 0.0008321299999999999, 64: 0.0008565399999999999, 65: 0.00088095, 66: 0.00090536, 67: 0.0009297699999999999, 68: 0.00095418, 69: 0.00097859, 71: 0.0010334, 72: 0.0010638, 73: 0.0010942, 74: 0.0011246, 75: 0.001155, 76: 0.0011854, 77: 0.0012158, 78: 0.0012462, 79: 0.0012766000000000001, 81: 0.0013445, 82: 0.001382, 83: 0.0014195, 84: 0.001457, 85: 0.0014945, 86: 0.001532, 87: 0.0015695, 88: 0.001607, 89: 0.0016445, 91: 0.0017277, 92: 0.0017733999999999998, 93: 0.0018191, 94: 0.0018647999999999998, 95: 0.0019104999999999999, 96: 0.0019562, 97: 0.0020019, 98: 0.0020475999999999997, 99: 0.0020932999999999998}
- pnSizeRatio: 1.3193935354881705
- techNodeInNano: 22
- techNode: 2.2000000000000002e-08
- deviceRoadmap: DeviceRoadmap.LSTP
- transistorType: TransistorType.conventional
- capOverlap: 1.0490000000000001e-10
- cjd: 0.001
- cjswd: 2.5e-10
- cjswgd: 5e-11
- mjd: 0.5
- mjswd: 0.33
- mjswgd: 0.33
- buildInPotential: 0.9
- capJunction: 0.0007171371656006362
- capSidewall: 2.0074164593238696e-10
- capDrainToChannel: 4.014832918647739e-11
- capPolywire: 0.0

Memory Cell Property:
- memCellType: MemCellType.SRAM
- techNode: 22
- area: 0
- aspectRatio: 1
- resistanceOn: 6000.0
- resistanceOff: 900000.0
- minSenseVoltage: 0.1
- accessType: CellAccessType.CMOS_access
- featureSize: 4e-08
- accessVoltage: 1.1
- readVoltage: 0.5
- writeVoltage: 2
- readPulseWidth: 1e-08
- writePulseWidth: 1e-08
- resistanceAccess: 1500.0
- nonlinearIV: False
- nonlinearity: 0.0
- resistanceAvg: 453000.0
- resCellAccess: 86357.32243511004
- resMemCellOn: 0.0
- resMemCellOff: 0.0
- resMemCellAvg: 0.0
- resMemCellOnAtHalfVw: 0.0
- resMemCellOffAtHalfVw: 0.0
- resMemCellAvgAtHalfVw: 0.0
- resMemCellOnAtVw: 0.0
- resMemCellOffAtVw: 0.0
- resMemCellAvgAtVw: 0.0
- capSRAMCell: 1.9364668729435822e-16
- multipleCells: 1
- maxNumLevelLTP: 0
- maxNumLevelLTD: 0
- widthAccessCMOS: 1
- widthSRAMCellNMOS: 2
- widthSRAMPCellPMOS: 1
- widthInFeatureSize: 28
- heightInFeatureSize: 10
- capCellAccess: 3.100281451830707e-17

=============== Parameter Loading Finish ===============
Time elapsed = 1.72 s
=============== Network Structure Loading Finish ===============
{'IH': 128, 'IW': 128, 'Cin': 2, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 18}
{'IH': 64, 'IW': 64, 'Cin': 128, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 1152}
{'IH': 32, 'IW': 32, 'Cin': 128, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 1152}
{'IH': 16, 'IW': 16, 'Cin': 128, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 1152}
{'IH': 1, 'IW': 1, 'Cin': 8192, 'KH': 1, 'KW': 1, 'Cout': 512, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 512, 'weight_col': 8192}
{'IH': 1, 'IW': 1, 'Cin': 512, 'KH': 1, 'KW': 1, 'Cout': 11, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 11, 'weight_col': 512}

------------------------------ FloorPlan --------------------------------
Tile and PE size are optimized to maximize memory utilization ( = memory mapped by synapse / total memory on chip)
Desired Conventional Mapped Tile Storage Size: 1024 x 1024
Desired Conventional PE Storage Size: 512 x 512
User-defined SubArray Size: 128 x 128
----------------- # of tile used for each layer -----------------
Layer 1: 2
Layer 2: 18
Layer 3: 9
Layer 4: 9
Layer 5: 64
Layer 6: 4
----------------- Speed-up of each layer ------------------
Layer 1: 64
Layer 2: 16
Layer 3: 8
Layer 4: 8
Layer 5: 2
Layer 6: 8
----------------- Utilization of each layer ------------------
Layer 1: 0.5625
Layer 2: 1.0
Layer 3: 1.0
Layer 4: 1.0
Layer 5: 1.0
Layer 6: 0.0859375
Memory Utilization of Whole Chip: 95.7252358490566 %
---------------------------- FloorPlan Done ------------------------------
Chip Area: 3.67e+07 um^2
Chip ADC (or S/As and precharger for SRAM) Area: 1.53e+06 um^2 (4.15 %)
Chip IC Area (Global and Tile/PE local): 3.45e+06 um^2 (9.40 %)
Chip Accum (subarray level: adders, shiftAdds; PE/Tile/Global level: accumulation units) Area: 5.71e+06 um^2 (15.53 %)
Chip Other (e.g. decoders, mux, switchmatrix, buffers, IC, pooling and activation units) Area: 8.24e+06 um^2 (22.43 %)
Chip Popcnt Area: 0.00e+00 um^2 (0.00 %)
Chip Array Area: 1.51e+07 um^2 (41.00 %)
Time elapsed = 5.70 s
=============== Chip Clk Period Estimating ===============
Time elapsed after estimating layer 1 = 25.21 s
Chip Clk Period: 1.0281894905588658 ns
=============== Chip Performance Estimating ===============
Time elapsed before estimating layer 1 ts 1 ====> 44.60 s
TS 0 layer 1 readLatency: 6.07e+07 ns
TS 0 layer 1 bufferLatency: 4.93e+07 ns (81.19%)
TS 0 layer 1 icLatency: 9.50e+00 ns
TS 0 layer 1 coreLatencyADC: 3.37e+04 ns (0.06%)
TS 0 layer 1 coreLatencyAccum: 9.26e+06 ns (15.25%)
TS 0 layer 1 coreLatencyOther: 2.13e+06 ns (3.50%)
TS 0 layer 1 arrayReadLatency: 9.29e+06 ns (15.30%)
TS 0 layer 1 arrayLatencyADC: 3.37e+04 ns (0.06%)
TS 0 layer 1 arrayLatencyAccum: 9.25e+06 ns (15.24%)
TS 0 layer 1 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 1 readLatencyBuffer: 4.93e+07 ns (81.19%)
TS 0 layer 1 readLatencyIC: 1.90e+01 ns (0.00%)
TS 0 layer 1 readDynamicEnergy: 3.12e+07 pJ
TS 0 layer 1 leakagePower: 13.39 uW
TS 0 layer 1 leakageEnergy: 8.13e+05 pJ
TS 0 layer 1 bufferDynamicEnergy: 1.32e+05 pJ (0.42%)
TS 0 layer 1 icDynamicEnergy: 9.16e+01 pJ (0.00%)
TS 0 layer 1 coreEnergyADC: 2.73e+05 pJ (0.88%)
TS 0 layer 1 coreEnergyAccum: 2.41e+07 pJ (77.30%)
TS 0 layer 1 coreEnergyOther: 6.67e+06 pJ (21.40%)
TS 0 layer 1 coreEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 1 arrayReadDynamicEnergy: 2.44e+07 pJ (78.18%)
TS 0 layer 1 arrayEnergyADC: 2.73e+05 pJ (0.88%)
TS 0 layer 1 arrayEnergyAccum: 2.41e+07 pJ (77.30%)
TS 0 layer 1 arrayEnergyOther: 0.00e+00 pJ (0.00%)
TS 0 layer 1 arrayEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 1 readDynamicEnergyBuffer: 1.32e+05 pJ (0.42%)
TS 0 layer 1 readDynamicEnergyIC: 2.17e+02 pJ (0.00%)
Time elapsed before estimating layer 2 ts 1 ====> 155.66 s
TS 0 layer 2 readLatency: 4.12e+07 ns
TS 0 layer 2 bufferLatency: 4.39e+06 ns (10.64%)
TS 0 layer 2 icLatency: 7.05e+02 ns
TS 0 layer 2 coreLatencyADC: 3.37e+04 ns (0.08%)
TS 0 layer 2 coreLatencyAccum: 3.63e+07 ns (87.98%)
TS 0 layer 2 coreLatencyOther: 5.32e+05 ns (1.29%)
TS 0 layer 2 arrayReadLatency: 3.62e+07 ns (87.92%)
TS 0 layer 2 arrayLatencyADC: 3.37e+04 ns (0.08%)
TS 0 layer 2 arrayLatencyAccum: 3.62e+07 ns (87.84%)
TS 0 layer 2 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 2 readLatencyBuffer: 4.39e+06 ns (10.66%)
TS 0 layer 2 readLatencyIC: 1.41e+03 ns (0.00%)
TS 0 layer 2 readDynamicEnergy: 7.68e+08 pJ
TS 0 layer 2 leakagePower: 1193.25 uW
TS 0 layer 2 leakageEnergy: 4.92e+07 pJ
TS 0 layer 2 bufferDynamicEnergy: 1.24e+06 pJ (0.16%)
TS 0 layer 2 icDynamicEnergy: 7.78e+04 pJ (0.01%)
TS 0 layer 2 coreEnergyADC: 2.46e+06 pJ (0.32%)
TS 0 layer 2 coreEnergyAccum: 7.63e+08 pJ (99.29%)
TS 0 layer 2 coreEnergyOther: 1.67e+06 pJ (0.22%)
TS 0 layer 2 coreEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 2 arrayReadDynamicEnergy: 7.65e+08 pJ (99.61%)
TS 0 layer 2 arrayEnergyADC: 2.46e+06 pJ (0.32%)
TS 0 layer 2 arrayEnergyAccum: 7.63e+08 pJ (99.29%)
TS 0 layer 2 arrayEnergyOther: 0.00e+00 pJ (0.00%)
TS 0 layer 2 arrayEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 2 readDynamicEnergyBuffer: 1.26e+06 pJ (0.16%)
TS 0 layer 2 readDynamicEnergyIC: 1.95e+05 pJ (0.03%)
Time elapsed before estimating layer 3 ts 1 ====> 176.50 s
TS 0 layer 3 readLatency: 1.44e+07 ns
TS 0 layer 3 bufferLatency: 2.20e+06 ns (15.23%)
TS 0 layer 3 icLatency: 7.05e+02 ns
TS 0 layer 3 coreLatencyADC: 1.68e+04 ns (0.12%)
TS 0 layer 3 coreLatencyAccum: 1.21e+07 ns (83.72%)
TS 0 layer 3 coreLatencyOther: 1.33e+05 ns (0.92%)
TS 0 layer 3 arrayReadLatency: 1.21e+07 ns (83.84%)
TS 0 layer 3 arrayLatencyADC: 1.68e+04 ns (0.12%)
TS 0 layer 3 arrayLatencyAccum: 1.21e+07 ns (83.72%)
TS 0 layer 3 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 3 readLatencyBuffer: 2.20e+06 ns (15.27%)
TS 0 layer 3 readLatencyIC: 1.41e+03 ns (0.01%)
TS 0 layer 3 readDynamicEnergy: 1.39e+08 pJ
TS 0 layer 3 leakagePower: 1193.18 uW
TS 0 layer 3 leakageEnergy: 1.72e+07 pJ
TS 0 layer 3 bufferDynamicEnergy: 3.19e+05 pJ (0.23%)
TS 0 layer 3 icDynamicEnergy: 7.78e+04 pJ (0.06%)
TS 0 layer 3 coreEnergyADC: 6.15e+05 pJ (0.44%)
TS 0 layer 3 coreEnergyAccum: 1.38e+08 pJ (98.97%)
TS 0 layer 3 coreEnergyOther: 4.17e+05 pJ (0.30%)
TS 0 layer 3 coreEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 3 arrayReadDynamicEnergy: 1.38e+08 pJ (99.41%)
TS 0 layer 3 arrayEnergyADC: 6.15e+05 pJ (0.44%)
TS 0 layer 3 arrayEnergyAccum: 1.38e+08 pJ (98.97%)
TS 0 layer 3 arrayEnergyOther: 0.00e+00 pJ (0.00%)
TS 0 layer 3 arrayEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 3 readDynamicEnergyBuffer: 3.45e+05 pJ (0.25%)
TS 0 layer 3 readDynamicEnergyIC: 1.95e+05 pJ (0.14%)
Time elapsed before estimating layer 4 ts 1 ====> 184.86 s
TS 0 layer 4 readLatency: 2.93e+06 ns
TS 0 layer 4 bufferLatency: 5.53e+05 ns (18.91%)
TS 0 layer 4 icLatency: 7.05e+02 ns
TS 0 layer 4 coreLatencyADC: 4.21e+03 ns (0.14%)
TS 0 layer 4 coreLatencyAccum: 2.33e+06 ns (79.76%)
TS 0 layer 4 coreLatencyOther: 3.41e+04 ns (1.16%)
TS 0 layer 4 arrayReadLatency: 2.34e+06 ns (79.89%)
TS 0 layer 4 arrayLatencyADC: 4.21e+03 ns (0.14%)
TS 0 layer 4 arrayLatencyAccum: 2.33e+06 ns (79.75%)
TS 0 layer 4 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 4 readLatencyBuffer: 5.59e+05 ns (19.11%)
TS 0 layer 4 readLatencyIC: 1.41e+03 ns (0.05%)
TS 0 layer 4 readDynamicEnergy: 2.61e+07 pJ
TS 0 layer 4 leakagePower: 1193.18 uW
TS 0 layer 4 leakageEnergy: 3.49e+06 pJ
TS 0 layer 4 bufferDynamicEnergy: 9.02e+04 pJ (0.35%)
TS 0 layer 4 icDynamicEnergy: 7.78e+04 pJ (0.30%)
TS 0 layer 4 coreEnergyADC: 1.54e+05 pJ (0.59%)
TS 0 layer 4 coreEnergyAccum: 2.57e+07 pJ (98.37%)
TS 0 layer 4 coreEnergyOther: 1.04e+05 pJ (0.40%)
TS 0 layer 4 coreEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 4 arrayReadDynamicEnergy: 2.58e+07 pJ (98.92%)
TS 0 layer 4 arrayEnergyADC: 1.54e+05 pJ (0.59%)
TS 0 layer 4 arrayEnergyAccum: 2.57e+07 pJ (98.33%)
TS 0 layer 4 arrayEnergyOther: 0.00e+00 pJ (0.00%)
TS 0 layer 4 arrayEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 4 readDynamicEnergyBuffer: 1.16e+05 pJ (0.44%)
TS 0 layer 4 readDynamicEnergyIC: 1.95e+05 pJ (0.75%)
Time elapsed before estimating layer 5 ts 1 ====> 196.84 s
TS 0 layer 5 readLatency: 2.92e+05 ns
TS 0 layer 5 bufferLatency: 1.47e+05 ns (50.45%)
TS 0 layer 5 icLatency: 1.76e+04 ns
TS 0 layer 5 coreLatencyADC: 6.58e+01 ns (0.02%)
TS 0 layer 5 coreLatencyAccum: 1.26e+05 ns (42.97%)
TS 0 layer 5 coreLatencyOther: 1.52e+03 ns (0.52%)
TS 0 layer 5 arrayReadLatency: 1.19e+05 ns (40.88%)
TS 0 layer 5 arrayLatencyADC: 6.58e+01 ns (0.02%)
TS 0 layer 5 arrayLatencyAccum: 1.19e+05 ns (40.85%)
TS 0 layer 5 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 5 readLatencyBuffer: 2.95e+05 ns (101.03%)
TS 0 layer 5 readLatencyIC: 3.53e+04 ns (12.08%)
TS 0 layer 5 readDynamicEnergy: 2.65e+07 pJ
TS 0 layer 5 leakagePower: 31596.44 uW
TS 0 layer 5 leakageEnergy: 9.23e+06 pJ
TS 0 layer 5 bufferDynamicEnergy: 2.57e+06 pJ (9.73%)
TS 0 layer 5 icDynamicEnergy: 1.47e+07 pJ (55.55%)
TS 0 layer 5 coreEnergyADC: 1.71e+04 pJ (0.06%)
TS 0 layer 5 coreEnergyAccum: 9.17e+06 pJ (34.65%)
TS 0 layer 5 coreEnergyOther: 1.64e+03 pJ (0.01%)
TS 0 layer 5 coreEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 5 arrayReadDynamicEnergy: 7.19e+06 pJ (27.16%)
TS 0 layer 5 arrayEnergyADC: 1.71e+04 pJ (0.06%)
TS 0 layer 5 arrayEnergyAccum: 7.17e+06 pJ (27.10%)
TS 0 layer 5 arrayEnergyOther: 0.00e+00 pJ (0.00%)
TS 0 layer 5 arrayEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 5 readDynamicEnergyBuffer: 7.34e+06 pJ (27.76%)
TS 0 layer 5 readDynamicEnergyIC: 3.72e+07 pJ (140.50%)
Time elapsed before estimating layer 6 ts 1 ====> 196.93 s
TS 0 layer 6 readLatency: 5.63e+03 ns
TS 0 layer 6 bufferLatency: 2.29e+03 ns (40.65%)
TS 0 layer 6 icLatency: 7.26e+01 ns
TS 0 layer 6 coreLatencyADC: 1.41e+00 ns (0.03%)
TS 0 layer 6 coreLatencyAccum: 2.15e+03 ns (38.21%)
TS 0 layer 6 coreLatencyOther: 1.12e+03 ns (19.83%)
TS 0 layer 6 arrayReadLatency: 2.05e+03 ns (36.40%)
TS 0 layer 6 arrayLatencyADC: 1.41e+00 ns (0.03%)
TS 0 layer 6 arrayLatencyAccum: 2.05e+03 ns (36.37%)
TS 0 layer 6 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 6 readLatencyBuffer: 2.98e+03 ns (52.91%)
TS 0 layer 6 readLatencyIC: 1.45e+02 ns (2.58%)
TS 0 layer 6 readDynamicEnergy: 2.18e+04 pJ
TS 0 layer 6 leakagePower: 98.39 uW
TS 0 layer 6 leakageEnergy: 5.54e+02 pJ
TS 0 layer 6 bufferDynamicEnergy: 6.32e+02 pJ (2.89%)
TS 0 layer 6 icDynamicEnergy: 2.57e+03 pJ (11.76%)
TS 0 layer 6 coreEnergyADC: 2.29e+01 pJ (0.11%)
TS 0 layer 6 coreEnergyAccum: 1.86e+04 pJ (85.05%)
TS 0 layer 6 coreEnergyOther: 4.28e+01 pJ (0.20%)
TS 0 layer 6 coreEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 6 arrayReadDynamicEnergy: 1.84e+04 pJ (84.32%)
TS 0 layer 6 arrayEnergyADC: 2.29e+01 pJ (0.11%)
TS 0 layer 6 arrayEnergyAccum: 1.84e+04 pJ (84.21%)
TS 0 layer 6 arrayEnergyOther: 0.00e+00 pJ (0.00%)
TS 0 layer 6 arrayEnergyPopcnt: 0.00e+00 pJ (0.00%)
TS 0 layer 6 readDynamicEnergyBuffer: 1.56e+03 pJ (7.15%)
TS 0 layer 6 readDynamicEnergyIC: 5.93e+03 pJ (27.13%)
=============== Chip Performance Estimating Finish ===============
Max SNN Latency Layer: 0, Max Time Step: -1
SNN pipeline latency: 0.060709484443626865
Average of the snn layer latency (per timestep): 0.01992575763299774
Mean of the snn layer latency (per timestep): 0.01992575763299774
STD of the snn layer latency (per timestep): 0.023157992024559405
=============== Chip Area Analysis ===============
Chip Area: 3.67e+07 um^2
Chip ADC (or S/As and precharger for SRAM) Area: 1.53e+06 um^2 (4.15 %)
Chip IC Area (Global and Tile/PE local): 3.45e+06 um^2 (9.40 %)
Chip Accum (subarray level: adders, shiftAdds; PE/Tile/Global level: accumulation units) Area: 5.71e+06 um^2 (15.53 %)
Chip Other (e.g. decoders, mux, switchmatrix, buffers, IC, pooling and activation units) Area: 8.24e+06 um^2 (22.43 %)
Chip Popcnt Area: 0.00e+00 um^2 (0.00 %)
Chip Array Area: 1.51e+07 um^2 (41.00 %)
=============== Chip Latency Analysis ===============
Pipelined Clock Latency (per Layer per mergedTimeStep): 6.07e+07 ns
Buffer Latency (slowest timestep of the slowest layer): 4.93e+07 ns         (81.19 % of pipeline latency)
IC Latency (slowest timestep of the slowest layer): 9.50e+00 ns         (0.00 % of pipeline latency)
Core Latency ADC (slowest timestep of the slowest layer): 3.37e+04 ns         (0.06 % of pipeline latency)
Core Latency Accum (slowest timestep of the slowest layer): 9.26e+06 ns         (15.25 % of pipeline latency)
Core Latency Other (slowest timestep of the slowest layer): 2.13e+06 ns         (3.50 % of pipeline latency)
Array Read Latency (slowest timestep of the slowest layer): 9.29e+06 ns           (15.30 % of pipeline latency)
Array Latency ADC (slowest timestep of the slowest layer): 3.37e+04 ns           (0.06 % of pipeline latency)
Array Latency Accum (slowest timestep of the slowest layer): 9.25e+06 ns           (15.24 % of pipeline latency)
Array Latency Other (slowest timestep of the slowest layer): 0.00e+00 ns           (0.00 % of pipeline latency)
Read Latency Buffer (slowest timestep of the slowest layer): 4.93e+07 ns           (81.19 % of pipeline latency)
Read Latency IC (slowest timestep of the slowest layer): 1.90e+01 ns           (0.00 % of pipeline latency)
Total Read Latency (per image): 1.20e+08 ns
Total Buffer Latency (per image): 5.66e+07 ns         (47.32 % of total read latency)
Total IC Latency (per image): 1.98e+04 ns         (0.02 % of total read latency)
Total Core Latency ADC (per image): 8.85e+04 ns         (0.07 % of total read latency)
Total Core Latency Accum (per image): 6.00e+07 ns         (50.22 % of total read latency)
Total Core Latency Other (per image): 2.83e+06 ns         (2.37 % of total read latency)
Total Array Read Latency (per image): 6.01e+07 ns         (50.24 % of total read latency)
Total Array Latency ADC (per image): 8.85e+04 ns         (0.07 % of total read latency)
Total Array Latency Accum (per image): 6.00e+07 ns         (50.16 % of total read latency)
Total Array Latency Other (per image): 0.00e+00 ns         (0.00 % of total read latency)
Total Read Latency Buffer (per image): 5.67e+07 ns         (47.46 % of total read latency)
Total Read Latency IC (per image): 3.97e+04 ns         (0.03 % of total read latency)
=============== Chip Energy Analysis ===============
Total Read Dynamic Energy (per image): 9.91e+08 pJ
Total Buffer Dynamic Energy (per image): 4.35e+06 pJ         (0.44 % of total read dynamic energy)
Total IC Dynamic Energy (per image): 1.49e+07 pJ         (1.51 % of total read dynamic energy)
Total Core Energy ADC (per image): 3.52e+06 pJ         (0.36 % of total read dynamic energy)
Total Core Energy Accum (per image): 9.60e+08 pJ         (96.80 % of total read dynamic energy)
Total Core Energy Other (per image): 8.87e+06 pJ         (0.89 % of total read dynamic energy)
Total Core Energy Popcnt (per image): 0.00e+00 pJ         (0.00 % of total read dynamic energy)
Total Leakage Power (per image): 35287.84 uW
Total Leakage Energy (per image): 2.14e+09 pJ
Total Array Read Dynamic Energy (per image): 9.61e+08 pJ (96.95 % of total read dynamic energy)
Total Array Energy ADC (per image): 3.52e+06 pJ (0.36 % of total read dynamic energy)
Total Array Energy Accum (per image): 9.58e+08 pJ (96.60 % of total read dynamic energy)
Total Array Energy Other (per image): 0.00e+00 pJ (0.00 % of total read dynamic energy)
Total Array Energy Popcnt (per image): 0.00e+00 pJ (0.00 % of total read dynamic energy)
Total Read Dynamic Energy Buffer (per image): 9.20e+06 pJ (0.93 % of total read dynamic energy)
Total Read Dynamic Energy IC (per image): 3.78e+07 pJ (3.81 % of total read dynamic energy)

=============== Chip Performance Estimating Finish ===============
Energy Efficiency TOPS/W (Pipelined Process without IC Energy): 43.8743957411993
Throughput TOPS (Pipelined Process with IC Delay): 2.749725633974221
Throughput FPS (Pipelined Process with IC Delay): 16.471890828336257
Compute Efficiency TOPS/mm^2 (Pipelined Process with IC Delay): 0.07484340325195561
Simulation finished, total time elapsed = 196.93 s
