module partsel_00895(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [30:4] x4;
  wire [25:3] x5;
  wire signed [25:2] x6;
  wire [7:27] x7;
  wire [0:24] x8;
  wire signed [26:0] x9;
  wire signed [26:2] x10;
  wire [3:31] x11;
  wire [26:2] x12;
  wire signed [25:3] x13;
  wire [7:29] x14;
  wire signed [30:5] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [0:30] p0 = 866808932;
  localparam signed [0:31] p1 = 167393909;
  localparam signed [27:2] p2 = 128426353;
  localparam [24:4] p3 = 752574327;
  assign x4 = x2[16 + s0];
  assign x5 = p0[24 + s2 +: 8];
  assign x6 = {p2, {x2[15 + s3], (p2[21] | ((ctrl[0] || ctrl[1] || ctrl[3] ? p0 : p3[16 + s3 +: 3]) & (p3[16 +: 4] + p2[15])))}};
  assign x7 = x1[28 + s3 -: 2];
  assign x8 = p2[1 + s3 -: 2];
  assign x9 = p1[17];
  assign x10 = {{p1[15 +: 4], (x1[14 +: 1] + x5)}, x9[18 +: 4]};
  assign x11 = (ctrl[0] && ctrl[1] || ctrl[0] ? (x1 | x1[22]) : {p3, (((!ctrl[2] || !ctrl[2] && ctrl[1] ? p1 : (p1 & p1[26 + s2 -: 1])) ^ x1[12]) ^ {(((x7[22 + s3 -: 6] & p1[21]) | p1) + (p2 & (p3[16] - (p1[14 + s1] + p1)))), (p2[30 + s1 -: 8] + (p2[10 +: 1] ^ ((x4[19 + s3] - p3[3 + s3 -: 8]) - (x8 | x4[25 + s0 -: 3]))))})});
  assign x12 = {{(({2{p3}} | x0) + {x6[20 -: 4], x3[15 +: 4]}), p0[5 + s3]}, (p2[14 + s3] - {{2{(!ctrl[1] && ctrl[0] || ctrl[2] ? x8[15 +: 1] : p1[17 + s2 +: 2])}}, ((x4[19] ^ x10[8 + s1 +: 8]) - p3[3 + s2 -: 1])})};
  assign x13 = x7[19 + s2];
  assign x14 = {2{p0[21 + s3 +: 2]}};
  assign x15 = p0[17 + s1 +: 8];
  assign y0 = {2{x13}};
  assign y1 = {{x14, x6}, p1};
  assign y2 = x5[9];
  assign y3 = (x7[12 -: 1] & x10);
endmodule
