0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_lab/lab/MOD 9 sync/MOD 9 sync.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/FPGA_lab/lab/MOD 9 sync/MOD 9 sync.srcs/sim_1/new/mod9_tb.v,1735574653,verilog,,,,mod9_tb,,,,,,,,
C:/FPGA_lab/lab/MOD 9 sync/MOD 9 sync.srcs/sources_1/new/T_ff.v,1735574501,verilog,,C:/FPGA_lab/lab/MOD 9 sync/MOD 9 sync.srcs/sources_1/new/mod9.v,,T_ff,,,,,,,,
C:/FPGA_lab/lab/MOD 9 sync/MOD 9 sync.srcs/sources_1/new/mod9.v,1735551293,verilog,,C:/FPGA_lab/lab/MOD 9 sync/MOD 9 sync.srcs/sim_1/new/mod9_tb.v,,mod9,,,,,,,,
