verilog xil_defaultlib --include "../../../../mrisc.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mrisc.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../mrisc.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../mrisc.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_zcu104_0_0/sim/design_1_zcu104_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_zcu104_0_4/sim/design_1_zcu104_0_4.v" \
"../../../bd/design_1/ip/design_1_zcu104_1_2/sim/design_1_zcu104_1_2.v" \
"../../../bd/design_1/ip/design_1_zcu104_0_5/sim/design_1_zcu104_0_5.v" \
"../../../bd/design_1/ip/design_1_zcu104_1_3/sim/design_1_zcu104_1_3.v" \
"../../../bd/design_1/ip/design_1_zcu104_2_1/sim/design_1_zcu104_2_1.v" \
"../../../bd/design_1/ip/design_1_zcu104_3_1/sim/design_1_zcu104_3_1.v" \
"../../../bd/design_1/ip/design_1_zcu104_4_0/sim/design_1_zcu104_4_0.v" \
"../../../bd/design_1/ip/design_1_zcu104_5_1/sim/design_1_zcu104_5_1.v" \
"../../../bd/design_1/ip/design_1_img_set_v1_0_0_0/sim/design_1_img_set_v1_0_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_contador_ciclos_0_0/sim/design_1_contador_ciclos_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
