#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Mar 27 17:15:20 2018
# Process ID: 32740
# Current directory: /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/synth_1
# Command line: vivado -log posit_adder_8bit_tb_v.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source posit_adder_8bit_tb_v.tcl
# Log file: /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/synth_1/posit_adder_8bit_tb_v.vds
# Journal file: /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source posit_adder_8bit_tb_v.tcl -notrace
Command: synth_design -top posit_adder_8bit_tb_v -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1315 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSR_right_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/DSR_right_N_S.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module LOD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LOD_N.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module LOD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LOD_N.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module LZD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LZD_N.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module LZD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LZD_N.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSR_left_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/DSR_left_N_S.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module add_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/add_N.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module sub_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/sub_N.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module data_extract [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/data_extract.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module add_mantovf [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/add_mantovf.v:1]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1289.312 ; gain = 83.246 ; free physical = 883 ; free virtual = 14250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'posit_adder_8bit_tb_v' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:2]
	Parameter N bound to: 8 - type: integer 
	Parameter Bs bound to: 3 - type: integer 
	Parameter es bound to: 4 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'Pin1_8bit.txt'; please make sure the file is added to project and has read permission, ignoring [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:34]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'Pin2_8bit.txt'; please make sure the file is added to project and has read permission, ignoring [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:35]
WARNING: [Synth 8-639] system function call 'fopen' not supported [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:67]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'Pout_8bit_ES4.txt'; please make sure the file is added to project and has read permission, ignoring [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:70]
INFO: [Synth 8-638] synthesizing module 'posit_adder' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder.v:11]
	Parameter N bound to: 8 - type: integer 
	Parameter Bs bound to: 3 - type: integer 
	Parameter es bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_extract' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/data_extract.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter Bs bound to: 3 - type: integer 
	Parameter es bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LOD_N' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LOD_N.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LOD' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LOD_N.v:22]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LOD__parameterized0' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LOD_N.v:22]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LOD__parameterized1' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LOD_N.v:22]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LOD__parameterized1' (1#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LOD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LOD__parameterized0' (1#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LOD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LOD' (1#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LOD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LOD_N' (2#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LOD_N.v:1]
INFO: [Synth 8-638] synthesizing module 'LZD_N' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LZD_N.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LZD' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LZD_N.v:22]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LZD__parameterized0' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LZD_N.v:22]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LZD__parameterized1' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LZD_N.v:22]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LZD__parameterized1' (3#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LZD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LZD__parameterized0' (3#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LZD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LZD' (3#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LZD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LZD_N' (4#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/LZD_N.v:1]
INFO: [Synth 8-638] synthesizing module 'DSR_left_N_S' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/DSR_left_N_S.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DSR_left_N_S' (5#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/DSR_left_N_S.v:1]
INFO: [Synth 8-256] done synthesizing module 'data_extract' (6#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/data_extract.v:1]
INFO: [Synth 8-638] synthesizing module 'sub_N' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/sub_N.v:1]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_N' (7#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/sub_N.v:1]
INFO: [Synth 8-638] synthesizing module 'add_N' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/add_N.v:1]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_N' (8#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/add_N.v:1]
INFO: [Synth 8-638] synthesizing module 'sub_N__parameterized0' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/sub_N.v:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_N__parameterized0' (8#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/sub_N.v:1]
INFO: [Synth 8-638] synthesizing module 'DSR_right_N_S' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/DSR_right_N_S.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DSR_right_N_S' (9#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/DSR_right_N_S.v:1]
INFO: [Synth 8-638] synthesizing module 'add_N__parameterized0' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/add_N.v:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_N__parameterized0' (9#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/add_N.v:1]
INFO: [Synth 8-638] synthesizing module 'sub_N__parameterized1' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/sub_N.v:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_N__parameterized1' (9#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/sub_N.v:1]
INFO: [Synth 8-638] synthesizing module 'add_mantovf' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/add_mantovf.v:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_mantovf' (10#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/add_mantovf.v:1]
INFO: [Synth 8-638] synthesizing module 'DSR_right_N_S__parameterized0' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/DSR_right_N_S.v:1]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DSR_right_N_S__parameterized0' (10#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/DSR_right_N_S.v:1]
INFO: [Synth 8-256] done synthesizing module 'posit_adder' (11#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder.v:11]
WARNING: [Synth 8-85] always block has no event control specified [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:57]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:74]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
WARNING: [Synth 8-3848] Net data1 in module/entity posit_adder_8bit_tb_v does not have driver. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:32]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'posit_adder_8bit_tb_v' (12#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/src/posit_adder_8bit_tb.v:2]
WARNING: [Synth 8-3331] design data_extract has unconnected port in[7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:12:10 ; elapsed = 00:12:13 . Memory (MB): peak = 2056.734 ; gain = 850.668 ; free physical = 537 ; free virtual = 13851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:18:21 ; elapsed = 00:18:27 . Memory (MB): peak = 2056.734 ; gain = 850.668 ; free physical = 575 ; free virtual = 13891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:18:21 ; elapsed = 00:18:27 . Memory (MB): peak = 2064.734 ; gain = 858.668 ; free physical = 575 ; free virtual = 13891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:39:49 ; elapsed = 00:39:53 . Memory (MB): peak = 2420.473 ; gain = 1214.406 ; free physical = 617 ; free virtual = 13589
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |muxpart__3                 |           1|    524312|
|2     |posit_adder_8bit_tb_v__GB1 |           1|       858|
|3     |muxpart__2                 |           1|    524312|
+------+---------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module posit_adder_8bit_tb_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LOD__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LOD__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LOD__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module LZD__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LZD__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LZD__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module DSR_left_N_S__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module data_extract__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module LOD__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LOD__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LOD__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module LZD__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LZD__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LZD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module DSR_left_N_S__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module data_extract 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module sub_N__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module add_N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module sub_N 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module sub_N__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module DSR_right_N_S 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module add_N__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module sub_N__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module LOD__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LOD__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LOD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module DSR_left_N_S 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module sub_N__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module add_mantovf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module DSR_right_N_S__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module posit_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:45:18 ; elapsed = 00:45:24 . Memory (MB): peak = 2420.473 ; gain = 1214.406 ; free physical = 1120 ; free virtual = 14092
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:45:18 ; elapsed = 00:45:24 . Memory (MB): peak = 2420.477 ; gain = 1214.410 ; free physical = 1121 ; free virtual = 14093
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:45:18 ; elapsed = 00:45:24 . Memory (MB): peak = 2420.477 ; gain = 1214.410 ; free physical = 1121 ; free virtual = 14093
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:45:19 ; elapsed = 00:45:25 . Memory (MB): peak = 2420.477 ; gain = 1214.410 ; free physical = 1120 ; free virtual = 14092
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:45:19 ; elapsed = 00:45:25 . Memory (MB): peak = 2420.477 ; gain = 1214.410 ; free physical = 1120 ; free virtual = 14092
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:45:19 ; elapsed = 00:45:25 . Memory (MB): peak = 2420.477 ; gain = 1214.410 ; free physical = 1120 ; free virtual = 14092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:45:19 ; elapsed = 00:45:25 . Memory (MB): peak = 2420.477 ; gain = 1214.410 ; free physical = 1120 ; free virtual = 14092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:45:19 ; elapsed = 00:45:25 . Memory (MB): peak = 2420.477 ; gain = 1214.410 ; free physical = 1120 ; free virtual = 14092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:45:19 ; elapsed = 00:45:25 . Memory (MB): peak = 2420.477 ; gain = 1214.410 ; free physical = 1120 ; free virtual = 14092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:45:19 ; elapsed = 00:45:25 . Memory (MB): peak = 2420.477 ; gain = 1214.410 ; free physical = 1121 ; free virtual = 14093
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 13 critical warnings and 131076 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:45:19 ; elapsed = 00:45:25 . Memory (MB): peak = 2420.477 ; gain = 1214.410 ; free physical = 1121 ; free virtual = 14093
Synthesis Optimization Complete : Time (s): cpu = 00:45:19 ; elapsed = 00:45:25 . Memory (MB): peak = 2420.480 ; gain = 1214.410 ; free physical = 1123 ; free virtual = 14095
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

49 Infos, 124 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:45:23 ; elapsed = 00:45:31 . Memory (MB): peak = 2455.234 ; gain = 1267.746 ; free physical = 1095 ; free virtual = 14067
INFO: [Common 17-1381] The checkpoint '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/synth_1/posit_adder_8bit_tb_v.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2479.207 ; gain = 0.000 ; free physical = 1096 ; free virtual = 14068
INFO: [Common 17-206] Exiting Vivado at Tue Mar 27 18:01:12 2018...
