{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702604961031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702604961034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 18:49:20 2023 " "Processing started: Thu Dec 14 18:49:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702604961034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604961034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604961035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702604961396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Data/GIT/Bananachine/ALU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Data/GIT/Bananachine/ALU/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen " "Found entity 1: bit_gen" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_async.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine_tb " "Found entity 1: bananachine_tb" {  } { { "bananachine_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CONT cont bananachine.v(18) " "Verilog HDL Declaration information at bananachine.v(18): object \"CONT\" differs only in case from object \"cont\" in the same scope" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702604970626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine " "Found entity 1: bananachine" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 5 5 " "Found 5 design units, including 5 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970636 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970636 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Found entity 3: mux8" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970636 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopenr " "Found entity 4: flopenr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970636 ""} { "Info" "ISGN_ENTITY_NAME" "5 flopr " "Found entity 5: flopr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clut_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file clut_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 clut_mem " "Found entity 1: clut_mem" {  } { { "clut_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter " "Found entity 1: vga_counter" {  } { { "vga_counter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "true_dual_port_ram_single_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file true_dual_port_ram_single_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port_ram_single_clock " "Found entity 1: true_dual_port_ram_single_clock" {  } { { "true_dual_port_ram_single_clock.v" "" { Text "C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604970663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bananachine " "Elaborating entity \"bananachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702604970824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter vga_counter:vga_counter_i " "Elaborating entity \"vga_counter\" for hierarchy \"vga_counter:vga_counter_i\"" {  } { { "bananachine.v" "vga_counter_i" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_counter.v(31) " "Verilog HDL assignment warning at vga_counter.v(31): truncated value with size 32 to match size of target (16)" {  } { { "vga_counter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702604970828 "|bananachine|vga_counter:vga_counter_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_counter.v(33) " "Verilog HDL assignment warning at vga_counter.v(33): truncated value with size 32 to match size of target (16)" {  } { { "vga_counter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702604970828 "|bananachine|vga_counter:vga_counter_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_counter.v(35) " "Verilog HDL assignment warning at vga_counter.v(35): truncated value with size 32 to match size of target (16)" {  } { { "vga_counter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702604970828 "|bananachine|vga_counter:vga_counter_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:mux8_i " "Elaborating entity \"mux8\" for hierarchy \"mux8:mux8_i\"" {  } { { "bananachine.v" "mux8_i" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "true_dual_port_ram_single_clock true_dual_port_ram_single_clock:new_mem " "Elaborating entity \"true_dual_port_ram_single_clock\" for hierarchy \"true_dual_port_ram_single_clock:new_mem\"" {  } { { "bananachine.v" "new_mem" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970832 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading memory true_dual_port_ram_single_clock.v(17) " "Verilog HDL Display System Task info at true_dual_port_ram_single_clock.v(17): Loading memory" {  } { { "true_dual_port_ram_single_clock.v" "" { Text "C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970833 "|bananachine|true_dual_port_ram_single_clock:new_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "220 0 65535 true_dual_port_ram_single_clock.v(18) " "Verilog HDL warning at true_dual_port_ram_single_clock.v(18): number of words (220) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "true_dual_port_ram_single_clock.v" "" { Text "C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1702604970833 "|bananachine|true_dual_port_ram_single_clock:new_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading true_dual_port_ram_single_clock.v(19) " "Verilog HDL Display System Task info at true_dual_port_ram_single_clock.v(19): done loading" {  } { { "true_dual_port_ram_single_clock.v" "" { Text "C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970834 "|bananachine|true_dual_port_ram_single_clock:new_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "bananachine.v" "cpu" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller cpu:cpu\|controller:cont " "Elaborating entity \"controller\" for hierarchy \"cpu:cpu\|controller:cont\"" {  } { { "cpu.v" "cont" { Text "C:/Data/GIT/Bananachine/ALU/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"cpu:cpu\|datapath:dp\"" {  } { { "cpu.v" "dp" { Text "C:/Data/GIT/Bananachine/ALU/cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu\|datapath:dp\|mux2:button_mux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu\|datapath:dp\|mux2:button_mux\"" {  } { { "datapath.v" "button_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr cpu:cpu\|datapath:dp\|flopr:button_inputs " "Elaborating entity \"flopr\" for hierarchy \"cpu:cpu\|datapath:dp\|flopr:button_inputs\"" {  } { { "datapath.v" "button_inputs" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter cpu:cpu\|datapath:dp\|pc_counter:pc_counter_i " "Elaborating entity \"pc_counter\" for hierarchy \"cpu:cpu\|datapath:dp\|pc_counter:pc_counter_i\"" {  } { { "datapath.v" "pc_counter_i" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr cpu:cpu\|datapath:dp\|flopenr:pc_flopenr " "Elaborating entity \"flopenr\" for hierarchy \"cpu:cpu\|datapath:dp\|flopenr:pc_flopenr\"" {  } { { "datapath.v" "pc_flopenr" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu:cpu\|datapath:dp\|reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"cpu:cpu\|datapath:dp\|reg_file:reg_file\"" {  } { { "datapath.v" "reg_file" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970849 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file reg_file.v(19) " "Verilog HDL Display System Task info at reg_file.v(19): Loading register file" {  } { { "reg_file.v" "" { Text "C:/Data/GIT/Bananachine/ALU/reg_file.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970850 "|bananachine|cpu:cpu|datapath:dp|reg_file:reg_file"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load reg_file.v(21) " "Verilog HDL Display System Task info at reg_file.v(21): done with RF load" {  } { { "reg_file.v" "" { Text "C:/Data/GIT/Bananachine/ALU/reg_file.v" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970850 "|bananachine|cpu:cpu|datapath:dp|reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpu\|datapath:dp\|mux4:pc_src_mux " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpu\|datapath:dp\|mux4:pc_src_mux\"" {  } { { "datapath.v" "pc_src_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rf cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i " "Elaborating entity \"alu_rf\" for hierarchy \"cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\"" {  } { { "datapath.v" "alu_rf_i" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i " "Elaborating entity \"instruction_reg\" for hierarchy \"cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\"" {  } { { "datapath.v" "instruction_reg_i" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:op_code_flopr " "Elaborating entity \"flopenr\" for hierarchy \"cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:op_code_flopr\"" {  } { { "instruction_reg.v" "op_code_flopr" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "bananachine.v" "vga" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_gen vga:vga\|bit_gen:bit_gen " "Elaborating entity \"bit_gen\" for hierarchy \"vga:vga\|bit_gen:bit_gen\"" {  } { { "vga.v" "bit_gen" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga:vga\|bit_gen:bit_gen\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|vga_control:control\"" {  } { { "bit_gen.v" "control" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_m " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_m\"" {  } { { "bit_gen.v" "sprite_m" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970881 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(102) " "Verilog HDL Case Statement information at sprite.v(102): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702604970883 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_m\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_m\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970883 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'monke.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'monke.mem'." {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970885 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_m|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(12) " "Net \"memory.data_a\" at rom_async.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702604970887 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_m|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(12) " "Net \"memory.waddr_a\" at rom_async.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702604970887 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_m|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(12) " "Net \"memory.we_a\" at rom_async.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702604970887 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_m|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_p1 " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_p1\"" {  } { { "bit_gen.v" "sprite_p1" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970905 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(102) " "Verilog HDL Case Statement information at sprite.v(102): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702604970906 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_p1\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_p1\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970907 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'real_banana.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'real_banana.mem'." {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970908 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_p1|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(12) " "Net \"memory.data_a\" at rom_async.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702604970910 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_p1|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(12) " "Net \"memory.waddr_a\" at rom_async.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702604970910 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_p1|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(12) " "Net \"memory.we_a\" at rom_async.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702604970910 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_p1|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd vga:vga\|bit_gen:bit_gen\|bin2bcd:bcdee " "Elaborating entity \"bin2bcd\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|bin2bcd:bcdee\"" {  } { { "bit_gen.v" "bcdee" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(11) " "Verilog HDL assignment warning at bin2bcd.v(11): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bin2bcd.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702604970920 "|bananachine|vga:vga|bit_gen:bit_gen|bin2bcd:bcdee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(12) " "Verilog HDL assignment warning at bin2bcd.v(12): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bin2bcd.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702604970920 "|bananachine|vga:vga|bit_gen:bit_gen|bin2bcd:bcdee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(13) " "Verilog HDL assignment warning at bin2bcd.v(13): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bin2bcd.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702604970920 "|bananachine|vga:vga|bit_gen:bit_gen|bin2bcd:bcdee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(14) " "Verilog HDL assignment warning at bin2bcd.v(14): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bin2bcd.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702604970921 "|bananachine|vga:vga|bit_gen:bit_gen|bin2bcd:bcdee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(15) " "Verilog HDL assignment warning at bin2bcd.v(15): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bin2bcd.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702604970921 "|bananachine|vga:vga|bit_gen:bit_gen|bin2bcd:bcdee"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clut_mem vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem " "Elaborating entity \"clut_mem\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\"" {  } { { "bit_gen.v" "clut_mem" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604970924 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading color pallete clut_mem.v(23) " "Verilog HDL Display System Task info at clut_mem.v(23): Loading color pallete" {  } { { "clut_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970926 "|bananachine|vga:vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading clut_mem.v(25) " "Verilog HDL Display System Task info at clut_mem.v(25): done loading" {  } { { "clut_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604970926 "|bananachine|vga:vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0 " "Inferred RAM node \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1702604971427 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1 " "Inferred RAM node \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1702604971428 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\|ram " "RAM logic \"vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\|ram\" is uninferred due to inappropriate RAM size" {  } { { "clut_mem.v" "ram" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1702604971429 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1702604971429 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 160 C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_725bfd9d.hdl.mif " "Memory depth (256) in the design file differs from memory depth (160) in the Memory Initialization File \"C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_725bfd9d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1702604971432 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 160 C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_1da55aaf.hdl.mif " "Memory depth (256) in the design file differs from memory depth (160) in the Memory Initialization File \"C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_1da55aaf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1702604971433 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif " "Parameter INIT_FILE set to db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif " "Parameter INIT_FILE set to db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "true_dual_port_ram_single_clock:new_mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"true_dual_port_ram_single_clock:new_mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif " "Parameter INIT_FILE set to db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702604973086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1702604973086 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702604973086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604973159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973159 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702604973159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6n1 " "Found entity 1: altsyncram_d6n1" {  } { { "db/altsyncram_d6n1.tdf" "" { Text "C:/Data/GIT/Bananachine/ALU/db/altsyncram_d6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702604973214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702604973214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "true_dual_port_ram_single_clock:new_mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"true_dual_port_ram_single_clock:new_mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702604973243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "true_dual_port_ram_single_clock:new_mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"true_dual_port_ram_single_clock:new_mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702604973243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "A