#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Oct  2 00:04:01 2024
# Process ID: 2157856
# Current directory: /home/sg05060/VPU_Design/actions/sim_vivado
# Command line: vivado -mode tcl -source /home/sg05060/VPU_Design/actions/sim_vivado/sim.tcl
# Log file: /home/sg05060/VPU_Design/actions/sim_vivado/vivado.log
# Journal file: /home/sg05060/VPU_Design/actions/sim_vivado/vivado.jou
# Running On        :SALfpga
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :AMD Ryzen 9 3900X 12-Core Processor
# CPU Frequency     :2200.000 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :135006 MB
# Swap memory       :2147 MB
# Total Virtual     :137153 MB
# Available Virtual :129314 MB
#-----------------------------------------------------------
source /home/sg05060/VPU_Design/actions/sim_vivado/sim.tcl
# global env_map
# proc get_filename_arr {filelists env} {
#     global search_path
#     global defines 
#     set results {}
# 
#     foreach filelist $filelists {
#         set fp [open $filelist r]
#         set lines [split [read $fp] "\n"]
#         foreach line $lines {
#             set line2 [string map $env $line]
#             if {[string first "+incdir" $line] != -1} {
#                 # incdir
#                 set words [split $line2 "+"]
#                 set inc_path [lindex $words 2]
#                 lappend search_path $inc_path
#             } elseif {[string first "+define" $line] != -1} {
#                 # define
#                 set words [split $line2 "+"]
#                 lappend defines [lindex $words 2]
#             } elseif {[string first ".sv" $line2] != -1} {
#                 # SystemVerilog
#                 lappend results $line2
#             } elseif {[string first ".v" $line2] != -1} {
#                 # Verilog
#                 lappend results $line2
#             }  elseif {[string first ".xci" $line2] != -1} {
#                 # Xilinx IP
#                 lappend results $line2
#             }
#         }
#     }
#     return $results
# }
# create_project -force sim $env(VPU_HOME)/vivado/sim_project -part xcvh1582-vsva3697-2MP-e-S
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.770 ; gain = 18.867 ; free physical = 20187 ; free virtual = 122949
# set_property board_part xilinx.com:vhk158:part0:1.1 [current_project]
# set env_map {}
# lappend env_map "\${VPU_HOME}"         $env(VPU_HOME)
# lappend env_map "\${VPU_SIM_HOME}"     $env(VPU_HOME)/sim
# set design_filelists "$env(VPU_HOME)/design/filelist.f"
# set sim_filelists "$env(VPU_HOME)/sim/filelist.f"
# add_files -fileset sources_1 [get_filename_arr $design_filelists $env_map]
ERROR: [Vivado 12-172] File or Directory '/home/sg05060/VPU_Design/design/sverilog/VPU_PKG.sv' does not exist
q
INFO: [Common 17-206] Exiting Vivado at Wed Oct  2 00:04:26 2024...
