Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f5e5f0e4180
Device 1 : LE1 Device ID is 0x7f5e5f0e4290
Device 2 : LE1 Device ID is 0x7f5e5f0e43a0
Device 3 : LE1 Device ID is 0x7f5e5f0e44b0
Device 4 : LE1 Device ID is 0x7f5e5f0e45c0
Device 5 : LE1 Device ID is 0x7f5e5f0e46d0
Device 6 : LE1 Device ID is 0x7f5e5f0e47e0
Device 7 : LE1 Device ID is 0x7f5e5f0e48f0
Device 8 : LE1 Device ID is 0x7f5e5f0e4a00
Device 9 : LE1 Device ID is 0x7f5e5f0e4b10
Device 10 : LE1 Device ID is 0x7f5e5f0e4c20
Device 11 : LE1 Device ID is 0x7f5e5f0e4d30
Device 12 : LE1 Device ID is 0x7f5e5f0e4e40
Device 13 : LE1 Device ID is 0x7f5e5f0e4f50
Device 14 : LE1 Device ID is 0x7f5e5f0e5060
Device 15 : LE1 Device ID is 0x7f5e5f0e5170
Device 16 : LE1 Device ID is 0x7f5e5f0e5280
Device 17 : LE1 Device ID is 0x7f5e5f0e5390
Device 18 : LE1 Device ID is 0x7f5e5f0e54a0
Device 19 : LE1 Device ID is 0x7f5e5f0e55b0
Executing kernel for 1 iterations
-------------------------------------------
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 252907
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 252908
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 251165
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 504074
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 251725
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 755800
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 252947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 1008748
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249655
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 1258404
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 251569
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 1509974
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248825
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 1758800
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248901
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 2007702
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 251999
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 2259702
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248937
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 2508640
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249457
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 2758098
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249119
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 3007218
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247821
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 3255040
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248633
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 3503674
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248541
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 3752216
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 252979
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 4005196
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 252617
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 4257814
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247329
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 4505144
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247905
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 4753050
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247737
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 5000788
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249057
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 5249846
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247717
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 5497564
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246859
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 5744424
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248439
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 5992864
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248325
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 6241190
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250363
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 6491554
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247461
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 6739016
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248763
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 6987780
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250789
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 7238570
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247541
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 7486112
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247401
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 7733514
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248463
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 7981978
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247147
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 8229126
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247633
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 8476760
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247513
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 8724274
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250299
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 8974574
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250117
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 9224692
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 253305
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 9477998
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248235
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 9726234
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246915
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 9973150
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249513
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 10222664
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247681
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 10470346
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247795
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 10718142
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248965
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 10967108
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247699
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 11214808
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247759
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 11462568
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247505
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 11710074
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247905
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 11957980
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249837
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 12207818
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246691
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 12454510
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249945
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 12704456
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247623
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 12952080
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248327
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 13200408
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247113
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 13447522
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247045
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 13694568
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 251911
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 13946480
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246597
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 14193078
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247457
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 14440536
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250013
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 14690550
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246807
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 14937358
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248973
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 15186332
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250757
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 15437090
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 15683874
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246991
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 15930866
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248589
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 16179456
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247523
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 16426980
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246843
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 16673824
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246955
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 16920780
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247471
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 17168252
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247039
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 17415292
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247789
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 17663082
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247961
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 17911044
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 252663
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 18163708
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247859
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 18411568
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246865
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 18658434
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247735
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 18906170
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247619
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 19153790
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247033
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 19400824
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248727
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 19649552
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246587
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 19896140
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247225
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 20143366
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 20390106
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250341
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 20640448
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246557
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 20887006
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247037
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 21134044
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247317
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 21381362
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246941
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 21628304
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246553
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 21874858
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247143
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 22122002
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247081
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 22369084
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247039
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 22616124
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247179
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 22863304
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249789
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 23113094
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247313
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 23360408
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246955
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 23607364
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249529
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 23856894
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246899
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 24103794
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247713
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 24351508
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248311
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 24599820
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249551
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 24849372
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 25096894
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249923
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 25346818
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247161
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 25593980
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246727
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 25840708
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247423
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 26088132
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246445
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 26334578
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246981
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 26581560
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247135
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 26828696
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246873
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 27075570
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247043
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 27322614
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246761
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 27569376
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248675
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 27818052
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246737
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 28064790
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246431
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 28311222
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 28558006
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246461
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 28804468
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247023
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 29051492
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246711
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 29298204
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247623
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 29545828
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248067
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 29793896
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246509
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 30040406
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246481
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 30286888
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247061
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 30533950
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246609
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 30780560
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246773
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 31027334
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248173
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 31275508
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248187
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 31523696
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246993
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 31770690

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
1543184120 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f59c1284180
Device 1 : LE1 Device ID is 0x7f59c1284290
Device 2 : LE1 Device ID is 0x7f59c12843a0
Device 3 : LE1 Device ID is 0x7f59c12844b0
Device 4 : LE1 Device ID is 0x7f59c12845c0
Device 5 : LE1 Device ID is 0x7f59c12846d0
Device 6 : LE1 Device ID is 0x7f59c12847e0
Device 7 : LE1 Device ID is 0x7f59c12848f0
Device 8 : LE1 Device ID is 0x7f59c1284a00
Device 9 : LE1 Device ID is 0x7f59c1284b10
Device 10 : LE1 Device ID is 0x7f59c1284c20
Device 11 : LE1 Device ID is 0x7f59c1284d30
Device 12 : LE1 Device ID is 0x7f59c1284e40
Device 13 : LE1 Device ID is 0x7f59c1284f50
Device 14 : LE1 Device ID is 0x7f59c1285060
Device 15 : LE1 Device ID is 0x7f59c1285170
Device 16 : LE1 Device ID is 0x7f59c1285280
Device 17 : LE1 Device ID is 0x7f59c1285390
Device 18 : LE1 Device ID is 0x7f59c12854a0
Device 19 : LE1 Device ID is 0x7f59c12855b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 126359
HALT operation received from [0][1][0] at cycle 126563
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 126564
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 125225
HALT operation received from [0][0][0] at cycle 125955
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 252520
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 125827
HALT operation received from [0][0][0] at cycle 125913
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 378434
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 126381
HALT operation received from [0][1][0] at cycle 126581
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 505016
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124661
HALT operation received from [0][0][0] at cycle 125009
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 630026
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 125785
HALT operation received from [0][1][0] at cycle 125799
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 755826
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124371
HALT operation received from [0][1][0] at cycle 124469
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 880296
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124177
HALT operation received from [0][0][0] at cycle 124739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 1005036
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 125719
HALT operation received from [0][0][0] at cycle 126295
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 1131332
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124257
HALT operation received from [0][0][0] at cycle 124695
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 1256028
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124693
HALT operation received from [0][1][0] at cycle 124779
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 1380808
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124351
HALT operation received from [0][1][0] at cycle 124783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1505592
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123705
HALT operation received from [0][1][0] at cycle 124131
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1629724
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124197
HALT operation received from [0][1][0] at cycle 124451
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1754176
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124269
HALT operation received from [0][0][0] at cycle 124287
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1878464
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 126125
HALT operation received from [0][1][0] at cycle 126869
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 2005334
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 126151
HALT operation received from [0][0][0] at cycle 126481
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 2131816
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123567
HALT operation received from [0][1][0] at cycle 123777
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 2255594
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123945
HALT operation received from [0][0][0] at cycle 123975
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 2379570
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123851
HALT operation received from [0][0][0] at cycle 123901
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 2503472
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124391
HALT operation received from [0][0][0] at cycle 124681
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 2628154
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123819
HALT operation received from [0][1][0] at cycle 123913
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 2752068
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123343
HALT operation received from [0][1][0] at cycle 123531
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 2875600
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123885
HALT operation received from [0][0][0] at cycle 124569
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 3000170
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124115
HALT operation received from [0][0][0] at cycle 124225
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 3124396
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124995
HALT operation received from [0][1][0] at cycle 125383
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 3249780
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123673
HALT operation received from [0][0][0] at cycle 123803
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 3373584
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124297
HALT operation received from [0][0][0] at cycle 124481
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 3498066
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 125151
HALT operation received from [0][0][0] at cycle 125653
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 3623720
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123729
HALT operation received from [0][0][0] at cycle 123827
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 3747548
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123593
HALT operation received from [0][0][0] at cycle 123823
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 3871372
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124221
HALT operation received from [0][1][0] at cycle 124257
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 3995630
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123579
HALT operation received from [0][1][0] at cycle 123583
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 4119214
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123669
HALT operation received from [0][1][0] at cycle 123979
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 4243194
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123607
HALT operation received from [0][1][0] at cycle 123921
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 4367116
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124799
HALT operation received from [0][0][0] at cycle 125515
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 4492632
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124635
HALT operation received from [0][1][0] at cycle 125497
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 4618130
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 126415
HALT operation received from [0][1][0] at cycle 126905
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 4745036
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123813
HALT operation received from [0][1][0] at cycle 124437
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 4869474
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123453
HALT operation received from [0][0][0] at cycle 123477
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 4992952
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124747
HALT operation received from [0][0][0] at cycle 124781
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 5117734
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123841
HALT operation received from [0][1][0] at cycle 123855
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 5241590
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123865
HALT operation received from [0][0][0] at cycle 123945
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 5365536
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124411
HALT operation received from [0][0][0] at cycle 124569
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 5490106
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123779
HALT operation received from [0][1][0] at cycle 123935
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 5614042
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123877
HALT operation received from [0][1][0] at cycle 123897
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 5737940
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123737
HALT operation received from [0][0][0] at cycle 123783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 5861724
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123943
HALT operation received from [0][0][0] at cycle 123977
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 5985702
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124647
HALT operation received from [0][1][0] at cycle 125205
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 6110908
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123333
HALT operation received from [0][0][0] at cycle 123373
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 6234282
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124587
HALT operation received from [0][0][0] at cycle 125373
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 6359656
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123729
HALT operation received from [0][1][0] at cycle 123909
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 6483566
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124053
HALT operation received from [0][0][0] at cycle 124289
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 6607856
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123539
HALT operation received from [0][0][0] at cycle 123589
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 6731446
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123521
HALT operation received from [0][0][0] at cycle 123539
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 6854986
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 125761
HALT operation received from [0][1][0] at cycle 126165
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 6981152
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123293
HALT operation received from [0][1][0] at cycle 123319
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 7104472
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123683
HALT operation received from [0][1][0] at cycle 123789
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 7228262
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124703
HALT operation received from [0][0][0] at cycle 125325
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 7353588
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123407
HALT operation received from [0][0][0] at cycle 123415
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 7477004
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124297
HALT operation received from [0][0][0] at cycle 124691
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 7601696
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 125291
HALT operation received from [0][1][0] at cycle 125481
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 7727178
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123391
HALT operation received from [0][0][0] at cycle 123407
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 7850586
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123501
HALT operation received from [0][0][0] at cycle 123505
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 7974092
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124199
HALT operation received from [0][0][0] at cycle 124405
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 8098498
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123571
HALT operation received from [0][1][0] at cycle 123967
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 8222466
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123401
HALT operation received from [0][1][0] at cycle 123457
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 8345924
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123391
HALT operation received from [0][0][0] at cycle 123579
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 8469504
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123573
HALT operation received from [0][1][0] at cycle 123913
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 8593418
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123515
HALT operation received from [0][1][0] at cycle 123539
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 8716958
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123733
HALT operation received from [0][1][0] at cycle 124071
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 8841030
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123823
HALT operation received from [0][0][0] at cycle 124153
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 8965184
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 126129
HALT operation received from [0][1][0] at cycle 126549
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 9091734
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123889
HALT operation received from [0][0][0] at cycle 123985
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 9215720
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123389
HALT operation received from [0][0][0] at cycle 123491
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 9339212
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123865
HALT operation received from [0][0][0] at cycle 123885
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 9463098
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123695
HALT operation received from [0][1][0] at cycle 123939
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 9587038
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123505
HALT operation received from [0][0][0] at cycle 123543
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 9710582
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124295
HALT operation received from [0][1][0] at cycle 124447
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 9835030
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123295
HALT operation received from [0][1][0] at cycle 123307
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 9958338
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123605
HALT operation received from [0][1][0] at cycle 123635
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 10081974
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123243
HALT operation received from [0][1][0] at cycle 123511
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 10205486
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 125169
HALT operation received from [0][1][0] at cycle 125187
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 10330674
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123245
HALT operation received from [0][0][0] at cycle 123327
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 10454002
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123509
HALT operation received from [0][1][0] at cycle 123543
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 10577546
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123565
HALT operation received from [0][0][0] at cycle 123767
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 10701314
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123467
HALT operation received from [0][0][0] at cycle 123489
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 10824804
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123249
HALT operation received from [0][0][0] at cycle 123319
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 10948124
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123567
HALT operation received from [0][0][0] at cycle 123591
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 11071716
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123473
HALT operation received from [0][0][0] at cycle 123623
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 11195340
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123297
HALT operation received from [0][0][0] at cycle 123757
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 11319098
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123593
HALT operation received from [0][1][0] at cycle 123601
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 11442700
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124739
HALT operation received from [0][0][0] at cycle 125065
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 11567766
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123507
HALT operation received from [0][1][0] at cycle 123821
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 11691588
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123465
HALT operation received from [0][0][0] at cycle 123505
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 11815094
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124735
HALT operation received from [0][1][0] at cycle 124809
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 11939904
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123355
HALT operation received from [0][1][0] at cycle 123559
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 12063464
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123667
HALT operation received from [0][1][0] at cycle 124061
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 12187526
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124093
HALT operation received from [0][1][0] at cycle 124233
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 12311760
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124479
HALT operation received from [0][0][0] at cycle 125087
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 12436848
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123761
HALT operation received from [0][1][0] at cycle 123775
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 12560624
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124891
HALT operation received from [0][1][0] at cycle 125047
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 12685672
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123567
HALT operation received from [0][0][0] at cycle 123609
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 12809282
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123355
HALT operation received from [0][1][0] at cycle 123387
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 12932670
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123691
HALT operation received from [0][1][0] at cycle 123747
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 13056418
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123229
HALT operation received from [0][0][0] at cycle 123231
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 13179650
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123385
HALT operation received from [0][0][0] at cycle 123611
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 13303262
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123515
HALT operation received from [0][0][0] at cycle 123635
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 13426898
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123437
HALT operation received from [0][1][0] at cycle 123451
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 13550350
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123491
HALT operation received from [0][1][0] at cycle 123567
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 13673918
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123385
HALT operation received from [0][0][0] at cycle 123391
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 13797310
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124177
HALT operation received from [0][1][0] at cycle 124513
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 13921824
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123349
HALT operation received from [0][0][0] at cycle 123403
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 14045228
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123223
HALT operation received from [0][1][0] at cycle 123223
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 14168452
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123387
HALT operation received from [0][0][0] at cycle 123411
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 14291864
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123229
HALT operation received from [0][1][0] at cycle 123247
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 14415112
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123449
HALT operation received from [0][1][0] at cycle 123589
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 14538702
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123255
HALT operation received from [0][1][0] at cycle 123471
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 14662174
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123665
HALT operation received from [0][0][0] at cycle 123973
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 14786148
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124029
HALT operation received from [0][0][0] at cycle 124053
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 14910202
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123251
HALT operation received from [0][0][0] at cycle 123273
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 15033476
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123223
HALT operation received from [0][0][0] at cycle 123273
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 15156750
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123401
HALT operation received from [0][1][0] at cycle 123675
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 15280426
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123289
HALT operation received from [0][1][0] at cycle 123335
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 15403762
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123299
HALT operation received from [0][1][0] at cycle 123489
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 15527252
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123883
HALT operation received from [0][0][0] at cycle 124305
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 15651558
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124013
HALT operation received from [0][0][0] at cycle 124189
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 15775748
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123391
HALT operation received from [0][1][0] at cycle 123617
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 15899366

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
3189055224 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fc871454180
Device 1 : LE1 Device ID is 0x7fc871454290
Device 2 : LE1 Device ID is 0x7fc8714543a0
Device 3 : LE1 Device ID is 0x7fc8714544b0
Device 4 : LE1 Device ID is 0x7fc8714545c0
Device 5 : LE1 Device ID is 0x7fc8714546d0
Device 6 : LE1 Device ID is 0x7fc8714547e0
Device 7 : LE1 Device ID is 0x7fc8714548f0
Device 8 : LE1 Device ID is 0x7fc871454a00
Device 9 : LE1 Device ID is 0x7fc871454b10
Device 10 : LE1 Device ID is 0x7fc871454c20
Device 11 : LE1 Device ID is 0x7fc871454d30
Device 12 : LE1 Device ID is 0x7fc871454e40
Device 13 : LE1 Device ID is 0x7fc871454f50
Device 14 : LE1 Device ID is 0x7fc871455060
Device 15 : LE1 Device ID is 0x7fc871455170
Device 16 : LE1 Device ID is 0x7fc871455280
Device 17 : LE1 Device ID is 0x7fc871455390
Device 18 : LE1 Device ID is 0x7fc8714554a0
Device 19 : LE1 Device ID is 0x7fc8714555b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 63077
HALT operation received from [0][2][0] at cycle 63099
HALT operation received from [0][0][0] at cycle 63275
HALT operation received from [0][1][0] at cycle 63501
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 63502
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62479
HALT operation received from [0][3][0] at cycle 62761
HALT operation received from [0][2][0] at cycle 62879
HALT operation received from [0][0][0] at cycle 63091
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 126594
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62871
HALT operation received from [0][0][0] at cycle 62955
HALT operation received from [0][3][0] at cycle 62971
HALT operation received from [0][2][0] at cycle 62973
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 189568
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 63057
HALT operation received from [0][1][0] at cycle 63099
HALT operation received from [0][2][0] at cycle 63339
HALT operation received from [0][3][0] at cycle 63497
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 253066
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62243
HALT operation received from [0][2][0] at cycle 62427
HALT operation received from [0][3][0] at cycle 62433
HALT operation received from [0][0][0] at cycle 62597
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 315664
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 62851
HALT operation received from [0][3][0] at cycle 62901
HALT operation received from [0][1][0] at cycle 62913
HALT operation received from [0][2][0] at cycle 62949
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 378614
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62139
HALT operation received from [0][1][0] at cycle 62149
HALT operation received from [0][0][0] at cycle 62247
HALT operation received from [0][3][0] at cycle 62335
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 440950
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61919
HALT operation received from [0][0][0] at cycle 62139
HALT operation received from [0][1][0] at cycle 62273
HALT operation received from [0][2][0] at cycle 62615
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 503566
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62743
HALT operation received from [0][1][0] at cycle 62991
HALT operation received from [0][2][0] at cycle 63117
HALT operation received from [0][0][0] at cycle 63193
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 566760
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61923
HALT operation received from [0][0][0] at cycle 62339
HALT operation received from [0][3][0] at cycle 62349
HALT operation received from [0][2][0] at cycle 62371
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 629132
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62261
HALT operation received from [0][2][0] at cycle 62349
HALT operation received from [0][0][0] at cycle 62359
HALT operation received from [0][3][0] at cycle 62533
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 691666
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 62077
HALT operation received from [0][1][0] at cycle 62287
HALT operation received from [0][2][0] at cycle 62289
HALT operation received from [0][3][0] at cycle 62511
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 754178
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61801
HALT operation received from [0][3][0] at cycle 61911
HALT operation received from [0][2][0] at cycle 61919
HALT operation received from [0][1][0] at cycle 62235
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 816414
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 62085
HALT operation received from [0][3][0] at cycle 62085
HALT operation received from [0][2][0] at cycle 62127
HALT operation received from [0][1][0] at cycle 62381
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 878796
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62069
HALT operation received from [0][2][0] at cycle 62103
HALT operation received from [0][0][0] at cycle 62199
HALT operation received from [0][1][0] at cycle 62215
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 941012
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62915
HALT operation received from [0][2][0] at cycle 62951
HALT operation received from [0][0][0] at cycle 63189
HALT operation received from [0][3][0] at cycle 63969
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 1004982
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62939
HALT operation received from [0][2][0] at cycle 63067
HALT operation received from [0][3][0] at cycle 63227
HALT operation received from [0][0][0] at cycle 63429
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 1068412
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61699
HALT operation received from [0][3][0] at cycle 61765
HALT operation received from [0][2][0] at cycle 61883
HALT operation received from [0][1][0] at cycle 62027
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 1130440
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61953
HALT operation received from [0][2][0] at cycle 61969
HALT operation received from [0][3][0] at cycle 62007
HALT operation received from [0][0][0] at cycle 62021
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 1192462
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61787
HALT operation received from [0][2][0] at cycle 61947
HALT operation received from [0][0][0] at cycle 61969
HALT operation received from [0][1][0] at cycle 62079
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 1254542
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62179
HALT operation received from [0][2][0] at cycle 62189
HALT operation received from [0][1][0] at cycle 62227
HALT operation received from [0][0][0] at cycle 62507
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 1317050
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61849
HALT operation received from [0][3][0] at cycle 61885
HALT operation received from [0][0][0] at cycle 61985
HALT operation received from [0][1][0] at cycle 62043
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 1379094
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61663
HALT operation received from [0][2][0] at cycle 61695
HALT operation received from [0][1][0] at cycle 61759
HALT operation received from [0][3][0] at cycle 61787
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 1440882
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61845
HALT operation received from [0][3][0] at cycle 62055
HALT operation received from [0][2][0] at cycle 62193
HALT operation received from [0][0][0] at cycle 62391
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 1503274
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61931
HALT operation received from [0][2][0] at cycle 62071
HALT operation received from [0][0][0] at cycle 62169
HALT operation received from [0][3][0] at cycle 62199
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 1565474
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62239
HALT operation received from [0][3][0] at cycle 62559
HALT operation received from [0][0][0] at cycle 62771
HALT operation received from [0][1][0] at cycle 62839
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 1628314
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61729
HALT operation received from [0][0][0] at cycle 61835
HALT operation received from [0][1][0] at cycle 61959
HALT operation received from [0][2][0] at cycle 61983
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 1690298
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62107
HALT operation received from [0][1][0] at cycle 62205
HALT operation received from [0][0][0] at cycle 62225
HALT operation received from [0][2][0] at cycle 62271
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 1752570
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62581
HALT operation received from [0][1][0] at cycle 62585
HALT operation received from [0][0][0] at cycle 62773
HALT operation received from [0][2][0] at cycle 62895
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 1815466
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61819
HALT operation received from [0][1][0] at cycle 61865
HALT operation received from [0][3][0] at cycle 61879
HALT operation received from [0][2][0] at cycle 62023
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 1877490
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61741
HALT operation received from [0][1][0] at cycle 61797
HALT operation received from [0][3][0] at cycle 61811
HALT operation received from [0][2][0] at cycle 62097
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 1939588
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62031
HALT operation received from [0][0][0] at cycle 62107
HALT operation received from [0][2][0] at cycle 62129
HALT operation received from [0][1][0] at cycle 62241
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 2001830
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61769
HALT operation received from [0][1][0] at cycle 61789
HALT operation received from [0][3][0] at cycle 61809
HALT operation received from [0][0][0] at cycle 61825
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 2063656
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61693
HALT operation received from [0][2][0] at cycle 61991
HALT operation received from [0][3][0] at cycle 61993
HALT operation received from [0][1][0] at cycle 62001
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 2125658
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61745
HALT operation received from [0][0][0] at cycle 61877
HALT operation received from [0][1][0] at cycle 61961
HALT operation received from [0][3][0] at cycle 61975
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 2187634
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62367
HALT operation received from [0][3][0] at cycle 62447
HALT operation received from [0][0][0] at cycle 62747
HALT operation received from [0][2][0] at cycle 62783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 2250418
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62117
HALT operation received from [0][0][0] at cycle 62533
HALT operation received from [0][3][0] at cycle 62605
HALT operation received from [0][1][0] at cycle 62907
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 2313326
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 63195
HALT operation received from [0][0][0] at cycle 63235
HALT operation received from [0][3][0] at cycle 63331
HALT operation received from [0][1][0] at cycle 63589
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 2376916
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61913
HALT operation received from [0][0][0] at cycle 61915
HALT operation received from [0][3][0] at cycle 62043
HALT operation received from [0][1][0] at cycle 62409
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 2439326
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61717
HALT operation received from [0][0][0] at cycle 61743
HALT operation received from [0][2][0] at cycle 61749
HALT operation received from [0][1][0] at cycle 61751
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 2501078
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62235
HALT operation received from [0][1][0] at cycle 62369
HALT operation received from [0][3][0] at cycle 62393
HALT operation received from [0][0][0] at cycle 62561
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 2563640
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61815
HALT operation received from [0][0][0] at cycle 61907
HALT operation received from [0][2][0] at cycle 61949
HALT operation received from [0][3][0] at cycle 62055
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 2625696
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61819
HALT operation received from [0][2][0] at cycle 61945
HALT operation received from [0][0][0] at cycle 62015
HALT operation received from [0][1][0] at cycle 62061
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 2687758
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62019
HALT operation received from [0][2][0] at cycle 62275
HALT operation received from [0][0][0] at cycle 62309
HALT operation received from [0][3][0] at cycle 62407
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 2750166
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61879
HALT operation received from [0][2][0] at cycle 61915
HALT operation received from [0][1][0] at cycle 61941
HALT operation received from [0][3][0] at cycle 62009
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 2812176
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61801
HALT operation received from [0][1][0] at cycle 61937
HALT operation received from [0][3][0] at cycle 61975
HALT operation received from [0][0][0] at cycle 62091
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 2874268
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61835
HALT operation received from [0][3][0] at cycle 61859
HALT operation received from [0][1][0] at cycle 61893
HALT operation received from [0][2][0] at cycle 61963
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 2936232
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61911
HALT operation received from [0][2][0] at cycle 61947
HALT operation received from [0][0][0] at cycle 62045
HALT operation received from [0][1][0] at cycle 62047
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 2998280
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62273
HALT operation received from [0][0][0] at cycle 62389
HALT operation received from [0][1][0] at cycle 62535
HALT operation received from [0][3][0] at cycle 62685
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 3060966
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61673
HALT operation received from [0][3][0] at cycle 61675
HALT operation received from [0][2][0] at cycle 61693
HALT operation received from [0][0][0] at cycle 61695
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 3122662
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62191
HALT operation received from [0][1][0] at cycle 62411
HALT operation received from [0][2][0] at cycle 62635
HALT operation received from [0][0][0] at cycle 62753
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 3185416
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61811
HALT operation received from [0][1][0] at cycle 61919
HALT operation received from [0][0][0] at cycle 61933
HALT operation received from [0][3][0] at cycle 62005
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 3247422
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61865
HALT operation received from [0][0][0] at cycle 61979
HALT operation received from [0][1][0] at cycle 62203
HALT operation received from [0][2][0] at cycle 62325
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 3309748
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61619
HALT operation received from [0][2][0] at cycle 61675
HALT operation received from [0][0][0] at cycle 61929
HALT operation received from [0][1][0] at cycle 61935
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 3371684
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61707
HALT operation received from [0][2][0] at cycle 61773
HALT operation received from [0][0][0] at cycle 61781
HALT operation received from [0][3][0] at cycle 61829
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 3433514
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62883
HALT operation received from [0][0][0] at cycle 62893
HALT operation received from [0][3][0] at cycle 62963
HALT operation received from [0][1][0] at cycle 63217
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 3496732
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61653
HALT operation received from [0][0][0] at cycle 61655
HALT operation received from [0][1][0] at cycle 61659
HALT operation received from [0][3][0] at cycle 61675
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 3558408
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61779
HALT operation received from [0][1][0] at cycle 61891
HALT operation received from [0][3][0] at cycle 61913
HALT operation received from [0][2][0] at cycle 61919
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 3620328
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62297
HALT operation received from [0][1][0] at cycle 62421
HALT operation received from [0][2][0] at cycle 62663
HALT operation received from [0][0][0] at cycle 62677
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 3683006
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61663
HALT operation received from [0][0][0] at cycle 61693
HALT operation received from [0][2][0] at cycle 61737
HALT operation received from [0][1][0] at cycle 61759
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 3744766
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62125
HALT operation received from [0][0][0] at cycle 62177
HALT operation received from [0][1][0] at cycle 62187
HALT operation received from [0][2][0] at cycle 62529
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 3807296
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62605
HALT operation received from [0][1][0] at cycle 62661
HALT operation received from [0][0][0] at cycle 62701
HALT operation received from [0][3][0] at cycle 62835
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 3870132
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61681
HALT operation received from [0][0][0] at cycle 61689
HALT operation received from [0][3][0] at cycle 61725
HALT operation received from [0][2][0] at cycle 61733
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 3931866
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61733
HALT operation received from [0][0][0] at cycle 61743
HALT operation received from [0][2][0] at cycle 61777
HALT operation received from [0][1][0] at cycle 61783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 3993650
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62057
HALT operation received from [0][2][0] at cycle 62135
HALT operation received from [0][1][0] at cycle 62157
HALT operation received from [0][0][0] at cycle 62285
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 4055936
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61751
HALT operation received from [0][1][0] at cycle 61807
HALT operation received from [0][2][0] at cycle 61835
HALT operation received from [0][3][0] at cycle 62175
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 4118112
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61701
HALT operation received from [0][0][0] at cycle 61715
HALT operation received from [0][3][0] at cycle 61727
HALT operation received from [0][1][0] at cycle 61745
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 4179858
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61669
HALT operation received from [0][0][0] at cycle 61733
HALT operation received from [0][3][0] at cycle 61737
HALT operation received from [0][2][0] at cycle 61861
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 4241720
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61739
HALT operation received from [0][3][0] at cycle 61815
HALT operation received from [0][2][0] at cycle 61849
HALT operation received from [0][1][0] at cycle 62113
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 4303834
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61745
HALT operation received from [0][3][0] at cycle 61775
HALT operation received from [0][1][0] at cycle 61779
HALT operation received from [0][0][0] at cycle 61785
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 4365620
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61725
HALT operation received from [0][3][0] at cycle 62009
HALT operation received from [0][2][0] at cycle 62023
HALT operation received from [0][1][0] at cycle 62077
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 4427698
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61859
HALT operation received from [0][0][0] at cycle 61895
HALT operation received from [0][1][0] at cycle 61979
HALT operation received from [0][2][0] at cycle 62273
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 4489972
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 62959
HALT operation received from [0][2][0] at cycle 63185
HALT operation received from [0][3][0] at cycle 63241
HALT operation received from [0][1][0] at cycle 63323
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 4553296
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61893
HALT operation received from [0][2][0] at cycle 61995
HALT operation received from [0][0][0] at cycle 62005
HALT operation received from [0][3][0] at cycle 62011
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 4615308
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61701
HALT operation received from [0][3][0] at cycle 61703
HALT operation received from [0][2][0] at cycle 61717
HALT operation received from [0][0][0] at cycle 61789
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 4677098
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61871
HALT operation received from [0][3][0] at cycle 61909
HALT operation received from [0][1][0] at cycle 61971
HALT operation received from [0][2][0] at cycle 62029
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 4739128
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61833
HALT operation received from [0][0][0] at cycle 61877
HALT operation received from [0][1][0] at cycle 61929
HALT operation received from [0][3][0] at cycle 62025
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 4801154
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61727
HALT operation received from [0][3][0] at cycle 61747
HALT operation received from [0][1][0] at cycle 61773
HALT operation received from [0][0][0] at cycle 61831
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 4862986
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62069
HALT operation received from [0][2][0] at cycle 62125
HALT operation received from [0][0][0] at cycle 62185
HALT operation received from [0][3][0] at cycle 62393
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 4925380
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61653
HALT operation received from [0][1][0] at cycle 61653
HALT operation received from [0][2][0] at cycle 61657
HALT operation received from [0][3][0] at cycle 61669
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 4987050
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61805
HALT operation received from [0][0][0] at cycle 61815
HALT operation received from [0][1][0] at cycle 61817
HALT operation received from [0][3][0] at cycle 61833
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 5048884
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61627
HALT operation received from [0][0][0] at cycle 61631
HALT operation received from [0][1][0] at cycle 61681
HALT operation received from [0][3][0] at cycle 61845
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 5110730
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62507
HALT operation received from [0][1][0] at cycle 62531
HALT operation received from [0][3][0] at cycle 62671
HALT operation received from [0][0][0] at cycle 62677
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 5173408
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61623
HALT operation received from [0][1][0] at cycle 61625
HALT operation received from [0][3][0] at cycle 61635
HALT operation received from [0][0][0] at cycle 61719
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 5235128
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61733
HALT operation received from [0][2][0] at cycle 61743
HALT operation received from [0][0][0] at cycle 61781
HALT operation received from [0][1][0] at cycle 61825
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 5296954
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61753
HALT operation received from [0][1][0] at cycle 61827
HALT operation received from [0][0][0] at cycle 61875
HALT operation received from [0][2][0] at cycle 61907
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 5358862
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61719
HALT operation received from [0][2][0] at cycle 61735
HALT operation received from [0][3][0] at cycle 61763
HALT operation received from [0][0][0] at cycle 61769
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 5420632
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61619
HALT operation received from [0][2][0] at cycle 61619
HALT operation received from [0][3][0] at cycle 61645
HALT operation received from [0][0][0] at cycle 61715
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 5482348
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61715
HALT operation received from [0][0][0] at cycle 61737
HALT operation received from [0][1][0] at cycle 61867
HALT operation received from [0][2][0] at cycle 61869
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 5544218
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61709
HALT operation received from [0][0][0] at cycle 61737
HALT operation received from [0][1][0] at cycle 61779
HALT operation received from [0][2][0] at cycle 61901
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 5606120
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61651
HALT operation received from [0][1][0] at cycle 61661
HALT operation received from [0][2][0] at cycle 61709
HALT operation received from [0][0][0] at cycle 62063
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 5668184
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61785
HALT operation received from [0][3][0] at cycle 61785
HALT operation received from [0][2][0] at cycle 61823
HALT operation received from [0][1][0] at cycle 61831
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 5730016
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62345
HALT operation received from [0][3][0] at cycle 62409
HALT operation received from [0][2][0] at cycle 62421
HALT operation received from [0][0][0] at cycle 62659
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 5792676
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61713
HALT operation received from [0][3][0] at cycle 61779
HALT operation received from [0][2][0] at cycle 61809
HALT operation received from [0][1][0] at cycle 62057
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 5854734
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61697
HALT operation received from [0][3][0] at cycle 61721
HALT operation received from [0][1][0] at cycle 61759
HALT operation received from [0][2][0] at cycle 61823
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 5916558
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62319
HALT operation received from [0][0][0] at cycle 62343
HALT operation received from [0][2][0] at cycle 62407
HALT operation received from [0][3][0] at cycle 62505
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 5979064
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61675
HALT operation received from [0][0][0] at cycle 61695
HALT operation received from [0][3][0] at cycle 61709
HALT operation received from [0][1][0] at cycle 61865
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 6040930
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61815
HALT operation received from [0][0][0] at cycle 61867
HALT operation received from [0][1][0] at cycle 62023
HALT operation received from [0][3][0] at cycle 62053
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 6102984
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62029
HALT operation received from [0][0][0] at cycle 62079
HALT operation received from [0][1][0] at cycle 62105
HALT operation received from [0][3][0] at cycle 62143
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 6165128
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62157
HALT operation received from [0][3][0] at cycle 62337
HALT operation received from [0][2][0] at cycle 62393
HALT operation received from [0][0][0] at cycle 62709
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 6227838
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61829
HALT operation received from [0][0][0] at cycle 61877
HALT operation received from [0][2][0] at cycle 61899
HALT operation received from [0][1][0] at cycle 61961
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 6289800
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 62363
HALT operation received from [0][3][0] at cycle 62525
HALT operation received from [0][1][0] at cycle 62537
HALT operation received from [0][2][0] at cycle 62543
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 6352344
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61779
HALT operation received from [0][2][0] at cycle 61801
HALT operation received from [0][1][0] at cycle 61803
HALT operation received from [0][0][0] at cycle 61823
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 6414168
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61679
HALT operation received from [0][3][0] at cycle 61685
HALT operation received from [0][0][0] at cycle 61691
HALT operation received from [0][1][0] at cycle 61717
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 6475886
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61759
HALT operation received from [0][3][0] at cycle 61847
HALT operation received from [0][1][0] at cycle 61915
HALT operation received from [0][0][0] at cycle 61947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 6537834
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61621
HALT operation received from [0][1][0] at cycle 61621
HALT operation received from [0][3][0] at cycle 61623
HALT operation received from [0][2][0] at cycle 61625
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 6599460
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61621
HALT operation received from [0][1][0] at cycle 61779
HALT operation received from [0][0][0] at cycle 61793
HALT operation received from [0][2][0] at cycle 61833
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 6661294
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61703
HALT operation received from [0][1][0] at cycle 61723
HALT operation received from [0][3][0] at cycle 61807
HALT operation received from [0][0][0] at cycle 61947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 6723242
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61683
HALT operation received from [0][0][0] at cycle 61695
HALT operation received from [0][2][0] at cycle 61757
HALT operation received from [0][1][0] at cycle 61783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 6785026
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61727
HALT operation received from [0][0][0] at cycle 61779
HALT operation received from [0][3][0] at cycle 61785
HALT operation received from [0][1][0] at cycle 61797
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 6846824
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61695
HALT operation received from [0][2][0] at cycle 61697
HALT operation received from [0][1][0] at cycle 61705
HALT operation received from [0][0][0] at cycle 61709
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 6908534
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61873
HALT operation received from [0][3][0] at cycle 62145
HALT operation received from [0][0][0] at cycle 62319
HALT operation received from [0][1][0] at cycle 62383
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 6970918
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61677
HALT operation received from [0][0][0] at cycle 61681
HALT operation received from [0][3][0] at cycle 61687
HALT operation received from [0][2][0] at cycle 61737
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 7032656
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61619
HALT operation received from [0][1][0] at cycle 61619
HALT operation received from [0][2][0] at cycle 61619
HALT operation received from [0][3][0] at cycle 61619
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 7094276
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61697
HALT operation received from [0][0][0] at cycle 61699
HALT operation received from [0][3][0] at cycle 61705
HALT operation received from [0][2][0] at cycle 61727
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 7156004
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61619
HALT operation received from [0][0][0] at cycle 61625
HALT operation received from [0][3][0] at cycle 61625
HALT operation received from [0][1][0] at cycle 61637
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 7217642
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61657
HALT operation received from [0][2][0] at cycle 61693
HALT operation received from [0][0][0] at cycle 61771
HALT operation received from [0][1][0] at cycle 61947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 7279590
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61631
HALT operation received from [0][2][0] at cycle 61639
HALT operation received from [0][3][0] at cycle 61641
HALT operation received from [0][1][0] at cycle 61845
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 7341436
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61765
HALT operation received from [0][0][0] at cycle 61903
HALT operation received from [0][1][0] at cycle 61915
HALT operation received from [0][2][0] at cycle 62085
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 7403522
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61907
HALT operation received from [0][0][0] at cycle 61929
HALT operation received from [0][1][0] at cycle 62137
HALT operation received from [0][2][0] at cycle 62139
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 7465662
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61619
HALT operation received from [0][0][0] at cycle 61623
HALT operation received from [0][3][0] at cycle 61647
HALT operation received from [0][2][0] at cycle 61665
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 7527328
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61619
HALT operation received from [0][1][0] at cycle 61619
HALT operation received from [0][3][0] at cycle 61619
HALT operation received from [0][2][0] at cycle 61669
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 7588998
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61673
HALT operation received from [0][2][0] at cycle 61743
HALT operation received from [0][1][0] at cycle 61841
HALT operation received from [0][3][0] at cycle 61849
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 7650848
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61651
HALT operation received from [0][0][0] at cycle 61653
HALT operation received from [0][3][0] at cycle 61667
HALT operation received from [0][1][0] at cycle 61683
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 7712532
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61641
HALT operation received from [0][0][0] at cycle 61645
HALT operation received from [0][2][0] at cycle 61669
HALT operation received from [0][1][0] at cycle 61863
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 7774396
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61937
HALT operation received from [0][0][0] at cycle 61955
HALT operation received from [0][3][0] at cycle 61961
HALT operation received from [0][2][0] at cycle 62365
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 7836762
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62005
HALT operation received from [0][1][0] at cycle 62023
HALT operation received from [0][2][0] at cycle 62091
HALT operation received from [0][0][0] at cycle 62113
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 7898876
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61653
HALT operation received from [0][1][0] at cycle 61729
HALT operation received from [0][2][0] at cycle 61753
HALT operation received from [0][3][0] at cycle 61903
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 7960780

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
1848778488 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f224b964180
Device 1 : LE1 Device ID is 0x7f224b964290
Device 2 : LE1 Device ID is 0x7f224b9643a0
Device 3 : LE1 Device ID is 0x7f224b9644b0
Device 4 : LE1 Device ID is 0x7f224b9645c0
Device 5 : LE1 Device ID is 0x7f224b9646d0
Device 6 : LE1 Device ID is 0x7f224b9647e0
Device 7 : LE1 Device ID is 0x7f224b9648f0
Device 8 : LE1 Device ID is 0x7f224b964a00
Device 9 : LE1 Device ID is 0x7f224b964b10
Device 10 : LE1 Device ID is 0x7f224b964c20
Device 11 : LE1 Device ID is 0x7f224b964d30
Device 12 : LE1 Device ID is 0x7f224b964e40
Device 13 : LE1 Device ID is 0x7f224b964f50
Device 14 : LE1 Device ID is 0x7f224b965060
Device 15 : LE1 Device ID is 0x7f224b965170
Device 16 : LE1 Device ID is 0x7f224b965280
Device 17 : LE1 Device ID is 0x7f224b965390
Device 18 : LE1 Device ID is 0x7f224b9654a0
Device 19 : LE1 Device ID is 0x7f224b9655b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 31401
HALT operation received from [0][2][0] at cycle 31513
HALT operation received from [0][1][0] at cycle 31561
HALT operation received from [0][6][0] at cycle 31601
HALT operation received from [0][0][0] at cycle 31607
HALT operation received from [0][4][0] at cycle 31683
HALT operation received from [0][3][0] at cycle 31691
HALT operation received from [0][5][0] at cycle 31955
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 31956
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 31155
HALT operation received from [0][3][0] at cycle 31327
HALT operation received from [0][5][0] at cycle 31339
HALT operation received from [0][2][0] at cycle 31395
HALT operation received from [0][7][0] at cycle 31449
HALT operation received from [0][0][0] at cycle 31467
HALT operation received from [0][6][0] at cycle 31499
HALT operation received from [0][4][0] at cycle 31639
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 63596
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31367
HALT operation received from [0][0][0] at cycle 31413
HALT operation received from [0][3][0] at cycle 31473
HALT operation received from [0][6][0] at cycle 31475
HALT operation received from [0][2][0] at cycle 31513
HALT operation received from [0][7][0] at cycle 31513
HALT operation received from [0][1][0] at cycle 31519
HALT operation received from [0][4][0] at cycle 31557
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 95154
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 31419
HALT operation received from [0][4][0] at cycle 31439
HALT operation received from [0][6][0] at cycle 31605
HALT operation received from [0][3][0] at cycle 31615
HALT operation received from [0][0][0] at cycle 31633
HALT operation received from [0][5][0] at cycle 31695
HALT operation received from [0][2][0] at cycle 31749
HALT operation received from [0][7][0] at cycle 31897
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 127052
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 31067
HALT operation received from [0][2][0] at cycle 31157
HALT operation received from [0][5][0] at cycle 31191
HALT operation received from [0][3][0] at cycle 31217
HALT operation received from [0][7][0] at cycle 31231
HALT operation received from [0][0][0] at cycle 31267
HALT operation received from [0][6][0] at cycle 31285
HALT operation received from [0][4][0] at cycle 31345
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 158398
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 31245
HALT operation received from [0][0][0] at cycle 31271
HALT operation received from [0][3][0] at cycle 31383
HALT operation received from [0][5][0] at cycle 31389
HALT operation received from [0][7][0] at cycle 31533
HALT operation received from [0][1][0] at cycle 31539
HALT operation received from [0][4][0] at cycle 31595
HALT operation received from [0][2][0] at cycle 31719
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 190118
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 31033
HALT operation received from [0][5][0] at cycle 31053
HALT operation received from [0][2][0] at cycle 31075
HALT operation received from [0][6][0] at cycle 31079
HALT operation received from [0][1][0] at cycle 31111
HALT operation received from [0][7][0] at cycle 31113
HALT operation received from [0][4][0] at cycle 31229
HALT operation received from [0][3][0] at cycle 31237
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 221356
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30955
HALT operation received from [0][7][0] at cycle 30979
HALT operation received from [0][0][0] at cycle 31051
HALT operation received from [0][5][0] at cycle 31101
HALT operation received from [0][4][0] at cycle 31103
HALT operation received from [0][1][0] at cycle 31187
HALT operation received from [0][6][0] at cycle 31303
HALT operation received from [0][2][0] at cycle 31327
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 252684
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 31263
HALT operation received from [0][5][0] at cycle 31375
HALT operation received from [0][7][0] at cycle 31495
HALT operation received from [0][2][0] at cycle 31499
HALT operation received from [0][4][0] at cycle 31523
HALT operation received from [0][1][0] at cycle 31631
HALT operation received from [0][6][0] at cycle 31633
HALT operation received from [0][0][0] at cycle 31685
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 284370
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30961
HALT operation received from [0][1][0] at cycle 30977
HALT operation received from [0][0][0] at cycle 31037
HALT operation received from [0][7][0] at cycle 31065
HALT operation received from [0][6][0] at cycle 31179
HALT operation received from [0][2][0] at cycle 31207
HALT operation received from [0][3][0] at cycle 31299
HALT operation received from [0][4][0] at cycle 31317
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 315688
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 31065
HALT operation received from [0][4][0] at cycle 31123
HALT operation received from [0][5][0] at cycle 31123
HALT operation received from [0][2][0] at cycle 31133
HALT operation received from [0][1][0] at cycle 31153
HALT operation received from [0][6][0] at cycle 31231
HALT operation received from [0][0][0] at cycle 31251
HALT operation received from [0][7][0] at cycle 31483
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 347172
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 31041
HALT operation received from [0][4][0] at cycle 31051
HALT operation received from [0][7][0] at cycle 31067
HALT operation received from [0][5][0] at cycle 31141
HALT operation received from [0][2][0] at cycle 31149
HALT operation received from [0][6][0] at cycle 31155
HALT operation received from [0][1][0] at cycle 31161
HALT operation received from [0][3][0] at cycle 31459
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 378632
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30869
HALT operation received from [0][2][0] at cycle 30941
HALT operation received from [0][4][0] at cycle 30947
HALT operation received from [0][7][0] at cycle 30947
HALT operation received from [0][3][0] at cycle 30979
HALT operation received from [0][6][0] at cycle 30993
HALT operation received from [0][1][0] at cycle 31099
HALT operation received from [0][5][0] at cycle 31151
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 409784
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 31019
HALT operation received from [0][6][0] at cycle 31019
HALT operation received from [0][3][0] at cycle 31029
HALT operation received from [0][7][0] at cycle 31071
HALT operation received from [0][0][0] at cycle 31081
HALT operation received from [0][2][0] at cycle 31123
HALT operation received from [0][1][0] at cycle 31191
HALT operation received from [0][5][0] at cycle 31205
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 440990
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30999
HALT operation received from [0][1][0] at cycle 31023
HALT operation received from [0][6][0] at cycle 31035
HALT operation received from [0][2][0] at cycle 31083
HALT operation received from [0][3][0] at cycle 31085
HALT operation received from [0][4][0] at cycle 31101
HALT operation received from [0][0][0] at cycle 31113
HALT operation received from [0][5][0] at cycle 31207
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 472198
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 31355
HALT operation received from [0][5][0] at cycle 31423
HALT operation received from [0][2][0] at cycle 31483
HALT operation received from [0][6][0] at cycle 31483
HALT operation received from [0][1][0] at cycle 31507
HALT operation received from [0][0][0] at cycle 31849
HALT operation received from [0][7][0] at cycle 31903
HALT operation received from [0][3][0] at cycle 32081
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 504280
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 31347
HALT operation received from [0][5][0] at cycle 31415
HALT operation received from [0][3][0] at cycle 31461
HALT operation received from [0][1][0] at cycle 31539
HALT operation received from [0][4][0] at cycle 31661
HALT operation received from [0][6][0] at cycle 31735
HALT operation received from [0][7][0] at cycle 31781
HALT operation received from [0][0][0] at cycle 31783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 536064
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30835
HALT operation received from [0][0][0] at cycle 30879
HALT operation received from [0][7][0] at cycle 30887
HALT operation received from [0][3][0] at cycle 30893
HALT operation received from [0][6][0] at cycle 30895
HALT operation received from [0][5][0] at cycle 30931
HALT operation received from [0][2][0] at cycle 31003
HALT operation received from [0][1][0] at cycle 31111
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 567176
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30977
HALT operation received from [0][6][0] at cycle 30981
HALT operation received from [0][3][0] at cycle 30983
HALT operation received from [0][1][0] at cycle 30991
HALT operation received from [0][2][0] at cycle 31003
HALT operation received from [0][4][0] at cycle 31009
HALT operation received from [0][0][0] at cycle 31027
HALT operation received from [0][7][0] at cycle 31039
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 598216
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30897
HALT operation received from [0][3][0] at cycle 30905
HALT operation received from [0][1][0] at cycle 30925
HALT operation received from [0][0][0] at cycle 30937
HALT operation received from [0][6][0] at cycle 30977
HALT operation received from [0][2][0] at cycle 30985
HALT operation received from [0][4][0] at cycle 31047
HALT operation received from [0][5][0] at cycle 31169
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 629386
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 31043
HALT operation received from [0][2][0] at cycle 31063
HALT operation received from [0][7][0] at cycle 31067
HALT operation received from [0][3][0] at cycle 31127
HALT operation received from [0][6][0] at cycle 31141
HALT operation received from [0][5][0] at cycle 31199
HALT operation received from [0][0][0] at cycle 31243
HALT operation received from [0][4][0] at cycle 31279
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 660666
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30893
HALT operation received from [0][2][0] at cycle 30915
HALT operation received from [0][6][0] at cycle 30949
HALT operation received from [0][4][0] at cycle 30989
HALT operation received from [0][1][0] at cycle 30995
HALT operation received from [0][3][0] at cycle 31007
HALT operation received from [0][0][0] at cycle 31011
HALT operation received from [0][5][0] at cycle 31063
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 691730
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30821
HALT operation received from [0][4][0] at cycle 30833
HALT operation received from [0][0][0] at cycle 30845
HALT operation received from [0][6][0] at cycle 30849
HALT operation received from [0][2][0] at cycle 30861
HALT operation received from [0][7][0] at cycle 30891
HALT operation received from [0][3][0] at cycle 30911
HALT operation received from [0][1][0] at cycle 30953
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 722684
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30929
HALT operation received from [0][5][0] at cycle 30931
HALT operation received from [0][7][0] at cycle 31023
HALT operation received from [0][2][0] at cycle 31027
HALT operation received from [0][3][0] at cycle 31047
HALT operation received from [0][0][0] at cycle 31169
HALT operation received from [0][6][0] at cycle 31181
HALT operation received from [0][4][0] at cycle 31237
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 753922
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30919
HALT operation received from [0][2][0] at cycle 30995
HALT operation received from [0][1][0] at cycle 31027
HALT operation received from [0][7][0] at cycle 31065
HALT operation received from [0][4][0] at cycle 31075
HALT operation received from [0][6][0] at cycle 31091
HALT operation received from [0][0][0] at cycle 31109
HALT operation received from [0][3][0] at cycle 31149
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 785072
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 30997
HALT operation received from [0][7][0] at cycle 31215
HALT operation received from [0][2][0] at cycle 31257
HALT operation received from [0][0][0] at cycle 31355
HALT operation received from [0][3][0] at cycle 31359
HALT operation received from [0][1][0] at cycle 31425
HALT operation received from [0][5][0] at cycle 31429
HALT operation received from [0][4][0] at cycle 31431
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 816504
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30819
HALT operation received from [0][0][0] at cycle 30837
HALT operation received from [0][2][0] at cycle 30903
HALT operation received from [0][7][0] at cycle 30925
HALT operation received from [0][5][0] at cycle 30961
HALT operation received from [0][1][0] at cycle 31013
HALT operation received from [0][4][0] at cycle 31013
HALT operation received from [0][6][0] at cycle 31095
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 847600
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 31031
HALT operation received from [0][3][0] at cycle 31091
HALT operation received from [0][1][0] at cycle 31101
HALT operation received from [0][6][0] at cycle 31101
HALT operation received from [0][4][0] at cycle 31113
HALT operation received from [0][5][0] at cycle 31119
HALT operation received from [0][0][0] at cycle 31127
HALT operation received from [0][2][0] at cycle 31185
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 878786
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31171
HALT operation received from [0][3][0] at cycle 31215
HALT operation received from [0][4][0] at cycle 31327
HALT operation received from [0][7][0] at cycle 31381
HALT operation received from [0][2][0] at cycle 31409
HALT operation received from [0][1][0] at cycle 31429
HALT operation received from [0][0][0] at cycle 31461
HALT operation received from [0][6][0] at cycle 31501
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 910288
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30859
HALT operation received from [0][7][0] at cycle 30887
HALT operation received from [0][1][0] at cycle 30897
HALT operation received from [0][6][0] at cycle 30969
HALT operation received from [0][0][0] at cycle 30975
HALT operation received from [0][5][0] at cycle 30983
HALT operation received from [0][3][0] at cycle 31007
HALT operation received from [0][2][0] at cycle 31069
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 941358
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30855
HALT operation received from [0][4][0] at cycle 30875
HALT operation received from [0][0][0] at cycle 30881
HALT operation received from [0][7][0] at cycle 30887
HALT operation received from [0][3][0] at cycle 30939
HALT operation received from [0][1][0] at cycle 30957
HALT operation received from [0][6][0] at cycle 30997
HALT operation received from [0][2][0] at cycle 31115
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 972474
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 31015
HALT operation received from [0][4][0] at cycle 31031
HALT operation received from [0][7][0] at cycle 31031
HALT operation received from [0][6][0] at cycle 31063
HALT operation received from [0][2][0] at cycle 31081
HALT operation received from [0][0][0] at cycle 31091
HALT operation received from [0][5][0] at cycle 31095
HALT operation received from [0][1][0] at cycle 31161
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 1003636
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30885
HALT operation received from [0][5][0] at cycle 30893
HALT operation received from [0][6][0] at cycle 30899
HALT operation received from [0][3][0] at cycle 30909
HALT operation received from [0][1][0] at cycle 30911
HALT operation received from [0][4][0] at cycle 30913
HALT operation received from [0][7][0] at cycle 30915
HALT operation received from [0][0][0] at cycle 30927
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 1034564
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30845
HALT operation received from [0][0][0] at cycle 30863
HALT operation received from [0][6][0] at cycle 30917
HALT operation received from [0][7][0] at cycle 30967
HALT operation received from [0][1][0] at cycle 30995
HALT operation received from [0][5][0] at cycle 31021
HALT operation received from [0][3][0] at cycle 31041
HALT operation received from [0][2][0] at cycle 31089
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 1065654
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30871
HALT operation received from [0][4][0] at cycle 30881
HALT operation received from [0][6][0] at cycle 30889
HALT operation received from [0][3][0] at cycle 30961
HALT operation received from [0][1][0] at cycle 30975
HALT operation received from [0][5][0] at cycle 31001
HALT operation received from [0][0][0] at cycle 31011
HALT operation received from [0][7][0] at cycle 31029
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 1096684
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31101
HALT operation received from [0][3][0] at cycle 31205
HALT operation received from [0][7][0] at cycle 31257
HALT operation received from [0][4][0] at cycle 31263
HALT operation received from [0][1][0] at cycle 31281
HALT operation received from [0][6][0] at cycle 31393
HALT operation received from [0][2][0] at cycle 31405
HALT operation received from [0][0][0] at cycle 31499
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 1128184
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 31063
HALT operation received from [0][6][0] at cycle 31069
HALT operation received from [0][3][0] at cycle 31211
HALT operation received from [0][4][0] at cycle 31217
HALT operation received from [0][5][0] at cycle 31315
HALT operation received from [0][0][0] at cycle 31331
HALT operation received from [0][7][0] at cycle 31409
HALT operation received from [0][1][0] at cycle 31607
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 1159792
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 31383
HALT operation received from [0][5][0] at cycle 31457
HALT operation received from [0][4][0] at cycle 31585
HALT operation received from [0][3][0] at cycle 31631
HALT operation received from [0][0][0] at cycle 31665
HALT operation received from [0][7][0] at cycle 31715
HALT operation received from [0][6][0] at cycle 31827
HALT operation received from [0][1][0] at cycle 32147
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 1191940
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30955
HALT operation received from [0][0][0] at cycle 30959
HALT operation received from [0][4][0] at cycle 30971
HALT operation received from [0][6][0] at cycle 30973
HALT operation received from [0][3][0] at cycle 30993
HALT operation received from [0][7][0] at cycle 31065
HALT operation received from [0][1][0] at cycle 31145
HALT operation received from [0][5][0] at cycle 31279
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 1223220
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30863
HALT operation received from [0][7][0] at cycle 30869
HALT operation received from [0][6][0] at cycle 30873
HALT operation received from [0][4][0] at cycle 30877
HALT operation received from [0][0][0] at cycle 30881
HALT operation received from [0][5][0] at cycle 30881
HALT operation received from [0][1][0] at cycle 30885
HALT operation received from [0][2][0] at cycle 30891
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 1254112
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 31065
HALT operation received from [0][7][0] at cycle 31173
HALT operation received from [0][6][0] at cycle 31185
HALT operation received from [0][1][0] at cycle 31191
HALT operation received from [0][0][0] at cycle 31193
HALT operation received from [0][5][0] at cycle 31193
HALT operation received from [0][3][0] at cycle 31235
HALT operation received from [0][4][0] at cycle 31383
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 1285496
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30893
HALT operation received from [0][1][0] at cycle 30907
HALT operation received from [0][5][0] at cycle 30923
HALT operation received from [0][0][0] at cycle 30925
HALT operation received from [0][6][0] at cycle 30927
HALT operation received from [0][4][0] at cycle 30997
HALT operation received from [0][2][0] at cycle 31037
HALT operation received from [0][3][0] at cycle 31177
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 1316674
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30915
HALT operation received from [0][7][0] at cycle 30919
HALT operation received from [0][6][0] at cycle 30937
HALT operation received from [0][1][0] at cycle 30983
HALT operation received from [0][0][0] at cycle 31015
HALT operation received from [0][4][0] at cycle 31015
HALT operation received from [0][2][0] at cycle 31023
HALT operation received from [0][5][0] at cycle 31093
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 1347768
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 31013
HALT operation received from [0][5][0] at cycle 31021
HALT operation received from [0][2][0] at cycle 31075
HALT operation received from [0][4][0] at cycle 31143
HALT operation received from [0][7][0] at cycle 31149
HALT operation received from [0][0][0] at cycle 31181
HALT operation received from [0][6][0] at cycle 31215
HALT operation received from [0][3][0] at cycle 31273
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 1379042
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30895
HALT operation received from [0][1][0] at cycle 30903
HALT operation received from [0][2][0] at cycle 30911
HALT operation received from [0][7][0] at cycle 30957
HALT operation received from [0][0][0] at cycle 30999
HALT operation received from [0][6][0] at cycle 31019
HALT operation received from [0][5][0] at cycle 31053
HALT operation received from [0][3][0] at cycle 31067
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 1410110
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30899
HALT operation received from [0][6][0] at cycle 30901
HALT operation received from [0][2][0] at cycle 30915
HALT operation received from [0][3][0] at cycle 30985
HALT operation received from [0][7][0] at cycle 31005
HALT operation received from [0][4][0] at cycle 31009
HALT operation received from [0][5][0] at cycle 31053
HALT operation received from [0][0][0] at cycle 31097
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 1441208
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30875
HALT operation received from [0][0][0] at cycle 30895
HALT operation received from [0][6][0] at cycle 30907
HALT operation received from [0][5][0] at cycle 30951
HALT operation received from [0][4][0] at cycle 30955
HALT operation received from [0][1][0] at cycle 30957
HALT operation received from [0][3][0] at cycle 30999
HALT operation received from [0][2][0] at cycle 31071
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 1472280
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 30923
HALT operation received from [0][3][0] at cycle 30963
HALT operation received from [0][7][0] at cycle 30963
HALT operation received from [0][1][0] at cycle 30983
HALT operation received from [0][4][0] at cycle 31011
HALT operation received from [0][2][0] at cycle 31039
HALT operation received from [0][0][0] at cycle 31049
HALT operation received from [0][5][0] at cycle 31079
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 1503360
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 31079
HALT operation received from [0][4][0] at cycle 31107
HALT operation received from [0][6][0] at cycle 31209
HALT operation received from [0][5][0] at cycle 31263
HALT operation received from [0][1][0] at cycle 31287
HALT operation received from [0][0][0] at cycle 31297
HALT operation received from [0][3][0] at cycle 31341
HALT operation received from [0][7][0] at cycle 31359
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 1534720
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30827
HALT operation received from [0][5][0] at cycle 30835
HALT operation received from [0][3][0] at cycle 30839
HALT operation received from [0][0][0] at cycle 30845
HALT operation received from [0][7][0] at cycle 30851
HALT operation received from [0][1][0] at cycle 30853
HALT operation received from [0][4][0] at cycle 30865
HALT operation received from [0][6][0] at cycle 30881
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 1565602
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 31009
HALT operation received from [0][5][0] at cycle 31115
HALT operation received from [0][3][0] at cycle 31197
HALT operation received from [0][6][0] at cycle 31235
HALT operation received from [0][1][0] at cycle 31311
HALT operation received from [0][0][0] at cycle 31371
HALT operation received from [0][4][0] at cycle 31397
HALT operation received from [0][2][0] at cycle 31415
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 1597018
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 30905
HALT operation received from [0][7][0] at cycle 30911
HALT operation received from [0][4][0] at cycle 30919
HALT operation received from [0][2][0] at cycle 30921
HALT operation received from [0][5][0] at cycle 30939
HALT operation received from [0][1][0] at cycle 30995
HALT operation received from [0][0][0] at cycle 31029
HALT operation received from [0][3][0] at cycle 31109
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 1628128
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30905
HALT operation received from [0][6][0] at cycle 30965
HALT operation received from [0][3][0] at cycle 30975
HALT operation received from [0][4][0] at cycle 30979
HALT operation received from [0][1][0] at cycle 31009
HALT operation received from [0][0][0] at cycle 31015
HALT operation received from [0][5][0] at cycle 31209
HALT operation received from [0][2][0] at cycle 31375
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 1659504
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30817
HALT operation received from [0][0][0] at cycle 30833
HALT operation received from [0][2][0] at cycle 30837
HALT operation received from [0][6][0] at cycle 30853
HALT operation received from [0][1][0] at cycle 30895
HALT operation received from [0][5][0] at cycle 31055
HALT operation received from [0][4][0] at cycle 31111
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 1690616
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30845
HALT operation received from [0][5][0] at cycle 30847
HALT operation received from [0][6][0] at cycle 30849
HALT operation received from [0][0][0] at cycle 30861
HALT operation received from [0][1][0] at cycle 30875
HALT operation received from [0][4][0] at cycle 30935
HALT operation received from [0][2][0] at cycle 30939
HALT operation received from [0][7][0] at cycle 30999
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 1721616
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 31167
HALT operation received from [0][0][0] at cycle 31387
HALT operation received from [0][3][0] at cycle 31469
HALT operation received from [0][7][0] at cycle 31509
HALT operation received from [0][4][0] at cycle 31521
HALT operation received from [0][1][0] at cycle 31593
HALT operation received from [0][5][0] at cycle 31639
HALT operation received from [0][2][0] at cycle 31731
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 1753348
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30831
HALT operation received from [0][1][0] at cycle 30833
HALT operation received from [0][6][0] at cycle 30833
HALT operation received from [0][2][0] at cycle 30835
HALT operation received from [0][0][0] at cycle 30839
HALT operation received from [0][7][0] at cycle 30839
HALT operation received from [0][5][0] at cycle 30841
HALT operation received from [0][3][0] at cycle 30851
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 1784200
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30857
HALT operation received from [0][3][0] at cycle 30875
HALT operation received from [0][0][0] at cycle 30897
HALT operation received from [0][4][0] at cycle 30897
HALT operation received from [0][5][0] at cycle 30935
HALT operation received from [0][1][0] at cycle 30971
HALT operation received from [0][7][0] at cycle 31053
HALT operation received from [0][6][0] at cycle 31077
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 1815278
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 31143
HALT operation received from [0][7][0] at cycle 31149
HALT operation received from [0][4][0] at cycle 31153
HALT operation received from [0][3][0] at cycle 31163
HALT operation received from [0][5][0] at cycle 31185
HALT operation received from [0][1][0] at cycle 31251
HALT operation received from [0][2][0] at cycle 31535
HALT operation received from [0][0][0] at cycle 31539
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 1846818
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30821
HALT operation received from [0][3][0] at cycle 30839
HALT operation received from [0][7][0] at cycle 30839
HALT operation received from [0][5][0] at cycle 30843
HALT operation received from [0][2][0] at cycle 30849
HALT operation received from [0][0][0] at cycle 30887
HALT operation received from [0][6][0] at cycle 30903
HALT operation received from [0][1][0] at cycle 30931
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 1877750
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 31023
HALT operation received from [0][4][0] at cycle 31047
HALT operation received from [0][5][0] at cycle 31059
HALT operation received from [0][7][0] at cycle 31117
HALT operation received from [0][1][0] at cycle 31143
HALT operation received from [0][0][0] at cycle 31145
HALT operation received from [0][6][0] at cycle 31265
HALT operation received from [0][2][0] at cycle 31279
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 1909030
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 31219
HALT operation received from [0][7][0] at cycle 31235
HALT operation received from [0][5][0] at cycle 31273
HALT operation received from [0][0][0] at cycle 31331
HALT operation received from [0][4][0] at cycle 31385
HALT operation received from [0][2][0] at cycle 31401
HALT operation received from [0][1][0] at cycle 31403
HALT operation received from [0][3][0] at cycle 31615
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 1940646
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30843
HALT operation received from [0][0][0] at cycle 30851
HALT operation received from [0][4][0] at cycle 30853
HALT operation received from [0][5][0] at cycle 30853
HALT operation received from [0][3][0] at cycle 30857
HALT operation received from [0][2][0] at cycle 30865
HALT operation received from [0][6][0] at cycle 30883
HALT operation received from [0][7][0] at cycle 30883
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 1971530
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30851
HALT operation received from [0][3][0] at cycle 30853
HALT operation received from [0][0][0] at cycle 30877
HALT operation received from [0][4][0] at cycle 30881
HALT operation received from [0][6][0] at cycle 30881
HALT operation received from [0][7][0] at cycle 30895
HALT operation received from [0][2][0] at cycle 30911
HALT operation received from [0][1][0] at cycle 30947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 2002478
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 30973
HALT operation received from [0][1][0] at cycle 31023
HALT operation received from [0][7][0] at cycle 31027
HALT operation received from [0][4][0] at cycle 31043
HALT operation received from [0][3][0] at cycle 31045
HALT operation received from [0][5][0] at cycle 31149
HALT operation received from [0][2][0] at cycle 31177
HALT operation received from [0][0][0] at cycle 31257
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 2033736
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30823
HALT operation received from [0][0][0] at cycle 30875
HALT operation received from [0][4][0] at cycle 30891
HALT operation received from [0][1][0] at cycle 30911
HALT operation received from [0][5][0] at cycle 30911
HALT operation received from [0][6][0] at cycle 31027
HALT operation received from [0][3][0] at cycle 31047
HALT operation received from [0][7][0] at cycle 31143
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 2064880
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30845
HALT operation received from [0][0][0] at cycle 30855
HALT operation received from [0][7][0] at cycle 30863
HALT operation received from [0][6][0] at cycle 30871
HALT operation received from [0][4][0] at cycle 30875
HALT operation received from [0][1][0] at cycle 30877
HALT operation received from [0][3][0] at cycle 30879
HALT operation received from [0][5][0] at cycle 30883
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 2095764
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30835
HALT operation received from [0][3][0] at cycle 30841
HALT operation received from [0][0][0] at cycle 30849
HALT operation received from [0][5][0] at cycle 30849
HALT operation received from [0][4][0] at cycle 30899
HALT operation received from [0][2][0] at cycle 30911
HALT operation received from [0][7][0] at cycle 30911
HALT operation received from [0][6][0] at cycle 30965
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 2126730
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30871
HALT operation received from [0][0][0] at cycle 30875
HALT operation received from [0][4][0] at cycle 30879
HALT operation received from [0][3][0] at cycle 30893
HALT operation received from [0][5][0] at cycle 30895
HALT operation received from [0][7][0] at cycle 30937
HALT operation received from [0][6][0] at cycle 30993
HALT operation received from [0][1][0] at cycle 31233
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 2157964
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30877
HALT operation received from [0][6][0] at cycle 30883
HALT operation received from [0][4][0] at cycle 30889
HALT operation received from [0][3][0] at cycle 30893
HALT operation received from [0][5][0] at cycle 30895
HALT operation received from [0][7][0] at cycle 30897
HALT operation received from [0][1][0] at cycle 30899
HALT operation received from [0][0][0] at cycle 30911
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 2188876
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30859
HALT operation received from [0][2][0] at cycle 30865
HALT operation received from [0][4][0] at cycle 30881
HALT operation received from [0][5][0] at cycle 30911
HALT operation received from [0][3][0] at cycle 30927
HALT operation received from [0][7][0] at cycle 31097
HALT operation received from [0][6][0] at cycle 31173
HALT operation received from [0][1][0] at cycle 31181
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 2220058
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30873
HALT operation received from [0][1][0] at cycle 30889
HALT operation received from [0][4][0] at cycle 30939
HALT operation received from [0][6][0] at cycle 30943
HALT operation received from [0][0][0] at cycle 30971
HALT operation received from [0][3][0] at cycle 31001
HALT operation received from [0][5][0] at cycle 31105
HALT operation received from [0][2][0] at cycle 31345
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 2251404
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31485
HALT operation received from [0][0][0] at cycle 31487
HALT operation received from [0][4][0] at cycle 31487
HALT operation received from [0][6][0] at cycle 31561
HALT operation received from [0][7][0] at cycle 31579
HALT operation received from [0][2][0] at cycle 31639
HALT operation received from [0][3][0] at cycle 31677
HALT operation received from [0][1][0] at cycle 31853
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 2283258
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30903
HALT operation received from [0][5][0] at cycle 30931
HALT operation received from [0][1][0] at cycle 30977
HALT operation received from [0][6][0] at cycle 30989
HALT operation received from [0][3][0] at cycle 30999
HALT operation received from [0][2][0] at cycle 31021
HALT operation received from [0][7][0] at cycle 31027
HALT operation received from [0][0][0] at cycle 31117
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 2314376
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30841
HALT operation received from [0][5][0] at cycle 30855
HALT operation received from [0][1][0] at cycle 30861
HALT operation received from [0][6][0] at cycle 30861
HALT operation received from [0][4][0] at cycle 30869
HALT operation received from [0][2][0] at cycle 30871
HALT operation received from [0][7][0] at cycle 30877
HALT operation received from [0][0][0] at cycle 30935
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 2345312
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30933
HALT operation received from [0][4][0] at cycle 30937
HALT operation received from [0][0][0] at cycle 30949
HALT operation received from [0][5][0] at cycle 30971
HALT operation received from [0][3][0] at cycle 30991
HALT operation received from [0][2][0] at cycle 30999
HALT operation received from [0][1][0] at cycle 31015
HALT operation received from [0][6][0] at cycle 31045
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 2376358
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30897
HALT operation received from [0][2][0] at cycle 30907
HALT operation received from [0][5][0] at cycle 30909
HALT operation received from [0][6][0] at cycle 30941
HALT operation received from [0][3][0] at cycle 30963
HALT operation received from [0][4][0] at cycle 30995
HALT operation received from [0][1][0] at cycle 31035
HALT operation received from [0][7][0] at cycle 31077
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 2407436
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30867
HALT operation received from [0][3][0] at cycle 30871
HALT operation received from [0][6][0] at cycle 30875
HALT operation received from [0][1][0] at cycle 30877
HALT operation received from [0][7][0] at cycle 30891
HALT operation received from [0][4][0] at cycle 30907
HALT operation received from [0][5][0] at cycle 30911
HALT operation received from [0][0][0] at cycle 30939
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 2438376
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30991
HALT operation received from [0][6][0] at cycle 31009
HALT operation received from [0][7][0] at cycle 31025
HALT operation received from [0][4][0] at cycle 31031
HALT operation received from [0][5][0] at cycle 31093
HALT operation received from [0][2][0] at cycle 31131
HALT operation received from [0][0][0] at cycle 31169
HALT operation received from [0][3][0] at cycle 31383
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 2469760
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30827
HALT operation received from [0][0][0] at cycle 30833
HALT operation received from [0][2][0] at cycle 30835
HALT operation received from [0][4][0] at cycle 30835
HALT operation received from [0][6][0] at cycle 30837
HALT operation received from [0][5][0] at cycle 30841
HALT operation received from [0][7][0] at cycle 30841
HALT operation received from [0][3][0] at cycle 30843
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 2500604
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30895
HALT operation received from [0][7][0] at cycle 30897
HALT operation received from [0][4][0] at cycle 30909
HALT operation received from [0][5][0] at cycle 30913
HALT operation received from [0][1][0] at cycle 30919
HALT operation received from [0][0][0] at cycle 30921
HALT operation received from [0][6][0] at cycle 30925
HALT operation received from [0][3][0] at cycle 30951
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 2531556
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30821
HALT operation received from [0][2][0] at cycle 30821
HALT operation received from [0][3][0] at cycle 30821
HALT operation received from [0][6][0] at cycle 30821
HALT operation received from [0][1][0] at cycle 30825
HALT operation received from [0][4][0] at cycle 30825
HALT operation received from [0][5][0] at cycle 30871
HALT operation received from [0][7][0] at cycle 31039
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 2562596
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31201
HALT operation received from [0][0][0] at cycle 31229
HALT operation received from [0][6][0] at cycle 31239
HALT operation received from [0][2][0] at cycle 31283
HALT operation received from [0][7][0] at cycle 31305
HALT operation received from [0][1][0] at cycle 31345
HALT operation received from [0][3][0] at cycle 31381
HALT operation received from [0][4][0] at cycle 31463
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 2594060
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][0][0] at cycle 30819
HALT operation received from [0][2][0] at cycle 30819
HALT operation received from [0][5][0] at cycle 30819
HALT operation received from [0][6][0] at cycle 30819
HALT operation received from [0][1][0] at cycle 30821
HALT operation received from [0][7][0] at cycle 30833
HALT operation received from [0][4][0] at cycle 30915
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 2624976
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30867
HALT operation received from [0][7][0] at cycle 30867
HALT operation received from [0][5][0] at cycle 30875
HALT operation received from [0][3][0] at cycle 30881
HALT operation received from [0][6][0] at cycle 30891
HALT operation received from [0][0][0] at cycle 30893
HALT operation received from [0][4][0] at cycle 30903
HALT operation received from [0][1][0] at cycle 30965
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 2655942
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30849
HALT operation received from [0][4][0] at cycle 30857
HALT operation received from [0][6][0] at cycle 30857
HALT operation received from [0][1][0] at cycle 30907
HALT operation received from [0][7][0] at cycle 30919
HALT operation received from [0][5][0] at cycle 30935
HALT operation received from [0][0][0] at cycle 31033
HALT operation received from [0][2][0] at cycle 31065
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 2687008
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30859
HALT operation received from [0][6][0] at cycle 30861
HALT operation received from [0][5][0] at cycle 30875
HALT operation received from [0][4][0] at cycle 30879
HALT operation received from [0][7][0] at cycle 30879
HALT operation received from [0][2][0] at cycle 30889
HALT operation received from [0][3][0] at cycle 30899
HALT operation received from [0][0][0] at cycle 30905
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 2717914
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30817
HALT operation received from [0][1][0] at cycle 30817
HALT operation received from [0][2][0] at cycle 30817
HALT operation received from [0][5][0] at cycle 30817
HALT operation received from [0][6][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30821
HALT operation received from [0][3][0] at cycle 30839
HALT operation received from [0][4][0] at cycle 30913
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 2748828
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30839
HALT operation received from [0][0][0] at cycle 30853
HALT operation received from [0][2][0] at cycle 30861
HALT operation received from [0][5][0] at cycle 30885
HALT operation received from [0][7][0] at cycle 30891
HALT operation received from [0][4][0] at cycle 30899
HALT operation received from [0][1][0] at cycle 30997
HALT operation received from [0][6][0] at cycle 31023
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 2779852
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30843
HALT operation received from [0][5][0] at cycle 30857
HALT operation received from [0][7][0] at cycle 30859
HALT operation received from [0][3][0] at cycle 30865
HALT operation received from [0][6][0] at cycle 30871
HALT operation received from [0][4][0] at cycle 30909
HALT operation received from [0][1][0] at cycle 30937
HALT operation received from [0][2][0] at cycle 31045
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 2810898
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30831
HALT operation received from [0][7][0] at cycle 30831
HALT operation received from [0][1][0] at cycle 30833
HALT operation received from [0][3][0] at cycle 30835
HALT operation received from [0][5][0] at cycle 30843
HALT operation received from [0][6][0] at cycle 30893
HALT operation received from [0][4][0] at cycle 31001
HALT operation received from [0][0][0] at cycle 31077
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 2841976
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30875
HALT operation received from [0][3][0] at cycle 30889
HALT operation received from [0][7][0] at cycle 30911
HALT operation received from [0][2][0] at cycle 30915
HALT operation received from [0][1][0] at cycle 30919
HALT operation received from [0][6][0] at cycle 30923
HALT operation received from [0][4][0] at cycle 30925
HALT operation received from [0][5][0] at cycle 30927
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 2872904
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31075
HALT operation received from [0][3][0] at cycle 31127
HALT operation received from [0][6][0] at cycle 31165
HALT operation received from [0][0][0] at cycle 31211
HALT operation received from [0][2][0] at cycle 31271
HALT operation received from [0][1][0] at cycle 31285
HALT operation received from [0][7][0] at cycle 31297
HALT operation received from [0][4][0] at cycle 31463
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 2904368
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30863
HALT operation received from [0][4][0] at cycle 30865
HALT operation received from [0][3][0] at cycle 30885
HALT operation received from [0][7][0] at cycle 30909
HALT operation received from [0][6][0] at cycle 30911
HALT operation received from [0][2][0] at cycle 30913
HALT operation received from [0][1][0] at cycle 30989
HALT operation received from [0][5][0] at cycle 31083
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 2935452
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30841
HALT operation received from [0][2][0] at cycle 30851
HALT operation received from [0][0][0] at cycle 30855
HALT operation received from [0][4][0] at cycle 30857
HALT operation received from [0][3][0] at cycle 30865
HALT operation received from [0][7][0] at cycle 30871
HALT operation received from [0][1][0] at cycle 30933
HALT operation received from [0][6][0] at cycle 30987
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 2966440
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31089
HALT operation received from [0][0][0] at cycle 31141
HALT operation received from [0][6][0] at cycle 31151
HALT operation received from [0][4][0] at cycle 31217
HALT operation received from [0][7][0] at cycle 31223
HALT operation received from [0][1][0] at cycle 31245
HALT operation received from [0][2][0] at cycle 31271
HALT operation received from [0][3][0] at cycle 31297
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 2997738
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30835
HALT operation received from [0][1][0] at cycle 30839
HALT operation received from [0][7][0] at cycle 30845
HALT operation received from [0][4][0] at cycle 30853
HALT operation received from [0][6][0] at cycle 30855
HALT operation received from [0][0][0] at cycle 30857
HALT operation received from [0][3][0] at cycle 30879
HALT operation received from [0][5][0] at cycle 31041
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 3028780
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30875
HALT operation received from [0][2][0] at cycle 30881
HALT operation received from [0][1][0] at cycle 30931
HALT operation received from [0][6][0] at cycle 30949
HALT operation received from [0][7][0] at cycle 30949
HALT operation received from [0][0][0] at cycle 31007
HALT operation received from [0][5][0] at cycle 31107
HALT operation received from [0][3][0] at cycle 31119
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 3059900
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30931
HALT operation received from [0][4][0] at cycle 30993
HALT operation received from [0][6][0] at cycle 30997
HALT operation received from [0][1][0] at cycle 31027
HALT operation received from [0][2][0] at cycle 31047
HALT operation received from [0][5][0] at cycle 31093
HALT operation received from [0][0][0] at cycle 31101
HALT operation received from [0][3][0] at cycle 31227
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 3091128
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 31023
HALT operation received from [0][1][0] at cycle 31067
HALT operation received from [0][6][0] at cycle 31075
HALT operation received from [0][5][0] at cycle 31105
HALT operation received from [0][0][0] at cycle 31241
HALT operation received from [0][3][0] at cycle 31329
HALT operation received from [0][2][0] at cycle 31333
HALT operation received from [0][4][0] at cycle 31483
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 3122612
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30919
HALT operation received from [0][3][0] at cycle 30921
HALT operation received from [0][7][0] at cycle 30923
HALT operation received from [0][0][0] at cycle 30929
HALT operation received from [0][2][0] at cycle 30931
HALT operation received from [0][4][0] at cycle 30963
HALT operation received from [0][6][0] at cycle 30983
HALT operation received from [0][5][0] at cycle 31057
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 3153670
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 31073
HALT operation received from [0][4][0] at cycle 31127
HALT operation received from [0][2][0] at cycle 31157
HALT operation received from [0][1][0] at cycle 31231
HALT operation received from [0][0][0] at cycle 31251
HALT operation received from [0][5][0] at cycle 31321
HALT operation received from [0][6][0] at cycle 31401
HALT operation received from [0][3][0] at cycle 31467
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 3185138
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30865
HALT operation received from [0][6][0] at cycle 30881
HALT operation received from [0][1][0] at cycle 30893
HALT operation received from [0][0][0] at cycle 30899
HALT operation received from [0][5][0] at cycle 30925
HALT operation received from [0][3][0] at cycle 30929
HALT operation received from [0][2][0] at cycle 30935
HALT operation received from [0][4][0] at cycle 30939
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 3216078
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30827
HALT operation received from [0][2][0] at cycle 30829
HALT operation received from [0][3][0] at cycle 30829
HALT operation received from [0][5][0] at cycle 30839
HALT operation received from [0][6][0] at cycle 30865
HALT operation received from [0][7][0] at cycle 30871
HALT operation received from [0][4][0] at cycle 30879
HALT operation received from [0][1][0] at cycle 30893
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 3246972
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30855
HALT operation received from [0][7][0] at cycle 30863
HALT operation received from [0][2][0] at cycle 30875
HALT operation received from [0][6][0] at cycle 30899
HALT operation received from [0][4][0] at cycle 30913
HALT operation received from [0][3][0] at cycle 30999
HALT operation received from [0][0][0] at cycle 31049
HALT operation received from [0][1][0] at cycle 31075
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 3278048
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30817
HALT operation received from [0][4][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30817
HALT operation received from [0][0][0] at cycle 30819
HALT operation received from [0][2][0] at cycle 30819
HALT operation received from [0][5][0] at cycle 30819
HALT operation received from [0][3][0] at cycle 30821
HALT operation received from [0][6][0] at cycle 30821
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 3308870
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30817
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][5][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30819
HALT operation received from [0][6][0] at cycle 30823
HALT operation received from [0][1][0] at cycle 30977
HALT operation received from [0][4][0] at cycle 30991
HALT operation received from [0][2][0] at cycle 31025
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 3339896
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30859
HALT operation received from [0][2][0] at cycle 30859
HALT operation received from [0][6][0] at cycle 30859
HALT operation received from [0][5][0] at cycle 30867
HALT operation received from [0][1][0] at cycle 30871
HALT operation received from [0][7][0] at cycle 30889
HALT operation received from [0][3][0] at cycle 30933
HALT operation received from [0][4][0] at cycle 31103
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 3371000
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30847
HALT operation received from [0][3][0] at cycle 30851
HALT operation received from [0][4][0] at cycle 30851
HALT operation received from [0][6][0] at cycle 30855
HALT operation received from [0][0][0] at cycle 30859
HALT operation received from [0][5][0] at cycle 30897
HALT operation received from [0][1][0] at cycle 30901
HALT operation received from [0][2][0] at cycle 30917
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 3401918
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 30869
HALT operation received from [0][1][0] at cycle 30871
HALT operation received from [0][2][0] at cycle 30873
HALT operation received from [0][0][0] at cycle 30897
HALT operation received from [0][4][0] at cycle 30897
HALT operation received from [0][3][0] at cycle 30899
HALT operation received from [0][7][0] at cycle 30901
HALT operation received from [0][5][0] at cycle 30941
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 3432860
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30849
HALT operation received from [0][0][0] at cycle 30853
HALT operation received from [0][3][0] at cycle 30855
HALT operation received from [0][6][0] at cycle 30855
HALT operation received from [0][7][0] at cycle 30855
HALT operation received from [0][2][0] at cycle 30857
HALT operation received from [0][4][0] at cycle 30871
HALT operation received from [0][5][0] at cycle 30871
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 3463732
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30849
HALT operation received from [0][7][0] at cycle 30903
HALT operation received from [0][6][0] at cycle 31039
HALT operation received from [0][4][0] at cycle 31083
HALT operation received from [0][5][0] at cycle 31175
HALT operation received from [0][1][0] at cycle 31223
HALT operation received from [0][0][0] at cycle 31251
HALT operation received from [0][3][0] at cycle 31257
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 3494990
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30841
HALT operation received from [0][0][0] at cycle 30843
HALT operation received from [0][7][0] at cycle 30845
HALT operation received from [0][1][0] at cycle 30851
HALT operation received from [0][4][0] at cycle 30853
HALT operation received from [0][3][0] at cycle 30857
HALT operation received from [0][6][0] at cycle 30865
HALT operation received from [0][2][0] at cycle 30887
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 3525878
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30817
HALT operation received from [0][1][0] at cycle 30817
HALT operation received from [0][2][0] at cycle 30817
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][4][0] at cycle 30817
HALT operation received from [0][5][0] at cycle 30817
HALT operation received from [0][6][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 3556696
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30855
HALT operation received from [0][4][0] at cycle 30855
HALT operation received from [0][7][0] at cycle 30855
HALT operation received from [0][5][0] at cycle 30857
HALT operation received from [0][0][0] at cycle 30859
HALT operation received from [0][2][0] at cycle 30863
HALT operation received from [0][3][0] at cycle 30865
HALT operation received from [0][6][0] at cycle 30879
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 3587576
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30817
HALT operation received from [0][2][0] at cycle 30817
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][6][0] at cycle 30817
HALT operation received from [0][4][0] at cycle 30823
HALT operation received from [0][5][0] at cycle 30823
HALT operation received from [0][7][0] at cycle 30823
HALT operation received from [0][1][0] at cycle 30829
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 3618406
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30835
HALT operation received from [0][7][0] at cycle 30837
HALT operation received from [0][2][0] at cycle 30845
HALT operation received from [0][4][0] at cycle 30855
HALT operation received from [0][5][0] at cycle 30861
HALT operation received from [0][6][0] at cycle 30863
HALT operation received from [0][0][0] at cycle 30931
HALT operation received from [0][1][0] at cycle 31101
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 3649508
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30819
HALT operation received from [0][5][0] at cycle 30819
HALT operation received from [0][0][0] at cycle 30821
HALT operation received from [0][6][0] at cycle 30823
HALT operation received from [0][4][0] at cycle 30825
HALT operation received from [0][2][0] at cycle 30831
HALT operation received from [0][7][0] at cycle 30837
HALT operation received from [0][1][0] at cycle 31041
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 3680550
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30871
HALT operation received from [0][3][0] at cycle 30871
HALT operation received from [0][0][0] at cycle 30873
HALT operation received from [0][2][0] at cycle 30875
HALT operation received from [0][7][0] at cycle 30909
HALT operation received from [0][4][0] at cycle 31045
HALT operation received from [0][5][0] at cycle 31059
HALT operation received from [0][6][0] at cycle 31225
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 3711776
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30901
HALT operation received from [0][2][0] at cycle 30905
HALT operation received from [0][3][0] at cycle 30919
HALT operation received from [0][0][0] at cycle 30963
HALT operation received from [0][4][0] at cycle 30981
HALT operation received from [0][7][0] at cycle 31003
HALT operation received from [0][6][0] at cycle 31249
HALT operation received from [0][5][0] at cycle 31251
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 3743028
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30817
HALT operation received from [0][4][0] at cycle 30817
HALT operation received from [0][5][0] at cycle 30817
HALT operation received from [0][0][0] at cycle 30821
HALT operation received from [0][2][0] at cycle 30825
HALT operation received from [0][7][0] at cycle 30827
HALT operation received from [0][3][0] at cycle 30835
HALT operation received from [0][6][0] at cycle 30855
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 3773884
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30817
HALT operation received from [0][1][0] at cycle 30817
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][4][0] at cycle 30817
HALT operation received from [0][5][0] at cycle 30817
HALT operation received from [0][6][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30817
HALT operation received from [0][2][0] at cycle 30867
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 3804752
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30819
HALT operation received from [0][1][0] at cycle 30829
HALT operation received from [0][3][0] at cycle 30829
HALT operation received from [0][2][0] at cycle 30861
HALT operation received from [0][4][0] at cycle 30869
HALT operation received from [0][6][0] at cycle 30897
HALT operation received from [0][5][0] at cycle 31027
HALT operation received from [0][7][0] at cycle 31035
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 3835788
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30827
HALT operation received from [0][4][0] at cycle 30827
HALT operation received from [0][3][0] at cycle 30835
HALT operation received from [0][6][0] at cycle 30839
HALT operation received from [0][0][0] at cycle 30841
HALT operation received from [0][1][0] at cycle 30841
HALT operation received from [0][7][0] at cycle 30847
HALT operation received from [0][5][0] at cycle 30857
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 3866646
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30821
HALT operation received from [0][5][0] at cycle 30823
HALT operation received from [0][2][0] at cycle 30827
HALT operation received from [0][0][0] at cycle 30829
HALT operation received from [0][4][0] at cycle 30831
HALT operation received from [0][7][0] at cycle 30835
HALT operation received from [0][6][0] at cycle 30857
HALT operation received from [0][1][0] at cycle 31055
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 3897702
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30931
HALT operation received from [0][2][0] at cycle 30951
HALT operation received from [0][0][0] at cycle 30961
HALT operation received from [0][1][0] at cycle 30973
HALT operation received from [0][5][0] at cycle 30979
HALT operation received from [0][4][0] at cycle 31009
HALT operation received from [0][3][0] at cycle 31045
HALT operation received from [0][6][0] at cycle 31429
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 3929132
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30975
HALT operation received from [0][6][0] at cycle 30991
HALT operation received from [0][7][0] at cycle 31009
HALT operation received from [0][3][0] at cycle 31011
HALT operation received from [0][4][0] at cycle 31041
HALT operation received from [0][1][0] at cycle 31063
HALT operation received from [0][0][0] at cycle 31087
HALT operation received from [0][2][0] at cycle 31115
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 3960248
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30829
HALT operation received from [0][6][0] at cycle 30833
HALT operation received from [0][7][0] at cycle 30835
HALT operation received from [0][4][0] at cycle 30839
HALT operation received from [0][5][0] at cycle 30845
HALT operation received from [0][1][0] at cycle 30899
HALT operation received from [0][2][0] at cycle 30935
HALT operation received from [0][3][0] at cycle 31083
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 3991332

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
1216552696 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fbdf05d4180
Device 1 : LE1 Device ID is 0x7fbdf05d4290
Device 2 : LE1 Device ID is 0x7fbdf05d43a0
Device 3 : LE1 Device ID is 0x7fbdf05d44b0
Device 4 : LE1 Device ID is 0x7fbdf05d45c0
Device 5 : LE1 Device ID is 0x7fbdf05d46d0
Device 6 : LE1 Device ID is 0x7fbdf05d47e0
Device 7 : LE1 Device ID is 0x7fbdf05d48f0
Device 8 : LE1 Device ID is 0x7fbdf05d4a00
Device 9 : LE1 Device ID is 0x7fbdf05d4b10
Device 10 : LE1 Device ID is 0x7fbdf05d4c20
Device 11 : LE1 Device ID is 0x7fbdf05d4d30
Device 12 : LE1 Device ID is 0x7fbdf05d4e40
Device 13 : LE1 Device ID is 0x7fbdf05d4f50
Device 14 : LE1 Device ID is 0x7fbdf05d5060
Device 15 : LE1 Device ID is 0x7fbdf05d5170
Device 16 : LE1 Device ID is 0x7fbdf05d5280
Device 17 : LE1 Device ID is 0x7fbdf05d5390
Device 18 : LE1 Device ID is 0x7fbdf05d54a0
Device 19 : LE1 Device ID is 0x7fbdf05d55b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15681
HALT operation received from [0][7][0] at cycle 15735
HALT operation received from [0][9][0] at cycle 15753
HALT operation received from [0][10][0] at cycle 15757
HALT operation received from [0][2][0] at cycle 15771
HALT operation received from [0][8][0] at cycle 15775
HALT operation received from [0][14][0] at cycle 15775
HALT operation received from [0][12][0] at cycle 15809
HALT operation received from [0][11][0] at cycle 15813
HALT operation received from [0][1][0] at cycle 15823
HALT operation received from [0][6][0] at cycle 15841
HALT operation received from [0][0][0] at cycle 15847
HALT operation received from [0][4][0] at cycle 15889
HALT operation received from [0][3][0] at cycle 15893
HALT operation received from [0][13][0] at cycle 15971
HALT operation received from [0][5][0] at cycle 15999
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 16000
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15567
HALT operation received from [0][9][0] at cycle 15603
HALT operation received from [0][3][0] at cycle 15629
HALT operation received from [0][5][0] at cycle 15637
HALT operation received from [0][2][0] at cycle 15659
HALT operation received from [0][7][0] at cycle 15703
HALT operation received from [0][0][0] at cycle 15707
HALT operation received from [0][11][0] at cycle 15713
HALT operation received from [0][6][0] at cycle 15717
HALT operation received from [0][13][0] at cycle 15717
HALT operation received from [0][10][0] at cycle 15751
HALT operation received from [0][15][0] at cycle 15761
HALT operation received from [0][4][0] at cycle 15773
HALT operation received from [0][8][0] at cycle 15775
HALT operation received from [0][14][0] at cycle 15797
HALT operation received from [0][12][0] at cycle 15881
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 31882
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15641
HALT operation received from [0][0][0] at cycle 15679
HALT operation received from [0][3][0] at cycle 15709
HALT operation received from [0][6][0] at cycle 15715
HALT operation received from [0][2][0] at cycle 15733
HALT operation received from [0][1][0] at cycle 15735
HALT operation received from [0][13][0] at cycle 15741
HALT operation received from [0][4][0] at cycle 15747
HALT operation received from [0][8][0] at cycle 15749
HALT operation received from [0][7][0] at cycle 15757
HALT operation received from [0][15][0] at cycle 15771
HALT operation received from [0][14][0] at cycle 15775
HALT operation received from [0][11][0] at cycle 15779
HALT operation received from [0][10][0] at cycle 15795
HALT operation received from [0][9][0] at cycle 15799
HALT operation received from [0][12][0] at cycle 15825
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 47708
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15711
HALT operation received from [0][9][0] at cycle 15723
HALT operation received from [0][12][0] at cycle 15723
HALT operation received from [0][4][0] at cycle 15731
HALT operation received from [0][3][0] at cycle 15803
HALT operation received from [0][6][0] at cycle 15803
HALT operation received from [0][0][0] at cycle 15815
HALT operation received from [0][14][0] at cycle 15817
HALT operation received from [0][11][0] at cycle 15827
HALT operation received from [0][5][0] at cycle 15829
HALT operation received from [0][8][0] at cycle 15833
HALT operation received from [0][2][0] at cycle 15881
HALT operation received from [0][13][0] at cycle 15881
HALT operation received from [0][10][0] at cycle 15883
HALT operation received from [0][7][0] at cycle 15927
HALT operation received from [0][15][0] at cycle 15985
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 63694
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15525
HALT operation received from [0][9][0] at cycle 15557
HALT operation received from [0][2][0] at cycle 15565
HALT operation received from [0][5][0] at cycle 15581
HALT operation received from [0][7][0] at cycle 15597
HALT operation received from [0][3][0] at cycle 15601
HALT operation received from [0][10][0] at cycle 15607
HALT operation received from [0][0][0] at cycle 15623
HALT operation received from [0][13][0] at cycle 15625
HALT operation received from [0][11][0] at cycle 15631
HALT operation received from [0][6][0] at cycle 15633
HALT operation received from [0][15][0] at cycle 15649
HALT operation received from [0][8][0] at cycle 15659
HALT operation received from [0][14][0] at cycle 15667
HALT operation received from [0][4][0] at cycle 15679
HALT operation received from [0][12][0] at cycle 15681
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 79376
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 15627
HALT operation received from [0][6][0] at cycle 15633
HALT operation received from [0][0][0] at cycle 15643
HALT operation received from [0][8][0] at cycle 15643
HALT operation received from [0][3][0] at cycle 15681
HALT operation received from [0][5][0] at cycle 15693
HALT operation received from [0][13][0] at cycle 15711
HALT operation received from [0][11][0] at cycle 15717
HALT operation received from [0][15][0] at cycle 15751
HALT operation received from [0][9][0] at cycle 15769
HALT operation received from [0][1][0] at cycle 15785
HALT operation received from [0][12][0] at cycle 15789
HALT operation received from [0][7][0] at cycle 15797
HALT operation received from [0][4][0] at cycle 15821
HALT operation received from [0][10][0] at cycle 15861
HALT operation received from [0][2][0] at cycle 15873
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 95250
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15521
HALT operation received from [0][10][0] at cycle 15523
HALT operation received from [0][0][0] at cycle 15527
HALT operation received from [0][13][0] at cycle 15533
HALT operation received from [0][5][0] at cycle 15535
HALT operation received from [0][6][0] at cycle 15547
HALT operation received from [0][14][0] at cycle 15547
HALT operation received from [0][7][0] at cycle 15559
HALT operation received from [0][9][0] at cycle 15561
HALT operation received from [0][1][0] at cycle 15565
HALT operation received from [0][2][0] at cycle 15567
HALT operation received from [0][15][0] at cycle 15569
HALT operation received from [0][12][0] at cycle 15603
HALT operation received from [0][3][0] at cycle 15617
HALT operation received from [0][11][0] at cycle 15635
HALT operation received from [0][4][0] at cycle 15641
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 110892
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15483
HALT operation received from [0][3][0] at cycle 15485
HALT operation received from [0][11][0] at cycle 15485
HALT operation received from [0][7][0] at cycle 15511
HALT operation received from [0][8][0] at cycle 15517
HALT operation received from [0][12][0] at cycle 15533
HALT operation received from [0][0][0] at cycle 15549
HALT operation received from [0][13][0] at cycle 15549
HALT operation received from [0][9][0] at cycle 15559
HALT operation received from [0][5][0] at cycle 15567
HALT operation received from [0][4][0] at cycle 15585
HALT operation received from [0][10][0] at cycle 15637
HALT operation received from [0][1][0] at cycle 15643
HALT operation received from [0][14][0] at cycle 15649
HALT operation received from [0][6][0] at cycle 15669
HALT operation received from [0][2][0] at cycle 15705
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 126598
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15635
HALT operation received from [0][11][0] at cycle 15643
HALT operation received from [0][5][0] at cycle 15689
HALT operation received from [0][13][0] at cycle 15701
HALT operation received from [0][2][0] at cycle 15733
HALT operation received from [0][15][0] at cycle 15751
HALT operation received from [0][7][0] at cycle 15759
HALT operation received from [0][4][0] at cycle 15769
HALT operation received from [0][12][0] at cycle 15769
HALT operation received from [0][10][0] at cycle 15781
HALT operation received from [0][14][0] at cycle 15819
HALT operation received from [0][1][0] at cycle 15821
HALT operation received from [0][9][0] at cycle 15825
HALT operation received from [0][6][0] at cycle 15829
HALT operation received from [0][0][0] at cycle 15847
HALT operation received from [0][8][0] at cycle 15853
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 142452
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15487
HALT operation received from [0][5][0] at cycle 15489
HALT operation received from [0][9][0] at cycle 15491
HALT operation received from [0][1][0] at cycle 15501
HALT operation received from [0][0][0] at cycle 15523
HALT operation received from [0][15][0] at cycle 15527
HALT operation received from [0][8][0] at cycle 15529
HALT operation received from [0][7][0] at cycle 15553
HALT operation received from [0][14][0] at cycle 15587
HALT operation received from [0][6][0] at cycle 15607
HALT operation received from [0][10][0] at cycle 15607
HALT operation received from [0][2][0] at cycle 15615
HALT operation received from [0][11][0] at cycle 15643
HALT operation received from [0][12][0] at cycle 15655
HALT operation received from [0][3][0] at cycle 15671
HALT operation received from [0][4][0] at cycle 15677
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 158130
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15515
HALT operation received from [0][4][0] at cycle 15537
HALT operation received from [0][2][0] at cycle 15539
HALT operation received from [0][5][0] at cycle 15539
HALT operation received from [0][11][0] at cycle 15565
HALT operation received from [0][1][0] at cycle 15569
HALT operation received from [0][9][0] at cycle 15599
HALT operation received from [0][13][0] at cycle 15599
HALT operation received from [0][12][0] at cycle 15601
HALT operation received from [0][6][0] at cycle 15605
HALT operation received from [0][10][0] at cycle 15609
HALT operation received from [0][0][0] at cycle 15621
HALT operation received from [0][14][0] at cycle 15641
HALT operation received from [0][8][0] at cycle 15645
HALT operation received from [0][7][0] at cycle 15717
HALT operation received from [0][15][0] at cycle 15781
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 173912
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15459
HALT operation received from [0][0][0] at cycle 15463
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][6][0] at cycle 15485
HALT operation received from [0][5][0] at cycle 15493
HALT operation received from [0][2][0] at cycle 15495
HALT operation received from [0][1][0] at cycle 15521
HALT operation received from [0][8][0] at cycle 15593
HALT operation received from [0][12][0] at cycle 15607
HALT operation received from [0][3][0] at cycle 15609
HALT operation received from [0][15][0] at cycle 15611
HALT operation received from [0][9][0] at cycle 15655
HALT operation received from [0][13][0] at cycle 15663
HALT operation received from [0][10][0] at cycle 15669
HALT operation received from [0][14][0] at cycle 15685
HALT operation received from [0][11][0] at cycle 15865
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 189778
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15435
HALT operation received from [0][8][0] at cycle 15449
HALT operation received from [0][4][0] at cycle 15453
HALT operation received from [0][2][0] at cycle 15459
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][3][0] at cycle 15489
HALT operation received from [0][6][0] at cycle 15489
HALT operation received from [0][15][0] at cycle 15491
HALT operation received from [0][10][0] at cycle 15497
HALT operation received from [0][11][0] at cycle 15505
HALT operation received from [0][12][0] at cycle 15509
HALT operation received from [0][14][0] at cycle 15519
HALT operation received from [0][1][0] at cycle 15529
HALT operation received from [0][5][0] at cycle 15539
HALT operation received from [0][9][0] at cycle 15585
HALT operation received from [0][13][0] at cycle 15627
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 205406
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][6][0] at cycle 15503
HALT operation received from [0][4][0] at cycle 15513
HALT operation received from [0][3][0] at cycle 15521
HALT operation received from [0][12][0] at cycle 15521
HALT operation received from [0][11][0] at cycle 15523
HALT operation received from [0][14][0] at cycle 15531
HALT operation received from [0][15][0] at cycle 15537
HALT operation received from [0][0][0] at cycle 15541
HALT operation received from [0][7][0] at cycle 15549
HALT operation received from [0][8][0] at cycle 15555
HALT operation received from [0][10][0] at cycle 15563
HALT operation received from [0][2][0] at cycle 15575
HALT operation received from [0][1][0] at cycle 15597
HALT operation received from [0][13][0] at cycle 15605
HALT operation received from [0][9][0] at cycle 15609
HALT operation received from [0][5][0] at cycle 15615
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 221022
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15479
HALT operation received from [0][9][0] at cycle 15513
HALT operation received from [0][6][0] at cycle 15519
HALT operation received from [0][1][0] at cycle 15525
HALT operation received from [0][14][0] at cycle 15531
HALT operation received from [0][3][0] at cycle 15535
HALT operation received from [0][15][0] at cycle 15535
HALT operation received from [0][2][0] at cycle 15539
HALT operation received from [0][4][0] at cycle 15545
HALT operation received from [0][0][0] at cycle 15551
HALT operation received from [0][10][0] at cycle 15559
HALT operation received from [0][11][0] at cycle 15565
HALT operation received from [0][12][0] at cycle 15571
HALT operation received from [0][8][0] at cycle 15577
HALT operation received from [0][5][0] at cycle 15597
HALT operation received from [0][13][0] at cycle 15625
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 236648
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15679
HALT operation received from [0][12][0] at cycle 15691
HALT operation received from [0][5][0] at cycle 15699
HALT operation received from [0][2][0] at cycle 15721
HALT operation received from [0][14][0] at cycle 15735
HALT operation received from [0][13][0] at cycle 15739
HALT operation received from [0][9][0] at cycle 15743
HALT operation received from [0][6][0] at cycle 15763
HALT operation received from [0][10][0] at cycle 15777
HALT operation received from [0][1][0] at cycle 15779
HALT operation received from [0][0][0] at cycle 15929
HALT operation received from [0][8][0] at cycle 15935
HALT operation received from [0][7][0] at cycle 15949
HALT operation received from [0][15][0] at cycle 15969
HALT operation received from [0][11][0] at cycle 16007
HALT operation received from [0][3][0] at cycle 16089
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 252738
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15635
HALT operation received from [0][13][0] at cycle 15663
HALT operation received from [0][11][0] at cycle 15673
HALT operation received from [0][9][0] at cycle 15709
HALT operation received from [0][2][0] at cycle 15727
HALT operation received from [0][12][0] at cycle 15743
HALT operation received from [0][5][0] at cycle 15767
HALT operation received from [0][14][0] at cycle 15797
HALT operation received from [0][3][0] at cycle 15803
HALT operation received from [0][8][0] at cycle 15813
HALT operation received from [0][15][0] at cycle 15833
HALT operation received from [0][1][0] at cycle 15845
HALT operation received from [0][4][0] at cycle 15933
HALT operation received from [0][6][0] at cycle 15953
HALT operation received from [0][7][0] at cycle 15963
HALT operation received from [0][0][0] at cycle 15985
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 268724
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15421
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][0][0] at cycle 15441
HALT operation received from [0][6][0] at cycle 15441
HALT operation received from [0][7][0] at cycle 15445
HALT operation received from [0][3][0] at cycle 15447
HALT operation received from [0][8][0] at cycle 15453
HALT operation received from [0][15][0] at cycle 15457
HALT operation received from [0][11][0] at cycle 15461
HALT operation received from [0][14][0] at cycle 15469
HALT operation received from [0][5][0] at cycle 15473
HALT operation received from [0][13][0] at cycle 15473
HALT operation received from [0][10][0] at cycle 15505
HALT operation received from [0][2][0] at cycle 15513
HALT operation received from [0][9][0] at cycle 15559
HALT operation received from [0][1][0] at cycle 15567
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 284292
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15491
HALT operation received from [0][3][0] at cycle 15491
HALT operation received from [0][5][0] at cycle 15493
HALT operation received from [0][14][0] at cycle 15497
HALT operation received from [0][6][0] at cycle 15499
HALT operation received from [0][13][0] at cycle 15499
HALT operation received from [0][2][0] at cycle 15505
HALT operation received from [0][11][0] at cycle 15507
HALT operation received from [0][4][0] at cycle 15509
HALT operation received from [0][10][0] at cycle 15513
HALT operation received from [0][9][0] at cycle 15515
HALT operation received from [0][12][0] at cycle 15515
HALT operation received from [0][0][0] at cycle 15519
HALT operation received from [0][7][0] at cycle 15521
HALT operation received from [0][8][0] at cycle 15523
HALT operation received from [0][15][0] at cycle 15533
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 299826
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15447
HALT operation received from [0][3][0] at cycle 15449
HALT operation received from [0][15][0] at cycle 15465
HALT operation received from [0][1][0] at cycle 15469
HALT operation received from [0][9][0] at cycle 15471
HALT operation received from [0][11][0] at cycle 15471
HALT operation received from [0][0][0] at cycle 15473
HALT operation received from [0][6][0] at cycle 15477
HALT operation received from [0][8][0] at cycle 15479
HALT operation received from [0][2][0] at cycle 15491
HALT operation received from [0][10][0] at cycle 15509
HALT operation received from [0][14][0] at cycle 15515
HALT operation received from [0][4][0] at cycle 15519
HALT operation received from [0][12][0] at cycle 15543
HALT operation received from [0][5][0] at cycle 15589
HALT operation received from [0][13][0] at cycle 15595
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 315422
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][9][0] at cycle 15487
HALT operation received from [0][10][0] at cycle 15497
HALT operation received from [0][15][0] at cycle 15513
HALT operation received from [0][11][0] at cycle 15529
HALT operation received from [0][14][0] at cycle 15547
HALT operation received from [0][7][0] at cycle 15569
HALT operation received from [0][1][0] at cycle 15571
HALT operation received from [0][2][0] at cycle 15581
HALT operation received from [0][13][0] at cycle 15585
HALT operation received from [0][8][0] at cycle 15607
HALT operation received from [0][6][0] at cycle 15609
HALT operation received from [0][3][0] at cycle 15613
HALT operation received from [0][12][0] at cycle 15625
HALT operation received from [0][5][0] at cycle 15629
HALT operation received from [0][0][0] at cycle 15651
HALT operation received from [0][4][0] at cycle 15669
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 331092
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15433
HALT operation received from [0][2][0] at cycle 15437
HALT operation received from [0][6][0] at cycle 15439
HALT operation received from [0][4][0] at cycle 15461
HALT operation received from [0][1][0] at cycle 15463
HALT operation received from [0][3][0] at cycle 15473
HALT operation received from [0][15][0] at cycle 15475
HALT operation received from [0][0][0] at cycle 15477
HALT operation received from [0][5][0] at cycle 15487
HALT operation received from [0][10][0] at cycle 15493
HALT operation received from [0][14][0] at cycle 15525
HALT operation received from [0][12][0] at cycle 15543
HALT operation received from [0][9][0] at cycle 15547
HALT operation received from [0][8][0] at cycle 15549
HALT operation received from [0][11][0] at cycle 15549
HALT operation received from [0][13][0] at cycle 15591
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 346684
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][0][0] at cycle 15419
HALT operation received from [0][4][0] at cycle 15419
HALT operation received from [0][6][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15423
HALT operation received from [0][2][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][7][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15441
HALT operation received from [0][14][0] at cycle 15445
HALT operation received from [0][10][0] at cycle 15447
HALT operation received from [0][11][0] at cycle 15461
HALT operation received from [0][3][0] at cycle 15465
HALT operation received from [0][15][0] at cycle 15465
HALT operation received from [0][1][0] at cycle 15471
HALT operation received from [0][9][0] at cycle 15497
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 362182
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15445
HALT operation received from [0][1][0] at cycle 15453
HALT operation received from [0][2][0] at cycle 15485
HALT operation received from [0][7][0] at cycle 15487
HALT operation received from [0][9][0] at cycle 15491
HALT operation received from [0][3][0] at cycle 15499
HALT operation received from [0][13][0] at cycle 15501
HALT operation received from [0][15][0] at cycle 15551
HALT operation received from [0][6][0] at cycle 15555
HALT operation received from [0][10][0] at cycle 15557
HALT operation received from [0][0][0] at cycle 15561
HALT operation received from [0][11][0] at cycle 15563
HALT operation received from [0][4][0] at cycle 15585
HALT operation received from [0][8][0] at cycle 15623
HALT operation received from [0][14][0] at cycle 15641
HALT operation received from [0][12][0] at cycle 15667
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 377850
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15445
HALT operation received from [0][10][0] at cycle 15477
HALT operation received from [0][5][0] at cycle 15489
HALT operation received from [0][12][0] at cycle 15505
HALT operation received from [0][9][0] at cycle 15507
HALT operation received from [0][15][0] at cycle 15507
HALT operation received from [0][8][0] at cycle 15529
HALT operation received from [0][2][0] at cycle 15533
HALT operation received from [0][1][0] at cycle 15535
HALT operation received from [0][14][0] at cycle 15535
HALT operation received from [0][11][0] at cycle 15539
HALT operation received from [0][6][0] at cycle 15571
HALT operation received from [0][7][0] at cycle 15573
HALT operation received from [0][4][0] at cycle 15585
HALT operation received from [0][0][0] at cycle 15595
HALT operation received from [0][3][0] at cycle 15625
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 393476
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 15503
HALT operation received from [0][6][0] at cycle 15509
HALT operation received from [0][15][0] at cycle 15605
HALT operation received from [0][10][0] at cycle 15619
HALT operation received from [0][7][0] at cycle 15625
HALT operation received from [0][2][0] at cycle 15653
HALT operation received from [0][11][0] at cycle 15655
HALT operation received from [0][8][0] at cycle 15665
HALT operation received from [0][12][0] at cycle 15697
HALT operation received from [0][9][0] at cycle 15701
HALT operation received from [0][13][0] at cycle 15701
HALT operation received from [0][0][0] at cycle 15705
HALT operation received from [0][3][0] at cycle 15719
HALT operation received from [0][1][0] at cycle 15739
HALT operation received from [0][5][0] at cycle 15743
HALT operation received from [0][4][0] at cycle 15749
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 409226
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][11][0] at cycle 15421
HALT operation received from [0][8][0] at cycle 15439
HALT operation received from [0][2][0] at cycle 15443
HALT operation received from [0][5][0] at cycle 15455
HALT operation received from [0][7][0] at cycle 15457
HALT operation received from [0][10][0] at cycle 15475
HALT operation received from [0][15][0] at cycle 15483
HALT operation received from [0][1][0] at cycle 15501
HALT operation received from [0][4][0] at cycle 15505
HALT operation received from [0][13][0] at cycle 15521
HALT operation received from [0][12][0] at cycle 15523
HALT operation received from [0][9][0] at cycle 15527
HALT operation received from [0][6][0] at cycle 15535
HALT operation received from [0][14][0] at cycle 15575
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 424802
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15479
HALT operation received from [0][3][0] at cycle 15493
HALT operation received from [0][5][0] at cycle 15499
HALT operation received from [0][4][0] at cycle 15517
HALT operation received from [0][6][0] at cycle 15527
HALT operation received from [0][0][0] at cycle 15529
HALT operation received from [0][1][0] at cycle 15529
HALT operation received from [0][2][0] at cycle 15539
HALT operation received from [0][15][0] at cycle 15567
HALT operation received from [0][9][0] at cycle 15587
HALT operation received from [0][14][0] at cycle 15589
HALT operation received from [0][12][0] at cycle 15611
HALT operation received from [0][8][0] at cycle 15613
HALT operation received from [0][11][0] at cycle 15613
HALT operation received from [0][13][0] at cycle 15635
HALT operation received from [0][10][0] at cycle 15661
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 440464
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15551
HALT operation received from [0][3][0] at cycle 15573
HALT operation received from [0][4][0] at cycle 15619
HALT operation received from [0][7][0] at cycle 15631
HALT operation received from [0][13][0] at cycle 15635
HALT operation received from [0][11][0] at cycle 15657
HALT operation received from [0][2][0] at cycle 15663
HALT operation received from [0][0][0] at cycle 15693
HALT operation received from [0][1][0] at cycle 15701
HALT operation received from [0][6][0] at cycle 15713
HALT operation received from [0][12][0] at cycle 15723
HALT operation received from [0][9][0] at cycle 15743
HALT operation received from [0][10][0] at cycle 15761
HALT operation received from [0][15][0] at cycle 15765
HALT operation received from [0][8][0] at cycle 15783
HALT operation received from [0][14][0] at cycle 15803
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 456268
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][4][0] at cycle 15445
HALT operation received from [0][15][0] at cycle 15449
HALT operation received from [0][7][0] at cycle 15453
HALT operation received from [0][9][0] at cycle 15455
HALT operation received from [0][1][0] at cycle 15457
HALT operation received from [0][14][0] at cycle 15481
HALT operation received from [0][8][0] at cycle 15491
HALT operation received from [0][13][0] at cycle 15493
HALT operation received from [0][0][0] at cycle 15499
HALT operation received from [0][6][0] at cycle 15503
HALT operation received from [0][5][0] at cycle 15505
HALT operation received from [0][3][0] at cycle 15511
HALT operation received from [0][11][0] at cycle 15511
HALT operation received from [0][10][0] at cycle 15531
HALT operation received from [0][2][0] at cycle 15553
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 471822
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15431
HALT operation received from [0][0][0] at cycle 15437
HALT operation received from [0][13][0] at cycle 15439
HALT operation received from [0][4][0] at cycle 15441
HALT operation received from [0][7][0] at cycle 15441
HALT operation received from [0][12][0] at cycle 15449
HALT operation received from [0][8][0] at cycle 15459
HALT operation received from [0][15][0] at cycle 15461
HALT operation received from [0][3][0] at cycle 15477
HALT operation received from [0][11][0] at cycle 15477
HALT operation received from [0][9][0] at cycle 15479
HALT operation received from [0][1][0] at cycle 15493
HALT operation received from [0][14][0] at cycle 15505
HALT operation received from [0][6][0] at cycle 15507
HALT operation received from [0][2][0] at cycle 15557
HALT operation received from [0][10][0] at cycle 15573
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 487396
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][11][0] at cycle 15497
HALT operation received from [0][15][0] at cycle 15509
HALT operation received from [0][12][0] at cycle 15513
HALT operation received from [0][14][0] at cycle 15523
HALT operation received from [0][10][0] at cycle 15525
HALT operation received from [0][3][0] at cycle 15533
HALT operation received from [0][4][0] at cycle 15533
HALT operation received from [0][7][0] at cycle 15537
HALT operation received from [0][8][0] at cycle 15539
HALT operation received from [0][13][0] at cycle 15545
HALT operation received from [0][6][0] at cycle 15555
HALT operation received from [0][5][0] at cycle 15565
HALT operation received from [0][0][0] at cycle 15567
HALT operation received from [0][2][0] at cycle 15571
HALT operation received from [0][9][0] at cycle 15571
HALT operation received from [0][1][0] at cycle 15605
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 503002
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15445
HALT operation received from [0][12][0] at cycle 15445
HALT operation received from [0][13][0] at cycle 15449
HALT operation received from [0][11][0] at cycle 15451
HALT operation received from [0][14][0] at cycle 15451
HALT operation received from [0][9][0] at cycle 15453
HALT operation received from [0][2][0] at cycle 15455
HALT operation received from [0][8][0] at cycle 15455
HALT operation received from [0][5][0] at cycle 15459
HALT operation received from [0][15][0] at cycle 15459
HALT operation received from [0][6][0] at cycle 15463
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][1][0] at cycle 15473
HALT operation received from [0][3][0] at cycle 15473
HALT operation received from [0][4][0] at cycle 15483
HALT operation received from [0][0][0] at cycle 15487
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 518490
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15431
HALT operation received from [0][8][0] at cycle 15433
HALT operation received from [0][0][0] at cycle 15445
HALT operation received from [0][14][0] at cycle 15463
HALT operation received from [0][6][0] at cycle 15469
HALT operation received from [0][15][0] at cycle 15475
HALT operation received from [0][9][0] at cycle 15501
HALT operation received from [0][7][0] at cycle 15507
HALT operation received from [0][1][0] at cycle 15509
HALT operation received from [0][5][0] at cycle 15517
HALT operation received from [0][13][0] at cycle 15519
HALT operation received from [0][11][0] at cycle 15527
HALT operation received from [0][3][0] at cycle 15529
HALT operation received from [0][10][0] at cycle 15551
HALT operation received from [0][2][0] at cycle 15553
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 534044
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15431
HALT operation received from [0][2][0] at cycle 15437
HALT operation received from [0][6][0] at cycle 15441
HALT operation received from [0][10][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15463
HALT operation received from [0][3][0] at cycle 15465
HALT operation received from [0][12][0] at cycle 15465
HALT operation received from [0][1][0] at cycle 15479
HALT operation received from [0][0][0] at cycle 15495
HALT operation received from [0][5][0] at cycle 15505
HALT operation received from [0][7][0] at cycle 15505
HALT operation received from [0][9][0] at cycle 15511
HALT operation received from [0][11][0] at cycle 15511
HALT operation received from [0][13][0] at cycle 15511
HALT operation received from [0][8][0] at cycle 15531
HALT operation received from [0][15][0] at cycle 15539
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 549584
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15519
HALT operation received from [0][7][0] at cycle 15547
HALT operation received from [0][4][0] at cycle 15549
HALT operation received from [0][3][0] at cycle 15563
HALT operation received from [0][1][0] at cycle 15593
HALT operation received from [0][13][0] at cycle 15597
HALT operation received from [0][6][0] at cycle 15617
HALT operation received from [0][2][0] at cycle 15633
HALT operation received from [0][11][0] at cycle 15657
HALT operation received from [0][0][0] at cycle 15667
HALT operation received from [0][9][0] at cycle 15703
HALT operation received from [0][15][0] at cycle 15725
HALT operation received from [0][12][0] at cycle 15729
HALT operation received from [0][10][0] at cycle 15787
HALT operation received from [0][14][0] at cycle 15791
HALT operation received from [0][8][0] at cycle 15847
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 565432
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 15531
HALT operation received from [0][2][0] at cycle 15533
HALT operation received from [0][10][0] at cycle 15545
HALT operation received from [0][6][0] at cycle 15553
HALT operation received from [0][3][0] at cycle 15593
HALT operation received from [0][4][0] at cycle 15615
HALT operation received from [0][12][0] at cycle 15617
HALT operation received from [0][11][0] at cycle 15633
HALT operation received from [0][5][0] at cycle 15659
HALT operation received from [0][8][0] at cycle 15671
HALT operation received from [0][13][0] at cycle 15671
HALT operation received from [0][0][0] at cycle 15675
HALT operation received from [0][7][0] at cycle 15699
HALT operation received from [0][15][0] at cycle 15725
HALT operation received from [0][9][0] at cycle 15793
HALT operation received from [0][1][0] at cycle 15829
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 581262
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15637
HALT operation received from [0][13][0] at cycle 15683
HALT operation received from [0][12][0] at cycle 15735
HALT operation received from [0][2][0] at cycle 15761
HALT operation received from [0][8][0] at cycle 15763
HALT operation received from [0][11][0] at cycle 15767
HALT operation received from [0][5][0] at cycle 15789
HALT operation received from [0][15][0] at cycle 15821
HALT operation received from [0][14][0] at cycle 15863
HALT operation received from [0][4][0] at cycle 15865
HALT operation received from [0][3][0] at cycle 15879
HALT operation received from [0][7][0] at cycle 15909
HALT operation received from [0][0][0] at cycle 15917
HALT operation received from [0][6][0] at cycle 15979
HALT operation received from [0][9][0] at cycle 15999
HALT operation received from [0][1][0] at cycle 16163
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 597426
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][2][0] at cycle 15481
HALT operation received from [0][8][0] at cycle 15485
HALT operation received from [0][0][0] at cycle 15489
HALT operation received from [0][10][0] at cycle 15489
HALT operation received from [0][12][0] at cycle 15491
HALT operation received from [0][14][0] at cycle 15491
HALT operation received from [0][4][0] at cycle 15495
HALT operation received from [0][6][0] at cycle 15497
HALT operation received from [0][11][0] at cycle 15503
HALT operation received from [0][3][0] at cycle 15505
HALT operation received from [0][7][0] at cycle 15537
HALT operation received from [0][15][0] at cycle 15543
HALT operation received from [0][1][0] at cycle 15579
HALT operation received from [0][9][0] at cycle 15581
HALT operation received from [0][5][0] at cycle 15641
HALT operation received from [0][13][0] at cycle 15653
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 613080
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15433
HALT operation received from [0][3][0] at cycle 15435
HALT operation received from [0][6][0] at cycle 15437
HALT operation received from [0][5][0] at cycle 15439
HALT operation received from [0][2][0] at cycle 15441
HALT operation received from [0][4][0] at cycle 15443
HALT operation received from [0][11][0] at cycle 15443
HALT operation received from [0][1][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15447
HALT operation received from [0][8][0] at cycle 15449
HALT operation received from [0][12][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15451
HALT operation received from [0][15][0] at cycle 15451
HALT operation received from [0][9][0] at cycle 15455
HALT operation received from [0][13][0] at cycle 15457
HALT operation received from [0][10][0] at cycle 15465
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 628546
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15495
HALT operation received from [0][15][0] at cycle 15541
HALT operation received from [0][8][0] at cycle 15549
HALT operation received from [0][9][0] at cycle 15553
HALT operation received from [0][14][0] at cycle 15561
HALT operation received from [0][13][0] at cycle 15565
HALT operation received from [0][2][0] at cycle 15585
HALT operation received from [0][11][0] at cycle 15591
HALT operation received from [0][6][0] at cycle 15639
HALT operation received from [0][5][0] at cycle 15643
HALT operation received from [0][7][0] at cycle 15647
HALT operation received from [0][1][0] at cycle 15653
HALT operation received from [0][12][0] at cycle 15657
HALT operation received from [0][0][0] at cycle 15659
HALT operation received from [0][3][0] at cycle 15659
HALT operation received from [0][4][0] at cycle 15741
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 644288
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15437
HALT operation received from [0][9][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15447
HALT operation received from [0][13][0] at cycle 15455
HALT operation received from [0][14][0] at cycle 15455
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][1][0] at cycle 15481
HALT operation received from [0][12][0] at cycle 15481
HALT operation received from [0][5][0] at cycle 15483
HALT operation received from [0][6][0] at cycle 15487
HALT operation received from [0][0][0] at cycle 15493
HALT operation received from [0][10][0] at cycle 15501
HALT operation received from [0][4][0] at cycle 15531
HALT operation received from [0][2][0] at cycle 15551
HALT operation received from [0][11][0] at cycle 15581
HALT operation received from [0][3][0] at cycle 15611
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 659900
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][11][0] at cycle 15455
HALT operation received from [0][15][0] at cycle 15457
HALT operation received from [0][14][0] at cycle 15469
HALT operation received from [0][3][0] at cycle 15475
HALT operation received from [0][7][0] at cycle 15477
HALT operation received from [0][6][0] at cycle 15483
HALT operation received from [0][9][0] at cycle 15495
HALT operation received from [0][1][0] at cycle 15503
HALT operation received from [0][12][0] at cycle 15507
HALT operation received from [0][8][0] at cycle 15509
HALT operation received from [0][10][0] at cycle 15511
HALT operation received from [0][0][0] at cycle 15521
HALT operation received from [0][4][0] at cycle 15523
HALT operation received from [0][2][0] at cycle 15527
HALT operation received from [0][5][0] at cycle 15549
HALT operation received from [0][13][0] at cycle 15559
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 675460
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15469
HALT operation received from [0][5][0] at cycle 15481
HALT operation received from [0][2][0] at cycle 15515
HALT operation received from [0][7][0] at cycle 15541
HALT operation received from [0][4][0] at cycle 15551
HALT operation received from [0][13][0] at cycle 15555
HALT operation received from [0][9][0] at cycle 15559
HALT operation received from [0][0][0] at cycle 15569
HALT operation received from [0][10][0] at cycle 15575
HALT operation received from [0][6][0] at cycle 15591
HALT operation received from [0][12][0] at cycle 15607
HALT operation received from [0][3][0] at cycle 15615
HALT operation received from [0][15][0] at cycle 15623
HALT operation received from [0][8][0] at cycle 15627
HALT operation received from [0][14][0] at cycle 15639
HALT operation received from [0][11][0] at cycle 15673
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 691134
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15449
HALT operation received from [0][1][0] at cycle 15455
HALT operation received from [0][12][0] at cycle 15461
HALT operation received from [0][2][0] at cycle 15463
HALT operation received from [0][9][0] at cycle 15463
HALT operation received from [0][10][0] at cycle 15463
HALT operation received from [0][7][0] at cycle 15479
HALT operation received from [0][15][0] at cycle 15493
HALT operation received from [0][0][0] at cycle 15503
HALT operation received from [0][6][0] at cycle 15509
HALT operation received from [0][8][0] at cycle 15511
HALT operation received from [0][14][0] at cycle 15525
HALT operation received from [0][3][0] at cycle 15529
HALT operation received from [0][5][0] at cycle 15529
HALT operation received from [0][13][0] at cycle 15539
HALT operation received from [0][11][0] at cycle 15553
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 706688
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15433
HALT operation received from [0][6][0] at cycle 15435
HALT operation received from [0][2][0] at cycle 15461
HALT operation received from [0][10][0] at cycle 15469
HALT operation received from [0][9][0] at cycle 15481
HALT operation received from [0][14][0] at cycle 15481
HALT operation received from [0][3][0] at cycle 15485
HALT operation received from [0][7][0] at cycle 15489
HALT operation received from [0][4][0] at cycle 15491
HALT operation received from [0][11][0] at cycle 15515
HALT operation received from [0][0][0] at cycle 15517
HALT operation received from [0][5][0] at cycle 15519
HALT operation received from [0][15][0] at cycle 15531
HALT operation received from [0][12][0] at cycle 15533
HALT operation received from [0][13][0] at cycle 15549
HALT operation received from [0][8][0] at cycle 15595
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 722284
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15445
HALT operation received from [0][15][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15455
HALT operation received from [0][8][0] at cycle 15455
HALT operation received from [0][6][0] at cycle 15459
HALT operation received from [0][14][0] at cycle 15463
HALT operation received from [0][4][0] at cycle 15479
HALT operation received from [0][5][0] at cycle 15479
HALT operation received from [0][1][0] at cycle 15483
HALT operation received from [0][13][0] at cycle 15487
HALT operation received from [0][9][0] at cycle 15489
HALT operation received from [0][12][0] at cycle 15491
HALT operation received from [0][3][0] at cycle 15503
HALT operation received from [0][11][0] at cycle 15511
HALT operation received from [0][2][0] at cycle 15543
HALT operation received from [0][10][0] at cycle 15543
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 737828
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][6][0] at cycle 15469
HALT operation received from [0][14][0] at cycle 15469
HALT operation received from [0][7][0] at cycle 15487
HALT operation received from [0][11][0] at cycle 15487
HALT operation received from [0][3][0] at cycle 15491
HALT operation received from [0][15][0] at cycle 15491
HALT operation received from [0][9][0] at cycle 15493
HALT operation received from [0][1][0] at cycle 15505
HALT operation received from [0][4][0] at cycle 15509
HALT operation received from [0][12][0] at cycle 15517
HALT operation received from [0][10][0] at cycle 15523
HALT operation received from [0][0][0] at cycle 15527
HALT operation received from [0][2][0] at cycle 15531
HALT operation received from [0][5][0] at cycle 15531
HALT operation received from [0][8][0] at cycle 15537
HALT operation received from [0][13][0] at cycle 15563
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 753392
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15523
HALT operation received from [0][2][0] at cycle 15531
HALT operation received from [0][6][0] at cycle 15551
HALT operation received from [0][10][0] at cycle 15563
HALT operation received from [0][1][0] at cycle 15597
HALT operation received from [0][12][0] at cycle 15599
HALT operation received from [0][5][0] at cycle 15607
HALT operation received from [0][0][0] at cycle 15613
HALT operation received from [0][7][0] at cycle 15613
HALT operation received from [0][3][0] at cycle 15631
HALT operation received from [0][13][0] at cycle 15671
HALT operation received from [0][14][0] at cycle 15673
HALT operation received from [0][8][0] at cycle 15699
HALT operation received from [0][9][0] at cycle 15705
HALT operation received from [0][11][0] at cycle 15725
HALT operation received from [0][15][0] at cycle 15761
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 769154
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15415
HALT operation received from [0][3][0] at cycle 15417
HALT operation received from [0][5][0] at cycle 15417
HALT operation received from [0][4][0] at cycle 15423
HALT operation received from [0][6][0] at cycle 15425
HALT operation received from [0][10][0] at cycle 15429
HALT operation received from [0][13][0] at cycle 15433
HALT operation received from [0][11][0] at cycle 15437
HALT operation received from [0][8][0] at cycle 15447
HALT operation received from [0][9][0] at cycle 15453
HALT operation received from [0][15][0] at cycle 15453
HALT operation received from [0][12][0] at cycle 15457
HALT operation received from [0][14][0] at cycle 15471
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 784626
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15511
HALT operation received from [0][15][0] at cycle 15513
HALT operation received from [0][5][0] at cycle 15565
HALT operation received from [0][13][0] at cycle 15565
HALT operation received from [0][11][0] at cycle 15605
HALT operation received from [0][3][0] at cycle 15607
HALT operation received from [0][14][0] at cycle 15619
HALT operation received from [0][6][0] at cycle 15631
HALT operation received from [0][9][0] at cycle 15661
HALT operation received from [0][1][0] at cycle 15665
HALT operation received from [0][0][0] at cycle 15689
HALT operation received from [0][8][0] at cycle 15697
HALT operation received from [0][12][0] at cycle 15703
HALT operation received from [0][4][0] at cycle 15709
HALT operation received from [0][2][0] at cycle 15711
HALT operation received from [0][10][0] at cycle 15719
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 800346
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15437
HALT operation received from [0][6][0] at cycle 15439
HALT operation received from [0][5][0] at cycle 15453
HALT operation received from [0][4][0] at cycle 15457
HALT operation received from [0][10][0] at cycle 15467
HALT operation received from [0][2][0] at cycle 15469
HALT operation received from [0][12][0] at cycle 15477
HALT operation received from [0][14][0] at cycle 15481
HALT operation received from [0][1][0] at cycle 15487
HALT operation received from [0][15][0] at cycle 15489
HALT operation received from [0][13][0] at cycle 15501
HALT operation received from [0][0][0] at cycle 15507
HALT operation received from [0][9][0] at cycle 15523
HALT operation received from [0][8][0] at cycle 15537
HALT operation received from [0][3][0] at cycle 15539
HALT operation received from [0][11][0] at cycle 15585
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 815932
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15445
HALT operation received from [0][14][0] at cycle 15469
HALT operation received from [0][12][0] at cycle 15473
HALT operation received from [0][7][0] at cycle 15475
HALT operation received from [0][11][0] at cycle 15485
HALT operation received from [0][9][0] at cycle 15497
HALT operation received from [0][3][0] at cycle 15505
HALT operation received from [0][8][0] at cycle 15507
HALT operation received from [0][6][0] at cycle 15511
HALT operation received from [0][4][0] at cycle 15521
HALT operation received from [0][0][0] at cycle 15523
HALT operation received from [0][1][0] at cycle 15527
HALT operation received from [0][13][0] at cycle 15591
HALT operation received from [0][5][0] at cycle 15633
HALT operation received from [0][10][0] at cycle 15689
HALT operation received from [0][2][0] at cycle 15701
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 831634
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15423
HALT operation received from [0][0][0] at cycle 15425
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][2][0] at cycle 15427
HALT operation received from [0][14][0] at cycle 15429
HALT operation received from [0][6][0] at cycle 15439
HALT operation received from [0][9][0] at cycle 15449
HALT operation received from [0][1][0] at cycle 15461
HALT operation received from [0][13][0] at cycle 15527
HALT operation received from [0][5][0] at cycle 15543
HALT operation received from [0][12][0] at cycle 15557
HALT operation received from [0][4][0] at cycle 15569
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 847204
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][11][0] at cycle 15421
HALT operation received from [0][14][0] at cycle 15423
HALT operation received from [0][13][0] at cycle 15427
HALT operation received from [0][8][0] at cycle 15429
HALT operation received from [0][5][0] at cycle 15435
HALT operation received from [0][9][0] at cycle 15437
HALT operation received from [0][3][0] at cycle 15439
HALT operation received from [0][6][0] at cycle 15441
HALT operation received from [0][0][0] at cycle 15447
HALT operation received from [0][1][0] at cycle 15453
HALT operation received from [0][10][0] at cycle 15471
HALT operation received from [0][12][0] at cycle 15473
HALT operation received from [0][4][0] at cycle 15477
HALT operation received from [0][2][0] at cycle 15483
HALT operation received from [0][15][0] at cycle 15495
HALT operation received from [0][7][0] at cycle 15519
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 862724
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][6][0] at cycle 15579
HALT operation received from [0][14][0] at cycle 15603
HALT operation received from [0][8][0] at cycle 15689
HALT operation received from [0][0][0] at cycle 15713
HALT operation received from [0][11][0] at cycle 15725
HALT operation received from [0][12][0] at cycle 15757
HALT operation received from [0][3][0] at cycle 15759
HALT operation received from [0][7][0] at cycle 15759
HALT operation received from [0][15][0] at cycle 15765
HALT operation received from [0][4][0] at cycle 15779
HALT operation received from [0][1][0] at cycle 15787
HALT operation received from [0][9][0] at cycle 15821
HALT operation received from [0][13][0] at cycle 15823
HALT operation received from [0][5][0] at cycle 15831
HALT operation received from [0][10][0] at cycle 15865
HALT operation received from [0][2][0] at cycle 15881
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 878606
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15421
HALT operation received from [0][11][0] at cycle 15423
HALT operation received from [0][13][0] at cycle 15423
HALT operation received from [0][14][0] at cycle 15423
HALT operation received from [0][6][0] at cycle 15425
HALT operation received from [0][4][0] at cycle 15427
HALT operation received from [0][1][0] at cycle 15429
HALT operation received from [0][2][0] at cycle 15431
HALT operation received from [0][5][0] at cycle 15433
HALT operation received from [0][7][0] at cycle 15433
HALT operation received from [0][0][0] at cycle 15435
HALT operation received from [0][3][0] at cycle 15443
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 894050
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15429
HALT operation received from [0][11][0] at cycle 15437
HALT operation received from [0][2][0] at cycle 15443
HALT operation received from [0][8][0] at cycle 15445
HALT operation received from [0][12][0] at cycle 15451
HALT operation received from [0][3][0] at cycle 15453
HALT operation received from [0][4][0] at cycle 15461
HALT operation received from [0][0][0] at cycle 15467
HALT operation received from [0][5][0] at cycle 15475
HALT operation received from [0][13][0] at cycle 15475
HALT operation received from [0][1][0] at cycle 15487
HALT operation received from [0][9][0] at cycle 15499
HALT operation received from [0][7][0] at cycle 15529
HALT operation received from [0][14][0] at cycle 15539
HALT operation received from [0][15][0] at cycle 15539
HALT operation received from [0][6][0] at cycle 15553
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 909604
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 15565
HALT operation received from [0][12][0] at cycle 15569
HALT operation received from [0][11][0] at cycle 15573
HALT operation received from [0][15][0] at cycle 15579
HALT operation received from [0][13][0] at cycle 15583
HALT operation received from [0][7][0] at cycle 15585
HALT operation received from [0][6][0] at cycle 15593
HALT operation received from [0][4][0] at cycle 15599
HALT operation received from [0][3][0] at cycle 15605
HALT operation received from [0][9][0] at cycle 15607
HALT operation received from [0][5][0] at cycle 15617
HALT operation received from [0][1][0] at cycle 15659
HALT operation received from [0][8][0] at cycle 15759
HALT operation received from [0][10][0] at cycle 15759
HALT operation received from [0][2][0] at cycle 15791
HALT operation received from [0][0][0] at cycle 15795
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 925400
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15415
HALT operation received from [0][3][0] at cycle 15419
HALT operation received from [0][7][0] at cycle 15419
HALT operation received from [0][2][0] at cycle 15421
HALT operation received from [0][5][0] at cycle 15421
HALT operation received from [0][12][0] at cycle 15421
HALT operation received from [0][11][0] at cycle 15435
HALT operation received from [0][15][0] at cycle 15435
HALT operation received from [0][13][0] at cycle 15437
HALT operation received from [0][0][0] at cycle 15443
HALT operation received from [0][10][0] at cycle 15443
HALT operation received from [0][6][0] at cycle 15455
HALT operation received from [0][8][0] at cycle 15459
HALT operation received from [0][14][0] at cycle 15463
HALT operation received from [0][9][0] at cycle 15469
HALT operation received from [0][1][0] at cycle 15477
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 940878
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15509
HALT operation received from [0][4][0] at cycle 15525
HALT operation received from [0][11][0] at cycle 15529
HALT operation received from [0][13][0] at cycle 15529
HALT operation received from [0][12][0] at cycle 15537
HALT operation received from [0][5][0] at cycle 15545
HALT operation received from [0][7][0] at cycle 15559
HALT operation received from [0][15][0] at cycle 15573
HALT operation received from [0][9][0] at cycle 15575
HALT operation received from [0][0][0] at cycle 15577
HALT operation received from [0][1][0] at cycle 15583
HALT operation received from [0][8][0] at cycle 15583
HALT operation received from [0][14][0] at cycle 15631
HALT operation received from [0][10][0] at cycle 15637
HALT operation received from [0][6][0] at cycle 15649
HALT operation received from [0][2][0] at cycle 15657
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 956536
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15581
HALT operation received from [0][14][0] at cycle 15583
HALT operation received from [0][13][0] at cycle 15591
HALT operation received from [0][8][0] at cycle 15619
HALT operation received from [0][12][0] at cycle 15645
HALT operation received from [0][6][0] at cycle 15651
HALT operation received from [0][10][0] at cycle 15659
HALT operation received from [0][9][0] at cycle 15667
HALT operation received from [0][7][0] at cycle 15669
HALT operation received from [0][5][0] at cycle 15697
HALT operation received from [0][0][0] at cycle 15727
HALT operation received from [0][11][0] at cycle 15739
HALT operation received from [0][1][0] at cycle 15751
HALT operation received from [0][4][0] at cycle 15755
HALT operation received from [0][2][0] at cycle 15757
HALT operation received from [0][3][0] at cycle 15891
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 972428
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15421
HALT operation received from [0][5][0] at cycle 15421
HALT operation received from [0][4][0] at cycle 15423
HALT operation received from [0][0][0] at cycle 15425
HALT operation received from [0][3][0] at cycle 15429
HALT operation received from [0][2][0] at cycle 15435
HALT operation received from [0][9][0] at cycle 15437
HALT operation received from [0][7][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15441
HALT operation received from [0][11][0] at cycle 15443
HALT operation received from [0][10][0] at cycle 15445
HALT operation received from [0][12][0] at cycle 15445
HALT operation received from [0][13][0] at cycle 15447
HALT operation received from [0][6][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15449
HALT operation received from [0][15][0] at cycle 15457
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 987886
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15429
HALT operation received from [0][11][0] at cycle 15431
HALT operation received from [0][3][0] at cycle 15437
HALT operation received from [0][5][0] at cycle 15437
HALT operation received from [0][0][0] at cycle 15445
HALT operation received from [0][14][0] at cycle 15445
HALT operation received from [0][4][0] at cycle 15447
HALT operation received from [0][8][0] at cycle 15447
HALT operation received from [0][12][0] at cycle 15449
HALT operation received from [0][6][0] at cycle 15451
HALT operation received from [0][7][0] at cycle 15451
HALT operation received from [0][10][0] at cycle 15459
HALT operation received from [0][15][0] at cycle 15459
HALT operation received from [0][2][0] at cycle 15467
HALT operation received from [0][9][0] at cycle 15477
HALT operation received from [0][1][0] at cycle 15485
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 1003372
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][6][0] at cycle 15487
HALT operation received from [0][14][0] at cycle 15501
HALT operation received from [0][9][0] at cycle 15513
HALT operation received from [0][7][0] at cycle 15519
HALT operation received from [0][15][0] at cycle 15523
HALT operation received from [0][1][0] at cycle 15525
HALT operation received from [0][4][0] at cycle 15525
HALT operation received from [0][3][0] at cycle 15527
HALT operation received from [0][11][0] at cycle 15533
HALT operation received from [0][12][0] at cycle 15533
HALT operation received from [0][5][0] at cycle 15577
HALT operation received from [0][13][0] at cycle 15587
HALT operation received from [0][2][0] at cycle 15595
HALT operation received from [0][10][0] at cycle 15597
HALT operation received from [0][0][0] at cycle 15623
HALT operation received from [0][8][0] at cycle 15649
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 1019022
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][2][0] at cycle 15415
HALT operation received from [0][10][0] at cycle 15423
HALT operation received from [0][0][0] at cycle 15437
HALT operation received from [0][4][0] at cycle 15445
HALT operation received from [0][1][0] at cycle 15451
HALT operation received from [0][8][0] at cycle 15453
HALT operation received from [0][5][0] at cycle 15455
HALT operation received from [0][12][0] at cycle 15461
HALT operation received from [0][13][0] at cycle 15471
HALT operation received from [0][9][0] at cycle 15475
HALT operation received from [0][6][0] at cycle 15519
HALT operation received from [0][14][0] at cycle 15523
HALT operation received from [0][3][0] at cycle 15527
HALT operation received from [0][11][0] at cycle 15535
HALT operation received from [0][7][0] at cycle 15575
HALT operation received from [0][15][0] at cycle 15583
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 1034606
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15417
HALT operation received from [0][2][0] at cycle 15417
HALT operation received from [0][1][0] at cycle 15419
HALT operation received from [0][4][0] at cycle 15425
HALT operation received from [0][6][0] at cycle 15425
HALT operation received from [0][5][0] at cycle 15429
HALT operation received from [0][7][0] at cycle 15429
HALT operation received from [0][3][0] at cycle 15433
HALT operation received from [0][10][0] at cycle 15443
HALT operation received from [0][15][0] at cycle 15449
HALT operation received from [0][8][0] at cycle 15453
HALT operation received from [0][11][0] at cycle 15461
HALT operation received from [0][14][0] at cycle 15461
HALT operation received from [0][12][0] at cycle 15465
HALT operation received from [0][13][0] at cycle 15469
HALT operation received from [0][9][0] at cycle 15473
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 1050080
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15415
HALT operation received from [0][3][0] at cycle 15417
HALT operation received from [0][0][0] at cycle 15421
HALT operation received from [0][5][0] at cycle 15423
HALT operation received from [0][9][0] at cycle 15435
HALT operation received from [0][11][0] at cycle 15439
HALT operation received from [0][13][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15443
HALT operation received from [0][2][0] at cycle 15447
HALT operation received from [0][4][0] at cycle 15453
HALT operation received from [0][7][0] at cycle 15453
HALT operation received from [0][12][0] at cycle 15461
HALT operation received from [0][15][0] at cycle 15473
HALT operation received from [0][6][0] at cycle 15477
HALT operation received from [0][10][0] at cycle 15479
HALT operation received from [0][14][0] at cycle 15503
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 1065584
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15431
HALT operation received from [0][10][0] at cycle 15431
HALT operation received from [0][12][0] at cycle 15433
HALT operation received from [0][11][0] at cycle 15437
HALT operation received from [0][13][0] at cycle 15437
HALT operation received from [0][2][0] at cycle 15455
HALT operation received from [0][0][0] at cycle 15459
HALT operation received from [0][4][0] at cycle 15461
HALT operation received from [0][15][0] at cycle 15469
HALT operation received from [0][3][0] at cycle 15471
HALT operation received from [0][5][0] at cycle 15473
HALT operation received from [0][7][0] at cycle 15483
HALT operation received from [0][14][0] at cycle 15491
HALT operation received from [0][6][0] at cycle 15517
HALT operation received from [0][9][0] at cycle 15603
HALT operation received from [0][1][0] at cycle 15645
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 1081230
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][2][0] at cycle 15437
HALT operation received from [0][1][0] at cycle 15445
HALT operation received from [0][6][0] at cycle 15445
HALT operation received from [0][3][0] at cycle 15447
HALT operation received from [0][0][0] at cycle 15449
HALT operation received from [0][5][0] at cycle 15449
HALT operation received from [0][4][0] at cycle 15451
HALT operation received from [0][7][0] at cycle 15453
HALT operation received from [0][12][0] at cycle 15453
HALT operation received from [0][14][0] at cycle 15453
HALT operation received from [0][10][0] at cycle 15455
HALT operation received from [0][15][0] at cycle 15459
HALT operation received from [0][11][0] at cycle 15461
HALT operation received from [0][13][0] at cycle 15461
HALT operation received from [0][9][0] at cycle 15469
HALT operation received from [0][8][0] at cycle 15477
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 1096708
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15433
HALT operation received from [0][2][0] at cycle 15439
HALT operation received from [0][0][0] at cycle 15441
HALT operation received from [0][10][0] at cycle 15441
HALT operation received from [0][12][0] at cycle 15443
HALT operation received from [0][4][0] at cycle 15453
HALT operation received from [0][13][0] at cycle 15455
HALT operation received from [0][11][0] at cycle 15469
HALT operation received from [0][5][0] at cycle 15471
HALT operation received from [0][3][0] at cycle 15473
HALT operation received from [0][7][0] at cycle 15555
HALT operation received from [0][15][0] at cycle 15557
HALT operation received from [0][14][0] at cycle 15585
HALT operation received from [0][9][0] at cycle 15587
HALT operation received from [0][6][0] at cycle 15603
HALT operation received from [0][1][0] at cycle 15609
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 1112318
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15423
HALT operation received from [0][12][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15449
HALT operation received from [0][8][0] at cycle 15463
HALT operation received from [0][7][0] at cycle 15469
HALT operation received from [0][11][0] at cycle 15475
HALT operation received from [0][1][0] at cycle 15481
HALT operation received from [0][4][0] at cycle 15505
HALT operation received from [0][6][0] at cycle 15509
HALT operation received from [0][0][0] at cycle 15523
HALT operation received from [0][3][0] at cycle 15541
HALT operation received from [0][13][0] at cycle 15553
HALT operation received from [0][5][0] at cycle 15567
HALT operation received from [0][10][0] at cycle 15653
HALT operation received from [0][2][0] at cycle 15707
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 1128026
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15723
HALT operation received from [0][0][0] at cycle 15733
HALT operation received from [0][13][0] at cycle 15747
HALT operation received from [0][5][0] at cycle 15753
HALT operation received from [0][6][0] at cycle 15757
HALT operation received from [0][8][0] at cycle 15769
HALT operation received from [0][12][0] at cycle 15779
HALT operation received from [0][7][0] at cycle 15785
HALT operation received from [0][2][0] at cycle 15795
HALT operation received from [0][15][0] at cycle 15809
HALT operation received from [0][14][0] at cycle 15819
HALT operation received from [0][3][0] at cycle 15829
HALT operation received from [0][10][0] at cycle 15859
HALT operation received from [0][11][0] at cycle 15863
HALT operation received from [0][1][0] at cycle 15911
HALT operation received from [0][9][0] at cycle 15957
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 1143984
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15443
HALT operation received from [0][5][0] at cycle 15467
HALT operation received from [0][12][0] at cycle 15475
HALT operation received from [0][13][0] at cycle 15479
HALT operation received from [0][1][0] at cycle 15485
HALT operation received from [0][6][0] at cycle 15485
HALT operation received from [0][2][0] at cycle 15503
HALT operation received from [0][3][0] at cycle 15503
HALT operation received from [0][9][0] at cycle 15507
HALT operation received from [0][7][0] at cycle 15511
HALT operation received from [0][11][0] at cycle 15511
HALT operation received from [0][14][0] at cycle 15519
HALT operation received from [0][15][0] at cycle 15531
HALT operation received from [0][10][0] at cycle 15533
HALT operation received from [0][0][0] at cycle 15561
HALT operation received from [0][8][0] at cycle 15571
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 1159556
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][11][0] at cycle 15427
HALT operation received from [0][3][0] at cycle 15429
HALT operation received from [0][13][0] at cycle 15431
HALT operation received from [0][9][0] at cycle 15435
HALT operation received from [0][14][0] at cycle 15437
HALT operation received from [0][5][0] at cycle 15439
HALT operation received from [0][6][0] at cycle 15439
HALT operation received from [0][12][0] at cycle 15439
HALT operation received from [0][1][0] at cycle 15441
HALT operation received from [0][2][0] at cycle 15441
HALT operation received from [0][15][0] at cycle 15443
HALT operation received from [0][4][0] at cycle 15445
HALT operation received from [0][10][0] at cycle 15445
HALT operation received from [0][7][0] at cycle 15449
HALT operation received from [0][8][0] at cycle 15473
HALT operation received from [0][0][0] at cycle 15477
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 1175034
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15439
HALT operation received from [0][7][0] at cycle 15443
HALT operation received from [0][0][0] at cycle 15449
HALT operation received from [0][5][0] at cycle 15459
HALT operation received from [0][3][0] at cycle 15465
HALT operation received from [0][2][0] at cycle 15469
HALT operation received from [0][1][0] at cycle 15473
HALT operation received from [0][6][0] at cycle 15491
HALT operation received from [0][15][0] at cycle 15505
HALT operation received from [0][12][0] at cycle 15513
HALT operation received from [0][8][0] at cycle 15515
HALT operation received from [0][13][0] at cycle 15527
HALT operation received from [0][11][0] at cycle 15541
HALT operation received from [0][10][0] at cycle 15545
HALT operation received from [0][9][0] at cycle 15557
HALT operation received from [0][14][0] at cycle 15569
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 1190604
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15449
HALT operation received from [0][2][0] at cycle 15449
HALT operation received from [0][5][0] at cycle 15453
HALT operation received from [0][8][0] at cycle 15463
HALT operation received from [0][6][0] at cycle 15465
HALT operation received from [0][13][0] at cycle 15471
HALT operation received from [0][10][0] at cycle 15473
HALT operation received from [0][3][0] at cycle 15475
HALT operation received from [0][14][0] at cycle 15491
HALT operation received from [0][4][0] at cycle 15495
HALT operation received from [0][11][0] at cycle 15503
HALT operation received from [0][1][0] at cycle 15507
HALT operation received from [0][12][0] at cycle 15515
HALT operation received from [0][7][0] at cycle 15541
HALT operation received from [0][9][0] at cycle 15543
HALT operation received from [0][15][0] at cycle 15551
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 1206156
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15439
HALT operation received from [0][11][0] at cycle 15439
HALT operation received from [0][2][0] at cycle 15443
HALT operation received from [0][6][0] at cycle 15443
HALT operation received from [0][1][0] at cycle 15445
HALT operation received from [0][3][0] at cycle 15447
HALT operation received from [0][9][0] at cycle 15447
HALT operation received from [0][14][0] at cycle 15447
HALT operation received from [0][15][0] at cycle 15447
HALT operation received from [0][13][0] at cycle 15455
HALT operation received from [0][4][0] at cycle 15459
HALT operation received from [0][7][0] at cycle 15459
HALT operation received from [0][12][0] at cycle 15463
HALT operation received from [0][5][0] at cycle 15471
HALT operation received from [0][8][0] at cycle 15471
HALT operation received from [0][0][0] at cycle 15483
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 1221640
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][9][0] at cycle 15495
HALT operation received from [0][15][0] at cycle 15497
HALT operation received from [0][14][0] at cycle 15507
HALT operation received from [0][1][0] at cycle 15511
HALT operation received from [0][6][0] at cycle 15517
HALT operation received from [0][12][0] at cycle 15519
HALT operation received from [0][4][0] at cycle 15527
HALT operation received from [0][7][0] at cycle 15543
HALT operation received from [0][13][0] at cycle 15545
HALT operation received from [0][5][0] at cycle 15563
HALT operation received from [0][10][0] at cycle 15563
HALT operation received from [0][8][0] at cycle 15573
HALT operation received from [0][2][0] at cycle 15583
HALT operation received from [0][0][0] at cycle 15611
HALT operation received from [0][11][0] at cycle 15677
HALT operation received from [0][3][0] at cycle 15721
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 1237362
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15421
HALT operation received from [0][10][0] at cycle 15421
HALT operation received from [0][1][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15423
HALT operation received from [0][13][0] at cycle 15425
HALT operation received from [0][0][0] at cycle 15427
HALT operation received from [0][11][0] at cycle 15427
HALT operation received from [0][2][0] at cycle 15429
HALT operation received from [0][3][0] at cycle 15431
HALT operation received from [0][4][0] at cycle 15431
HALT operation received from [0][5][0] at cycle 15431
HALT operation received from [0][6][0] at cycle 15433
HALT operation received from [0][7][0] at cycle 15433
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 1252796
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][13][0] at cycle 15425
HALT operation received from [0][15][0] at cycle 15427
HALT operation received from [0][9][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15431
HALT operation received from [0][8][0] at cycle 15433
HALT operation received from [0][14][0] at cycle 15437
HALT operation received from [0][11][0] at cycle 15441
HALT operation received from [0][2][0] at cycle 15485
HALT operation received from [0][7][0] at cycle 15485
HALT operation received from [0][4][0] at cycle 15493
HALT operation received from [0][0][0] at cycle 15503
HALT operation received from [0][5][0] at cycle 15503
HALT operation received from [0][6][0] at cycle 15503
HALT operation received from [0][1][0] at cycle 15505
HALT operation received from [0][3][0] at cycle 15525
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 1268322
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][8][0] at cycle 15423
HALT operation received from [0][10][0] at cycle 15423
HALT operation received from [0][11][0] at cycle 15423
HALT operation received from [0][14][0] at cycle 15423
HALT operation received from [0][9][0] at cycle 15427
HALT operation received from [0][12][0] at cycle 15427
HALT operation received from [0][5][0] at cycle 15443
HALT operation received from [0][13][0] at cycle 15443
HALT operation received from [0][15][0] at cycle 15523
HALT operation received from [0][7][0] at cycle 15531
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 1283854
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15601
HALT operation received from [0][5][0] at cycle 15615
HALT operation received from [0][0][0] at cycle 15619
HALT operation received from [0][14][0] at cycle 15619
HALT operation received from [0][8][0] at cycle 15625
HALT operation received from [0][6][0] at cycle 15635
HALT operation received from [0][10][0] at cycle 15645
HALT operation received from [0][15][0] at cycle 15645
HALT operation received from [0][9][0] at cycle 15649
HALT operation received from [0][2][0] at cycle 15653
HALT operation received from [0][7][0] at cycle 15675
HALT operation received from [0][11][0] at cycle 15679
HALT operation received from [0][1][0] at cycle 15711
HALT operation received from [0][3][0] at cycle 15717
HALT operation received from [0][12][0] at cycle 15731
HALT operation received from [0][4][0] at cycle 15747
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 1299602
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15417
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15421
HALT operation received from [0][10][0] at cycle 15421
HALT operation received from [0][13][0] at cycle 15421
HALT operation received from [0][14][0] at cycle 15421
HALT operation received from [0][9][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15431
HALT operation received from [0][4][0] at cycle 15455
HALT operation received from [0][12][0] at cycle 15475
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 1315078
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15417
HALT operation received from [0][2][0] at cycle 15419
HALT operation received from [0][3][0] at cycle 15425
HALT operation received from [0][0][0] at cycle 15429
HALT operation received from [0][6][0] at cycle 15431
HALT operation received from [0][5][0] at cycle 15433
HALT operation received from [0][4][0] at cycle 15439
HALT operation received from [0][13][0] at cycle 15457
HALT operation received from [0][10][0] at cycle 15463
HALT operation received from [0][15][0] at cycle 15465
HALT operation received from [0][11][0] at cycle 15471
HALT operation received from [0][14][0] at cycle 15475
HALT operation received from [0][1][0] at cycle 15477
HALT operation received from [0][8][0] at cycle 15479
HALT operation received from [0][12][0] at cycle 15479
HALT operation received from [0][9][0] at cycle 15503
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 1330582
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15427
HALT operation received from [0][4][0] at cycle 15427
HALT operation received from [0][6][0] at cycle 15427
HALT operation received from [0][11][0] at cycle 15437
HALT operation received from [0][12][0] at cycle 15445
HALT operation received from [0][14][0] at cycle 15445
HALT operation received from [0][1][0] at cycle 15449
HALT operation received from [0][7][0] at cycle 15457
HALT operation received from [0][5][0] at cycle 15473
HALT operation received from [0][9][0] at cycle 15473
HALT operation received from [0][13][0] at cycle 15477
HALT operation received from [0][15][0] at cycle 15477
HALT operation received from [0][0][0] at cycle 15515
HALT operation received from [0][2][0] at cycle 15531
HALT operation received from [0][8][0] at cycle 15533
HALT operation received from [0][10][0] at cycle 15549
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 1346132
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15427
HALT operation received from [0][9][0] at cycle 15429
HALT operation received from [0][13][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15431
HALT operation received from [0][14][0] at cycle 15431
HALT operation received from [0][10][0] at cycle 15433
HALT operation received from [0][8][0] at cycle 15439
HALT operation received from [0][11][0] at cycle 15439
HALT operation received from [0][1][0] at cycle 15445
HALT operation received from [0][6][0] at cycle 15445
HALT operation received from [0][5][0] at cycle 15461
HALT operation received from [0][4][0] at cycle 15463
HALT operation received from [0][7][0] at cycle 15467
HALT operation received from [0][2][0] at cycle 15471
HALT operation received from [0][3][0] at cycle 15475
HALT operation received from [0][0][0] at cycle 15481
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 1361614
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15417
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15425
HALT operation received from [0][3][0] at cycle 15429
HALT operation received from [0][4][0] at cycle 15459
HALT operation received from [0][12][0] at cycle 15469
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 1377084
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15419
HALT operation received from [0][0][0] at cycle 15425
HALT operation received from [0][2][0] at cycle 15429
HALT operation received from [0][5][0] at cycle 15433
HALT operation received from [0][11][0] at cycle 15435
HALT operation received from [0][4][0] at cycle 15439
HALT operation received from [0][8][0] at cycle 15443
HALT operation received from [0][7][0] at cycle 15447
HALT operation received from [0][10][0] at cycle 15447
HALT operation received from [0][15][0] at cycle 15459
HALT operation received from [0][13][0] at cycle 15467
HALT operation received from [0][12][0] at cycle 15475
HALT operation received from [0][1][0] at cycle 15505
HALT operation received from [0][9][0] at cycle 15507
HALT operation received from [0][14][0] at cycle 15517
HALT operation received from [0][6][0] at cycle 15521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 1392606
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15423
HALT operation received from [0][13][0] at cycle 15427
HALT operation received from [0][15][0] at cycle 15429
HALT operation received from [0][11][0] at cycle 15431
HALT operation received from [0][14][0] at cycle 15431
HALT operation received from [0][0][0] at cycle 15435
HALT operation received from [0][12][0] at cycle 15443
HALT operation received from [0][5][0] at cycle 15445
HALT operation received from [0][7][0] at cycle 15445
HALT operation received from [0][3][0] at cycle 15449
HALT operation received from [0][6][0] at cycle 15455
HALT operation received from [0][9][0] at cycle 15463
HALT operation received from [0][4][0] at cycle 15481
HALT operation received from [0][1][0] at cycle 15489
HALT operation received from [0][10][0] at cycle 15523
HALT operation received from [0][2][0] at cycle 15537
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 1408144
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15421
HALT operation received from [0][2][0] at cycle 15421
HALT operation received from [0][3][0] at cycle 15423
HALT operation received from [0][7][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15423
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][9][0] at cycle 15427
HALT operation received from [0][11][0] at cycle 15427
HALT operation received from [0][13][0] at cycle 15427
HALT operation received from [0][5][0] at cycle 15431
HALT operation received from [0][14][0] at cycle 15445
HALT operation received from [0][6][0] at cycle 15463
HALT operation received from [0][12][0] at cycle 15497
HALT operation received from [0][4][0] at cycle 15519
HALT operation received from [0][8][0] at cycle 15541
HALT operation received from [0][0][0] at cycle 15551
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 1423696
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15443
HALT operation received from [0][11][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15447
HALT operation received from [0][9][0] at cycle 15447
HALT operation received from [0][10][0] at cycle 15449
HALT operation received from [0][15][0] at cycle 15455
HALT operation received from [0][3][0] at cycle 15459
HALT operation received from [0][13][0] at cycle 15459
HALT operation received from [0][12][0] at cycle 15463
HALT operation received from [0][14][0] at cycle 15467
HALT operation received from [0][6][0] at cycle 15471
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][4][0] at cycle 15477
HALT operation received from [0][2][0] at cycle 15481
HALT operation received from [0][5][0] at cycle 15483
HALT operation received from [0][1][0] at cycle 15487
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 1439184
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15531
HALT operation received from [0][11][0] at cycle 15555
HALT operation received from [0][5][0] at cycle 15559
HALT operation received from [0][14][0] at cycle 15585
HALT operation received from [0][3][0] at cycle 15587
HALT operation received from [0][6][0] at cycle 15595
HALT operation received from [0][8][0] at cycle 15595
HALT operation received from [0][0][0] at cycle 15631
HALT operation received from [0][10][0] at cycle 15633
HALT operation received from [0][9][0] at cycle 15635
HALT operation received from [0][15][0] at cycle 15645
HALT operation received from [0][2][0] at cycle 15653
HALT operation received from [0][1][0] at cycle 15665
HALT operation received from [0][7][0] at cycle 15667
HALT operation received from [0][12][0] at cycle 15729
HALT operation received from [0][4][0] at cycle 15749
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 1454934
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15433
HALT operation received from [0][11][0] at cycle 15435
HALT operation received from [0][4][0] at cycle 15447
HALT operation received from [0][0][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15449
HALT operation received from [0][10][0] at cycle 15451
HALT operation received from [0][15][0] at cycle 15451
HALT operation received from [0][3][0] at cycle 15465
HALT operation received from [0][7][0] at cycle 15473
HALT operation received from [0][2][0] at cycle 15477
HALT operation received from [0][6][0] at cycle 15477
HALT operation received from [0][9][0] at cycle 15479
HALT operation received from [0][1][0] at cycle 15525
HALT operation received from [0][13][0] at cycle 15537
HALT operation received from [0][5][0] at cycle 15561
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 1470496
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15421
HALT operation received from [0][10][0] at cycle 15423
HALT operation received from [0][8][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][5][0] at cycle 15435
HALT operation received from [0][11][0] at cycle 15435
HALT operation received from [0][15][0] at cycle 15435
HALT operation received from [0][0][0] at cycle 15441
HALT operation received from [0][2][0] at cycle 15443
HALT operation received from [0][4][0] at cycle 15443
HALT operation received from [0][3][0] at cycle 15445
HALT operation received from [0][7][0] at cycle 15451
HALT operation received from [0][9][0] at cycle 15469
HALT operation received from [0][1][0] at cycle 15479
HALT operation received from [0][6][0] at cycle 15501
HALT operation received from [0][14][0] at cycle 15501
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 1485998
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15523
HALT operation received from [0][0][0] at cycle 15551
HALT operation received from [0][6][0] at cycle 15559
HALT operation received from [0][4][0] at cycle 15579
HALT operation received from [0][13][0] at cycle 15581
HALT operation received from [0][7][0] at cycle 15599
HALT operation received from [0][1][0] at cycle 15601
HALT operation received from [0][8][0] at cycle 15605
HALT operation received from [0][14][0] at cycle 15607
HALT operation received from [0][2][0] at cycle 15619
HALT operation received from [0][3][0] at cycle 15635
HALT operation received from [0][15][0] at cycle 15639
HALT operation received from [0][12][0] at cycle 15653
HALT operation received from [0][9][0] at cycle 15659
HALT operation received from [0][10][0] at cycle 15667
HALT operation received from [0][11][0] at cycle 15677
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 1501676
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15415
HALT operation received from [0][7][0] at cycle 15415
HALT operation received from [0][0][0] at cycle 15417
HALT operation received from [0][6][0] at cycle 15417
HALT operation received from [0][3][0] at cycle 15425
HALT operation received from [0][10][0] at cycle 15437
HALT operation received from [0][9][0] at cycle 15441
HALT operation received from [0][15][0] at cycle 15445
HALT operation received from [0][12][0] at cycle 15453
HALT operation received from [0][14][0] at cycle 15453
HALT operation received from [0][8][0] at cycle 15455
HALT operation received from [0][11][0] at cycle 15469
HALT operation received from [0][5][0] at cycle 15509
HALT operation received from [0][13][0] at cycle 15547
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 1517224
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][12][0] at cycle 15423
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][9][0] at cycle 15455
HALT operation received from [0][14][0] at cycle 15455
HALT operation received from [0][15][0] at cycle 15461
HALT operation received from [0][4][0] at cycle 15467
HALT operation received from [0][2][0] at cycle 15471
HALT operation received from [0][1][0] at cycle 15491
HALT operation received from [0][8][0] at cycle 15493
HALT operation received from [0][7][0] at cycle 15503
HALT operation received from [0][6][0] at cycle 15509
HALT operation received from [0][0][0] at cycle 15529
HALT operation received from [0][13][0] at cycle 15541
HALT operation received from [0][11][0] at cycle 15551
HALT operation received from [0][5][0] at cycle 15581
HALT operation received from [0][3][0] at cycle 15583
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 1532808
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][15][0] at cycle 15475
HALT operation received from [0][6][0] at cycle 15501
HALT operation received from [0][12][0] at cycle 15501
HALT operation received from [0][4][0] at cycle 15507
HALT operation received from [0][14][0] at cycle 15511
HALT operation received from [0][9][0] at cycle 15515
HALT operation received from [0][10][0] at cycle 15525
HALT operation received from [0][1][0] at cycle 15527
HALT operation received from [0][2][0] at cycle 15537
HALT operation received from [0][13][0] at cycle 15551
HALT operation received from [0][5][0] at cycle 15557
HALT operation received from [0][8][0] at cycle 15557
HALT operation received from [0][0][0] at cycle 15559
HALT operation received from [0][11][0] at cycle 15619
HALT operation received from [0][3][0] at cycle 15623
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 1548432
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15513
HALT operation received from [0][7][0] at cycle 15525
HALT operation received from [0][9][0] at cycle 15525
HALT operation received from [0][14][0] at cycle 15529
HALT operation received from [0][1][0] at cycle 15557
HALT operation received from [0][13][0] at cycle 15557
HALT operation received from [0][6][0] at cycle 15561
HALT operation received from [0][5][0] at cycle 15563
HALT operation received from [0][8][0] at cycle 15625
HALT operation received from [0][0][0] at cycle 15631
HALT operation received from [0][11][0] at cycle 15665
HALT operation received from [0][10][0] at cycle 15671
HALT operation received from [0][2][0] at cycle 15677
HALT operation received from [0][3][0] at cycle 15679
HALT operation received from [0][12][0] at cycle 15745
HALT operation received from [0][4][0] at cycle 15753
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 1564186
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15439
HALT operation received from [0][7][0] at cycle 15441
HALT operation received from [0][0][0] at cycle 15443
HALT operation received from [0][3][0] at cycle 15443
HALT operation received from [0][2][0] at cycle 15445
HALT operation received from [0][4][0] at cycle 15459
HALT operation received from [0][6][0] at cycle 15465
HALT operation received from [0][11][0] at cycle 15493
HALT operation received from [0][9][0] at cycle 15495
HALT operation received from [0][15][0] at cycle 15497
HALT operation received from [0][8][0] at cycle 15501
HALT operation received from [0][10][0] at cycle 15501
HALT operation received from [0][5][0] at cycle 15509
HALT operation received from [0][12][0] at cycle 15519
HALT operation received from [0][14][0] at cycle 15533
HALT operation received from [0][13][0] at cycle 15563
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 1579750
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15525
HALT operation received from [0][12][0] at cycle 15545
HALT operation received from [0][7][0] at cycle 15563
HALT operation received from [0][10][0] at cycle 15563
HALT operation received from [0][4][0] at cycle 15597
HALT operation received from [0][2][0] at cycle 15609
HALT operation received from [0][9][0] at cycle 15615
HALT operation received from [0][1][0] at cycle 15631
HALT operation received from [0][8][0] at cycle 15631
HALT operation received from [0][0][0] at cycle 15635
HALT operation received from [0][5][0] at cycle 15665
HALT operation received from [0][13][0] at cycle 15671
HALT operation received from [0][6][0] at cycle 15707
HALT operation received from [0][14][0] at cycle 15709
HALT operation received from [0][3][0] at cycle 15741
HALT operation received from [0][11][0] at cycle 15741
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 1595492
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15431
HALT operation received from [0][6][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15447
HALT operation received from [0][15][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15451
HALT operation received from [0][1][0] at cycle 15453
HALT operation received from [0][9][0] at cycle 15455
HALT operation received from [0][2][0] at cycle 15467
HALT operation received from [0][8][0] at cycle 15467
HALT operation received from [0][5][0] at cycle 15469
HALT operation received from [0][3][0] at cycle 15471
HALT operation received from [0][13][0] at cycle 15471
HALT operation received from [0][11][0] at cycle 15473
HALT operation received from [0][12][0] at cycle 15475
HALT operation received from [0][4][0] at cycle 15479
HALT operation received from [0][10][0] at cycle 15483
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 1610976
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15421
HALT operation received from [0][0][0] at cycle 15423
HALT operation received from [0][2][0] at cycle 15423
HALT operation received from [0][3][0] at cycle 15425
HALT operation received from [0][5][0] at cycle 15425
HALT operation received from [0][13][0] at cycle 15429
HALT operation received from [0][14][0] at cycle 15435
HALT operation received from [0][15][0] at cycle 15439
HALT operation received from [0][12][0] at cycle 15443
HALT operation received from [0][6][0] at cycle 15445
HALT operation received from [0][7][0] at cycle 15447
HALT operation received from [0][4][0] at cycle 15451
HALT operation received from [0][9][0] at cycle 15453
HALT operation received from [0][1][0] at cycle 15455
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 1626432
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15425
HALT operation received from [0][7][0] at cycle 15427
HALT operation received from [0][2][0] at cycle 15433
HALT operation received from [0][6][0] at cycle 15437
HALT operation received from [0][13][0] at cycle 15445
HALT operation received from [0][4][0] at cycle 15451
HALT operation received from [0][15][0] at cycle 15451
HALT operation received from [0][10][0] at cycle 15457
HALT operation received from [0][12][0] at cycle 15477
HALT operation received from [0][14][0] at cycle 15477
HALT operation received from [0][3][0] at cycle 15505
HALT operation received from [0][11][0] at cycle 15509
HALT operation received from [0][0][0] at cycle 15513
HALT operation received from [0][1][0] at cycle 15539
HALT operation received from [0][8][0] at cycle 15551
HALT operation received from [0][9][0] at cycle 15551
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 1641984
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15421
HALT operation received from [0][10][0] at cycle 15421
HALT operation received from [0][13][0] at cycle 15421
HALT operation received from [0][11][0] at cycle 15423
HALT operation received from [0][14][0] at cycle 15423
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 1657408
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15415
HALT operation received from [0][6][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][1][0] at cycle 15495
HALT operation received from [0][9][0] at cycle 15497
HALT operation received from [0][4][0] at cycle 15503
HALT operation received from [0][12][0] at cycle 15503
HALT operation received from [0][2][0] at cycle 15513
HALT operation received from [0][10][0] at cycle 15527
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 1672936
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15417
HALT operation received from [0][2][0] at cycle 15417
HALT operation received from [0][1][0] at cycle 15419
HALT operation received from [0][6][0] at cycle 15419
HALT operation received from [0][5][0] at cycle 15421
HALT operation received from [0][7][0] at cycle 15429
HALT operation received from [0][3][0] at cycle 15451
HALT operation received from [0][14][0] at cycle 15455
HALT operation received from [0][8][0] at cycle 15457
HALT operation received from [0][10][0] at cycle 15457
HALT operation received from [0][13][0] at cycle 15461
HALT operation received from [0][9][0] at cycle 15467
HALT operation received from [0][15][0] at cycle 15475
HALT operation received from [0][11][0] at cycle 15497
HALT operation received from [0][4][0] at cycle 15541
HALT operation received from [0][12][0] at cycle 15577
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 1688514
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15421
HALT operation received from [0][7][0] at cycle 15423
HALT operation received from [0][3][0] at cycle 15425
HALT operation received from [0][6][0] at cycle 15427
HALT operation received from [0][0][0] at cycle 15431
HALT operation received from [0][15][0] at cycle 15439
HALT operation received from [0][5][0] at cycle 15441
HALT operation received from [0][11][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15443
HALT operation received from [0][14][0] at cycle 15443
HALT operation received from [0][12][0] at cycle 15445
HALT operation received from [0][1][0] at cycle 15449
HALT operation received from [0][10][0] at cycle 15465
HALT operation received from [0][2][0] at cycle 15467
HALT operation received from [0][9][0] at cycle 15467
HALT operation received from [0][13][0] at cycle 15471
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 1703986
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15423
HALT operation received from [0][2][0] at cycle 15423
HALT operation received from [0][6][0] at cycle 15423
HALT operation received from [0][4][0] at cycle 15433
HALT operation received from [0][0][0] at cycle 15437
HALT operation received from [0][3][0] at cycle 15437
HALT operation received from [0][7][0] at cycle 15445
HALT operation received from [0][5][0] at cycle 15459
HALT operation received from [0][14][0] at cycle 15461
HALT operation received from [0][9][0] at cycle 15463
HALT operation received from [0][10][0] at cycle 15465
HALT operation received from [0][15][0] at cycle 15471
HALT operation received from [0][8][0] at cycle 15475
HALT operation received from [0][11][0] at cycle 15477
HALT operation received from [0][12][0] at cycle 15479
HALT operation received from [0][13][0] at cycle 15497
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 1719484
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15421
HALT operation received from [0][15][0] at cycle 15421
HALT operation received from [0][13][0] at cycle 15425
HALT operation received from [0][12][0] at cycle 15427
HALT operation received from [0][1][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15449
HALT operation received from [0][3][0] at cycle 15449
HALT operation received from [0][7][0] at cycle 15449
HALT operation received from [0][6][0] at cycle 15451
HALT operation received from [0][2][0] at cycle 15453
HALT operation received from [0][4][0] at cycle 15459
HALT operation received from [0][5][0] at cycle 15461
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 1734946
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15427
HALT operation received from [0][2][0] at cycle 15437
HALT operation received from [0][7][0] at cycle 15457
HALT operation received from [0][15][0] at cycle 15461
HALT operation received from [0][14][0] at cycle 15519
HALT operation received from [0][6][0] at cycle 15535
HALT operation received from [0][12][0] at cycle 15543
HALT operation received from [0][4][0] at cycle 15555
HALT operation received from [0][13][0] at cycle 15589
HALT operation received from [0][5][0] at cycle 15601
HALT operation received from [0][9][0] at cycle 15613
HALT operation received from [0][1][0] at cycle 15625
HALT operation received from [0][8][0] at cycle 15625
HALT operation received from [0][3][0] at cycle 15629
HALT operation received from [0][0][0] at cycle 15641
HALT operation received from [0][11][0] at cycle 15643
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 1750590
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15419
HALT operation received from [0][7][0] at cycle 15419
HALT operation received from [0][4][0] at cycle 15421
HALT operation received from [0][1][0] at cycle 15425
HALT operation received from [0][6][0] at cycle 15427
HALT operation received from [0][3][0] at cycle 15431
HALT operation received from [0][13][0] at cycle 15437
HALT operation received from [0][9][0] at cycle 15441
HALT operation received from [0][11][0] at cycle 15441
HALT operation received from [0][15][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15445
HALT operation received from [0][2][0] at cycle 15447
HALT operation received from [0][12][0] at cycle 15447
HALT operation received from [0][14][0] at cycle 15453
HALT operation received from [0][10][0] at cycle 15455
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 1766046
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 1781466
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15427
HALT operation received from [0][13][0] at cycle 15427
HALT operation received from [0][9][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][15][0] at cycle 15431
HALT operation received from [0][10][0] at cycle 15435
HALT operation received from [0][11][0] at cycle 15435
HALT operation received from [0][14][0] at cycle 15437
HALT operation received from [0][7][0] at cycle 15439
HALT operation received from [0][1][0] at cycle 15441
HALT operation received from [0][4][0] at cycle 15441
HALT operation received from [0][2][0] at cycle 15443
HALT operation received from [0][3][0] at cycle 15445
HALT operation received from [0][5][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15447
HALT operation received from [0][6][0] at cycle 15457
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 1796924
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15415
HALT operation received from [0][5][0] at cycle 15415
HALT operation received from [0][7][0] at cycle 15415
HALT operation received from [0][1][0] at cycle 15417
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15423
HALT operation received from [0][13][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15423
HALT operation received from [0][9][0] at cycle 15427
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 1812352
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15423
HALT operation received from [0][2][0] at cycle 15427
HALT operation received from [0][11][0] at cycle 15427
HALT operation received from [0][7][0] at cycle 15429
HALT operation received from [0][4][0] at cycle 15433
HALT operation received from [0][10][0] at cycle 15433
HALT operation received from [0][5][0] at cycle 15437
HALT operation received from [0][12][0] at cycle 15437
HALT operation received from [0][6][0] at cycle 15439
HALT operation received from [0][13][0] at cycle 15439
HALT operation received from [0][14][0] at cycle 15439
HALT operation received from [0][0][0] at cycle 15467
HALT operation received from [0][8][0] at cycle 15479
HALT operation received from [0][9][0] at cycle 15553
HALT operation received from [0][1][0] at cycle 15563
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 1827916
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15415
HALT operation received from [0][3][0] at cycle 15415
HALT operation received from [0][5][0] at cycle 15415
HALT operation received from [0][6][0] at cycle 15417
HALT operation received from [0][4][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][2][0] at cycle 15421
HALT operation received from [0][8][0] at cycle 15421
HALT operation received from [0][12][0] at cycle 15421
HALT operation received from [0][14][0] at cycle 15421
HALT operation received from [0][7][0] at cycle 15425
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][15][0] at cycle 15427
HALT operation received from [0][1][0] at cycle 15527
HALT operation received from [0][9][0] at cycle 15529
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 1843446
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15429
HALT operation received from [0][3][0] at cycle 15429
HALT operation received from [0][1][0] at cycle 15431
HALT operation received from [0][2][0] at cycle 15431
HALT operation received from [0][7][0] at cycle 15447
HALT operation received from [0][9][0] at cycle 15455
HALT operation received from [0][11][0] at cycle 15457
HALT operation received from [0][8][0] at cycle 15459
HALT operation received from [0][10][0] at cycle 15459
HALT operation received from [0][15][0] at cycle 15477
HALT operation received from [0][5][0] at cycle 15523
HALT operation received from [0][4][0] at cycle 15525
HALT operation received from [0][12][0] at cycle 15535
HALT operation received from [0][13][0] at cycle 15551
HALT operation received from [0][6][0] at cycle 15609
HALT operation received from [0][14][0] at cycle 15631
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 1859078
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][2][0] at cycle 15433
HALT operation received from [0][1][0] at cycle 15437
HALT operation received from [0][3][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15469
HALT operation received from [0][4][0] at cycle 15469
HALT operation received from [0][9][0] at cycle 15479
HALT operation received from [0][10][0] at cycle 15487
HALT operation received from [0][11][0] at cycle 15489
HALT operation received from [0][7][0] at cycle 15501
HALT operation received from [0][8][0] at cycle 15509
HALT operation received from [0][15][0] at cycle 15517
HALT operation received from [0][12][0] at cycle 15527
HALT operation received from [0][5][0] at cycle 15611
HALT operation received from [0][6][0] at cycle 15615
HALT operation received from [0][14][0] at cycle 15649
HALT operation received from [0][13][0] at cycle 15655
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 1874734
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][0][0] at cycle 15415
HALT operation received from [0][2][0] at cycle 15417
HALT operation received from [0][7][0] at cycle 15417
HALT operation received from [0][3][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15421
HALT operation received from [0][10][0] at cycle 15423
HALT operation received from [0][6][0] at cycle 15425
HALT operation received from [0][15][0] at cycle 15425
HALT operation received from [0][11][0] at cycle 15431
HALT operation received from [0][14][0] at cycle 15445
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 1890180
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][2][0] at cycle 15439
HALT operation received from [0][10][0] at cycle 15443
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 1905624
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15415
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][1][0] at cycle 15421
HALT operation received from [0][3][0] at cycle 15421
HALT operation received from [0][9][0] at cycle 15423
HALT operation received from [0][11][0] at cycle 15423
HALT operation received from [0][2][0] at cycle 15431
HALT operation received from [0][4][0] at cycle 15441
HALT operation received from [0][12][0] at cycle 15443
HALT operation received from [0][10][0] at cycle 15445
HALT operation received from [0][14][0] at cycle 15453
HALT operation received from [0][6][0] at cycle 15459
HALT operation received from [0][13][0] at cycle 15509
HALT operation received from [0][7][0] at cycle 15525
HALT operation received from [0][15][0] at cycle 15525
HALT operation received from [0][5][0] at cycle 15533
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 1921158
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][2][0] at cycle 15423
HALT operation received from [0][4][0] at cycle 15423
HALT operation received from [0][3][0] at cycle 15425
HALT operation received from [0][11][0] at cycle 15425
HALT operation received from [0][13][0] at cycle 15429
HALT operation received from [0][15][0] at cycle 15429
HALT operation received from [0][7][0] at cycle 15433
HALT operation received from [0][6][0] at cycle 15435
HALT operation received from [0][0][0] at cycle 15437
HALT operation received from [0][1][0] at cycle 15437
HALT operation received from [0][5][0] at cycle 15443
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 1936602
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][0][0] at cycle 15417
HALT operation received from [0][2][0] at cycle 15417
HALT operation received from [0][4][0] at cycle 15417
HALT operation received from [0][7][0] at cycle 15421
HALT operation received from [0][11][0] at cycle 15423
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][13][0] at cycle 15425
HALT operation received from [0][6][0] at cycle 15427
HALT operation received from [0][8][0] at cycle 15427
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][15][0] at cycle 15429
HALT operation received from [0][14][0] at cycle 15445
HALT operation received from [0][1][0] at cycle 15531
HALT operation received from [0][9][0] at cycle 15539
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 1952142
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15463
HALT operation received from [0][0][0] at cycle 15477
HALT operation received from [0][5][0] at cycle 15479
HALT operation received from [0][2][0] at cycle 15483
HALT operation received from [0][10][0] at cycle 15483
HALT operation received from [0][15][0] at cycle 15483
HALT operation received from [0][1][0] at cycle 15485
HALT operation received from [0][8][0] at cycle 15499
HALT operation received from [0][4][0] at cycle 15503
HALT operation received from [0][9][0] at cycle 15503
HALT operation received from [0][13][0] at cycle 15515
HALT operation received from [0][12][0] at cycle 15521
HALT operation received from [0][3][0] at cycle 15529
HALT operation received from [0][11][0] at cycle 15531
HALT operation received from [0][14][0] at cycle 15715
HALT operation received from [0][6][0] at cycle 15729
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 1967872
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 15447
HALT operation received from [0][13][0] at cycle 15449
HALT operation received from [0][11][0] at cycle 15463
HALT operation received from [0][15][0] at cycle 15473
HALT operation received from [0][12][0] at cycle 15487
HALT operation received from [0][9][0] at cycle 15497
HALT operation received from [0][10][0] at cycle 15521
HALT operation received from [0][8][0] at cycle 15523
HALT operation received from [0][5][0] at cycle 15541
HALT operation received from [0][7][0] at cycle 15551
HALT operation received from [0][6][0] at cycle 15559
HALT operation received from [0][3][0] at cycle 15563
HALT operation received from [0][4][0] at cycle 15569
HALT operation received from [0][0][0] at cycle 15579
HALT operation received from [0][1][0] at cycle 15581
HALT operation received from [0][2][0] at cycle 15609
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 1983482
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15427
HALT operation received from [0][8][0] at cycle 15431
HALT operation received from [0][14][0] at cycle 15435
HALT operation received from [0][15][0] at cycle 15437
HALT operation received from [0][12][0] at cycle 15441
HALT operation received from [0][13][0] at cycle 15447
HALT operation received from [0][2][0] at cycle 15449
HALT operation received from [0][9][0] at cycle 15487
HALT operation received from [0][10][0] at cycle 15501
HALT operation received from [0][3][0] at cycle 15535
HALT operation received from [0][11][0] at cycle 15563
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 1999046

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
3981057784 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f609d19c180
Device 1 : LE1 Device ID is 0x7f609d19c290
Device 2 : LE1 Device ID is 0x7f609d19c3a0
Device 3 : LE1 Device ID is 0x7f609d19c4b0
Device 4 : LE1 Device ID is 0x7f609d19c5c0
Device 5 : LE1 Device ID is 0x7f609d19c6d0
Device 6 : LE1 Device ID is 0x7f609d19c7e0
Device 7 : LE1 Device ID is 0x7f609d19c8f0
Device 8 : LE1 Device ID is 0x7f609d19ca00
Device 9 : LE1 Device ID is 0x7f609d19cb10
Device 10 : LE1 Device ID is 0x7f609d19cc20
Device 11 : LE1 Device ID is 0x7f609d19cd30
Device 12 : LE1 Device ID is 0x7f609d19ce40
Device 13 : LE1 Device ID is 0x7f609d19cf50
Device 14 : LE1 Device ID is 0x7f609d19d060
Device 15 : LE1 Device ID is 0x7f609d19d170
Device 16 : LE1 Device ID is 0x7f609d19d280
Device 17 : LE1 Device ID is 0x7f609d19d390
Device 18 : LE1 Device ID is 0x7f609d19d4a0
Device 19 : LE1 Device ID is 0x7f609d19d5b0
Executing kernel for 1 iterations
-------------------------------------------
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 248233
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 248234
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 246491
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 494726
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 247051
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 741778
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 248273
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 990052
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244981
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 1235034
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 246895
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 1481930
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244151
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 1726082
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244227
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 1970310
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 247325
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 2217636
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244263
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 2461900
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 2706684
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244445
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 2951130
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243147
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 3194278
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243959
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 3438238
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243867
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 3682106
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 248305
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 3930412
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 247943
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 4178356
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242655
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 4421012
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243231
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 4664244
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243063
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 4907308
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244383
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 5151692
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243043
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 5394736
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242185
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 5636922
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243765
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 5880688
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243651
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 6124340
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245689
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 6370030
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242787
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 6612818
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244089
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 6856908
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 246115
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 7103024
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242867
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 7345892
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242727
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 7588620
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243789
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 7832410
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242473
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 8074884
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242959
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 8317844
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242839
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 8560684
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245625
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 8806310
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245443
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 9051754
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 248631
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 9300386
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243561
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 9543948
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242241
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 9786190
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244839
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 10031030
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243007
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 10274038
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243121
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 10517160
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244291
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 10761452
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243025
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 11004478
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243085
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 11247564
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242831
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 11490396
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243231
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 11733628
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245163
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 11978792
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242017
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 12220810
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245271
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 12466082
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242949
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 12709032
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243653
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 12952686
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242439
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 13195126
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242371
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 13437498
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 247237
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 13684736
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241923
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 13926660
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 14169444
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245339
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 14414784
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242133
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 14656918
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244299
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 14901218
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 246083
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 15147302
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242109
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 15389412
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242317
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 15631730
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243915
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 15875646
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242849
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 16118496
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242169
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 16360666
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242281
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 16602948
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242797
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 16845746
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242365
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 17088112
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243115
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 17331228
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243287
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 17574516
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 247989
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 17822506
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243185
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 18065692
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242191
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 18307884
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243061
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 18550946
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242945
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 18793892
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242359
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 19036252
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244053
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 19280306
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241913
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 19522220
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242551
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 19764772
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242065
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 20006838
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245667
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 20252506
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241883
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 20494390
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242363
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 20736754
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242643
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 20979398
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242267
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 21221666
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241879
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 21463546
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242469
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 21706016
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242407
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 21948424
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242365
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 22190790
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242505
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 22433296
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245115
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 22678412
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242639
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 22921052
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242281
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 23163334
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244855
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 23408190
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242225
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 23650416
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243039
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 23893456
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243637
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 24137094
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244877
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 24381972
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242847
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 24624820
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245249
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 24870070
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242487
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 25112558
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242053
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 25354612
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242749
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 25597362
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241771
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 25839134
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242307
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 26081442
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242461
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 26323904
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242199
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 26566104
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242369
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 26808474
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242087
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 27050562
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244001
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 27294564
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242063
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 27536628
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241757
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 27778386
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242109
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 28020496
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241787
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 28262284
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242349
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 28504634
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242037
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 28746672
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242949
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 28989622
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243393
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 29233016
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241835
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 29474852
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241807
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 29716660
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242387
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 29959048
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241935
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 30200984
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242099
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 30443084
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243499
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 30686584
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243513
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 30930098
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242319
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 31172418

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
2584125176 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.015
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fbbbe324180
Device 1 : LE1 Device ID is 0x7fbbbe324290
Device 2 : LE1 Device ID is 0x7fbbbe3243a0
Device 3 : LE1 Device ID is 0x7fbbbe3244b0
Device 4 : LE1 Device ID is 0x7fbbbe3245c0
Device 5 : LE1 Device ID is 0x7fbbbe3246d0
Device 6 : LE1 Device ID is 0x7fbbbe3247e0
Device 7 : LE1 Device ID is 0x7fbbbe3248f0
Device 8 : LE1 Device ID is 0x7fbbbe324a00
Device 9 : LE1 Device ID is 0x7fbbbe324b10
Device 10 : LE1 Device ID is 0x7fbbbe324c20
Device 11 : LE1 Device ID is 0x7fbbbe324d30
Device 12 : LE1 Device ID is 0x7fbbbe324e40
Device 13 : LE1 Device ID is 0x7fbbbe324f50
Device 14 : LE1 Device ID is 0x7fbbbe325060
Device 15 : LE1 Device ID is 0x7fbbbe325170
Device 16 : LE1 Device ID is 0x7fbbbe325280
Device 17 : LE1 Device ID is 0x7fbbbe325390
Device 18 : LE1 Device ID is 0x7fbbbe3254a0
Device 19 : LE1 Device ID is 0x7fbbbe3255b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 124021
HALT operation received from [0][1][0] at cycle 124225
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 124226
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122887
HALT operation received from [0][0][0] at cycle 123617
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 247844
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 123489
HALT operation received from [0][0][0] at cycle 123575
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 371420
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 124043
HALT operation received from [0][1][0] at cycle 124243
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 495664
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122323
HALT operation received from [0][0][0] at cycle 122671
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 618336
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 123447
HALT operation received from [0][1][0] at cycle 123461
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 741798
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122033
HALT operation received from [0][1][0] at cycle 122131
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 863930
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121839
HALT operation received from [0][0][0] at cycle 122401
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 986332
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 123381
HALT operation received from [0][0][0] at cycle 123957
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 1110290
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121919
HALT operation received from [0][0][0] at cycle 122357
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 1232648
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122355
HALT operation received from [0][1][0] at cycle 122441
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 1355090
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122013
HALT operation received from [0][1][0] at cycle 122445
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1477536
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121367
HALT operation received from [0][1][0] at cycle 121793
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1599330
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121859
HALT operation received from [0][1][0] at cycle 122113
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1721444
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121931
HALT operation received from [0][0][0] at cycle 121949
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1843394
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 123787
HALT operation received from [0][1][0] at cycle 124531
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 1967926
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 123813
HALT operation received from [0][0][0] at cycle 124143
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 2092070
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121229
HALT operation received from [0][1][0] at cycle 121439
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 2213510
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121607
HALT operation received from [0][0][0] at cycle 121637
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 2335148
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121513
HALT operation received from [0][0][0] at cycle 121563
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 2456712
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122053
HALT operation received from [0][0][0] at cycle 122343
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 2579056
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121481
HALT operation received from [0][1][0] at cycle 121575
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 2700632
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121005
HALT operation received from [0][1][0] at cycle 121193
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 2821826
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121547
HALT operation received from [0][0][0] at cycle 122231
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 2944058
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121777
HALT operation received from [0][0][0] at cycle 121887
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 3065946
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122657
HALT operation received from [0][1][0] at cycle 123045
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 3188992
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121335
HALT operation received from [0][0][0] at cycle 121465
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 3310458
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121959
HALT operation received from [0][0][0] at cycle 122143
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 3432602
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122813
HALT operation received from [0][0][0] at cycle 123315
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 3555918
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121391
HALT operation received from [0][0][0] at cycle 121489
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 3677408
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121255
HALT operation received from [0][0][0] at cycle 121485
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 3798894
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121883
HALT operation received from [0][1][0] at cycle 121919
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 3920814
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121241
HALT operation received from [0][1][0] at cycle 121245
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 4042060
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121331
HALT operation received from [0][1][0] at cycle 121641
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 4163702
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121269
HALT operation received from [0][1][0] at cycle 121583
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 4285286
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122461
HALT operation received from [0][0][0] at cycle 123177
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 4408464
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122297
HALT operation received from [0][1][0] at cycle 123159
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 4531624
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 124077
HALT operation received from [0][1][0] at cycle 124567
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 4656192
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121475
HALT operation received from [0][1][0] at cycle 122099
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 4778292
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121115
HALT operation received from [0][0][0] at cycle 121139
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 4899432
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122409
HALT operation received from [0][0][0] at cycle 122443
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 5021876
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121503
HALT operation received from [0][1][0] at cycle 121517
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 5143394
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121527
HALT operation received from [0][0][0] at cycle 121607
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 5265002
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122073
HALT operation received from [0][0][0] at cycle 122231
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 5387234
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121441
HALT operation received from [0][1][0] at cycle 121597
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 5508832
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121539
HALT operation received from [0][1][0] at cycle 121559
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 5630392
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121399
HALT operation received from [0][0][0] at cycle 121445
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 5751838
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121605
HALT operation received from [0][0][0] at cycle 121639
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 5873478
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122309
HALT operation received from [0][1][0] at cycle 122867
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 5996346
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120995
HALT operation received from [0][0][0] at cycle 121035
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 6117382
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122249
HALT operation received from [0][0][0] at cycle 123035
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 6240418
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121391
HALT operation received from [0][1][0] at cycle 121571
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 6361990
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121715
HALT operation received from [0][0][0] at cycle 121951
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 6483942
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121201
HALT operation received from [0][0][0] at cycle 121251
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 6605194
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121183
HALT operation received from [0][0][0] at cycle 121201
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 6726396
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 123423
HALT operation received from [0][1][0] at cycle 123827
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 6850224
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120955
HALT operation received from [0][1][0] at cycle 120981
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 6971206
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121345
HALT operation received from [0][1][0] at cycle 121451
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 7092658
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122365
HALT operation received from [0][0][0] at cycle 122987
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 7215646
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121069
HALT operation received from [0][0][0] at cycle 121077
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 7336724
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121959
HALT operation received from [0][0][0] at cycle 122353
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 7459078
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122953
HALT operation received from [0][1][0] at cycle 123143
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 7582222
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121053
HALT operation received from [0][0][0] at cycle 121069
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 7703292
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121163
HALT operation received from [0][0][0] at cycle 121167
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 7824460
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121861
HALT operation received from [0][0][0] at cycle 122067
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 7946528
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121233
HALT operation received from [0][1][0] at cycle 121629
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 8068158
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121063
HALT operation received from [0][1][0] at cycle 121119
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 8189278
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121053
HALT operation received from [0][0][0] at cycle 121241
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 8310520
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121235
HALT operation received from [0][1][0] at cycle 121575
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 8432096
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121177
HALT operation received from [0][1][0] at cycle 121201
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 8553298
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121395
HALT operation received from [0][1][0] at cycle 121733
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 8675032
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121485
HALT operation received from [0][0][0] at cycle 121815
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 8796848
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 123791
HALT operation received from [0][1][0] at cycle 124211
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 8921060
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121551
HALT operation received from [0][0][0] at cycle 121647
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 9042708
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121051
HALT operation received from [0][0][0] at cycle 121153
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 9163862
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121527
HALT operation received from [0][0][0] at cycle 121547
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 9285410
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121357
HALT operation received from [0][1][0] at cycle 121601
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 9407012
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121167
HALT operation received from [0][0][0] at cycle 121205
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 9528218
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121957
HALT operation received from [0][1][0] at cycle 122109
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 9650328
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120957
HALT operation received from [0][1][0] at cycle 120969
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 9771298
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121267
HALT operation received from [0][1][0] at cycle 121297
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 9892596
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120905
HALT operation received from [0][1][0] at cycle 121173
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 10013770
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122831
HALT operation received from [0][1][0] at cycle 122849
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 10136620
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120907
HALT operation received from [0][0][0] at cycle 120989
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 10257610
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121171
HALT operation received from [0][1][0] at cycle 121205
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 10378816
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121227
HALT operation received from [0][0][0] at cycle 121429
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 10500246
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121129
HALT operation received from [0][0][0] at cycle 121151
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 10621398
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120911
HALT operation received from [0][0][0] at cycle 120981
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 10742380
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121229
HALT operation received from [0][0][0] at cycle 121253
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 10863634
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121135
HALT operation received from [0][0][0] at cycle 121285
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 10984920
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120959
HALT operation received from [0][0][0] at cycle 121419
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 11106340
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121255
HALT operation received from [0][1][0] at cycle 121263
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 11227604
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122401
HALT operation received from [0][0][0] at cycle 122727
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 11350332
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121169
HALT operation received from [0][1][0] at cycle 121483
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 11471816
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121127
HALT operation received from [0][0][0] at cycle 121167
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 11592984
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122397
HALT operation received from [0][1][0] at cycle 122471
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 11715456
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121017
HALT operation received from [0][1][0] at cycle 121221
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 11836678
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121329
HALT operation received from [0][1][0] at cycle 121723
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 11958402
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121755
HALT operation received from [0][1][0] at cycle 121895
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 12080298
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122141
HALT operation received from [0][0][0] at cycle 122749
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 12203048
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121423
HALT operation received from [0][1][0] at cycle 121437
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 12324486
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122553
HALT operation received from [0][1][0] at cycle 122709
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 12447196
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121229
HALT operation received from [0][0][0] at cycle 121271
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 12568468
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121017
HALT operation received from [0][1][0] at cycle 121049
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 12689518
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121353
HALT operation received from [0][1][0] at cycle 121409
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 12810928
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120891
HALT operation received from [0][0][0] at cycle 120893
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 12931822
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121047
HALT operation received from [0][0][0] at cycle 121273
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 13053096
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121177
HALT operation received from [0][0][0] at cycle 121297
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 13174394
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121099
HALT operation received from [0][1][0] at cycle 121113
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 13295508
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121153
HALT operation received from [0][1][0] at cycle 121229
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 13416738
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121047
HALT operation received from [0][0][0] at cycle 121053
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 13537792
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121839
HALT operation received from [0][1][0] at cycle 122175
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 13659968
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121011
HALT operation received from [0][0][0] at cycle 121065
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 13781034
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120885
HALT operation received from [0][1][0] at cycle 120885
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 13901920
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121049
HALT operation received from [0][0][0] at cycle 121073
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 14022994
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120891
HALT operation received from [0][1][0] at cycle 120909
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 14143904
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121111
HALT operation received from [0][1][0] at cycle 121251
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 14265156
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120917
HALT operation received from [0][1][0] at cycle 121133
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 14386290
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121327
HALT operation received from [0][0][0] at cycle 121635
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 14507926
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121691
HALT operation received from [0][0][0] at cycle 121715
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 14629642
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120913
HALT operation received from [0][0][0] at cycle 120935
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 14750578
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120885
HALT operation received from [0][0][0] at cycle 120935
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 14871514
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121063
HALT operation received from [0][1][0] at cycle 121337
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 14992852
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120951
HALT operation received from [0][1][0] at cycle 120997
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 15113850
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120961
HALT operation received from [0][1][0] at cycle 121151
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 15235002
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121545
HALT operation received from [0][0][0] at cycle 121967
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 15356970
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121675
HALT operation received from [0][0][0] at cycle 121851
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 15478822
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121053
HALT operation received from [0][1][0] at cycle 121279
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 15600102

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
3139378936 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.011
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f8538144180
Device 1 : LE1 Device ID is 0x7f8538144290
Device 2 : LE1 Device ID is 0x7f85381443a0
Device 3 : LE1 Device ID is 0x7f85381444b0
Device 4 : LE1 Device ID is 0x7f85381445c0
Device 5 : LE1 Device ID is 0x7f85381446d0
Device 6 : LE1 Device ID is 0x7f85381447e0
Device 7 : LE1 Device ID is 0x7f85381448f0
Device 8 : LE1 Device ID is 0x7f8538144a00
Device 9 : LE1 Device ID is 0x7f8538144b10
Device 10 : LE1 Device ID is 0x7f8538144c20
Device 11 : LE1 Device ID is 0x7f8538144d30
Device 12 : LE1 Device ID is 0x7f8538144e40
Device 13 : LE1 Device ID is 0x7f8538144f50
Device 14 : LE1 Device ID is 0x7f8538145060
Device 15 : LE1 Device ID is 0x7f8538145170
Device 16 : LE1 Device ID is 0x7f8538145280
Device 17 : LE1 Device ID is 0x7f8538145390
Device 18 : LE1 Device ID is 0x7f85381454a0
Device 19 : LE1 Device ID is 0x7f85381455b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61907
HALT operation received from [0][2][0] at cycle 61929
HALT operation received from [0][0][0] at cycle 62105
HALT operation received from [0][1][0] at cycle 62331
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 62332
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61309
HALT operation received from [0][3][0] at cycle 61591
HALT operation received from [0][2][0] at cycle 61709
HALT operation received from [0][0][0] at cycle 61921
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 124254
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61701
HALT operation received from [0][0][0] at cycle 61785
HALT operation received from [0][3][0] at cycle 61801
HALT operation received from [0][2][0] at cycle 61803
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 186058
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 61887
HALT operation received from [0][1][0] at cycle 61929
HALT operation received from [0][2][0] at cycle 62169
HALT operation received from [0][3][0] at cycle 62327
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 248386
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61073
HALT operation received from [0][2][0] at cycle 61257
HALT operation received from [0][3][0] at cycle 61263
HALT operation received from [0][0][0] at cycle 61427
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 309814
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 61681
HALT operation received from [0][3][0] at cycle 61731
HALT operation received from [0][1][0] at cycle 61743
HALT operation received from [0][2][0] at cycle 61779
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 371594
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60969
HALT operation received from [0][1][0] at cycle 60979
HALT operation received from [0][0][0] at cycle 61077
HALT operation received from [0][3][0] at cycle 61165
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 432760
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60749
HALT operation received from [0][0][0] at cycle 60969
HALT operation received from [0][1][0] at cycle 61103
HALT operation received from [0][2][0] at cycle 61445
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 494206
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61573
HALT operation received from [0][1][0] at cycle 61821
HALT operation received from [0][2][0] at cycle 61947
HALT operation received from [0][0][0] at cycle 62023
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 556230
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60753
HALT operation received from [0][0][0] at cycle 61169
HALT operation received from [0][3][0] at cycle 61179
HALT operation received from [0][2][0] at cycle 61201
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 617432
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61091
HALT operation received from [0][2][0] at cycle 61179
HALT operation received from [0][0][0] at cycle 61189
HALT operation received from [0][3][0] at cycle 61363
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 678796
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60907
HALT operation received from [0][1][0] at cycle 61117
HALT operation received from [0][2][0] at cycle 61119
HALT operation received from [0][3][0] at cycle 61341
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 740138
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60631
HALT operation received from [0][3][0] at cycle 60741
HALT operation received from [0][2][0] at cycle 60749
HALT operation received from [0][1][0] at cycle 61065
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 801204
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60915
HALT operation received from [0][3][0] at cycle 60915
HALT operation received from [0][2][0] at cycle 60957
HALT operation received from [0][1][0] at cycle 61211
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 862416
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60899
HALT operation received from [0][2][0] at cycle 60933
HALT operation received from [0][0][0] at cycle 61029
HALT operation received from [0][1][0] at cycle 61045
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 923462
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61745
HALT operation received from [0][2][0] at cycle 61781
HALT operation received from [0][0][0] at cycle 62019
HALT operation received from [0][3][0] at cycle 62799
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 986262
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61769
HALT operation received from [0][2][0] at cycle 61897
HALT operation received from [0][3][0] at cycle 62057
HALT operation received from [0][0][0] at cycle 62259
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 1048522
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60529
HALT operation received from [0][3][0] at cycle 60595
HALT operation received from [0][2][0] at cycle 60713
HALT operation received from [0][1][0] at cycle 60857
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 1109380
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60783
HALT operation received from [0][2][0] at cycle 60799
HALT operation received from [0][3][0] at cycle 60837
HALT operation received from [0][0][0] at cycle 60851
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 1170232
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60617
HALT operation received from [0][2][0] at cycle 60777
HALT operation received from [0][0][0] at cycle 60799
HALT operation received from [0][1][0] at cycle 60909
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 1231142
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61009
HALT operation received from [0][2][0] at cycle 61019
HALT operation received from [0][1][0] at cycle 61057
HALT operation received from [0][0][0] at cycle 61337
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 1292480
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60679
HALT operation received from [0][3][0] at cycle 60715
HALT operation received from [0][0][0] at cycle 60815
HALT operation received from [0][1][0] at cycle 60873
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 1353354
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60493
HALT operation received from [0][2][0] at cycle 60525
HALT operation received from [0][1][0] at cycle 60589
HALT operation received from [0][3][0] at cycle 60617
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 1413972
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60675
HALT operation received from [0][3][0] at cycle 60885
HALT operation received from [0][2][0] at cycle 61023
HALT operation received from [0][0][0] at cycle 61221
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 1475194
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60761
HALT operation received from [0][2][0] at cycle 60901
HALT operation received from [0][0][0] at cycle 60999
HALT operation received from [0][3][0] at cycle 61029
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 1536224
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61069
HALT operation received from [0][3][0] at cycle 61389
HALT operation received from [0][0][0] at cycle 61601
HALT operation received from [0][1][0] at cycle 61669
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 1597894
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60559
HALT operation received from [0][0][0] at cycle 60665
HALT operation received from [0][1][0] at cycle 60789
HALT operation received from [0][2][0] at cycle 60813
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 1658708
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60937
HALT operation received from [0][1][0] at cycle 61035
HALT operation received from [0][0][0] at cycle 61055
HALT operation received from [0][2][0] at cycle 61101
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 1719810
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61411
HALT operation received from [0][1][0] at cycle 61415
HALT operation received from [0][0][0] at cycle 61603
HALT operation received from [0][2][0] at cycle 61725
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 1781536
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60649
HALT operation received from [0][1][0] at cycle 60695
HALT operation received from [0][3][0] at cycle 60709
HALT operation received from [0][2][0] at cycle 60853
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 1842390
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60571
HALT operation received from [0][1][0] at cycle 60627
HALT operation received from [0][3][0] at cycle 60641
HALT operation received from [0][2][0] at cycle 60927
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 1903318
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60861
HALT operation received from [0][0][0] at cycle 60937
HALT operation received from [0][2][0] at cycle 60959
HALT operation received from [0][1][0] at cycle 61071
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 1964390
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60599
HALT operation received from [0][1][0] at cycle 60619
HALT operation received from [0][3][0] at cycle 60639
HALT operation received from [0][0][0] at cycle 60655
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 2025046
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60523
HALT operation received from [0][2][0] at cycle 60821
HALT operation received from [0][3][0] at cycle 60823
HALT operation received from [0][1][0] at cycle 60831
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 2085878
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60575
HALT operation received from [0][0][0] at cycle 60707
HALT operation received from [0][1][0] at cycle 60791
HALT operation received from [0][3][0] at cycle 60805
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 2146684
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61197
HALT operation received from [0][3][0] at cycle 61277
HALT operation received from [0][0][0] at cycle 61577
HALT operation received from [0][2][0] at cycle 61613
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 2208298
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60947
HALT operation received from [0][0][0] at cycle 61363
HALT operation received from [0][3][0] at cycle 61435
HALT operation received from [0][1][0] at cycle 61737
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 2270036
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 62025
HALT operation received from [0][0][0] at cycle 62065
HALT operation received from [0][3][0] at cycle 62161
HALT operation received from [0][1][0] at cycle 62419
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 2332456
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60743
HALT operation received from [0][0][0] at cycle 60745
HALT operation received from [0][3][0] at cycle 60873
HALT operation received from [0][1][0] at cycle 61239
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 2393696
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60547
HALT operation received from [0][0][0] at cycle 60573
HALT operation received from [0][2][0] at cycle 60579
HALT operation received from [0][1][0] at cycle 60581
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 2454278
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61065
HALT operation received from [0][1][0] at cycle 61199
HALT operation received from [0][3][0] at cycle 61223
HALT operation received from [0][0][0] at cycle 61391
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 2515670
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60645
HALT operation received from [0][0][0] at cycle 60737
HALT operation received from [0][2][0] at cycle 60779
HALT operation received from [0][3][0] at cycle 60885
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 2576556
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60649
HALT operation received from [0][2][0] at cycle 60775
HALT operation received from [0][0][0] at cycle 60845
HALT operation received from [0][1][0] at cycle 60891
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 2637448
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60849
HALT operation received from [0][2][0] at cycle 61105
HALT operation received from [0][0][0] at cycle 61139
HALT operation received from [0][3][0] at cycle 61237
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 2698686
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60709
HALT operation received from [0][2][0] at cycle 60745
HALT operation received from [0][1][0] at cycle 60771
HALT operation received from [0][3][0] at cycle 60839
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 2759526
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60631
HALT operation received from [0][1][0] at cycle 60767
HALT operation received from [0][3][0] at cycle 60805
HALT operation received from [0][0][0] at cycle 60921
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 2820448
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60665
HALT operation received from [0][3][0] at cycle 60689
HALT operation received from [0][1][0] at cycle 60723
HALT operation received from [0][2][0] at cycle 60793
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 2881242
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60741
HALT operation received from [0][2][0] at cycle 60777
HALT operation received from [0][0][0] at cycle 60875
HALT operation received from [0][1][0] at cycle 60877
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 2942120
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61103
HALT operation received from [0][0][0] at cycle 61219
HALT operation received from [0][1][0] at cycle 61365
HALT operation received from [0][3][0] at cycle 61515
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 3003636
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60503
HALT operation received from [0][3][0] at cycle 60505
HALT operation received from [0][2][0] at cycle 60523
HALT operation received from [0][0][0] at cycle 60525
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 3064162
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61021
HALT operation received from [0][1][0] at cycle 61241
HALT operation received from [0][2][0] at cycle 61465
HALT operation received from [0][0][0] at cycle 61583
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 3125746
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60641
HALT operation received from [0][1][0] at cycle 60749
HALT operation received from [0][0][0] at cycle 60763
HALT operation received from [0][3][0] at cycle 60835
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 3186582
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60695
HALT operation received from [0][0][0] at cycle 60809
HALT operation received from [0][1][0] at cycle 61033
HALT operation received from [0][2][0] at cycle 61155
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 3247738
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60449
HALT operation received from [0][2][0] at cycle 60505
HALT operation received from [0][0][0] at cycle 60759
HALT operation received from [0][1][0] at cycle 60765
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 3308504
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60537
HALT operation received from [0][2][0] at cycle 60603
HALT operation received from [0][0][0] at cycle 60611
HALT operation received from [0][3][0] at cycle 60659
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 3369164
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61713
HALT operation received from [0][0][0] at cycle 61723
HALT operation received from [0][3][0] at cycle 61793
HALT operation received from [0][1][0] at cycle 62047
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 3431212
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60483
HALT operation received from [0][0][0] at cycle 60485
HALT operation received from [0][1][0] at cycle 60489
HALT operation received from [0][3][0] at cycle 60505
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 3491718
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60609
HALT operation received from [0][1][0] at cycle 60721
HALT operation received from [0][3][0] at cycle 60743
HALT operation received from [0][2][0] at cycle 60749
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 3552468
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61127
HALT operation received from [0][1][0] at cycle 61251
HALT operation received from [0][2][0] at cycle 61493
HALT operation received from [0][0][0] at cycle 61507
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 3613976
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60493
HALT operation received from [0][0][0] at cycle 60523
HALT operation received from [0][2][0] at cycle 60567
HALT operation received from [0][1][0] at cycle 60589
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 3674566
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60955
HALT operation received from [0][0][0] at cycle 61007
HALT operation received from [0][1][0] at cycle 61017
HALT operation received from [0][2][0] at cycle 61359
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 3735926
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61435
HALT operation received from [0][1][0] at cycle 61491
HALT operation received from [0][0][0] at cycle 61531
HALT operation received from [0][3][0] at cycle 61665
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 3797592
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60511
HALT operation received from [0][0][0] at cycle 60519
HALT operation received from [0][3][0] at cycle 60555
HALT operation received from [0][2][0] at cycle 60563
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 3858156
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60563
HALT operation received from [0][0][0] at cycle 60573
HALT operation received from [0][2][0] at cycle 60607
HALT operation received from [0][1][0] at cycle 60613
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 3918770
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60887
HALT operation received from [0][2][0] at cycle 60965
HALT operation received from [0][1][0] at cycle 60987
HALT operation received from [0][0][0] at cycle 61115
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 3979886
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60581
HALT operation received from [0][1][0] at cycle 60637
HALT operation received from [0][2][0] at cycle 60665
HALT operation received from [0][3][0] at cycle 61005
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 4040892
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60531
HALT operation received from [0][0][0] at cycle 60545
HALT operation received from [0][3][0] at cycle 60557
HALT operation received from [0][1][0] at cycle 60575
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 4101468
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60499
HALT operation received from [0][0][0] at cycle 60563
HALT operation received from [0][3][0] at cycle 60567
HALT operation received from [0][2][0] at cycle 60691
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 4162160
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60569
HALT operation received from [0][3][0] at cycle 60645
HALT operation received from [0][2][0] at cycle 60679
HALT operation received from [0][1][0] at cycle 60943
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 4223104
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60575
HALT operation received from [0][3][0] at cycle 60605
HALT operation received from [0][1][0] at cycle 60609
HALT operation received from [0][0][0] at cycle 60615
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 4283720
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60555
HALT operation received from [0][3][0] at cycle 60839
HALT operation received from [0][2][0] at cycle 60853
HALT operation received from [0][1][0] at cycle 60907
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 4344628
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60689
HALT operation received from [0][0][0] at cycle 60725
HALT operation received from [0][1][0] at cycle 60809
HALT operation received from [0][2][0] at cycle 61103
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 4405732
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 61789
HALT operation received from [0][2][0] at cycle 62015
HALT operation received from [0][3][0] at cycle 62071
HALT operation received from [0][1][0] at cycle 62153
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 4467886
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60723
HALT operation received from [0][2][0] at cycle 60825
HALT operation received from [0][0][0] at cycle 60835
HALT operation received from [0][3][0] at cycle 60841
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 4528728
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60531
HALT operation received from [0][3][0] at cycle 60533
HALT operation received from [0][2][0] at cycle 60547
HALT operation received from [0][0][0] at cycle 60619
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 4589348
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60701
HALT operation received from [0][3][0] at cycle 60739
HALT operation received from [0][1][0] at cycle 60801
HALT operation received from [0][2][0] at cycle 60859
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 4650208
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60663
HALT operation received from [0][0][0] at cycle 60707
HALT operation received from [0][1][0] at cycle 60759
HALT operation received from [0][3][0] at cycle 60855
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 4711064
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60557
HALT operation received from [0][3][0] at cycle 60577
HALT operation received from [0][1][0] at cycle 60603
HALT operation received from [0][0][0] at cycle 60661
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 4771726
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60899
HALT operation received from [0][2][0] at cycle 60955
HALT operation received from [0][0][0] at cycle 61015
HALT operation received from [0][3][0] at cycle 61223
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 4832950
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60483
HALT operation received from [0][1][0] at cycle 60483
HALT operation received from [0][2][0] at cycle 60487
HALT operation received from [0][3][0] at cycle 60499
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 4893450
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60635
HALT operation received from [0][0][0] at cycle 60645
HALT operation received from [0][1][0] at cycle 60647
HALT operation received from [0][3][0] at cycle 60663
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 4954114
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60457
HALT operation received from [0][0][0] at cycle 60461
HALT operation received from [0][1][0] at cycle 60511
HALT operation received from [0][3][0] at cycle 60675
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 5014790
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61337
HALT operation received from [0][1][0] at cycle 61361
HALT operation received from [0][3][0] at cycle 61501
HALT operation received from [0][0][0] at cycle 61507
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 5076298
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60453
HALT operation received from [0][1][0] at cycle 60455
HALT operation received from [0][3][0] at cycle 60465
HALT operation received from [0][0][0] at cycle 60549
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 5136848
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60563
HALT operation received from [0][2][0] at cycle 60573
HALT operation received from [0][0][0] at cycle 60611
HALT operation received from [0][1][0] at cycle 60655
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 5197504
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60583
HALT operation received from [0][1][0] at cycle 60657
HALT operation received from [0][0][0] at cycle 60705
HALT operation received from [0][2][0] at cycle 60737
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 5258242
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60549
HALT operation received from [0][2][0] at cycle 60565
HALT operation received from [0][3][0] at cycle 60593
HALT operation received from [0][0][0] at cycle 60599
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 5318842
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60449
HALT operation received from [0][2][0] at cycle 60449
HALT operation received from [0][3][0] at cycle 60475
HALT operation received from [0][0][0] at cycle 60545
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 5379388
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60545
HALT operation received from [0][0][0] at cycle 60567
HALT operation received from [0][1][0] at cycle 60697
HALT operation received from [0][2][0] at cycle 60699
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 5440088
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60539
HALT operation received from [0][0][0] at cycle 60567
HALT operation received from [0][1][0] at cycle 60609
HALT operation received from [0][2][0] at cycle 60731
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 5500820
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60481
HALT operation received from [0][1][0] at cycle 60491
HALT operation received from [0][2][0] at cycle 60539
HALT operation received from [0][0][0] at cycle 60893
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 5561714
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60615
HALT operation received from [0][3][0] at cycle 60615
HALT operation received from [0][2][0] at cycle 60653
HALT operation received from [0][1][0] at cycle 60661
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 5622376
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61175
HALT operation received from [0][3][0] at cycle 61239
HALT operation received from [0][2][0] at cycle 61251
HALT operation received from [0][0][0] at cycle 61489
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 5683866
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60543
HALT operation received from [0][3][0] at cycle 60609
HALT operation received from [0][2][0] at cycle 60639
HALT operation received from [0][1][0] at cycle 60887
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 5744754
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60527
HALT operation received from [0][3][0] at cycle 60551
HALT operation received from [0][1][0] at cycle 60589
HALT operation received from [0][2][0] at cycle 60653
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 5805408
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61149
HALT operation received from [0][0][0] at cycle 61173
HALT operation received from [0][2][0] at cycle 61237
HALT operation received from [0][3][0] at cycle 61335
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 5866744
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60505
HALT operation received from [0][0][0] at cycle 60525
HALT operation received from [0][3][0] at cycle 60539
HALT operation received from [0][1][0] at cycle 60695
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 5927440
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60645
HALT operation received from [0][0][0] at cycle 60697
HALT operation received from [0][1][0] at cycle 60853
HALT operation received from [0][3][0] at cycle 60883
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 5988324
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60859
HALT operation received from [0][0][0] at cycle 60909
HALT operation received from [0][1][0] at cycle 60935
HALT operation received from [0][3][0] at cycle 60973
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 6049298
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60987
HALT operation received from [0][3][0] at cycle 61167
HALT operation received from [0][2][0] at cycle 61223
HALT operation received from [0][0][0] at cycle 61539
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 6110838
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60659
HALT operation received from [0][0][0] at cycle 60707
HALT operation received from [0][2][0] at cycle 60729
HALT operation received from [0][1][0] at cycle 60791
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 6171630
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 61193
HALT operation received from [0][3][0] at cycle 61355
HALT operation received from [0][1][0] at cycle 61367
HALT operation received from [0][2][0] at cycle 61373
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 6233004
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60609
HALT operation received from [0][2][0] at cycle 60631
HALT operation received from [0][1][0] at cycle 60633
HALT operation received from [0][0][0] at cycle 60653
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 6293658
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60509
HALT operation received from [0][3][0] at cycle 60515
HALT operation received from [0][0][0] at cycle 60521
HALT operation received from [0][1][0] at cycle 60547
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 6354206
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60589
HALT operation received from [0][3][0] at cycle 60677
HALT operation received from [0][1][0] at cycle 60745
HALT operation received from [0][0][0] at cycle 60777
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 6414984
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60451
HALT operation received from [0][1][0] at cycle 60451
HALT operation received from [0][3][0] at cycle 60453
HALT operation received from [0][2][0] at cycle 60455
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 6475440
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60451
HALT operation received from [0][1][0] at cycle 60609
HALT operation received from [0][0][0] at cycle 60623
HALT operation received from [0][2][0] at cycle 60663
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 6536104
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60533
HALT operation received from [0][1][0] at cycle 60553
HALT operation received from [0][3][0] at cycle 60637
HALT operation received from [0][0][0] at cycle 60777
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 6596882
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60513
HALT operation received from [0][0][0] at cycle 60525
HALT operation received from [0][2][0] at cycle 60587
HALT operation received from [0][1][0] at cycle 60613
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 6657496
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60557
HALT operation received from [0][0][0] at cycle 60609
HALT operation received from [0][3][0] at cycle 60615
HALT operation received from [0][1][0] at cycle 60627
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 6718124
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60525
HALT operation received from [0][2][0] at cycle 60527
HALT operation received from [0][1][0] at cycle 60535
HALT operation received from [0][0][0] at cycle 60539
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 6778664
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60703
HALT operation received from [0][3][0] at cycle 60975
HALT operation received from [0][0][0] at cycle 61149
HALT operation received from [0][1][0] at cycle 61213
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 6839878
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60507
HALT operation received from [0][0][0] at cycle 60511
HALT operation received from [0][3][0] at cycle 60517
HALT operation received from [0][2][0] at cycle 60567
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 6900446
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60449
HALT operation received from [0][1][0] at cycle 60449
HALT operation received from [0][2][0] at cycle 60449
HALT operation received from [0][3][0] at cycle 60449
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 6960896
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60527
HALT operation received from [0][0][0] at cycle 60529
HALT operation received from [0][3][0] at cycle 60535
HALT operation received from [0][2][0] at cycle 60557
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 7021454
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60449
HALT operation received from [0][0][0] at cycle 60455
HALT operation received from [0][3][0] at cycle 60455
HALT operation received from [0][1][0] at cycle 60467
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 7081922
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60487
HALT operation received from [0][2][0] at cycle 60523
HALT operation received from [0][0][0] at cycle 60601
HALT operation received from [0][1][0] at cycle 60777
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 7142700
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60461
HALT operation received from [0][2][0] at cycle 60469
HALT operation received from [0][3][0] at cycle 60471
HALT operation received from [0][1][0] at cycle 60675
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 7203376
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60595
HALT operation received from [0][0][0] at cycle 60733
HALT operation received from [0][1][0] at cycle 60745
HALT operation received from [0][2][0] at cycle 60915
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 7264292
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60737
HALT operation received from [0][0][0] at cycle 60759
HALT operation received from [0][1][0] at cycle 60967
HALT operation received from [0][2][0] at cycle 60969
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 7325262
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60449
HALT operation received from [0][0][0] at cycle 60453
HALT operation received from [0][3][0] at cycle 60477
HALT operation received from [0][2][0] at cycle 60495
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 7385758
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60449
HALT operation received from [0][1][0] at cycle 60449
HALT operation received from [0][3][0] at cycle 60449
HALT operation received from [0][2][0] at cycle 60499
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 7446258
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60503
HALT operation received from [0][2][0] at cycle 60573
HALT operation received from [0][1][0] at cycle 60671
HALT operation received from [0][3][0] at cycle 60679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 7506938
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60481
HALT operation received from [0][0][0] at cycle 60483
HALT operation received from [0][3][0] at cycle 60497
HALT operation received from [0][1][0] at cycle 60513
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 7567452
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60471
HALT operation received from [0][0][0] at cycle 60475
HALT operation received from [0][2][0] at cycle 60499
HALT operation received from [0][1][0] at cycle 60693
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 7628146
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60767
HALT operation received from [0][0][0] at cycle 60785
HALT operation received from [0][3][0] at cycle 60791
HALT operation received from [0][2][0] at cycle 61195
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 7689342
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60835
HALT operation received from [0][1][0] at cycle 60853
HALT operation received from [0][2][0] at cycle 60921
HALT operation received from [0][0][0] at cycle 60943
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 7750286
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60483
HALT operation received from [0][1][0] at cycle 60559
HALT operation received from [0][2][0] at cycle 60583
HALT operation received from [0][3][0] at cycle 60733
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 7811020

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
889265912 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f1384294180
Device 1 : LE1 Device ID is 0x7f1384294290
Device 2 : LE1 Device ID is 0x7f13842943a0
Device 3 : LE1 Device ID is 0x7f13842944b0
Device 4 : LE1 Device ID is 0x7f13842945c0
Device 5 : LE1 Device ID is 0x7f13842946d0
Device 6 : LE1 Device ID is 0x7f13842947e0
Device 7 : LE1 Device ID is 0x7f13842948f0
Device 8 : LE1 Device ID is 0x7f1384294a00
Device 9 : LE1 Device ID is 0x7f1384294b10
Device 10 : LE1 Device ID is 0x7f1384294c20
Device 11 : LE1 Device ID is 0x7f1384294d30
Device 12 : LE1 Device ID is 0x7f1384294e40
Device 13 : LE1 Device ID is 0x7f1384294f50
Device 14 : LE1 Device ID is 0x7f1384295060
Device 15 : LE1 Device ID is 0x7f1384295170
Device 16 : LE1 Device ID is 0x7f1384295280
Device 17 : LE1 Device ID is 0x7f1384295390
Device 18 : LE1 Device ID is 0x7f13842954a0
Device 19 : LE1 Device ID is 0x7f13842955b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Error: clGetEventEventInfo Failed with Error Code: Error code : CL_INVALID_EVENT
Location : SDKCommon.cpp:104
Error: WaitForEventAndRelease(writeEvt) Failed
Location : FloydWarshall.cpp:281
Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f4e6221c180
Device 1 : LE1 Device ID is 0x7f4e6221c290
Device 2 : LE1 Device ID is 0x7f4e6221c3a0
Device 3 : LE1 Device ID is 0x7f4e6221c4b0
Device 4 : LE1 Device ID is 0x7f4e6221c5c0
Device 5 : LE1 Device ID is 0x7f4e6221c6d0
Device 6 : LE1 Device ID is 0x7f4e6221c7e0
Device 7 : LE1 Device ID is 0x7f4e6221c8f0
Device 8 : LE1 Device ID is 0x7f4e6221ca00
Device 9 : LE1 Device ID is 0x7f4e6221cb10
Device 10 : LE1 Device ID is 0x7f4e6221cc20
Device 11 : LE1 Device ID is 0x7f4e6221cd30
Device 12 : LE1 Device ID is 0x7f4e6221ce40
Device 13 : LE1 Device ID is 0x7f4e6221cf50
Device 14 : LE1 Device ID is 0x7f4e6221d060
Device 15 : LE1 Device ID is 0x7f4e6221d170
Device 16 : LE1 Device ID is 0x7f4e6221d280
Device 17 : LE1 Device ID is 0x7f4e6221d390
Device 18 : LE1 Device ID is 0x7f4e6221d4a0
Device 19 : LE1 Device ID is 0x7f4e6221d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Error: clGetEventEventInfo Failed with Error Code: Error code : CL_INVALID_EVENT
Location : SDKCommon.cpp:104
Error: WaitForEventAndRelease(writeEvt) Failed
Location : FloydWarshall.cpp:281
Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fd167cac180
Device 1 : LE1 Device ID is 0x7fd167cac290
Device 2 : LE1 Device ID is 0x7fd167cac3a0
Device 3 : LE1 Device ID is 0x7fd167cac4b0
Device 4 : LE1 Device ID is 0x7fd167cac5c0
Device 5 : LE1 Device ID is 0x7fd167cac6d0
Device 6 : LE1 Device ID is 0x7fd167cac7e0
Device 7 : LE1 Device ID is 0x7fd167cac8f0
Device 8 : LE1 Device ID is 0x7fd167caca00
Device 9 : LE1 Device ID is 0x7fd167cacb10
Device 10 : LE1 Device ID is 0x7fd167cacc20
Device 11 : LE1 Device ID is 0x7fd167cacd30
Device 12 : LE1 Device ID is 0x7fd167cace40
Device 13 : LE1 Device ID is 0x7fd167cacf50
Device 14 : LE1 Device ID is 0x7fd167cad060
Device 15 : LE1 Device ID is 0x7fd167cad170
Device 16 : LE1 Device ID is 0x7fd167cad280
Device 17 : LE1 Device ID is 0x7fd167cad390
Device 18 : LE1 Device ID is 0x7fd167cad4a0
Device 19 : LE1 Device ID is 0x7fd167cad5b0
Executing kernel for 1 iterations
-------------------------------------------
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199400
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 199401
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 197658
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 397060
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 198218
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 595279
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199440
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 794720
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196148
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 990869
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 198062
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 1188932
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195318
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 1384251
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195394
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 1579646
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 198492
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 1778139
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195430
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 1973570
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195950
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 2169521
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195612
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 2365134
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194314
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 2559449
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195126
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 2754576
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195034
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 2949611
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199472
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 3149084
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199110
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 3348195
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193822
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 3542018
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194398
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 3736417
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194230
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 3930648
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195550
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 4126199
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194210
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 4320410
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193352
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 4513763
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194932
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 4708696
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194818
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 4903515
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196856
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 5100372
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193954
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 5294327
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195256
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 5489584
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 197282
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 5686867
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194034
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 5880902
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193894
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 6074797
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194956
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 6269754
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193640
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 6463395
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194126
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 6657522
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194006
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 6851529
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196792
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 7048322
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 7244933
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199798
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 7444732
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194728
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 7639461
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193408
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 7832870
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196006
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 8028877
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194174
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 8223052
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194288
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 8417341
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195458
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 8612800
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194192
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 8806993
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194252
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 9001246
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193998
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 9195245
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194398
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 9389644
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196330
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 9585975
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193184
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 9779160
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196438
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 9975599
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194116
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 10169716
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194820
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 10364537
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193606
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 10558144
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193538
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 10751683
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 198404
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 10950088
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193090
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 11143179
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193950
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 11337130
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196506
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 11533637
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193300
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 11726938
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195466
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 11922405
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 197250
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 12119656
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193276
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 12312933
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193484
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 12506418
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195082
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 12701501
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194016
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 12895518
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 13088855
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193448
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 13282304
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193964
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 13476269
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193532
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 13669802
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194282
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 13864085
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194454
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 14058540
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199156
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 14257697
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194352
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 14452050
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193358
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 14645409
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194228
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 14839638
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194112
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 15033751
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193526
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 15227278
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195220
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 15422499
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193080
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 15615580
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193718
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 15809299
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193232
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 16002532
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196834
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 16199367
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193050
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 16392418
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193530
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 16585949
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193810
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 16779760
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193434
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 16973195
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193046
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 17166242
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193636
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 17359879
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193574
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 17553454
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193532
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 17746987
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193672
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 17940660
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196282
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 18136943
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193806
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 18330750
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193448
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 18524199
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196022
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 18720222
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193392
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 18913615
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194206
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 19107822
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194804
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 19302627
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196044
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 19498672
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194014
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 19692687
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196416
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 19889104
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193654
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 20082759
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193220
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 20275980
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193916
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 20469897
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 192938
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 20662836
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193474
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 20856311
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193628
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 21049940
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193366
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 21243307
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193536
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 21436844
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193254
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 21630099
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195168
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 21825268
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193230
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 22018499
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 192924
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 22211424
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193276
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 22404701
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 192954
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 22597656
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193516
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 22791173
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193204
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 22984378
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194116
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 23178495
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194560
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 23373056
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193002
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 23566059
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 192974
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 23759034
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193554
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 23952589
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193102
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 24145692
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193266
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 24338959
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194666
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 24533626
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194680
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 24728307
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193486
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 24921794

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
1689755384 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.011
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f9bf7d1c180
Device 1 : LE1 Device ID is 0x7f9bf7d1c290
Device 2 : LE1 Device ID is 0x7f9bf7d1c3a0
Device 3 : LE1 Device ID is 0x7f9bf7d1c4b0
Device 4 : LE1 Device ID is 0x7f9bf7d1c5c0
Device 5 : LE1 Device ID is 0x7f9bf7d1c6d0
Device 6 : LE1 Device ID is 0x7f9bf7d1c7e0
Device 7 : LE1 Device ID is 0x7f9bf7d1c8f0
Device 8 : LE1 Device ID is 0x7f9bf7d1ca00
Device 9 : LE1 Device ID is 0x7f9bf7d1cb10
Device 10 : LE1 Device ID is 0x7f9bf7d1cc20
Device 11 : LE1 Device ID is 0x7f9bf7d1cd30
Device 12 : LE1 Device ID is 0x7f9bf7d1ce40
Device 13 : LE1 Device ID is 0x7f9bf7d1cf50
Device 14 : LE1 Device ID is 0x7f9bf7d1d060
Device 15 : LE1 Device ID is 0x7f9bf7d1d170
Device 16 : LE1 Device ID is 0x7f9bf7d1d280
Device 17 : LE1 Device ID is 0x7f9bf7d1d390
Device 18 : LE1 Device ID is 0x7f9bf7d1d4a0
Device 19 : LE1 Device ID is 0x7f9bf7d1d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99604
HALT operation received from [0][1][0] at cycle 99808
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 99809
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 98470
HALT operation received from [0][0][0] at cycle 99200
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 199010
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 99072
HALT operation received from [0][0][0] at cycle 99158
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 298169
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99626
HALT operation received from [0][1][0] at cycle 99826
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 397996
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97906
HALT operation received from [0][0][0] at cycle 98254
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 496251
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99030
HALT operation received from [0][1][0] at cycle 99044
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 595296
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97616
HALT operation received from [0][1][0] at cycle 97714
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 693011
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97422
HALT operation received from [0][0][0] at cycle 97984
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 790996
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 98964
HALT operation received from [0][0][0] at cycle 99540
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 890537
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97502
HALT operation received from [0][0][0] at cycle 97940
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 988478
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97938
HALT operation received from [0][1][0] at cycle 98024
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 1086503
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97596
HALT operation received from [0][1][0] at cycle 98028
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1184532
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96950
HALT operation received from [0][1][0] at cycle 97376
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1281909
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97442
HALT operation received from [0][1][0] at cycle 97696
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1379606
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97514
HALT operation received from [0][0][0] at cycle 97532
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1477139
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99370
HALT operation received from [0][1][0] at cycle 100114
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 1577254
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 99396
HALT operation received from [0][0][0] at cycle 99726
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 1676981
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96812
HALT operation received from [0][1][0] at cycle 97022
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 1774004
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97190
HALT operation received from [0][0][0] at cycle 97220
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 1871225
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97096
HALT operation received from [0][0][0] at cycle 97146
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 1968372
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97636
HALT operation received from [0][0][0] at cycle 97926
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 2066299
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97064
HALT operation received from [0][1][0] at cycle 97158
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 2163458
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96588
HALT operation received from [0][1][0] at cycle 96776
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 2260235
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97130
HALT operation received from [0][0][0] at cycle 97814
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 2358050
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97360
HALT operation received from [0][0][0] at cycle 97470
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 2455521
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 98240
HALT operation received from [0][1][0] at cycle 98628
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 2554150
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96918
HALT operation received from [0][0][0] at cycle 97048
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 2651199
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97542
HALT operation received from [0][0][0] at cycle 97726
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 2748926
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 98396
HALT operation received from [0][0][0] at cycle 98898
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 2847825
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96974
HALT operation received from [0][0][0] at cycle 97072
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 2944898
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96838
HALT operation received from [0][0][0] at cycle 97068
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 3041967
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97466
HALT operation received from [0][1][0] at cycle 97502
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 3139470
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96824
HALT operation received from [0][1][0] at cycle 96828
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 3236299
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96914
HALT operation received from [0][1][0] at cycle 97224
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 3333524
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96852
HALT operation received from [0][1][0] at cycle 97166
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 3430691
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 98044
HALT operation received from [0][0][0] at cycle 98760
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 3529452
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97880
HALT operation received from [0][1][0] at cycle 98742
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 3628195
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99660
HALT operation received from [0][1][0] at cycle 100150
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 3728346
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97058
HALT operation received from [0][1][0] at cycle 97682
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 3826029
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96698
HALT operation received from [0][0][0] at cycle 96722
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 3922752
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97992
HALT operation received from [0][0][0] at cycle 98026
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 4020779
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97086
HALT operation received from [0][1][0] at cycle 97100
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 4117880
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97110
HALT operation received from [0][0][0] at cycle 97190
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 4215071
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97656
HALT operation received from [0][0][0] at cycle 97814
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 4312886
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97024
HALT operation received from [0][1][0] at cycle 97180
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 4410067
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97122
HALT operation received from [0][1][0] at cycle 97142
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 4507210
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96982
HALT operation received from [0][0][0] at cycle 97028
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 4604239
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97188
HALT operation received from [0][0][0] at cycle 97222
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 4701462
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97892
HALT operation received from [0][1][0] at cycle 98450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 4799913
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96578
HALT operation received from [0][0][0] at cycle 96618
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 4896532
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97832
HALT operation received from [0][0][0] at cycle 98618
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 4995151
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96974
HALT operation received from [0][1][0] at cycle 97154
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 5092306
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97298
HALT operation received from [0][0][0] at cycle 97534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 5189841
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96784
HALT operation received from [0][0][0] at cycle 96834
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 5286676
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96766
HALT operation received from [0][0][0] at cycle 96784
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 5383461
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99006
HALT operation received from [0][1][0] at cycle 99410
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 5482872
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96538
HALT operation received from [0][1][0] at cycle 96564
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 5579437
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96928
HALT operation received from [0][1][0] at cycle 97034
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 5676472
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97948
HALT operation received from [0][0][0] at cycle 98570
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 5775043
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96652
HALT operation received from [0][0][0] at cycle 96660
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 5871704
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97542
HALT operation received from [0][0][0] at cycle 97936
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 5969641
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 98536
HALT operation received from [0][1][0] at cycle 98726
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 6068368
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96636
HALT operation received from [0][0][0] at cycle 96652
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 6165021
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96746
HALT operation received from [0][0][0] at cycle 96750
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 6261772
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97444
HALT operation received from [0][0][0] at cycle 97650
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 6359423
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96816
HALT operation received from [0][1][0] at cycle 97212
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 6456636
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96646
HALT operation received from [0][1][0] at cycle 96702
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 6553339
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96636
HALT operation received from [0][0][0] at cycle 96824
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 6650164
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96818
HALT operation received from [0][1][0] at cycle 97158
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 6747323
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96760
HALT operation received from [0][1][0] at cycle 96784
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 6844108
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96978
HALT operation received from [0][1][0] at cycle 97316
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 6941425
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97068
HALT operation received from [0][0][0] at cycle 97398
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 7038824
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99374
HALT operation received from [0][1][0] at cycle 99794
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 7138619
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97134
HALT operation received from [0][0][0] at cycle 97230
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 7235850
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96634
HALT operation received from [0][0][0] at cycle 96736
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 7332587
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97110
HALT operation received from [0][0][0] at cycle 97130
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 7429718
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96940
HALT operation received from [0][1][0] at cycle 97184
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 7526903
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96750
HALT operation received from [0][0][0] at cycle 96788
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 7623692
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97540
HALT operation received from [0][1][0] at cycle 97692
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 7721385
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96540
HALT operation received from [0][1][0] at cycle 96552
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 7817938
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96850
HALT operation received from [0][1][0] at cycle 96880
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 7914819
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96488
HALT operation received from [0][1][0] at cycle 96756
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 8011576
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 98414
HALT operation received from [0][1][0] at cycle 98432
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 8110009
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96490
HALT operation received from [0][0][0] at cycle 96572
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 8206582
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96754
HALT operation received from [0][1][0] at cycle 96788
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 8303371
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96810
HALT operation received from [0][0][0] at cycle 97012
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 8400384
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96712
HALT operation received from [0][0][0] at cycle 96734
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 8497119
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96494
HALT operation received from [0][0][0] at cycle 96564
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 8593684
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96812
HALT operation received from [0][0][0] at cycle 96836
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 8690521
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96718
HALT operation received from [0][0][0] at cycle 96868
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 8787390
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96542
HALT operation received from [0][0][0] at cycle 97002
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 8884393
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96838
HALT operation received from [0][1][0] at cycle 96846
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 8981240
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97984
HALT operation received from [0][0][0] at cycle 98310
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 9079551
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96752
HALT operation received from [0][1][0] at cycle 97066
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 9176618
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96710
HALT operation received from [0][0][0] at cycle 96750
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 9273369
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97980
HALT operation received from [0][1][0] at cycle 98054
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 9371424
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96600
HALT operation received from [0][1][0] at cycle 96804
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 9468229
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96912
HALT operation received from [0][1][0] at cycle 97306
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 9565536
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97338
HALT operation received from [0][1][0] at cycle 97478
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 9663015
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97724
HALT operation received from [0][0][0] at cycle 98332
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 9761348
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97006
HALT operation received from [0][1][0] at cycle 97020
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 9858369
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 98136
HALT operation received from [0][1][0] at cycle 98292
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 9956662
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96812
HALT operation received from [0][0][0] at cycle 96854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 10053517
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96600
HALT operation received from [0][1][0] at cycle 96632
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 10150150
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96936
HALT operation received from [0][1][0] at cycle 96992
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 10247143
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96474
HALT operation received from [0][0][0] at cycle 96476
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 10343620
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96630
HALT operation received from [0][0][0] at cycle 96856
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 10440477
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96760
HALT operation received from [0][0][0] at cycle 96880
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 10537358
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96682
HALT operation received from [0][1][0] at cycle 96696
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 10634055
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96736
HALT operation received from [0][1][0] at cycle 96812
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 10730868
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96630
HALT operation received from [0][0][0] at cycle 96636
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 10827505
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97422
HALT operation received from [0][1][0] at cycle 97758
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 10925264
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96594
HALT operation received from [0][0][0] at cycle 96648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 11021913
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96468
HALT operation received from [0][1][0] at cycle 96468
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 11118382
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96632
HALT operation received from [0][0][0] at cycle 96656
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 11215039
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96474
HALT operation received from [0][1][0] at cycle 96492
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 11311532
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96694
HALT operation received from [0][1][0] at cycle 96834
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 11408367
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96500
HALT operation received from [0][1][0] at cycle 96716
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 11505084
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96910
HALT operation received from [0][0][0] at cycle 97218
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 11602303
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97274
HALT operation received from [0][0][0] at cycle 97298
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 11699602
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96496
HALT operation received from [0][0][0] at cycle 96518
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 11796121
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96468
HALT operation received from [0][0][0] at cycle 96518
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 11892640
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96646
HALT operation received from [0][1][0] at cycle 96920
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 11989561
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96534
HALT operation received from [0][1][0] at cycle 96580
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 12086142
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96544
HALT operation received from [0][1][0] at cycle 96734
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 12182877
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97128
HALT operation received from [0][0][0] at cycle 97550
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 12280428
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97258
HALT operation received from [0][0][0] at cycle 97434
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 12377863
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96636
HALT operation received from [0][1][0] at cycle 96862
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 12474726

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
4106133240 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.019
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7ff3740f4180
Device 1 : LE1 Device ID is 0x7ff3740f4290
Device 2 : LE1 Device ID is 0x7ff3740f43a0
Device 3 : LE1 Device ID is 0x7ff3740f44b0
Device 4 : LE1 Device ID is 0x7ff3740f45c0
Device 5 : LE1 Device ID is 0x7ff3740f46d0
Device 6 : LE1 Device ID is 0x7ff3740f47e0
Device 7 : LE1 Device ID is 0x7ff3740f48f0
Device 8 : LE1 Device ID is 0x7ff3740f4a00
Device 9 : LE1 Device ID is 0x7ff3740f4b10
Device 10 : LE1 Device ID is 0x7ff3740f4c20
Device 11 : LE1 Device ID is 0x7ff3740f4d30
Device 12 : LE1 Device ID is 0x7ff3740f4e40
Device 13 : LE1 Device ID is 0x7ff3740f4f50
Device 14 : LE1 Device ID is 0x7ff3740f5060
Device 15 : LE1 Device ID is 0x7ff3740f5170
Device 16 : LE1 Device ID is 0x7ff3740f5280
Device 17 : LE1 Device ID is 0x7ff3740f5390
Device 18 : LE1 Device ID is 0x7ff3740f54a0
Device 19 : LE1 Device ID is 0x7ff3740f55b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 49698
HALT operation received from [0][2][0] at cycle 49720
HALT operation received from [0][0][0] at cycle 49896
HALT operation received from [0][1][0] at cycle 50122
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 50123
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 49100
HALT operation received from [0][3][0] at cycle 49382
HALT operation received from [0][2][0] at cycle 49500
HALT operation received from [0][0][0] at cycle 49712
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 99836
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 49492
HALT operation received from [0][0][0] at cycle 49576
HALT operation received from [0][3][0] at cycle 49592
HALT operation received from [0][2][0] at cycle 49594
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 149431
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 49678
HALT operation received from [0][1][0] at cycle 49720
HALT operation received from [0][2][0] at cycle 49960
HALT operation received from [0][3][0] at cycle 50118
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 199550
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48864
HALT operation received from [0][2][0] at cycle 49048
HALT operation received from [0][3][0] at cycle 49054
HALT operation received from [0][0][0] at cycle 49218
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 248769
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 49472
HALT operation received from [0][3][0] at cycle 49522
HALT operation received from [0][1][0] at cycle 49534
HALT operation received from [0][2][0] at cycle 49570
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 298340
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48760
HALT operation received from [0][1][0] at cycle 48770
HALT operation received from [0][0][0] at cycle 48868
HALT operation received from [0][3][0] at cycle 48956
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 347297
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48540
HALT operation received from [0][0][0] at cycle 48760
HALT operation received from [0][1][0] at cycle 48894
HALT operation received from [0][2][0] at cycle 49236
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 396534
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 49364
HALT operation received from [0][1][0] at cycle 49612
HALT operation received from [0][2][0] at cycle 49738
HALT operation received from [0][0][0] at cycle 49814
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 446349
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48544
HALT operation received from [0][0][0] at cycle 48960
HALT operation received from [0][3][0] at cycle 48970
HALT operation received from [0][2][0] at cycle 48992
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 495342
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48882
HALT operation received from [0][2][0] at cycle 48970
HALT operation received from [0][0][0] at cycle 48980
HALT operation received from [0][3][0] at cycle 49154
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 544497
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48698
HALT operation received from [0][1][0] at cycle 48908
HALT operation received from [0][2][0] at cycle 48910
HALT operation received from [0][3][0] at cycle 49132
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 593630
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48422
HALT operation received from [0][3][0] at cycle 48532
HALT operation received from [0][2][0] at cycle 48540
HALT operation received from [0][1][0] at cycle 48856
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 642487
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48706
HALT operation received from [0][3][0] at cycle 48706
HALT operation received from [0][2][0] at cycle 48748
HALT operation received from [0][1][0] at cycle 49002
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 691490
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48690
HALT operation received from [0][2][0] at cycle 48724
HALT operation received from [0][0][0] at cycle 48820
HALT operation received from [0][1][0] at cycle 48836
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 740327
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 49536
HALT operation received from [0][2][0] at cycle 49572
HALT operation received from [0][0][0] at cycle 49810
HALT operation received from [0][3][0] at cycle 50590
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 790918
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 49560
HALT operation received from [0][2][0] at cycle 49688
HALT operation received from [0][3][0] at cycle 49848
HALT operation received from [0][0][0] at cycle 50050
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 840969
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48320
HALT operation received from [0][3][0] at cycle 48386
HALT operation received from [0][2][0] at cycle 48504
HALT operation received from [0][1][0] at cycle 48648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 889618
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48574
HALT operation received from [0][2][0] at cycle 48590
HALT operation received from [0][3][0] at cycle 48628
HALT operation received from [0][0][0] at cycle 48642
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 938261
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48408
HALT operation received from [0][2][0] at cycle 48568
HALT operation received from [0][0][0] at cycle 48590
HALT operation received from [0][1][0] at cycle 48700
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 986962
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48800
HALT operation received from [0][2][0] at cycle 48810
HALT operation received from [0][1][0] at cycle 48848
HALT operation received from [0][0][0] at cycle 49128
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 1036091
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48470
HALT operation received from [0][3][0] at cycle 48506
HALT operation received from [0][0][0] at cycle 48606
HALT operation received from [0][1][0] at cycle 48664
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 1084756
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48284
HALT operation received from [0][2][0] at cycle 48316
HALT operation received from [0][1][0] at cycle 48380
HALT operation received from [0][3][0] at cycle 48408
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 1133165
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48466
HALT operation received from [0][3][0] at cycle 48676
HALT operation received from [0][2][0] at cycle 48814
HALT operation received from [0][0][0] at cycle 49012
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 1182178
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48552
HALT operation received from [0][2][0] at cycle 48692
HALT operation received from [0][0][0] at cycle 48790
HALT operation received from [0][3][0] at cycle 48820
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 1230999
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48860
HALT operation received from [0][3][0] at cycle 49180
HALT operation received from [0][0][0] at cycle 49392
HALT operation received from [0][1][0] at cycle 49460
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 1280460
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48350
HALT operation received from [0][0][0] at cycle 48456
HALT operation received from [0][1][0] at cycle 48580
HALT operation received from [0][2][0] at cycle 48604
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 1329065
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48728
HALT operation received from [0][1][0] at cycle 48826
HALT operation received from [0][0][0] at cycle 48846
HALT operation received from [0][2][0] at cycle 48892
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 1377958
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 49202
HALT operation received from [0][1][0] at cycle 49206
HALT operation received from [0][0][0] at cycle 49394
HALT operation received from [0][2][0] at cycle 49516
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 1427475
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48440
HALT operation received from [0][1][0] at cycle 48486
HALT operation received from [0][3][0] at cycle 48500
HALT operation received from [0][2][0] at cycle 48644
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 1476120
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48362
HALT operation received from [0][1][0] at cycle 48418
HALT operation received from [0][3][0] at cycle 48432
HALT operation received from [0][2][0] at cycle 48718
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 1524839
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48652
HALT operation received from [0][0][0] at cycle 48728
HALT operation received from [0][2][0] at cycle 48750
HALT operation received from [0][1][0] at cycle 48862
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 1573702
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48390
HALT operation received from [0][1][0] at cycle 48410
HALT operation received from [0][3][0] at cycle 48430
HALT operation received from [0][0][0] at cycle 48446
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 1622149
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48314
HALT operation received from [0][2][0] at cycle 48612
HALT operation received from [0][3][0] at cycle 48614
HALT operation received from [0][1][0] at cycle 48622
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 1670772
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48366
HALT operation received from [0][0][0] at cycle 48498
HALT operation received from [0][1][0] at cycle 48582
HALT operation received from [0][3][0] at cycle 48596
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 1719369
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48988
HALT operation received from [0][3][0] at cycle 49068
HALT operation received from [0][0][0] at cycle 49368
HALT operation received from [0][2][0] at cycle 49404
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 1768774
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48738
HALT operation received from [0][0][0] at cycle 49154
HALT operation received from [0][3][0] at cycle 49226
HALT operation received from [0][1][0] at cycle 49528
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 1818303
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 49816
HALT operation received from [0][0][0] at cycle 49856
HALT operation received from [0][3][0] at cycle 49952
HALT operation received from [0][1][0] at cycle 50210
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 1868514
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48534
HALT operation received from [0][0][0] at cycle 48536
HALT operation received from [0][3][0] at cycle 48664
HALT operation received from [0][1][0] at cycle 49030
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 1917545
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48338
HALT operation received from [0][0][0] at cycle 48364
HALT operation received from [0][2][0] at cycle 48370
HALT operation received from [0][1][0] at cycle 48372
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 1965918
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48856
HALT operation received from [0][1][0] at cycle 48990
HALT operation received from [0][3][0] at cycle 49014
HALT operation received from [0][0][0] at cycle 49182
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 2015101
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48436
HALT operation received from [0][0][0] at cycle 48528
HALT operation received from [0][2][0] at cycle 48570
HALT operation received from [0][3][0] at cycle 48676
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 2063778
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48440
HALT operation received from [0][2][0] at cycle 48566
HALT operation received from [0][0][0] at cycle 48636
HALT operation received from [0][1][0] at cycle 48682
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 2112461
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48640
HALT operation received from [0][2][0] at cycle 48896
HALT operation received from [0][0][0] at cycle 48930
HALT operation received from [0][3][0] at cycle 49028
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 2161490
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48500
HALT operation received from [0][2][0] at cycle 48536
HALT operation received from [0][1][0] at cycle 48562
HALT operation received from [0][3][0] at cycle 48630
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 2210121
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48422
HALT operation received from [0][1][0] at cycle 48558
HALT operation received from [0][3][0] at cycle 48596
HALT operation received from [0][0][0] at cycle 48712
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 2258834
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48456
HALT operation received from [0][3][0] at cycle 48480
HALT operation received from [0][1][0] at cycle 48514
HALT operation received from [0][2][0] at cycle 48584
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 2307419
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48532
HALT operation received from [0][2][0] at cycle 48568
HALT operation received from [0][0][0] at cycle 48666
HALT operation received from [0][1][0] at cycle 48668
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 2356088
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48894
HALT operation received from [0][0][0] at cycle 49010
HALT operation received from [0][1][0] at cycle 49156
HALT operation received from [0][3][0] at cycle 49306
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 2405395
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48294
HALT operation received from [0][3][0] at cycle 48296
HALT operation received from [0][2][0] at cycle 48314
HALT operation received from [0][0][0] at cycle 48316
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 2453712
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48812
HALT operation received from [0][1][0] at cycle 49032
HALT operation received from [0][2][0] at cycle 49256
HALT operation received from [0][0][0] at cycle 49374
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 2503087
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48432
HALT operation received from [0][1][0] at cycle 48540
HALT operation received from [0][0][0] at cycle 48554
HALT operation received from [0][3][0] at cycle 48626
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 2551714
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48486
HALT operation received from [0][0][0] at cycle 48600
HALT operation received from [0][1][0] at cycle 48824
HALT operation received from [0][2][0] at cycle 48946
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 2600661
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48240
HALT operation received from [0][2][0] at cycle 48296
HALT operation received from [0][0][0] at cycle 48550
HALT operation received from [0][1][0] at cycle 48556
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 2649218
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48328
HALT operation received from [0][2][0] at cycle 48394
HALT operation received from [0][0][0] at cycle 48402
HALT operation received from [0][3][0] at cycle 48450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 2697669
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 49504
HALT operation received from [0][0][0] at cycle 49514
HALT operation received from [0][3][0] at cycle 49584
HALT operation received from [0][1][0] at cycle 49838
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 2747508
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48274
HALT operation received from [0][0][0] at cycle 48276
HALT operation received from [0][1][0] at cycle 48280
HALT operation received from [0][3][0] at cycle 48296
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 2795805
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48400
HALT operation received from [0][1][0] at cycle 48512
HALT operation received from [0][3][0] at cycle 48534
HALT operation received from [0][2][0] at cycle 48540
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 2844346
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48918
HALT operation received from [0][1][0] at cycle 49042
HALT operation received from [0][2][0] at cycle 49284
HALT operation received from [0][0][0] at cycle 49298
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 2893645
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48284
HALT operation received from [0][0][0] at cycle 48314
HALT operation received from [0][2][0] at cycle 48358
HALT operation received from [0][1][0] at cycle 48380
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 2942026
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48746
HALT operation received from [0][0][0] at cycle 48798
HALT operation received from [0][1][0] at cycle 48808
HALT operation received from [0][2][0] at cycle 49150
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 2991177
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 49226
HALT operation received from [0][1][0] at cycle 49282
HALT operation received from [0][0][0] at cycle 49322
HALT operation received from [0][3][0] at cycle 49456
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 3040634
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48302
HALT operation received from [0][0][0] at cycle 48310
HALT operation received from [0][3][0] at cycle 48346
HALT operation received from [0][2][0] at cycle 48354
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 3088989
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48354
HALT operation received from [0][0][0] at cycle 48364
HALT operation received from [0][2][0] at cycle 48398
HALT operation received from [0][1][0] at cycle 48404
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 3137394
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48678
HALT operation received from [0][2][0] at cycle 48756
HALT operation received from [0][1][0] at cycle 48778
HALT operation received from [0][0][0] at cycle 48906
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 3186301
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48372
HALT operation received from [0][1][0] at cycle 48428
HALT operation received from [0][2][0] at cycle 48456
HALT operation received from [0][3][0] at cycle 48796
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 3235098
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48322
HALT operation received from [0][0][0] at cycle 48336
HALT operation received from [0][3][0] at cycle 48348
HALT operation received from [0][1][0] at cycle 48366
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 3283465
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48290
HALT operation received from [0][0][0] at cycle 48354
HALT operation received from [0][3][0] at cycle 48358
HALT operation received from [0][2][0] at cycle 48482
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 3331948
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48360
HALT operation received from [0][3][0] at cycle 48436
HALT operation received from [0][2][0] at cycle 48470
HALT operation received from [0][1][0] at cycle 48734
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 3380683
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48366
HALT operation received from [0][3][0] at cycle 48396
HALT operation received from [0][1][0] at cycle 48400
HALT operation received from [0][0][0] at cycle 48406
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 3429090
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48346
HALT operation received from [0][3][0] at cycle 48630
HALT operation received from [0][2][0] at cycle 48644
HALT operation received from [0][1][0] at cycle 48698
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 3477789
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48480
HALT operation received from [0][0][0] at cycle 48516
HALT operation received from [0][1][0] at cycle 48600
HALT operation received from [0][2][0] at cycle 48894
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 3526684
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 49580
HALT operation received from [0][2][0] at cycle 49806
HALT operation received from [0][3][0] at cycle 49862
HALT operation received from [0][1][0] at cycle 49944
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 3576629
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48514
HALT operation received from [0][2][0] at cycle 48616
HALT operation received from [0][0][0] at cycle 48626
HALT operation received from [0][3][0] at cycle 48632
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 3625262
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48322
HALT operation received from [0][3][0] at cycle 48324
HALT operation received from [0][2][0] at cycle 48338
HALT operation received from [0][0][0] at cycle 48410
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 3673673
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48492
HALT operation received from [0][3][0] at cycle 48530
HALT operation received from [0][1][0] at cycle 48592
HALT operation received from [0][2][0] at cycle 48650
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 3722324
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48454
HALT operation received from [0][0][0] at cycle 48498
HALT operation received from [0][1][0] at cycle 48550
HALT operation received from [0][3][0] at cycle 48646
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 3770971
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48348
HALT operation received from [0][3][0] at cycle 48368
HALT operation received from [0][1][0] at cycle 48394
HALT operation received from [0][0][0] at cycle 48452
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 3819424
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48690
HALT operation received from [0][2][0] at cycle 48746
HALT operation received from [0][0][0] at cycle 48806
HALT operation received from [0][3][0] at cycle 49014
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 3868439
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48274
HALT operation received from [0][1][0] at cycle 48274
HALT operation received from [0][2][0] at cycle 48278
HALT operation received from [0][3][0] at cycle 48290
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 3916730
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48426
HALT operation received from [0][0][0] at cycle 48436
HALT operation received from [0][1][0] at cycle 48438
HALT operation received from [0][3][0] at cycle 48454
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 3965185
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48248
HALT operation received from [0][0][0] at cycle 48252
HALT operation received from [0][1][0] at cycle 48302
HALT operation received from [0][3][0] at cycle 48466
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 4013652
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 49128
HALT operation received from [0][1][0] at cycle 49152
HALT operation received from [0][3][0] at cycle 49292
HALT operation received from [0][0][0] at cycle 49298
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 4062951
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48244
HALT operation received from [0][1][0] at cycle 48246
HALT operation received from [0][3][0] at cycle 48256
HALT operation received from [0][0][0] at cycle 48340
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 4111292
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48354
HALT operation received from [0][2][0] at cycle 48364
HALT operation received from [0][0][0] at cycle 48402
HALT operation received from [0][1][0] at cycle 48446
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 4159739
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48374
HALT operation received from [0][1][0] at cycle 48448
HALT operation received from [0][0][0] at cycle 48496
HALT operation received from [0][2][0] at cycle 48528
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 4208268
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48340
HALT operation received from [0][2][0] at cycle 48356
HALT operation received from [0][3][0] at cycle 48384
HALT operation received from [0][0][0] at cycle 48390
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 4256659
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48240
HALT operation received from [0][2][0] at cycle 48240
HALT operation received from [0][3][0] at cycle 48266
HALT operation received from [0][0][0] at cycle 48336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 4304996
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48336
HALT operation received from [0][0][0] at cycle 48358
HALT operation received from [0][1][0] at cycle 48488
HALT operation received from [0][2][0] at cycle 48490
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 4353487
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48330
HALT operation received from [0][0][0] at cycle 48358
HALT operation received from [0][1][0] at cycle 48400
HALT operation received from [0][2][0] at cycle 48522
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 4402010
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48272
HALT operation received from [0][1][0] at cycle 48282
HALT operation received from [0][2][0] at cycle 48330
HALT operation received from [0][0][0] at cycle 48684
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 4450695
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48406
HALT operation received from [0][3][0] at cycle 48406
HALT operation received from [0][2][0] at cycle 48444
HALT operation received from [0][1][0] at cycle 48452
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 4499148
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48966
HALT operation received from [0][3][0] at cycle 49030
HALT operation received from [0][2][0] at cycle 49042
HALT operation received from [0][0][0] at cycle 49280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 4548429
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48334
HALT operation received from [0][3][0] at cycle 48400
HALT operation received from [0][2][0] at cycle 48430
HALT operation received from [0][1][0] at cycle 48678
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 4597108
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48318
HALT operation received from [0][3][0] at cycle 48342
HALT operation received from [0][1][0] at cycle 48380
HALT operation received from [0][2][0] at cycle 48444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 4645553
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48940
HALT operation received from [0][0][0] at cycle 48964
HALT operation received from [0][2][0] at cycle 49028
HALT operation received from [0][3][0] at cycle 49126
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 4694680
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48296
HALT operation received from [0][0][0] at cycle 48316
HALT operation received from [0][3][0] at cycle 48330
HALT operation received from [0][1][0] at cycle 48486
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 4743167
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48436
HALT operation received from [0][0][0] at cycle 48488
HALT operation received from [0][1][0] at cycle 48644
HALT operation received from [0][3][0] at cycle 48674
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 4791842
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48650
HALT operation received from [0][0][0] at cycle 48700
HALT operation received from [0][1][0] at cycle 48726
HALT operation received from [0][3][0] at cycle 48764
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 4840607
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48778
HALT operation received from [0][3][0] at cycle 48958
HALT operation received from [0][2][0] at cycle 49014
HALT operation received from [0][0][0] at cycle 49330
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 4889938
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48450
HALT operation received from [0][0][0] at cycle 48498
HALT operation received from [0][2][0] at cycle 48520
HALT operation received from [0][1][0] at cycle 48582
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 4938521
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48984
HALT operation received from [0][3][0] at cycle 49146
HALT operation received from [0][1][0] at cycle 49158
HALT operation received from [0][2][0] at cycle 49164
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 4987686
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48400
HALT operation received from [0][2][0] at cycle 48422
HALT operation received from [0][1][0] at cycle 48424
HALT operation received from [0][0][0] at cycle 48444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 5036131
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48300
HALT operation received from [0][3][0] at cycle 48306
HALT operation received from [0][0][0] at cycle 48312
HALT operation received from [0][1][0] at cycle 48338
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 5084470
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48380
HALT operation received from [0][3][0] at cycle 48468
HALT operation received from [0][1][0] at cycle 48536
HALT operation received from [0][0][0] at cycle 48568
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 5133039
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48242
HALT operation received from [0][1][0] at cycle 48242
HALT operation received from [0][3][0] at cycle 48244
HALT operation received from [0][2][0] at cycle 48246
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 5181286
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48242
HALT operation received from [0][1][0] at cycle 48400
HALT operation received from [0][0][0] at cycle 48414
HALT operation received from [0][2][0] at cycle 48454
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 5229741
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48324
HALT operation received from [0][1][0] at cycle 48344
HALT operation received from [0][3][0] at cycle 48428
HALT operation received from [0][0][0] at cycle 48568
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 5278310
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48304
HALT operation received from [0][0][0] at cycle 48316
HALT operation received from [0][2][0] at cycle 48378
HALT operation received from [0][1][0] at cycle 48404
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 5326715
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48348
HALT operation received from [0][0][0] at cycle 48400
HALT operation received from [0][3][0] at cycle 48406
HALT operation received from [0][1][0] at cycle 48418
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 5375134
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48316
HALT operation received from [0][2][0] at cycle 48318
HALT operation received from [0][1][0] at cycle 48326
HALT operation received from [0][0][0] at cycle 48330
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 5423465
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48494
HALT operation received from [0][3][0] at cycle 48766
HALT operation received from [0][0][0] at cycle 48940
HALT operation received from [0][1][0] at cycle 49004
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 5472470
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48298
HALT operation received from [0][0][0] at cycle 48302
HALT operation received from [0][3][0] at cycle 48308
HALT operation received from [0][2][0] at cycle 48358
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 5520829
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48240
HALT operation received from [0][1][0] at cycle 48240
HALT operation received from [0][2][0] at cycle 48240
HALT operation received from [0][3][0] at cycle 48240
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 5569070
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48318
HALT operation received from [0][0][0] at cycle 48320
HALT operation received from [0][3][0] at cycle 48326
HALT operation received from [0][2][0] at cycle 48348
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 5617419
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48240
HALT operation received from [0][0][0] at cycle 48246
HALT operation received from [0][3][0] at cycle 48246
HALT operation received from [0][1][0] at cycle 48258
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 5665678
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48278
HALT operation received from [0][2][0] at cycle 48314
HALT operation received from [0][0][0] at cycle 48392
HALT operation received from [0][1][0] at cycle 48568
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 5714247
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48252
HALT operation received from [0][2][0] at cycle 48260
HALT operation received from [0][3][0] at cycle 48262
HALT operation received from [0][1][0] at cycle 48466
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 5762714
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48386
HALT operation received from [0][0][0] at cycle 48524
HALT operation received from [0][1][0] at cycle 48536
HALT operation received from [0][2][0] at cycle 48706
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 5811421
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48528
HALT operation received from [0][0][0] at cycle 48550
HALT operation received from [0][1][0] at cycle 48758
HALT operation received from [0][2][0] at cycle 48760
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 5860182
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48240
HALT operation received from [0][0][0] at cycle 48244
HALT operation received from [0][3][0] at cycle 48268
HALT operation received from [0][2][0] at cycle 48286
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 5908469
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48240
HALT operation received from [0][1][0] at cycle 48240
HALT operation received from [0][3][0] at cycle 48240
HALT operation received from [0][2][0] at cycle 48290
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 5956760
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48294
HALT operation received from [0][2][0] at cycle 48364
HALT operation received from [0][1][0] at cycle 48462
HALT operation received from [0][3][0] at cycle 48470
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 6005231
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48272
HALT operation received from [0][0][0] at cycle 48274
HALT operation received from [0][3][0] at cycle 48288
HALT operation received from [0][1][0] at cycle 48304
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 6053536
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48262
HALT operation received from [0][0][0] at cycle 48266
HALT operation received from [0][2][0] at cycle 48290
HALT operation received from [0][1][0] at cycle 48484
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 6102021
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48558
HALT operation received from [0][0][0] at cycle 48576
HALT operation received from [0][3][0] at cycle 48582
HALT operation received from [0][2][0] at cycle 48986
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 6151008
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48626
HALT operation received from [0][1][0] at cycle 48644
HALT operation received from [0][2][0] at cycle 48712
HALT operation received from [0][0][0] at cycle 48734
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 6199743
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48274
HALT operation received from [0][1][0] at cycle 48350
HALT operation received from [0][2][0] at cycle 48374
HALT operation received from [0][3][0] at cycle 48524
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 6248268

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
1895571192 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.013
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fda386dc180
Device 1 : LE1 Device ID is 0x7fda386dc290
Device 2 : LE1 Device ID is 0x7fda386dc3a0
Device 3 : LE1 Device ID is 0x7fda386dc4b0
Device 4 : LE1 Device ID is 0x7fda386dc5c0
Device 5 : LE1 Device ID is 0x7fda386dc6d0
Device 6 : LE1 Device ID is 0x7fda386dc7e0
Device 7 : LE1 Device ID is 0x7fda386dc8f0
Device 8 : LE1 Device ID is 0x7fda386dca00
Device 9 : LE1 Device ID is 0x7fda386dcb10
Device 10 : LE1 Device ID is 0x7fda386dcc20
Device 11 : LE1 Device ID is 0x7fda386dcd30
Device 12 : LE1 Device ID is 0x7fda386dce40
Device 13 : LE1 Device ID is 0x7fda386dcf50
Device 14 : LE1 Device ID is 0x7fda386dd060
Device 15 : LE1 Device ID is 0x7fda386dd170
Device 16 : LE1 Device ID is 0x7fda386dd280
Device 17 : LE1 Device ID is 0x7fda386dd390
Device 18 : LE1 Device ID is 0x7fda386dd4a0
Device 19 : LE1 Device ID is 0x7fda386dd5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24710
HALT operation received from [0][2][0] at cycle 24822
HALT operation received from [0][1][0] at cycle 24870
HALT operation received from [0][6][0] at cycle 24910
HALT operation received from [0][0][0] at cycle 24916
HALT operation received from [0][4][0] at cycle 24992
HALT operation received from [0][3][0] at cycle 25000
HALT operation received from [0][5][0] at cycle 25264
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 25265
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24464
HALT operation received from [0][3][0] at cycle 24636
HALT operation received from [0][5][0] at cycle 24648
HALT operation received from [0][2][0] at cycle 24704
HALT operation received from [0][7][0] at cycle 24758
HALT operation received from [0][0][0] at cycle 24776
HALT operation received from [0][6][0] at cycle 24808
HALT operation received from [0][4][0] at cycle 24948
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 50214
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24676
HALT operation received from [0][0][0] at cycle 24722
HALT operation received from [0][3][0] at cycle 24782
HALT operation received from [0][6][0] at cycle 24784
HALT operation received from [0][2][0] at cycle 24822
HALT operation received from [0][7][0] at cycle 24822
HALT operation received from [0][1][0] at cycle 24828
HALT operation received from [0][4][0] at cycle 24866
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 75081
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24728
HALT operation received from [0][4][0] at cycle 24748
HALT operation received from [0][6][0] at cycle 24914
HALT operation received from [0][3][0] at cycle 24924
HALT operation received from [0][0][0] at cycle 24942
HALT operation received from [0][5][0] at cycle 25004
HALT operation received from [0][2][0] at cycle 25058
HALT operation received from [0][7][0] at cycle 25206
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 100288
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24376
HALT operation received from [0][2][0] at cycle 24466
HALT operation received from [0][5][0] at cycle 24500
HALT operation received from [0][3][0] at cycle 24526
HALT operation received from [0][7][0] at cycle 24540
HALT operation received from [0][0][0] at cycle 24576
HALT operation received from [0][6][0] at cycle 24594
HALT operation received from [0][4][0] at cycle 24654
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 124943
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 24554
HALT operation received from [0][0][0] at cycle 24580
HALT operation received from [0][3][0] at cycle 24692
HALT operation received from [0][5][0] at cycle 24698
HALT operation received from [0][7][0] at cycle 24842
HALT operation received from [0][1][0] at cycle 24848
HALT operation received from [0][4][0] at cycle 24904
HALT operation received from [0][2][0] at cycle 25028
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 149972
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24342
HALT operation received from [0][5][0] at cycle 24362
HALT operation received from [0][2][0] at cycle 24384
HALT operation received from [0][6][0] at cycle 24388
HALT operation received from [0][1][0] at cycle 24420
HALT operation received from [0][7][0] at cycle 24422
HALT operation received from [0][4][0] at cycle 24538
HALT operation received from [0][3][0] at cycle 24546
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 174519
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24264
HALT operation received from [0][7][0] at cycle 24288
HALT operation received from [0][0][0] at cycle 24360
HALT operation received from [0][5][0] at cycle 24410
HALT operation received from [0][4][0] at cycle 24412
HALT operation received from [0][1][0] at cycle 24496
HALT operation received from [0][6][0] at cycle 24612
HALT operation received from [0][2][0] at cycle 24636
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 199156
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24572
HALT operation received from [0][5][0] at cycle 24684
HALT operation received from [0][7][0] at cycle 24804
HALT operation received from [0][2][0] at cycle 24808
HALT operation received from [0][4][0] at cycle 24832
HALT operation received from [0][1][0] at cycle 24940
HALT operation received from [0][6][0] at cycle 24942
HALT operation received from [0][0][0] at cycle 24994
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 224151
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24270
HALT operation received from [0][1][0] at cycle 24286
HALT operation received from [0][0][0] at cycle 24346
HALT operation received from [0][7][0] at cycle 24374
HALT operation received from [0][6][0] at cycle 24488
HALT operation received from [0][2][0] at cycle 24516
HALT operation received from [0][3][0] at cycle 24608
HALT operation received from [0][4][0] at cycle 24626
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 248778
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24374
HALT operation received from [0][4][0] at cycle 24432
HALT operation received from [0][5][0] at cycle 24432
HALT operation received from [0][2][0] at cycle 24442
HALT operation received from [0][1][0] at cycle 24462
HALT operation received from [0][6][0] at cycle 24540
HALT operation received from [0][0][0] at cycle 24560
HALT operation received from [0][7][0] at cycle 24792
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 273571
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24350
HALT operation received from [0][4][0] at cycle 24360
HALT operation received from [0][7][0] at cycle 24376
HALT operation received from [0][5][0] at cycle 24450
HALT operation received from [0][2][0] at cycle 24458
HALT operation received from [0][6][0] at cycle 24464
HALT operation received from [0][1][0] at cycle 24470
HALT operation received from [0][3][0] at cycle 24768
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 298340
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24178
HALT operation received from [0][2][0] at cycle 24250
HALT operation received from [0][4][0] at cycle 24256
HALT operation received from [0][7][0] at cycle 24256
HALT operation received from [0][3][0] at cycle 24288
HALT operation received from [0][6][0] at cycle 24302
HALT operation received from [0][1][0] at cycle 24408
HALT operation received from [0][5][0] at cycle 24460
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 322801
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 24328
HALT operation received from [0][6][0] at cycle 24328
HALT operation received from [0][3][0] at cycle 24338
HALT operation received from [0][7][0] at cycle 24380
HALT operation received from [0][0][0] at cycle 24390
HALT operation received from [0][2][0] at cycle 24432
HALT operation received from [0][1][0] at cycle 24500
HALT operation received from [0][5][0] at cycle 24514
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 347316
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24308
HALT operation received from [0][1][0] at cycle 24332
HALT operation received from [0][6][0] at cycle 24344
HALT operation received from [0][2][0] at cycle 24392
HALT operation received from [0][3][0] at cycle 24394
HALT operation received from [0][4][0] at cycle 24410
HALT operation received from [0][0][0] at cycle 24422
HALT operation received from [0][5][0] at cycle 24516
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 371833
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 24664
HALT operation received from [0][5][0] at cycle 24732
HALT operation received from [0][2][0] at cycle 24792
HALT operation received from [0][6][0] at cycle 24792
HALT operation received from [0][1][0] at cycle 24816
HALT operation received from [0][0][0] at cycle 25158
HALT operation received from [0][7][0] at cycle 25212
HALT operation received from [0][3][0] at cycle 25390
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 397224
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24656
HALT operation received from [0][5][0] at cycle 24724
HALT operation received from [0][3][0] at cycle 24770
HALT operation received from [0][1][0] at cycle 24848
HALT operation received from [0][4][0] at cycle 24970
HALT operation received from [0][6][0] at cycle 25044
HALT operation received from [0][7][0] at cycle 25090
HALT operation received from [0][0][0] at cycle 25092
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 422317
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 24144
HALT operation received from [0][0][0] at cycle 24188
HALT operation received from [0][7][0] at cycle 24196
HALT operation received from [0][3][0] at cycle 24202
HALT operation received from [0][6][0] at cycle 24204
HALT operation received from [0][5][0] at cycle 24240
HALT operation received from [0][2][0] at cycle 24312
HALT operation received from [0][1][0] at cycle 24420
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 446738
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24286
HALT operation received from [0][6][0] at cycle 24290
HALT operation received from [0][3][0] at cycle 24292
HALT operation received from [0][1][0] at cycle 24300
HALT operation received from [0][2][0] at cycle 24312
HALT operation received from [0][4][0] at cycle 24318
HALT operation received from [0][0][0] at cycle 24336
HALT operation received from [0][7][0] at cycle 24348
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 471087
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24206
HALT operation received from [0][3][0] at cycle 24214
HALT operation received from [0][1][0] at cycle 24234
HALT operation received from [0][0][0] at cycle 24246
HALT operation received from [0][6][0] at cycle 24286
HALT operation received from [0][2][0] at cycle 24294
HALT operation received from [0][4][0] at cycle 24356
HALT operation received from [0][5][0] at cycle 24478
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 495566
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24352
HALT operation received from [0][2][0] at cycle 24372
HALT operation received from [0][7][0] at cycle 24376
HALT operation received from [0][3][0] at cycle 24436
HALT operation received from [0][6][0] at cycle 24450
HALT operation received from [0][5][0] at cycle 24508
HALT operation received from [0][0][0] at cycle 24552
HALT operation received from [0][4][0] at cycle 24588
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 520155
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24202
HALT operation received from [0][2][0] at cycle 24224
HALT operation received from [0][6][0] at cycle 24258
HALT operation received from [0][4][0] at cycle 24298
HALT operation received from [0][1][0] at cycle 24304
HALT operation received from [0][3][0] at cycle 24316
HALT operation received from [0][0][0] at cycle 24320
HALT operation received from [0][5][0] at cycle 24372
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 544528
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24130
HALT operation received from [0][4][0] at cycle 24142
HALT operation received from [0][0][0] at cycle 24154
HALT operation received from [0][6][0] at cycle 24158
HALT operation received from [0][2][0] at cycle 24170
HALT operation received from [0][7][0] at cycle 24200
HALT operation received from [0][3][0] at cycle 24220
HALT operation received from [0][1][0] at cycle 24262
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 568791
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24238
HALT operation received from [0][5][0] at cycle 24240
HALT operation received from [0][7][0] at cycle 24332
HALT operation received from [0][2][0] at cycle 24336
HALT operation received from [0][3][0] at cycle 24356
HALT operation received from [0][0][0] at cycle 24478
HALT operation received from [0][6][0] at cycle 24490
HALT operation received from [0][4][0] at cycle 24546
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 593338
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24228
HALT operation received from [0][2][0] at cycle 24304
HALT operation received from [0][1][0] at cycle 24336
HALT operation received from [0][7][0] at cycle 24374
HALT operation received from [0][4][0] at cycle 24384
HALT operation received from [0][6][0] at cycle 24400
HALT operation received from [0][0][0] at cycle 24418
HALT operation received from [0][3][0] at cycle 24458
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 617797
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 24306
HALT operation received from [0][7][0] at cycle 24524
HALT operation received from [0][2][0] at cycle 24566
HALT operation received from [0][0][0] at cycle 24664
HALT operation received from [0][3][0] at cycle 24668
HALT operation received from [0][1][0] at cycle 24734
HALT operation received from [0][5][0] at cycle 24738
HALT operation received from [0][4][0] at cycle 24740
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 642538
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24128
HALT operation received from [0][0][0] at cycle 24146
HALT operation received from [0][2][0] at cycle 24212
HALT operation received from [0][7][0] at cycle 24234
HALT operation received from [0][5][0] at cycle 24270
HALT operation received from [0][1][0] at cycle 24322
HALT operation received from [0][4][0] at cycle 24322
HALT operation received from [0][6][0] at cycle 24404
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 666943
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24340
HALT operation received from [0][3][0] at cycle 24400
HALT operation received from [0][1][0] at cycle 24410
HALT operation received from [0][6][0] at cycle 24410
HALT operation received from [0][4][0] at cycle 24422
HALT operation received from [0][5][0] at cycle 24428
HALT operation received from [0][0][0] at cycle 24436
HALT operation received from [0][2][0] at cycle 24494
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 691438
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24480
HALT operation received from [0][3][0] at cycle 24524
HALT operation received from [0][4][0] at cycle 24636
HALT operation received from [0][7][0] at cycle 24690
HALT operation received from [0][2][0] at cycle 24718
HALT operation received from [0][1][0] at cycle 24738
HALT operation received from [0][0][0] at cycle 24770
HALT operation received from [0][6][0] at cycle 24810
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 716249
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 24168
HALT operation received from [0][7][0] at cycle 24196
HALT operation received from [0][1][0] at cycle 24206
HALT operation received from [0][6][0] at cycle 24278
HALT operation received from [0][0][0] at cycle 24284
HALT operation received from [0][5][0] at cycle 24292
HALT operation received from [0][3][0] at cycle 24316
HALT operation received from [0][2][0] at cycle 24378
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 740628
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24164
HALT operation received from [0][4][0] at cycle 24184
HALT operation received from [0][0][0] at cycle 24190
HALT operation received from [0][7][0] at cycle 24196
HALT operation received from [0][3][0] at cycle 24248
HALT operation received from [0][1][0] at cycle 24266
HALT operation received from [0][6][0] at cycle 24306
HALT operation received from [0][2][0] at cycle 24424
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 765053
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24324
HALT operation received from [0][4][0] at cycle 24340
HALT operation received from [0][7][0] at cycle 24340
HALT operation received from [0][6][0] at cycle 24372
HALT operation received from [0][2][0] at cycle 24390
HALT operation received from [0][0][0] at cycle 24400
HALT operation received from [0][5][0] at cycle 24404
HALT operation received from [0][1][0] at cycle 24470
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 789524
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24194
HALT operation received from [0][5][0] at cycle 24202
HALT operation received from [0][6][0] at cycle 24208
HALT operation received from [0][3][0] at cycle 24218
HALT operation received from [0][1][0] at cycle 24220
HALT operation received from [0][4][0] at cycle 24222
HALT operation received from [0][7][0] at cycle 24224
HALT operation received from [0][0][0] at cycle 24236
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 813761
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 24154
HALT operation received from [0][0][0] at cycle 24172
HALT operation received from [0][6][0] at cycle 24226
HALT operation received from [0][7][0] at cycle 24276
HALT operation received from [0][1][0] at cycle 24304
HALT operation received from [0][5][0] at cycle 24330
HALT operation received from [0][3][0] at cycle 24350
HALT operation received from [0][2][0] at cycle 24398
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 838160
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24180
HALT operation received from [0][4][0] at cycle 24190
HALT operation received from [0][6][0] at cycle 24198
HALT operation received from [0][3][0] at cycle 24270
HALT operation received from [0][1][0] at cycle 24284
HALT operation received from [0][5][0] at cycle 24310
HALT operation received from [0][0][0] at cycle 24320
HALT operation received from [0][7][0] at cycle 24338
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 862499
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24410
HALT operation received from [0][3][0] at cycle 24514
HALT operation received from [0][7][0] at cycle 24566
HALT operation received from [0][4][0] at cycle 24572
HALT operation received from [0][1][0] at cycle 24590
HALT operation received from [0][6][0] at cycle 24702
HALT operation received from [0][2][0] at cycle 24714
HALT operation received from [0][0][0] at cycle 24808
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 887308
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24372
HALT operation received from [0][6][0] at cycle 24378
HALT operation received from [0][3][0] at cycle 24520
HALT operation received from [0][4][0] at cycle 24526
HALT operation received from [0][5][0] at cycle 24624
HALT operation received from [0][0][0] at cycle 24640
HALT operation received from [0][7][0] at cycle 24718
HALT operation received from [0][1][0] at cycle 24916
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 912225
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24692
HALT operation received from [0][5][0] at cycle 24766
HALT operation received from [0][4][0] at cycle 24894
HALT operation received from [0][3][0] at cycle 24940
HALT operation received from [0][0][0] at cycle 24974
HALT operation received from [0][7][0] at cycle 25024
HALT operation received from [0][6][0] at cycle 25136
HALT operation received from [0][1][0] at cycle 25456
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 937682
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24264
HALT operation received from [0][0][0] at cycle 24268
HALT operation received from [0][4][0] at cycle 24280
HALT operation received from [0][6][0] at cycle 24282
HALT operation received from [0][3][0] at cycle 24302
HALT operation received from [0][7][0] at cycle 24374
HALT operation received from [0][1][0] at cycle 24454
HALT operation received from [0][5][0] at cycle 24588
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 962271
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24172
HALT operation received from [0][7][0] at cycle 24178
HALT operation received from [0][6][0] at cycle 24182
HALT operation received from [0][4][0] at cycle 24186
HALT operation received from [0][0][0] at cycle 24190
HALT operation received from [0][5][0] at cycle 24190
HALT operation received from [0][1][0] at cycle 24194
HALT operation received from [0][2][0] at cycle 24200
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 986472
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24374
HALT operation received from [0][7][0] at cycle 24482
HALT operation received from [0][6][0] at cycle 24494
HALT operation received from [0][1][0] at cycle 24500
HALT operation received from [0][0][0] at cycle 24502
HALT operation received from [0][5][0] at cycle 24502
HALT operation received from [0][3][0] at cycle 24544
HALT operation received from [0][4][0] at cycle 24692
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 1011165
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24202
HALT operation received from [0][1][0] at cycle 24216
HALT operation received from [0][5][0] at cycle 24232
HALT operation received from [0][0][0] at cycle 24234
HALT operation received from [0][6][0] at cycle 24236
HALT operation received from [0][4][0] at cycle 24306
HALT operation received from [0][2][0] at cycle 24346
HALT operation received from [0][3][0] at cycle 24486
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 1035652
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24224
HALT operation received from [0][7][0] at cycle 24228
HALT operation received from [0][6][0] at cycle 24246
HALT operation received from [0][1][0] at cycle 24292
HALT operation received from [0][0][0] at cycle 24324
HALT operation received from [0][4][0] at cycle 24324
HALT operation received from [0][2][0] at cycle 24332
HALT operation received from [0][5][0] at cycle 24402
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 1060055
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24322
HALT operation received from [0][5][0] at cycle 24330
HALT operation received from [0][2][0] at cycle 24384
HALT operation received from [0][4][0] at cycle 24452
HALT operation received from [0][7][0] at cycle 24458
HALT operation received from [0][0][0] at cycle 24490
HALT operation received from [0][6][0] at cycle 24524
HALT operation received from [0][3][0] at cycle 24582
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 1084638
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 24204
HALT operation received from [0][1][0] at cycle 24212
HALT operation received from [0][2][0] at cycle 24220
HALT operation received from [0][7][0] at cycle 24266
HALT operation received from [0][0][0] at cycle 24308
HALT operation received from [0][6][0] at cycle 24328
HALT operation received from [0][5][0] at cycle 24362
HALT operation received from [0][3][0] at cycle 24376
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 1109015
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24208
HALT operation received from [0][6][0] at cycle 24210
HALT operation received from [0][2][0] at cycle 24224
HALT operation received from [0][3][0] at cycle 24294
HALT operation received from [0][7][0] at cycle 24314
HALT operation received from [0][4][0] at cycle 24318
HALT operation received from [0][5][0] at cycle 24362
HALT operation received from [0][0][0] at cycle 24406
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 1133422
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24184
HALT operation received from [0][0][0] at cycle 24204
HALT operation received from [0][6][0] at cycle 24216
HALT operation received from [0][5][0] at cycle 24260
HALT operation received from [0][4][0] at cycle 24264
HALT operation received from [0][1][0] at cycle 24266
HALT operation received from [0][3][0] at cycle 24308
HALT operation received from [0][2][0] at cycle 24380
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 1157803
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 24232
HALT operation received from [0][3][0] at cycle 24272
HALT operation received from [0][7][0] at cycle 24272
HALT operation received from [0][1][0] at cycle 24292
HALT operation received from [0][4][0] at cycle 24320
HALT operation received from [0][2][0] at cycle 24348
HALT operation received from [0][0][0] at cycle 24358
HALT operation received from [0][5][0] at cycle 24388
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 1182192
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24388
HALT operation received from [0][4][0] at cycle 24416
HALT operation received from [0][6][0] at cycle 24518
HALT operation received from [0][5][0] at cycle 24572
HALT operation received from [0][1][0] at cycle 24596
HALT operation received from [0][0][0] at cycle 24606
HALT operation received from [0][3][0] at cycle 24650
HALT operation received from [0][7][0] at cycle 24668
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 1206861
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24136
HALT operation received from [0][5][0] at cycle 24144
HALT operation received from [0][3][0] at cycle 24148
HALT operation received from [0][0][0] at cycle 24154
HALT operation received from [0][7][0] at cycle 24160
HALT operation received from [0][1][0] at cycle 24162
HALT operation received from [0][4][0] at cycle 24174
HALT operation received from [0][6][0] at cycle 24190
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 1231052
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24318
HALT operation received from [0][5][0] at cycle 24424
HALT operation received from [0][3][0] at cycle 24506
HALT operation received from [0][6][0] at cycle 24544
HALT operation received from [0][1][0] at cycle 24620
HALT operation received from [0][0][0] at cycle 24680
HALT operation received from [0][4][0] at cycle 24706
HALT operation received from [0][2][0] at cycle 24724
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 1255777
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 24214
HALT operation received from [0][7][0] at cycle 24220
HALT operation received from [0][4][0] at cycle 24228
HALT operation received from [0][2][0] at cycle 24230
HALT operation received from [0][5][0] at cycle 24248
HALT operation received from [0][1][0] at cycle 24304
HALT operation received from [0][0][0] at cycle 24338
HALT operation received from [0][3][0] at cycle 24418
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 1280196
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24214
HALT operation received from [0][6][0] at cycle 24274
HALT operation received from [0][3][0] at cycle 24284
HALT operation received from [0][4][0] at cycle 24288
HALT operation received from [0][1][0] at cycle 24318
HALT operation received from [0][0][0] at cycle 24324
HALT operation received from [0][5][0] at cycle 24518
HALT operation received from [0][2][0] at cycle 24684
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 1304881
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24126
HALT operation received from [0][7][0] at cycle 24126
HALT operation received from [0][0][0] at cycle 24142
HALT operation received from [0][2][0] at cycle 24146
HALT operation received from [0][6][0] at cycle 24162
HALT operation received from [0][1][0] at cycle 24204
HALT operation received from [0][5][0] at cycle 24364
HALT operation received from [0][4][0] at cycle 24420
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 1329302
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24154
HALT operation received from [0][5][0] at cycle 24156
HALT operation received from [0][6][0] at cycle 24158
HALT operation received from [0][0][0] at cycle 24170
HALT operation received from [0][1][0] at cycle 24184
HALT operation received from [0][4][0] at cycle 24244
HALT operation received from [0][2][0] at cycle 24248
HALT operation received from [0][7][0] at cycle 24308
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 1353611
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 24476
HALT operation received from [0][0][0] at cycle 24696
HALT operation received from [0][3][0] at cycle 24778
HALT operation received from [0][7][0] at cycle 24818
HALT operation received from [0][4][0] at cycle 24830
HALT operation received from [0][1][0] at cycle 24902
HALT operation received from [0][5][0] at cycle 24948
HALT operation received from [0][2][0] at cycle 25040
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 1378652
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 24140
HALT operation received from [0][1][0] at cycle 24142
HALT operation received from [0][6][0] at cycle 24142
HALT operation received from [0][2][0] at cycle 24144
HALT operation received from [0][0][0] at cycle 24148
HALT operation received from [0][7][0] at cycle 24148
HALT operation received from [0][5][0] at cycle 24150
HALT operation received from [0][3][0] at cycle 24160
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 1402813
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24166
HALT operation received from [0][3][0] at cycle 24184
HALT operation received from [0][0][0] at cycle 24206
HALT operation received from [0][4][0] at cycle 24206
HALT operation received from [0][5][0] at cycle 24244
HALT operation received from [0][1][0] at cycle 24280
HALT operation received from [0][7][0] at cycle 24362
HALT operation received from [0][6][0] at cycle 24386
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 1427200
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 24452
HALT operation received from [0][7][0] at cycle 24458
HALT operation received from [0][4][0] at cycle 24462
HALT operation received from [0][3][0] at cycle 24472
HALT operation received from [0][5][0] at cycle 24494
HALT operation received from [0][1][0] at cycle 24560
HALT operation received from [0][2][0] at cycle 24844
HALT operation received from [0][0][0] at cycle 24848
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 1452049
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 24130
HALT operation received from [0][3][0] at cycle 24148
HALT operation received from [0][7][0] at cycle 24148
HALT operation received from [0][5][0] at cycle 24152
HALT operation received from [0][2][0] at cycle 24158
HALT operation received from [0][0][0] at cycle 24196
HALT operation received from [0][6][0] at cycle 24212
HALT operation received from [0][1][0] at cycle 24240
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 1476290
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24332
HALT operation received from [0][4][0] at cycle 24356
HALT operation received from [0][5][0] at cycle 24368
HALT operation received from [0][7][0] at cycle 24426
HALT operation received from [0][1][0] at cycle 24452
HALT operation received from [0][0][0] at cycle 24454
HALT operation received from [0][6][0] at cycle 24574
HALT operation received from [0][2][0] at cycle 24588
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 1500879
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 24528
HALT operation received from [0][7][0] at cycle 24544
HALT operation received from [0][5][0] at cycle 24582
HALT operation received from [0][0][0] at cycle 24640
HALT operation received from [0][4][0] at cycle 24694
HALT operation received from [0][2][0] at cycle 24710
HALT operation received from [0][1][0] at cycle 24712
HALT operation received from [0][3][0] at cycle 24924
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 1525804
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24152
HALT operation received from [0][0][0] at cycle 24160
HALT operation received from [0][4][0] at cycle 24162
HALT operation received from [0][5][0] at cycle 24162
HALT operation received from [0][3][0] at cycle 24166
HALT operation received from [0][2][0] at cycle 24174
HALT operation received from [0][6][0] at cycle 24192
HALT operation received from [0][7][0] at cycle 24192
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 1549997
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24160
HALT operation received from [0][3][0] at cycle 24162
HALT operation received from [0][0][0] at cycle 24186
HALT operation received from [0][4][0] at cycle 24190
HALT operation received from [0][6][0] at cycle 24190
HALT operation received from [0][7][0] at cycle 24204
HALT operation received from [0][2][0] at cycle 24220
HALT operation received from [0][1][0] at cycle 24256
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 1574254
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 24282
HALT operation received from [0][1][0] at cycle 24332
HALT operation received from [0][7][0] at cycle 24336
HALT operation received from [0][4][0] at cycle 24352
HALT operation received from [0][3][0] at cycle 24354
HALT operation received from [0][5][0] at cycle 24458
HALT operation received from [0][2][0] at cycle 24486
HALT operation received from [0][0][0] at cycle 24566
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 1598821
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24132
HALT operation received from [0][0][0] at cycle 24184
HALT operation received from [0][4][0] at cycle 24200
HALT operation received from [0][1][0] at cycle 24220
HALT operation received from [0][5][0] at cycle 24220
HALT operation received from [0][6][0] at cycle 24336
HALT operation received from [0][3][0] at cycle 24356
HALT operation received from [0][7][0] at cycle 24452
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 1623274
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24154
HALT operation received from [0][0][0] at cycle 24164
HALT operation received from [0][7][0] at cycle 24172
HALT operation received from [0][6][0] at cycle 24180
HALT operation received from [0][4][0] at cycle 24184
HALT operation received from [0][1][0] at cycle 24186
HALT operation received from [0][3][0] at cycle 24188
HALT operation received from [0][5][0] at cycle 24192
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 1647467
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24144
HALT operation received from [0][3][0] at cycle 24150
HALT operation received from [0][0][0] at cycle 24158
HALT operation received from [0][5][0] at cycle 24158
HALT operation received from [0][4][0] at cycle 24208
HALT operation received from [0][2][0] at cycle 24220
HALT operation received from [0][7][0] at cycle 24220
HALT operation received from [0][6][0] at cycle 24274
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 1671742
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24180
HALT operation received from [0][0][0] at cycle 24184
HALT operation received from [0][4][0] at cycle 24188
HALT operation received from [0][3][0] at cycle 24202
HALT operation received from [0][5][0] at cycle 24204
HALT operation received from [0][7][0] at cycle 24246
HALT operation received from [0][6][0] at cycle 24302
HALT operation received from [0][1][0] at cycle 24542
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 1696285
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24186
HALT operation received from [0][6][0] at cycle 24192
HALT operation received from [0][4][0] at cycle 24198
HALT operation received from [0][3][0] at cycle 24202
HALT operation received from [0][5][0] at cycle 24204
HALT operation received from [0][7][0] at cycle 24206
HALT operation received from [0][1][0] at cycle 24208
HALT operation received from [0][0][0] at cycle 24220
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 1720506
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24168
HALT operation received from [0][2][0] at cycle 24174
HALT operation received from [0][4][0] at cycle 24190
HALT operation received from [0][5][0] at cycle 24220
HALT operation received from [0][3][0] at cycle 24236
HALT operation received from [0][7][0] at cycle 24406
HALT operation received from [0][6][0] at cycle 24482
HALT operation received from [0][1][0] at cycle 24490
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 1744997
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24182
HALT operation received from [0][1][0] at cycle 24198
HALT operation received from [0][4][0] at cycle 24248
HALT operation received from [0][6][0] at cycle 24252
HALT operation received from [0][0][0] at cycle 24280
HALT operation received from [0][3][0] at cycle 24310
HALT operation received from [0][5][0] at cycle 24414
HALT operation received from [0][2][0] at cycle 24654
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 1769652
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24794
HALT operation received from [0][0][0] at cycle 24796
HALT operation received from [0][4][0] at cycle 24796
HALT operation received from [0][6][0] at cycle 24870
HALT operation received from [0][7][0] at cycle 24888
HALT operation received from [0][2][0] at cycle 24948
HALT operation received from [0][3][0] at cycle 24986
HALT operation received from [0][1][0] at cycle 25162
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 1794815
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 24212
HALT operation received from [0][5][0] at cycle 24240
HALT operation received from [0][1][0] at cycle 24286
HALT operation received from [0][6][0] at cycle 24298
HALT operation received from [0][3][0] at cycle 24308
HALT operation received from [0][2][0] at cycle 24330
HALT operation received from [0][7][0] at cycle 24336
HALT operation received from [0][0][0] at cycle 24426
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 1819242
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24150
HALT operation received from [0][5][0] at cycle 24164
HALT operation received from [0][1][0] at cycle 24170
HALT operation received from [0][6][0] at cycle 24170
HALT operation received from [0][4][0] at cycle 24178
HALT operation received from [0][2][0] at cycle 24180
HALT operation received from [0][7][0] at cycle 24186
HALT operation received from [0][0][0] at cycle 24244
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 1843487
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24242
HALT operation received from [0][4][0] at cycle 24246
HALT operation received from [0][0][0] at cycle 24258
HALT operation received from [0][5][0] at cycle 24280
HALT operation received from [0][3][0] at cycle 24300
HALT operation received from [0][2][0] at cycle 24308
HALT operation received from [0][1][0] at cycle 24324
HALT operation received from [0][6][0] at cycle 24354
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 1867842
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24206
HALT operation received from [0][2][0] at cycle 24216
HALT operation received from [0][5][0] at cycle 24218
HALT operation received from [0][6][0] at cycle 24250
HALT operation received from [0][3][0] at cycle 24272
HALT operation received from [0][4][0] at cycle 24304
HALT operation received from [0][1][0] at cycle 24344
HALT operation received from [0][7][0] at cycle 24386
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 1892229
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24176
HALT operation received from [0][3][0] at cycle 24180
HALT operation received from [0][6][0] at cycle 24184
HALT operation received from [0][1][0] at cycle 24186
HALT operation received from [0][7][0] at cycle 24200
HALT operation received from [0][4][0] at cycle 24216
HALT operation received from [0][5][0] at cycle 24220
HALT operation received from [0][0][0] at cycle 24248
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 1916478
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24300
HALT operation received from [0][6][0] at cycle 24318
HALT operation received from [0][7][0] at cycle 24334
HALT operation received from [0][4][0] at cycle 24340
HALT operation received from [0][5][0] at cycle 24402
HALT operation received from [0][2][0] at cycle 24440
HALT operation received from [0][0][0] at cycle 24478
HALT operation received from [0][3][0] at cycle 24692
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 1941171
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24136
HALT operation received from [0][0][0] at cycle 24142
HALT operation received from [0][2][0] at cycle 24144
HALT operation received from [0][4][0] at cycle 24144
HALT operation received from [0][6][0] at cycle 24146
HALT operation received from [0][5][0] at cycle 24150
HALT operation received from [0][7][0] at cycle 24150
HALT operation received from [0][3][0] at cycle 24152
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 1965324
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24204
HALT operation received from [0][7][0] at cycle 24206
HALT operation received from [0][4][0] at cycle 24218
HALT operation received from [0][5][0] at cycle 24222
HALT operation received from [0][1][0] at cycle 24228
HALT operation received from [0][0][0] at cycle 24230
HALT operation received from [0][6][0] at cycle 24234
HALT operation received from [0][3][0] at cycle 24260
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 1989585
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24130
HALT operation received from [0][2][0] at cycle 24130
HALT operation received from [0][3][0] at cycle 24130
HALT operation received from [0][6][0] at cycle 24130
HALT operation received from [0][1][0] at cycle 24134
HALT operation received from [0][4][0] at cycle 24134
HALT operation received from [0][5][0] at cycle 24180
HALT operation received from [0][7][0] at cycle 24348
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 2013934
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24510
HALT operation received from [0][0][0] at cycle 24538
HALT operation received from [0][6][0] at cycle 24548
HALT operation received from [0][2][0] at cycle 24592
HALT operation received from [0][7][0] at cycle 24614
HALT operation received from [0][1][0] at cycle 24654
HALT operation received from [0][3][0] at cycle 24690
HALT operation received from [0][4][0] at cycle 24772
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 2038707
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24126
HALT operation received from [0][0][0] at cycle 24128
HALT operation received from [0][2][0] at cycle 24128
HALT operation received from [0][5][0] at cycle 24128
HALT operation received from [0][6][0] at cycle 24128
HALT operation received from [0][1][0] at cycle 24130
HALT operation received from [0][7][0] at cycle 24142
HALT operation received from [0][4][0] at cycle 24224
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 2062932
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24176
HALT operation received from [0][7][0] at cycle 24176
HALT operation received from [0][5][0] at cycle 24184
HALT operation received from [0][3][0] at cycle 24190
HALT operation received from [0][6][0] at cycle 24200
HALT operation received from [0][0][0] at cycle 24202
HALT operation received from [0][4][0] at cycle 24212
HALT operation received from [0][1][0] at cycle 24274
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 2087207
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24158
HALT operation received from [0][4][0] at cycle 24166
HALT operation received from [0][6][0] at cycle 24166
HALT operation received from [0][1][0] at cycle 24216
HALT operation received from [0][7][0] at cycle 24228
HALT operation received from [0][5][0] at cycle 24244
HALT operation received from [0][0][0] at cycle 24342
HALT operation received from [0][2][0] at cycle 24374
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 2111582
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24168
HALT operation received from [0][6][0] at cycle 24170
HALT operation received from [0][5][0] at cycle 24184
HALT operation received from [0][4][0] at cycle 24188
HALT operation received from [0][7][0] at cycle 24188
HALT operation received from [0][2][0] at cycle 24198
HALT operation received from [0][3][0] at cycle 24208
HALT operation received from [0][0][0] at cycle 24214
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 2135797
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24126
HALT operation received from [0][1][0] at cycle 24126
HALT operation received from [0][2][0] at cycle 24126
HALT operation received from [0][5][0] at cycle 24126
HALT operation received from [0][6][0] at cycle 24126
HALT operation received from [0][7][0] at cycle 24130
HALT operation received from [0][3][0] at cycle 24148
HALT operation received from [0][4][0] at cycle 24222
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 2160020
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24148
HALT operation received from [0][0][0] at cycle 24162
HALT operation received from [0][2][0] at cycle 24170
HALT operation received from [0][5][0] at cycle 24194
HALT operation received from [0][7][0] at cycle 24200
HALT operation received from [0][4][0] at cycle 24208
HALT operation received from [0][1][0] at cycle 24306
HALT operation received from [0][6][0] at cycle 24332
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 2184353
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24152
HALT operation received from [0][5][0] at cycle 24166
HALT operation received from [0][7][0] at cycle 24168
HALT operation received from [0][3][0] at cycle 24174
HALT operation received from [0][6][0] at cycle 24180
HALT operation received from [0][4][0] at cycle 24218
HALT operation received from [0][1][0] at cycle 24246
HALT operation received from [0][2][0] at cycle 24354
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 2208708
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24140
HALT operation received from [0][7][0] at cycle 24140
HALT operation received from [0][1][0] at cycle 24142
HALT operation received from [0][3][0] at cycle 24144
HALT operation received from [0][5][0] at cycle 24152
HALT operation received from [0][6][0] at cycle 24202
HALT operation received from [0][4][0] at cycle 24310
HALT operation received from [0][0][0] at cycle 24386
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 2233095
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24184
HALT operation received from [0][3][0] at cycle 24198
HALT operation received from [0][7][0] at cycle 24220
HALT operation received from [0][2][0] at cycle 24224
HALT operation received from [0][1][0] at cycle 24228
HALT operation received from [0][6][0] at cycle 24232
HALT operation received from [0][4][0] at cycle 24234
HALT operation received from [0][5][0] at cycle 24236
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 2257332
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24384
HALT operation received from [0][3][0] at cycle 24436
HALT operation received from [0][6][0] at cycle 24474
HALT operation received from [0][0][0] at cycle 24520
HALT operation received from [0][2][0] at cycle 24580
HALT operation received from [0][1][0] at cycle 24594
HALT operation received from [0][7][0] at cycle 24606
HALT operation received from [0][4][0] at cycle 24772
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 2282105
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24172
HALT operation received from [0][4][0] at cycle 24174
HALT operation received from [0][3][0] at cycle 24194
HALT operation received from [0][7][0] at cycle 24218
HALT operation received from [0][6][0] at cycle 24220
HALT operation received from [0][2][0] at cycle 24222
HALT operation received from [0][1][0] at cycle 24298
HALT operation received from [0][5][0] at cycle 24392
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 2306498
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24150
HALT operation received from [0][2][0] at cycle 24160
HALT operation received from [0][0][0] at cycle 24164
HALT operation received from [0][4][0] at cycle 24166
HALT operation received from [0][3][0] at cycle 24174
HALT operation received from [0][7][0] at cycle 24180
HALT operation received from [0][1][0] at cycle 24242
HALT operation received from [0][6][0] at cycle 24296
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 2330795
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24398
HALT operation received from [0][0][0] at cycle 24450
HALT operation received from [0][6][0] at cycle 24460
HALT operation received from [0][4][0] at cycle 24526
HALT operation received from [0][7][0] at cycle 24532
HALT operation received from [0][1][0] at cycle 24554
HALT operation received from [0][2][0] at cycle 24580
HALT operation received from [0][3][0] at cycle 24606
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 2355402
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24144
HALT operation received from [0][1][0] at cycle 24148
HALT operation received from [0][7][0] at cycle 24154
HALT operation received from [0][4][0] at cycle 24162
HALT operation received from [0][6][0] at cycle 24164
HALT operation received from [0][0][0] at cycle 24166
HALT operation received from [0][3][0] at cycle 24188
HALT operation received from [0][5][0] at cycle 24350
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 2379753
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 24184
HALT operation received from [0][2][0] at cycle 24190
HALT operation received from [0][1][0] at cycle 24240
HALT operation received from [0][6][0] at cycle 24258
HALT operation received from [0][7][0] at cycle 24258
HALT operation received from [0][0][0] at cycle 24316
HALT operation received from [0][5][0] at cycle 24416
HALT operation received from [0][3][0] at cycle 24428
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 2404182
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24240
HALT operation received from [0][4][0] at cycle 24302
HALT operation received from [0][6][0] at cycle 24306
HALT operation received from [0][1][0] at cycle 24336
HALT operation received from [0][2][0] at cycle 24356
HALT operation received from [0][5][0] at cycle 24402
HALT operation received from [0][0][0] at cycle 24410
HALT operation received from [0][3][0] at cycle 24536
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 2428719
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24332
HALT operation received from [0][1][0] at cycle 24376
HALT operation received from [0][6][0] at cycle 24384
HALT operation received from [0][5][0] at cycle 24414
HALT operation received from [0][0][0] at cycle 24550
HALT operation received from [0][3][0] at cycle 24638
HALT operation received from [0][2][0] at cycle 24642
HALT operation received from [0][4][0] at cycle 24792
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 2453512
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24228
HALT operation received from [0][3][0] at cycle 24230
HALT operation received from [0][7][0] at cycle 24232
HALT operation received from [0][0][0] at cycle 24238
HALT operation received from [0][2][0] at cycle 24240
HALT operation received from [0][4][0] at cycle 24272
HALT operation received from [0][6][0] at cycle 24292
HALT operation received from [0][5][0] at cycle 24366
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 2477879
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24382
HALT operation received from [0][4][0] at cycle 24436
HALT operation received from [0][2][0] at cycle 24466
HALT operation received from [0][1][0] at cycle 24540
HALT operation received from [0][0][0] at cycle 24560
HALT operation received from [0][5][0] at cycle 24630
HALT operation received from [0][6][0] at cycle 24710
HALT operation received from [0][3][0] at cycle 24776
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 2502656
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24174
HALT operation received from [0][6][0] at cycle 24190
HALT operation received from [0][1][0] at cycle 24202
HALT operation received from [0][0][0] at cycle 24208
HALT operation received from [0][5][0] at cycle 24234
HALT operation received from [0][3][0] at cycle 24238
HALT operation received from [0][2][0] at cycle 24244
HALT operation received from [0][4][0] at cycle 24248
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 2526905
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24136
HALT operation received from [0][2][0] at cycle 24138
HALT operation received from [0][3][0] at cycle 24138
HALT operation received from [0][5][0] at cycle 24148
HALT operation received from [0][6][0] at cycle 24174
HALT operation received from [0][7][0] at cycle 24180
HALT operation received from [0][4][0] at cycle 24188
HALT operation received from [0][1][0] at cycle 24202
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 2551108
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24164
HALT operation received from [0][7][0] at cycle 24172
HALT operation received from [0][2][0] at cycle 24184
HALT operation received from [0][6][0] at cycle 24208
HALT operation received from [0][4][0] at cycle 24222
HALT operation received from [0][3][0] at cycle 24308
HALT operation received from [0][0][0] at cycle 24358
HALT operation received from [0][1][0] at cycle 24384
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 2575493
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24126
HALT operation received from [0][4][0] at cycle 24126
HALT operation received from [0][7][0] at cycle 24126
HALT operation received from [0][0][0] at cycle 24128
HALT operation received from [0][2][0] at cycle 24128
HALT operation received from [0][5][0] at cycle 24128
HALT operation received from [0][3][0] at cycle 24130
HALT operation received from [0][6][0] at cycle 24130
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 2599624
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24126
HALT operation received from [0][3][0] at cycle 24126
HALT operation received from [0][5][0] at cycle 24126
HALT operation received from [0][7][0] at cycle 24128
HALT operation received from [0][6][0] at cycle 24132
HALT operation received from [0][1][0] at cycle 24286
HALT operation received from [0][4][0] at cycle 24300
HALT operation received from [0][2][0] at cycle 24334
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 2623959
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24168
HALT operation received from [0][2][0] at cycle 24168
HALT operation received from [0][6][0] at cycle 24168
HALT operation received from [0][5][0] at cycle 24176
HALT operation received from [0][1][0] at cycle 24180
HALT operation received from [0][7][0] at cycle 24198
HALT operation received from [0][3][0] at cycle 24242
HALT operation received from [0][4][0] at cycle 24412
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 2648372
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24156
HALT operation received from [0][3][0] at cycle 24160
HALT operation received from [0][4][0] at cycle 24160
HALT operation received from [0][6][0] at cycle 24164
HALT operation received from [0][0][0] at cycle 24168
HALT operation received from [0][5][0] at cycle 24206
HALT operation received from [0][1][0] at cycle 24210
HALT operation received from [0][2][0] at cycle 24226
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 2672599
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 24178
HALT operation received from [0][1][0] at cycle 24180
HALT operation received from [0][2][0] at cycle 24182
HALT operation received from [0][0][0] at cycle 24206
HALT operation received from [0][4][0] at cycle 24206
HALT operation received from [0][3][0] at cycle 24208
HALT operation received from [0][7][0] at cycle 24210
HALT operation received from [0][5][0] at cycle 24250
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 2696850
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24158
HALT operation received from [0][0][0] at cycle 24162
HALT operation received from [0][3][0] at cycle 24164
HALT operation received from [0][6][0] at cycle 24164
HALT operation received from [0][7][0] at cycle 24164
HALT operation received from [0][2][0] at cycle 24166
HALT operation received from [0][4][0] at cycle 24180
HALT operation received from [0][5][0] at cycle 24180
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 2721031
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24158
HALT operation received from [0][7][0] at cycle 24212
HALT operation received from [0][6][0] at cycle 24348
HALT operation received from [0][4][0] at cycle 24392
HALT operation received from [0][5][0] at cycle 24484
HALT operation received from [0][1][0] at cycle 24532
HALT operation received from [0][0][0] at cycle 24560
HALT operation received from [0][3][0] at cycle 24566
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 2745598
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24150
HALT operation received from [0][0][0] at cycle 24152
HALT operation received from [0][7][0] at cycle 24154
HALT operation received from [0][1][0] at cycle 24160
HALT operation received from [0][4][0] at cycle 24162
HALT operation received from [0][3][0] at cycle 24166
HALT operation received from [0][6][0] at cycle 24174
HALT operation received from [0][2][0] at cycle 24196
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 2769795
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24126
HALT operation received from [0][1][0] at cycle 24126
HALT operation received from [0][2][0] at cycle 24126
HALT operation received from [0][3][0] at cycle 24126
HALT operation received from [0][4][0] at cycle 24126
HALT operation received from [0][5][0] at cycle 24126
HALT operation received from [0][6][0] at cycle 24126
HALT operation received from [0][7][0] at cycle 24126
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 2793922
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24164
HALT operation received from [0][4][0] at cycle 24164
HALT operation received from [0][7][0] at cycle 24164
HALT operation received from [0][5][0] at cycle 24166
HALT operation received from [0][0][0] at cycle 24168
HALT operation received from [0][2][0] at cycle 24172
HALT operation received from [0][3][0] at cycle 24174
HALT operation received from [0][6][0] at cycle 24188
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 2818111
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24126
HALT operation received from [0][2][0] at cycle 24126
HALT operation received from [0][3][0] at cycle 24126
HALT operation received from [0][6][0] at cycle 24126
HALT operation received from [0][4][0] at cycle 24132
HALT operation received from [0][5][0] at cycle 24132
HALT operation received from [0][7][0] at cycle 24132
HALT operation received from [0][1][0] at cycle 24138
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 2842250
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24144
HALT operation received from [0][7][0] at cycle 24146
HALT operation received from [0][2][0] at cycle 24154
HALT operation received from [0][4][0] at cycle 24164
HALT operation received from [0][5][0] at cycle 24170
HALT operation received from [0][6][0] at cycle 24172
HALT operation received from [0][0][0] at cycle 24240
HALT operation received from [0][1][0] at cycle 24410
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 2866661
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24128
HALT operation received from [0][5][0] at cycle 24128
HALT operation received from [0][0][0] at cycle 24130
HALT operation received from [0][6][0] at cycle 24132
HALT operation received from [0][4][0] at cycle 24134
HALT operation received from [0][2][0] at cycle 24140
HALT operation received from [0][7][0] at cycle 24146
HALT operation received from [0][1][0] at cycle 24350
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 2891012
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24180
HALT operation received from [0][3][0] at cycle 24180
HALT operation received from [0][0][0] at cycle 24182
HALT operation received from [0][2][0] at cycle 24184
HALT operation received from [0][7][0] at cycle 24218
HALT operation received from [0][4][0] at cycle 24354
HALT operation received from [0][5][0] at cycle 24368
HALT operation received from [0][6][0] at cycle 24534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 2915547
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24210
HALT operation received from [0][2][0] at cycle 24214
HALT operation received from [0][3][0] at cycle 24228
HALT operation received from [0][0][0] at cycle 24272
HALT operation received from [0][4][0] at cycle 24290
HALT operation received from [0][7][0] at cycle 24312
HALT operation received from [0][6][0] at cycle 24558
HALT operation received from [0][5][0] at cycle 24560
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 2940108
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 24126
HALT operation received from [0][4][0] at cycle 24126
HALT operation received from [0][5][0] at cycle 24126
HALT operation received from [0][0][0] at cycle 24130
HALT operation received from [0][2][0] at cycle 24134
HALT operation received from [0][7][0] at cycle 24136
HALT operation received from [0][3][0] at cycle 24144
HALT operation received from [0][6][0] at cycle 24164
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 2964273
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24126
HALT operation received from [0][1][0] at cycle 24126
HALT operation received from [0][3][0] at cycle 24126
HALT operation received from [0][4][0] at cycle 24126
HALT operation received from [0][5][0] at cycle 24126
HALT operation received from [0][6][0] at cycle 24126
HALT operation received from [0][7][0] at cycle 24126
HALT operation received from [0][2][0] at cycle 24176
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 2988450
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24128
HALT operation received from [0][1][0] at cycle 24138
HALT operation received from [0][3][0] at cycle 24138
HALT operation received from [0][2][0] at cycle 24170
HALT operation received from [0][4][0] at cycle 24178
HALT operation received from [0][6][0] at cycle 24206
HALT operation received from [0][5][0] at cycle 24336
HALT operation received from [0][7][0] at cycle 24344
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 3012795
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 24136
HALT operation received from [0][4][0] at cycle 24136
HALT operation received from [0][3][0] at cycle 24144
HALT operation received from [0][6][0] at cycle 24148
HALT operation received from [0][0][0] at cycle 24150
HALT operation received from [0][1][0] at cycle 24150
HALT operation received from [0][7][0] at cycle 24156
HALT operation received from [0][5][0] at cycle 24166
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 3036962
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 24130
HALT operation received from [0][5][0] at cycle 24132
HALT operation received from [0][2][0] at cycle 24136
HALT operation received from [0][0][0] at cycle 24138
HALT operation received from [0][4][0] at cycle 24140
HALT operation received from [0][7][0] at cycle 24144
HALT operation received from [0][6][0] at cycle 24166
HALT operation received from [0][1][0] at cycle 24364
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 3061327
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 24240
HALT operation received from [0][2][0] at cycle 24260
HALT operation received from [0][0][0] at cycle 24270
HALT operation received from [0][1][0] at cycle 24282
HALT operation received from [0][5][0] at cycle 24288
HALT operation received from [0][4][0] at cycle 24318
HALT operation received from [0][3][0] at cycle 24354
HALT operation received from [0][6][0] at cycle 24738
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 3086066
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 24284
HALT operation received from [0][6][0] at cycle 24300
HALT operation received from [0][7][0] at cycle 24318
HALT operation received from [0][3][0] at cycle 24320
HALT operation received from [0][4][0] at cycle 24350
HALT operation received from [0][1][0] at cycle 24372
HALT operation received from [0][0][0] at cycle 24396
HALT operation received from [0][2][0] at cycle 24424
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 3110491
Device: 8 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 24138
HALT operation received from [0][6][0] at cycle 24142
HALT operation received from [0][7][0] at cycle 24144
HALT operation received from [0][4][0] at cycle 24148
HALT operation received from [0][5][0] at cycle 24154
HALT operation received from [0][1][0] at cycle 24208
HALT operation received from [0][2][0] at cycle 24244
HALT operation received from [0][3][0] at cycle 24392
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 3134884

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
895131384 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.013
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f66b5bcc180
Device 1 : LE1 Device ID is 0x7f66b5bcc290
Device 2 : LE1 Device ID is 0x7f66b5bcc3a0
Device 3 : LE1 Device ID is 0x7f66b5bcc4b0
Device 4 : LE1 Device ID is 0x7f66b5bcc5c0
Device 5 : LE1 Device ID is 0x7f66b5bcc6d0
Device 6 : LE1 Device ID is 0x7f66b5bcc7e0
Device 7 : LE1 Device ID is 0x7f66b5bcc8f0
Device 8 : LE1 Device ID is 0x7f66b5bcca00
Device 9 : LE1 Device ID is 0x7f66b5bccb10
Device 10 : LE1 Device ID is 0x7f66b5bccc20
Device 11 : LE1 Device ID is 0x7f66b5bccd30
Device 12 : LE1 Device ID is 0x7f66b5bcce40
Device 13 : LE1 Device ID is 0x7f66b5bccf50
Device 14 : LE1 Device ID is 0x7f66b5bcd060
Device 15 : LE1 Device ID is 0x7f66b5bcd170
Device 16 : LE1 Device ID is 0x7f66b5bcd280
Device 17 : LE1 Device ID is 0x7f66b5bcd390
Device 18 : LE1 Device ID is 0x7f66b5bcd4a0
Device 19 : LE1 Device ID is 0x7f66b5bcd5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12334
HALT operation received from [0][7][0] at cycle 12388
HALT operation received from [0][9][0] at cycle 12406
HALT operation received from [0][10][0] at cycle 12410
HALT operation received from [0][2][0] at cycle 12424
HALT operation received from [0][8][0] at cycle 12428
HALT operation received from [0][14][0] at cycle 12428
HALT operation received from [0][12][0] at cycle 12462
HALT operation received from [0][11][0] at cycle 12466
HALT operation received from [0][1][0] at cycle 12476
HALT operation received from [0][6][0] at cycle 12494
HALT operation received from [0][0][0] at cycle 12500
HALT operation received from [0][4][0] at cycle 12542
HALT operation received from [0][3][0] at cycle 12546
HALT operation received from [0][13][0] at cycle 12624
HALT operation received from [0][5][0] at cycle 12652
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 12653
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12220
HALT operation received from [0][9][0] at cycle 12256
HALT operation received from [0][3][0] at cycle 12282
HALT operation received from [0][5][0] at cycle 12290
HALT operation received from [0][2][0] at cycle 12312
HALT operation received from [0][7][0] at cycle 12356
HALT operation received from [0][0][0] at cycle 12360
HALT operation received from [0][11][0] at cycle 12366
HALT operation received from [0][6][0] at cycle 12370
HALT operation received from [0][13][0] at cycle 12370
HALT operation received from [0][10][0] at cycle 12404
HALT operation received from [0][15][0] at cycle 12414
HALT operation received from [0][4][0] at cycle 12426
HALT operation received from [0][8][0] at cycle 12428
HALT operation received from [0][14][0] at cycle 12450
HALT operation received from [0][12][0] at cycle 12534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 25188
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12294
HALT operation received from [0][0][0] at cycle 12332
HALT operation received from [0][3][0] at cycle 12362
HALT operation received from [0][6][0] at cycle 12368
HALT operation received from [0][2][0] at cycle 12386
HALT operation received from [0][1][0] at cycle 12388
HALT operation received from [0][13][0] at cycle 12394
HALT operation received from [0][4][0] at cycle 12400
HALT operation received from [0][8][0] at cycle 12402
HALT operation received from [0][7][0] at cycle 12410
HALT operation received from [0][15][0] at cycle 12424
HALT operation received from [0][14][0] at cycle 12428
HALT operation received from [0][11][0] at cycle 12432
HALT operation received from [0][10][0] at cycle 12448
HALT operation received from [0][9][0] at cycle 12452
HALT operation received from [0][12][0] at cycle 12478
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 37667
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12364
HALT operation received from [0][9][0] at cycle 12376
HALT operation received from [0][12][0] at cycle 12376
HALT operation received from [0][4][0] at cycle 12384
HALT operation received from [0][3][0] at cycle 12456
HALT operation received from [0][6][0] at cycle 12456
HALT operation received from [0][0][0] at cycle 12468
HALT operation received from [0][14][0] at cycle 12470
HALT operation received from [0][11][0] at cycle 12480
HALT operation received from [0][5][0] at cycle 12482
HALT operation received from [0][8][0] at cycle 12486
HALT operation received from [0][2][0] at cycle 12534
HALT operation received from [0][13][0] at cycle 12534
HALT operation received from [0][10][0] at cycle 12536
HALT operation received from [0][7][0] at cycle 12580
HALT operation received from [0][15][0] at cycle 12638
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 50306
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12178
HALT operation received from [0][9][0] at cycle 12210
HALT operation received from [0][2][0] at cycle 12218
HALT operation received from [0][5][0] at cycle 12234
HALT operation received from [0][7][0] at cycle 12250
HALT operation received from [0][3][0] at cycle 12254
HALT operation received from [0][10][0] at cycle 12260
HALT operation received from [0][0][0] at cycle 12276
HALT operation received from [0][13][0] at cycle 12278
HALT operation received from [0][11][0] at cycle 12284
HALT operation received from [0][6][0] at cycle 12286
HALT operation received from [0][15][0] at cycle 12302
HALT operation received from [0][8][0] at cycle 12312
HALT operation received from [0][14][0] at cycle 12320
HALT operation received from [0][4][0] at cycle 12332
HALT operation received from [0][12][0] at cycle 12334
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 62641
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 12280
HALT operation received from [0][6][0] at cycle 12286
HALT operation received from [0][0][0] at cycle 12296
HALT operation received from [0][8][0] at cycle 12296
HALT operation received from [0][3][0] at cycle 12334
HALT operation received from [0][5][0] at cycle 12346
HALT operation received from [0][13][0] at cycle 12364
HALT operation received from [0][11][0] at cycle 12370
HALT operation received from [0][15][0] at cycle 12404
HALT operation received from [0][9][0] at cycle 12422
HALT operation received from [0][1][0] at cycle 12438
HALT operation received from [0][12][0] at cycle 12442
HALT operation received from [0][7][0] at cycle 12450
HALT operation received from [0][4][0] at cycle 12474
HALT operation received from [0][10][0] at cycle 12514
HALT operation received from [0][2][0] at cycle 12526
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 75168
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12174
HALT operation received from [0][10][0] at cycle 12176
HALT operation received from [0][0][0] at cycle 12180
HALT operation received from [0][13][0] at cycle 12186
HALT operation received from [0][5][0] at cycle 12188
HALT operation received from [0][6][0] at cycle 12200
HALT operation received from [0][14][0] at cycle 12200
HALT operation received from [0][7][0] at cycle 12212
HALT operation received from [0][9][0] at cycle 12214
HALT operation received from [0][1][0] at cycle 12218
HALT operation received from [0][2][0] at cycle 12220
HALT operation received from [0][15][0] at cycle 12222
HALT operation received from [0][12][0] at cycle 12256
HALT operation received from [0][3][0] at cycle 12270
HALT operation received from [0][11][0] at cycle 12288
HALT operation received from [0][4][0] at cycle 12294
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 87463
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12136
HALT operation received from [0][3][0] at cycle 12138
HALT operation received from [0][11][0] at cycle 12138
HALT operation received from [0][7][0] at cycle 12164
HALT operation received from [0][8][0] at cycle 12170
HALT operation received from [0][12][0] at cycle 12186
HALT operation received from [0][0][0] at cycle 12202
HALT operation received from [0][13][0] at cycle 12202
HALT operation received from [0][9][0] at cycle 12212
HALT operation received from [0][5][0] at cycle 12220
HALT operation received from [0][4][0] at cycle 12238
HALT operation received from [0][10][0] at cycle 12290
HALT operation received from [0][1][0] at cycle 12296
HALT operation received from [0][14][0] at cycle 12302
HALT operation received from [0][6][0] at cycle 12322
HALT operation received from [0][2][0] at cycle 12358
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 99822
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12288
HALT operation received from [0][11][0] at cycle 12296
HALT operation received from [0][5][0] at cycle 12342
HALT operation received from [0][13][0] at cycle 12354
HALT operation received from [0][2][0] at cycle 12386
HALT operation received from [0][15][0] at cycle 12404
HALT operation received from [0][7][0] at cycle 12412
HALT operation received from [0][4][0] at cycle 12422
HALT operation received from [0][12][0] at cycle 12422
HALT operation received from [0][10][0] at cycle 12434
HALT operation received from [0][14][0] at cycle 12472
HALT operation received from [0][1][0] at cycle 12474
HALT operation received from [0][9][0] at cycle 12478
HALT operation received from [0][6][0] at cycle 12482
HALT operation received from [0][0][0] at cycle 12500
HALT operation received from [0][8][0] at cycle 12506
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 112329
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12140
HALT operation received from [0][5][0] at cycle 12142
HALT operation received from [0][9][0] at cycle 12144
HALT operation received from [0][1][0] at cycle 12154
HALT operation received from [0][0][0] at cycle 12176
HALT operation received from [0][15][0] at cycle 12180
HALT operation received from [0][8][0] at cycle 12182
HALT operation received from [0][7][0] at cycle 12206
HALT operation received from [0][14][0] at cycle 12240
HALT operation received from [0][6][0] at cycle 12260
HALT operation received from [0][10][0] at cycle 12260
HALT operation received from [0][2][0] at cycle 12268
HALT operation received from [0][11][0] at cycle 12296
HALT operation received from [0][12][0] at cycle 12308
HALT operation received from [0][3][0] at cycle 12324
HALT operation received from [0][4][0] at cycle 12330
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 124660
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12168
HALT operation received from [0][4][0] at cycle 12190
HALT operation received from [0][2][0] at cycle 12192
HALT operation received from [0][5][0] at cycle 12192
HALT operation received from [0][11][0] at cycle 12218
HALT operation received from [0][1][0] at cycle 12222
HALT operation received from [0][9][0] at cycle 12252
HALT operation received from [0][13][0] at cycle 12252
HALT operation received from [0][12][0] at cycle 12254
HALT operation received from [0][6][0] at cycle 12258
HALT operation received from [0][10][0] at cycle 12262
HALT operation received from [0][0][0] at cycle 12274
HALT operation received from [0][14][0] at cycle 12294
HALT operation received from [0][8][0] at cycle 12298
HALT operation received from [0][7][0] at cycle 12370
HALT operation received from [0][15][0] at cycle 12434
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 137095
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12112
HALT operation received from [0][0][0] at cycle 12116
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][6][0] at cycle 12138
HALT operation received from [0][5][0] at cycle 12146
HALT operation received from [0][2][0] at cycle 12148
HALT operation received from [0][1][0] at cycle 12174
HALT operation received from [0][8][0] at cycle 12246
HALT operation received from [0][12][0] at cycle 12260
HALT operation received from [0][3][0] at cycle 12262
HALT operation received from [0][15][0] at cycle 12264
HALT operation received from [0][9][0] at cycle 12308
HALT operation received from [0][13][0] at cycle 12316
HALT operation received from [0][10][0] at cycle 12322
HALT operation received from [0][14][0] at cycle 12338
HALT operation received from [0][11][0] at cycle 12518
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 149614
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12088
HALT operation received from [0][8][0] at cycle 12102
HALT operation received from [0][4][0] at cycle 12106
HALT operation received from [0][2][0] at cycle 12112
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][3][0] at cycle 12142
HALT operation received from [0][6][0] at cycle 12142
HALT operation received from [0][15][0] at cycle 12144
HALT operation received from [0][10][0] at cycle 12150
HALT operation received from [0][11][0] at cycle 12158
HALT operation received from [0][12][0] at cycle 12162
HALT operation received from [0][14][0] at cycle 12172
HALT operation received from [0][1][0] at cycle 12182
HALT operation received from [0][5][0] at cycle 12192
HALT operation received from [0][9][0] at cycle 12238
HALT operation received from [0][13][0] at cycle 12280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 161895
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][6][0] at cycle 12156
HALT operation received from [0][4][0] at cycle 12166
HALT operation received from [0][3][0] at cycle 12174
HALT operation received from [0][12][0] at cycle 12174
HALT operation received from [0][11][0] at cycle 12176
HALT operation received from [0][14][0] at cycle 12184
HALT operation received from [0][15][0] at cycle 12190
HALT operation received from [0][0][0] at cycle 12194
HALT operation received from [0][7][0] at cycle 12202
HALT operation received from [0][8][0] at cycle 12208
HALT operation received from [0][10][0] at cycle 12216
HALT operation received from [0][2][0] at cycle 12228
HALT operation received from [0][1][0] at cycle 12250
HALT operation received from [0][13][0] at cycle 12258
HALT operation received from [0][9][0] at cycle 12262
HALT operation received from [0][5][0] at cycle 12268
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 174164
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12132
HALT operation received from [0][9][0] at cycle 12166
HALT operation received from [0][6][0] at cycle 12172
HALT operation received from [0][1][0] at cycle 12178
HALT operation received from [0][14][0] at cycle 12184
HALT operation received from [0][3][0] at cycle 12188
HALT operation received from [0][15][0] at cycle 12188
HALT operation received from [0][2][0] at cycle 12192
HALT operation received from [0][4][0] at cycle 12198
HALT operation received from [0][0][0] at cycle 12204
HALT operation received from [0][10][0] at cycle 12212
HALT operation received from [0][11][0] at cycle 12218
HALT operation received from [0][12][0] at cycle 12224
HALT operation received from [0][8][0] at cycle 12230
HALT operation received from [0][5][0] at cycle 12250
HALT operation received from [0][13][0] at cycle 12278
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 186443
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12332
HALT operation received from [0][12][0] at cycle 12344
HALT operation received from [0][5][0] at cycle 12352
HALT operation received from [0][2][0] at cycle 12374
HALT operation received from [0][14][0] at cycle 12388
HALT operation received from [0][13][0] at cycle 12392
HALT operation received from [0][9][0] at cycle 12396
HALT operation received from [0][6][0] at cycle 12416
HALT operation received from [0][10][0] at cycle 12430
HALT operation received from [0][1][0] at cycle 12432
HALT operation received from [0][0][0] at cycle 12582
HALT operation received from [0][8][0] at cycle 12588
HALT operation received from [0][7][0] at cycle 12602
HALT operation received from [0][15][0] at cycle 12622
HALT operation received from [0][11][0] at cycle 12660
HALT operation received from [0][3][0] at cycle 12742
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 199186
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12288
HALT operation received from [0][13][0] at cycle 12316
HALT operation received from [0][11][0] at cycle 12326
HALT operation received from [0][9][0] at cycle 12362
HALT operation received from [0][2][0] at cycle 12380
HALT operation received from [0][12][0] at cycle 12396
HALT operation received from [0][5][0] at cycle 12420
HALT operation received from [0][14][0] at cycle 12450
HALT operation received from [0][3][0] at cycle 12456
HALT operation received from [0][8][0] at cycle 12466
HALT operation received from [0][15][0] at cycle 12486
HALT operation received from [0][1][0] at cycle 12498
HALT operation received from [0][4][0] at cycle 12586
HALT operation received from [0][6][0] at cycle 12606
HALT operation received from [0][7][0] at cycle 12616
HALT operation received from [0][0][0] at cycle 12638
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 211825
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12074
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][0][0] at cycle 12094
HALT operation received from [0][6][0] at cycle 12094
HALT operation received from [0][7][0] at cycle 12098
HALT operation received from [0][3][0] at cycle 12100
HALT operation received from [0][8][0] at cycle 12106
HALT operation received from [0][15][0] at cycle 12110
HALT operation received from [0][11][0] at cycle 12114
HALT operation received from [0][14][0] at cycle 12122
HALT operation received from [0][5][0] at cycle 12126
HALT operation received from [0][13][0] at cycle 12126
HALT operation received from [0][10][0] at cycle 12158
HALT operation received from [0][2][0] at cycle 12166
HALT operation received from [0][9][0] at cycle 12212
HALT operation received from [0][1][0] at cycle 12220
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 224046
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12144
HALT operation received from [0][3][0] at cycle 12144
HALT operation received from [0][5][0] at cycle 12146
HALT operation received from [0][14][0] at cycle 12150
HALT operation received from [0][6][0] at cycle 12152
HALT operation received from [0][13][0] at cycle 12152
HALT operation received from [0][2][0] at cycle 12158
HALT operation received from [0][11][0] at cycle 12160
HALT operation received from [0][4][0] at cycle 12162
HALT operation received from [0][10][0] at cycle 12166
HALT operation received from [0][9][0] at cycle 12168
HALT operation received from [0][12][0] at cycle 12168
HALT operation received from [0][0][0] at cycle 12172
HALT operation received from [0][7][0] at cycle 12174
HALT operation received from [0][8][0] at cycle 12176
HALT operation received from [0][15][0] at cycle 12186
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 236233
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12100
HALT operation received from [0][3][0] at cycle 12102
HALT operation received from [0][15][0] at cycle 12118
HALT operation received from [0][1][0] at cycle 12122
HALT operation received from [0][9][0] at cycle 12124
HALT operation received from [0][11][0] at cycle 12124
HALT operation received from [0][0][0] at cycle 12126
HALT operation received from [0][6][0] at cycle 12130
HALT operation received from [0][8][0] at cycle 12132
HALT operation received from [0][2][0] at cycle 12144
HALT operation received from [0][10][0] at cycle 12162
HALT operation received from [0][14][0] at cycle 12168
HALT operation received from [0][4][0] at cycle 12172
HALT operation received from [0][12][0] at cycle 12196
HALT operation received from [0][5][0] at cycle 12242
HALT operation received from [0][13][0] at cycle 12248
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 248482
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][9][0] at cycle 12140
HALT operation received from [0][10][0] at cycle 12150
HALT operation received from [0][15][0] at cycle 12166
HALT operation received from [0][11][0] at cycle 12182
HALT operation received from [0][14][0] at cycle 12200
HALT operation received from [0][7][0] at cycle 12222
HALT operation received from [0][1][0] at cycle 12224
HALT operation received from [0][2][0] at cycle 12234
HALT operation received from [0][13][0] at cycle 12238
HALT operation received from [0][8][0] at cycle 12260
HALT operation received from [0][6][0] at cycle 12262
HALT operation received from [0][3][0] at cycle 12266
HALT operation received from [0][12][0] at cycle 12278
HALT operation received from [0][5][0] at cycle 12282
HALT operation received from [0][0][0] at cycle 12304
HALT operation received from [0][4][0] at cycle 12322
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 260805
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12086
HALT operation received from [0][2][0] at cycle 12090
HALT operation received from [0][6][0] at cycle 12092
HALT operation received from [0][4][0] at cycle 12114
HALT operation received from [0][1][0] at cycle 12116
HALT operation received from [0][3][0] at cycle 12126
HALT operation received from [0][15][0] at cycle 12128
HALT operation received from [0][0][0] at cycle 12130
HALT operation received from [0][5][0] at cycle 12140
HALT operation received from [0][10][0] at cycle 12146
HALT operation received from [0][14][0] at cycle 12178
HALT operation received from [0][12][0] at cycle 12196
HALT operation received from [0][9][0] at cycle 12200
HALT operation received from [0][8][0] at cycle 12202
HALT operation received from [0][11][0] at cycle 12202
HALT operation received from [0][13][0] at cycle 12244
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 273050
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][0][0] at cycle 12072
HALT operation received from [0][4][0] at cycle 12072
HALT operation received from [0][6][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12076
HALT operation received from [0][2][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][7][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12094
HALT operation received from [0][14][0] at cycle 12098
HALT operation received from [0][10][0] at cycle 12100
HALT operation received from [0][11][0] at cycle 12114
HALT operation received from [0][3][0] at cycle 12118
HALT operation received from [0][15][0] at cycle 12118
HALT operation received from [0][1][0] at cycle 12124
HALT operation received from [0][9][0] at cycle 12150
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 285201
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12098
HALT operation received from [0][1][0] at cycle 12106
HALT operation received from [0][2][0] at cycle 12138
HALT operation received from [0][7][0] at cycle 12140
HALT operation received from [0][9][0] at cycle 12144
HALT operation received from [0][3][0] at cycle 12152
HALT operation received from [0][13][0] at cycle 12154
HALT operation received from [0][15][0] at cycle 12204
HALT operation received from [0][6][0] at cycle 12208
HALT operation received from [0][10][0] at cycle 12210
HALT operation received from [0][0][0] at cycle 12214
HALT operation received from [0][11][0] at cycle 12216
HALT operation received from [0][4][0] at cycle 12238
HALT operation received from [0][8][0] at cycle 12276
HALT operation received from [0][14][0] at cycle 12294
HALT operation received from [0][12][0] at cycle 12320
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 297522
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12098
HALT operation received from [0][10][0] at cycle 12130
HALT operation received from [0][5][0] at cycle 12142
HALT operation received from [0][12][0] at cycle 12158
HALT operation received from [0][9][0] at cycle 12160
HALT operation received from [0][15][0] at cycle 12160
HALT operation received from [0][8][0] at cycle 12182
HALT operation received from [0][2][0] at cycle 12186
HALT operation received from [0][1][0] at cycle 12188
HALT operation received from [0][14][0] at cycle 12188
HALT operation received from [0][11][0] at cycle 12192
HALT operation received from [0][6][0] at cycle 12224
HALT operation received from [0][7][0] at cycle 12226
HALT operation received from [0][4][0] at cycle 12238
HALT operation received from [0][0][0] at cycle 12248
HALT operation received from [0][3][0] at cycle 12278
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 309801
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 12156
HALT operation received from [0][6][0] at cycle 12162
HALT operation received from [0][15][0] at cycle 12258
HALT operation received from [0][10][0] at cycle 12272
HALT operation received from [0][7][0] at cycle 12278
HALT operation received from [0][2][0] at cycle 12306
HALT operation received from [0][11][0] at cycle 12308
HALT operation received from [0][8][0] at cycle 12318
HALT operation received from [0][12][0] at cycle 12350
HALT operation received from [0][9][0] at cycle 12354
HALT operation received from [0][13][0] at cycle 12354
HALT operation received from [0][0][0] at cycle 12358
HALT operation received from [0][3][0] at cycle 12372
HALT operation received from [0][1][0] at cycle 12392
HALT operation received from [0][5][0] at cycle 12396
HALT operation received from [0][4][0] at cycle 12402
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 322204
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][11][0] at cycle 12074
HALT operation received from [0][8][0] at cycle 12092
HALT operation received from [0][2][0] at cycle 12096
HALT operation received from [0][5][0] at cycle 12108
HALT operation received from [0][7][0] at cycle 12110
HALT operation received from [0][10][0] at cycle 12128
HALT operation received from [0][15][0] at cycle 12136
HALT operation received from [0][1][0] at cycle 12154
HALT operation received from [0][4][0] at cycle 12158
HALT operation received from [0][13][0] at cycle 12174
HALT operation received from [0][12][0] at cycle 12176
HALT operation received from [0][9][0] at cycle 12180
HALT operation received from [0][6][0] at cycle 12188
HALT operation received from [0][14][0] at cycle 12228
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 334433
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12132
HALT operation received from [0][3][0] at cycle 12146
HALT operation received from [0][5][0] at cycle 12152
HALT operation received from [0][4][0] at cycle 12170
HALT operation received from [0][6][0] at cycle 12180
HALT operation received from [0][0][0] at cycle 12182
HALT operation received from [0][1][0] at cycle 12182
HALT operation received from [0][2][0] at cycle 12192
HALT operation received from [0][15][0] at cycle 12220
HALT operation received from [0][9][0] at cycle 12240
HALT operation received from [0][14][0] at cycle 12242
HALT operation received from [0][12][0] at cycle 12264
HALT operation received from [0][8][0] at cycle 12266
HALT operation received from [0][11][0] at cycle 12266
HALT operation received from [0][13][0] at cycle 12288
HALT operation received from [0][10][0] at cycle 12314
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 346748
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12204
HALT operation received from [0][3][0] at cycle 12226
HALT operation received from [0][4][0] at cycle 12272
HALT operation received from [0][7][0] at cycle 12284
HALT operation received from [0][13][0] at cycle 12288
HALT operation received from [0][11][0] at cycle 12310
HALT operation received from [0][2][0] at cycle 12316
HALT operation received from [0][0][0] at cycle 12346
HALT operation received from [0][1][0] at cycle 12354
HALT operation received from [0][6][0] at cycle 12366
HALT operation received from [0][12][0] at cycle 12376
HALT operation received from [0][9][0] at cycle 12396
HALT operation received from [0][10][0] at cycle 12414
HALT operation received from [0][15][0] at cycle 12418
HALT operation received from [0][8][0] at cycle 12436
HALT operation received from [0][14][0] at cycle 12456
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 359205
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][4][0] at cycle 12098
HALT operation received from [0][15][0] at cycle 12102
HALT operation received from [0][7][0] at cycle 12106
HALT operation received from [0][9][0] at cycle 12108
HALT operation received from [0][1][0] at cycle 12110
HALT operation received from [0][14][0] at cycle 12134
HALT operation received from [0][8][0] at cycle 12144
HALT operation received from [0][13][0] at cycle 12146
HALT operation received from [0][0][0] at cycle 12152
HALT operation received from [0][6][0] at cycle 12156
HALT operation received from [0][5][0] at cycle 12158
HALT operation received from [0][3][0] at cycle 12164
HALT operation received from [0][11][0] at cycle 12164
HALT operation received from [0][10][0] at cycle 12184
HALT operation received from [0][2][0] at cycle 12206
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 371412
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12084
HALT operation received from [0][0][0] at cycle 12090
HALT operation received from [0][13][0] at cycle 12092
HALT operation received from [0][4][0] at cycle 12094
HALT operation received from [0][7][0] at cycle 12094
HALT operation received from [0][12][0] at cycle 12102
HALT operation received from [0][8][0] at cycle 12112
HALT operation received from [0][15][0] at cycle 12114
HALT operation received from [0][3][0] at cycle 12130
HALT operation received from [0][11][0] at cycle 12130
HALT operation received from [0][9][0] at cycle 12132
HALT operation received from [0][1][0] at cycle 12146
HALT operation received from [0][14][0] at cycle 12158
HALT operation received from [0][6][0] at cycle 12160
HALT operation received from [0][2][0] at cycle 12210
HALT operation received from [0][10][0] at cycle 12226
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 383639
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][11][0] at cycle 12150
HALT operation received from [0][15][0] at cycle 12162
HALT operation received from [0][12][0] at cycle 12166
HALT operation received from [0][14][0] at cycle 12176
HALT operation received from [0][10][0] at cycle 12178
HALT operation received from [0][3][0] at cycle 12186
HALT operation received from [0][4][0] at cycle 12186
HALT operation received from [0][7][0] at cycle 12190
HALT operation received from [0][8][0] at cycle 12192
HALT operation received from [0][13][0] at cycle 12198
HALT operation received from [0][6][0] at cycle 12208
HALT operation received from [0][5][0] at cycle 12218
HALT operation received from [0][0][0] at cycle 12220
HALT operation received from [0][2][0] at cycle 12224
HALT operation received from [0][9][0] at cycle 12224
HALT operation received from [0][1][0] at cycle 12258
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 395898
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12098
HALT operation received from [0][12][0] at cycle 12098
HALT operation received from [0][13][0] at cycle 12102
HALT operation received from [0][11][0] at cycle 12104
HALT operation received from [0][14][0] at cycle 12104
HALT operation received from [0][9][0] at cycle 12106
HALT operation received from [0][2][0] at cycle 12108
HALT operation received from [0][8][0] at cycle 12108
HALT operation received from [0][5][0] at cycle 12112
HALT operation received from [0][15][0] at cycle 12112
HALT operation received from [0][6][0] at cycle 12116
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][1][0] at cycle 12126
HALT operation received from [0][3][0] at cycle 12126
HALT operation received from [0][4][0] at cycle 12136
HALT operation received from [0][0][0] at cycle 12140
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 408039
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12084
HALT operation received from [0][8][0] at cycle 12086
HALT operation received from [0][0][0] at cycle 12098
HALT operation received from [0][14][0] at cycle 12116
HALT operation received from [0][6][0] at cycle 12122
HALT operation received from [0][15][0] at cycle 12128
HALT operation received from [0][9][0] at cycle 12154
HALT operation received from [0][7][0] at cycle 12160
HALT operation received from [0][1][0] at cycle 12162
HALT operation received from [0][5][0] at cycle 12170
HALT operation received from [0][13][0] at cycle 12172
HALT operation received from [0][11][0] at cycle 12180
HALT operation received from [0][3][0] at cycle 12182
HALT operation received from [0][10][0] at cycle 12204
HALT operation received from [0][2][0] at cycle 12206
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 420246
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12084
HALT operation received from [0][2][0] at cycle 12090
HALT operation received from [0][6][0] at cycle 12094
HALT operation received from [0][10][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12116
HALT operation received from [0][3][0] at cycle 12118
HALT operation received from [0][12][0] at cycle 12118
HALT operation received from [0][1][0] at cycle 12132
HALT operation received from [0][0][0] at cycle 12148
HALT operation received from [0][5][0] at cycle 12158
HALT operation received from [0][7][0] at cycle 12158
HALT operation received from [0][9][0] at cycle 12164
HALT operation received from [0][11][0] at cycle 12164
HALT operation received from [0][13][0] at cycle 12164
HALT operation received from [0][8][0] at cycle 12184
HALT operation received from [0][15][0] at cycle 12192
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 432439
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12172
HALT operation received from [0][7][0] at cycle 12200
HALT operation received from [0][4][0] at cycle 12202
HALT operation received from [0][3][0] at cycle 12216
HALT operation received from [0][1][0] at cycle 12246
HALT operation received from [0][13][0] at cycle 12250
HALT operation received from [0][6][0] at cycle 12270
HALT operation received from [0][2][0] at cycle 12286
HALT operation received from [0][11][0] at cycle 12310
HALT operation received from [0][0][0] at cycle 12320
HALT operation received from [0][9][0] at cycle 12356
HALT operation received from [0][15][0] at cycle 12378
HALT operation received from [0][12][0] at cycle 12382
HALT operation received from [0][10][0] at cycle 12440
HALT operation received from [0][14][0] at cycle 12444
HALT operation received from [0][8][0] at cycle 12500
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 444940
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 12184
HALT operation received from [0][2][0] at cycle 12186
HALT operation received from [0][10][0] at cycle 12198
HALT operation received from [0][6][0] at cycle 12206
HALT operation received from [0][3][0] at cycle 12246
HALT operation received from [0][4][0] at cycle 12268
HALT operation received from [0][12][0] at cycle 12270
HALT operation received from [0][11][0] at cycle 12286
HALT operation received from [0][5][0] at cycle 12312
HALT operation received from [0][8][0] at cycle 12324
HALT operation received from [0][13][0] at cycle 12324
HALT operation received from [0][0][0] at cycle 12328
HALT operation received from [0][7][0] at cycle 12352
HALT operation received from [0][15][0] at cycle 12378
HALT operation received from [0][9][0] at cycle 12446
HALT operation received from [0][1][0] at cycle 12482
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 457423
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12290
HALT operation received from [0][13][0] at cycle 12336
HALT operation received from [0][12][0] at cycle 12388
HALT operation received from [0][2][0] at cycle 12414
HALT operation received from [0][8][0] at cycle 12416
HALT operation received from [0][11][0] at cycle 12420
HALT operation received from [0][5][0] at cycle 12442
HALT operation received from [0][15][0] at cycle 12474
HALT operation received from [0][14][0] at cycle 12516
HALT operation received from [0][4][0] at cycle 12518
HALT operation received from [0][3][0] at cycle 12532
HALT operation received from [0][7][0] at cycle 12562
HALT operation received from [0][0][0] at cycle 12570
HALT operation received from [0][6][0] at cycle 12632
HALT operation received from [0][9][0] at cycle 12652
HALT operation received from [0][1][0] at cycle 12816
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 470240
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][2][0] at cycle 12134
HALT operation received from [0][8][0] at cycle 12138
HALT operation received from [0][0][0] at cycle 12142
HALT operation received from [0][10][0] at cycle 12142
HALT operation received from [0][12][0] at cycle 12144
HALT operation received from [0][14][0] at cycle 12144
HALT operation received from [0][4][0] at cycle 12148
HALT operation received from [0][6][0] at cycle 12150
HALT operation received from [0][11][0] at cycle 12156
HALT operation received from [0][3][0] at cycle 12158
HALT operation received from [0][7][0] at cycle 12190
HALT operation received from [0][15][0] at cycle 12196
HALT operation received from [0][1][0] at cycle 12232
HALT operation received from [0][9][0] at cycle 12234
HALT operation received from [0][5][0] at cycle 12294
HALT operation received from [0][13][0] at cycle 12306
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 482547
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12086
HALT operation received from [0][3][0] at cycle 12088
HALT operation received from [0][6][0] at cycle 12090
HALT operation received from [0][5][0] at cycle 12092
HALT operation received from [0][2][0] at cycle 12094
HALT operation received from [0][4][0] at cycle 12096
HALT operation received from [0][11][0] at cycle 12096
HALT operation received from [0][1][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12100
HALT operation received from [0][8][0] at cycle 12102
HALT operation received from [0][12][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12104
HALT operation received from [0][15][0] at cycle 12104
HALT operation received from [0][9][0] at cycle 12108
HALT operation received from [0][13][0] at cycle 12110
HALT operation received from [0][10][0] at cycle 12118
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 494666
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12148
HALT operation received from [0][15][0] at cycle 12194
HALT operation received from [0][8][0] at cycle 12202
HALT operation received from [0][9][0] at cycle 12206
HALT operation received from [0][14][0] at cycle 12214
HALT operation received from [0][13][0] at cycle 12218
HALT operation received from [0][2][0] at cycle 12238
HALT operation received from [0][11][0] at cycle 12244
HALT operation received from [0][6][0] at cycle 12292
HALT operation received from [0][5][0] at cycle 12296
HALT operation received from [0][7][0] at cycle 12300
HALT operation received from [0][1][0] at cycle 12306
HALT operation received from [0][12][0] at cycle 12310
HALT operation received from [0][0][0] at cycle 12312
HALT operation received from [0][3][0] at cycle 12312
HALT operation received from [0][4][0] at cycle 12394
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 507061
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12090
HALT operation received from [0][9][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12100
HALT operation received from [0][13][0] at cycle 12108
HALT operation received from [0][14][0] at cycle 12108
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][1][0] at cycle 12134
HALT operation received from [0][12][0] at cycle 12134
HALT operation received from [0][5][0] at cycle 12136
HALT operation received from [0][6][0] at cycle 12140
HALT operation received from [0][0][0] at cycle 12146
HALT operation received from [0][10][0] at cycle 12154
HALT operation received from [0][4][0] at cycle 12184
HALT operation received from [0][2][0] at cycle 12204
HALT operation received from [0][11][0] at cycle 12234
HALT operation received from [0][3][0] at cycle 12264
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 519326
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][11][0] at cycle 12108
HALT operation received from [0][15][0] at cycle 12110
HALT operation received from [0][14][0] at cycle 12122
HALT operation received from [0][3][0] at cycle 12128
HALT operation received from [0][7][0] at cycle 12130
HALT operation received from [0][6][0] at cycle 12136
HALT operation received from [0][9][0] at cycle 12148
HALT operation received from [0][1][0] at cycle 12156
HALT operation received from [0][12][0] at cycle 12160
HALT operation received from [0][8][0] at cycle 12162
HALT operation received from [0][10][0] at cycle 12164
HALT operation received from [0][0][0] at cycle 12174
HALT operation received from [0][4][0] at cycle 12176
HALT operation received from [0][2][0] at cycle 12180
HALT operation received from [0][5][0] at cycle 12202
HALT operation received from [0][13][0] at cycle 12212
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 531539
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12122
HALT operation received from [0][5][0] at cycle 12134
HALT operation received from [0][2][0] at cycle 12168
HALT operation received from [0][7][0] at cycle 12194
HALT operation received from [0][4][0] at cycle 12204
HALT operation received from [0][13][0] at cycle 12208
HALT operation received from [0][9][0] at cycle 12212
HALT operation received from [0][0][0] at cycle 12222
HALT operation received from [0][10][0] at cycle 12228
HALT operation received from [0][6][0] at cycle 12244
HALT operation received from [0][12][0] at cycle 12260
HALT operation received from [0][3][0] at cycle 12268
HALT operation received from [0][15][0] at cycle 12276
HALT operation received from [0][8][0] at cycle 12280
HALT operation received from [0][14][0] at cycle 12292
HALT operation received from [0][11][0] at cycle 12326
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 543866
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12102
HALT operation received from [0][1][0] at cycle 12108
HALT operation received from [0][12][0] at cycle 12114
HALT operation received from [0][2][0] at cycle 12116
HALT operation received from [0][9][0] at cycle 12116
HALT operation received from [0][10][0] at cycle 12116
HALT operation received from [0][7][0] at cycle 12132
HALT operation received from [0][15][0] at cycle 12146
HALT operation received from [0][0][0] at cycle 12156
HALT operation received from [0][6][0] at cycle 12162
HALT operation received from [0][8][0] at cycle 12164
HALT operation received from [0][14][0] at cycle 12178
HALT operation received from [0][3][0] at cycle 12182
HALT operation received from [0][5][0] at cycle 12182
HALT operation received from [0][13][0] at cycle 12192
HALT operation received from [0][11][0] at cycle 12206
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 556073
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12086
HALT operation received from [0][6][0] at cycle 12088
HALT operation received from [0][2][0] at cycle 12114
HALT operation received from [0][10][0] at cycle 12122
HALT operation received from [0][9][0] at cycle 12134
HALT operation received from [0][14][0] at cycle 12134
HALT operation received from [0][3][0] at cycle 12138
HALT operation received from [0][7][0] at cycle 12142
HALT operation received from [0][4][0] at cycle 12144
HALT operation received from [0][11][0] at cycle 12168
HALT operation received from [0][0][0] at cycle 12170
HALT operation received from [0][5][0] at cycle 12172
HALT operation received from [0][15][0] at cycle 12184
HALT operation received from [0][12][0] at cycle 12186
HALT operation received from [0][13][0] at cycle 12202
HALT operation received from [0][8][0] at cycle 12248
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 568322
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12098
HALT operation received from [0][15][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12108
HALT operation received from [0][8][0] at cycle 12108
HALT operation received from [0][6][0] at cycle 12112
HALT operation received from [0][14][0] at cycle 12116
HALT operation received from [0][4][0] at cycle 12132
HALT operation received from [0][5][0] at cycle 12132
HALT operation received from [0][1][0] at cycle 12136
HALT operation received from [0][13][0] at cycle 12140
HALT operation received from [0][9][0] at cycle 12142
HALT operation received from [0][12][0] at cycle 12144
HALT operation received from [0][3][0] at cycle 12156
HALT operation received from [0][11][0] at cycle 12164
HALT operation received from [0][2][0] at cycle 12196
HALT operation received from [0][10][0] at cycle 12196
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 580519
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][6][0] at cycle 12122
HALT operation received from [0][14][0] at cycle 12122
HALT operation received from [0][7][0] at cycle 12140
HALT operation received from [0][11][0] at cycle 12140
HALT operation received from [0][3][0] at cycle 12144
HALT operation received from [0][15][0] at cycle 12144
HALT operation received from [0][9][0] at cycle 12146
HALT operation received from [0][1][0] at cycle 12158
HALT operation received from [0][4][0] at cycle 12162
HALT operation received from [0][12][0] at cycle 12170
HALT operation received from [0][10][0] at cycle 12176
HALT operation received from [0][0][0] at cycle 12180
HALT operation received from [0][2][0] at cycle 12184
HALT operation received from [0][5][0] at cycle 12184
HALT operation received from [0][8][0] at cycle 12190
HALT operation received from [0][13][0] at cycle 12216
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 592736
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12176
HALT operation received from [0][2][0] at cycle 12184
HALT operation received from [0][6][0] at cycle 12204
HALT operation received from [0][10][0] at cycle 12216
HALT operation received from [0][1][0] at cycle 12250
HALT operation received from [0][12][0] at cycle 12252
HALT operation received from [0][5][0] at cycle 12260
HALT operation received from [0][0][0] at cycle 12266
HALT operation received from [0][7][0] at cycle 12266
HALT operation received from [0][3][0] at cycle 12284
HALT operation received from [0][13][0] at cycle 12324
HALT operation received from [0][14][0] at cycle 12326
HALT operation received from [0][8][0] at cycle 12352
HALT operation received from [0][9][0] at cycle 12358
HALT operation received from [0][11][0] at cycle 12378
HALT operation received from [0][15][0] at cycle 12414
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 605151
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12068
HALT operation received from [0][3][0] at cycle 12070
HALT operation received from [0][5][0] at cycle 12070
HALT operation received from [0][4][0] at cycle 12076
HALT operation received from [0][6][0] at cycle 12078
HALT operation received from [0][10][0] at cycle 12082
HALT operation received from [0][13][0] at cycle 12086
HALT operation received from [0][11][0] at cycle 12090
HALT operation received from [0][8][0] at cycle 12100
HALT operation received from [0][9][0] at cycle 12106
HALT operation received from [0][15][0] at cycle 12106
HALT operation received from [0][12][0] at cycle 12110
HALT operation received from [0][14][0] at cycle 12124
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 617276
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12164
HALT operation received from [0][15][0] at cycle 12166
HALT operation received from [0][5][0] at cycle 12218
HALT operation received from [0][13][0] at cycle 12218
HALT operation received from [0][11][0] at cycle 12258
HALT operation received from [0][3][0] at cycle 12260
HALT operation received from [0][14][0] at cycle 12272
HALT operation received from [0][6][0] at cycle 12284
HALT operation received from [0][9][0] at cycle 12314
HALT operation received from [0][1][0] at cycle 12318
HALT operation received from [0][0][0] at cycle 12342
HALT operation received from [0][8][0] at cycle 12350
HALT operation received from [0][12][0] at cycle 12356
HALT operation received from [0][4][0] at cycle 12362
HALT operation received from [0][2][0] at cycle 12364
HALT operation received from [0][10][0] at cycle 12372
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 629649
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12090
HALT operation received from [0][6][0] at cycle 12092
HALT operation received from [0][5][0] at cycle 12106
HALT operation received from [0][4][0] at cycle 12110
HALT operation received from [0][10][0] at cycle 12120
HALT operation received from [0][2][0] at cycle 12122
HALT operation received from [0][12][0] at cycle 12130
HALT operation received from [0][14][0] at cycle 12134
HALT operation received from [0][1][0] at cycle 12140
HALT operation received from [0][15][0] at cycle 12142
HALT operation received from [0][13][0] at cycle 12154
HALT operation received from [0][0][0] at cycle 12160
HALT operation received from [0][9][0] at cycle 12176
HALT operation received from [0][8][0] at cycle 12190
HALT operation received from [0][3][0] at cycle 12192
HALT operation received from [0][11][0] at cycle 12238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 641888
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12098
HALT operation received from [0][14][0] at cycle 12122
HALT operation received from [0][12][0] at cycle 12126
HALT operation received from [0][7][0] at cycle 12128
HALT operation received from [0][11][0] at cycle 12138
HALT operation received from [0][9][0] at cycle 12150
HALT operation received from [0][3][0] at cycle 12158
HALT operation received from [0][8][0] at cycle 12160
HALT operation received from [0][6][0] at cycle 12164
HALT operation received from [0][4][0] at cycle 12174
HALT operation received from [0][0][0] at cycle 12176
HALT operation received from [0][1][0] at cycle 12180
HALT operation received from [0][13][0] at cycle 12244
HALT operation received from [0][5][0] at cycle 12286
HALT operation received from [0][10][0] at cycle 12342
HALT operation received from [0][2][0] at cycle 12354
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 654243
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12076
HALT operation received from [0][0][0] at cycle 12078
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][2][0] at cycle 12080
HALT operation received from [0][14][0] at cycle 12082
HALT operation received from [0][6][0] at cycle 12092
HALT operation received from [0][9][0] at cycle 12102
HALT operation received from [0][1][0] at cycle 12114
HALT operation received from [0][13][0] at cycle 12180
HALT operation received from [0][5][0] at cycle 12196
HALT operation received from [0][12][0] at cycle 12210
HALT operation received from [0][4][0] at cycle 12222
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 666466
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][11][0] at cycle 12074
HALT operation received from [0][14][0] at cycle 12076
HALT operation received from [0][13][0] at cycle 12080
HALT operation received from [0][8][0] at cycle 12082
HALT operation received from [0][5][0] at cycle 12088
HALT operation received from [0][9][0] at cycle 12090
HALT operation received from [0][3][0] at cycle 12092
HALT operation received from [0][6][0] at cycle 12094
HALT operation received from [0][0][0] at cycle 12100
HALT operation received from [0][1][0] at cycle 12106
HALT operation received from [0][10][0] at cycle 12124
HALT operation received from [0][12][0] at cycle 12126
HALT operation received from [0][4][0] at cycle 12130
HALT operation received from [0][2][0] at cycle 12136
HALT operation received from [0][15][0] at cycle 12148
HALT operation received from [0][7][0] at cycle 12172
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 678639
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][6][0] at cycle 12232
HALT operation received from [0][14][0] at cycle 12256
HALT operation received from [0][8][0] at cycle 12342
HALT operation received from [0][0][0] at cycle 12366
HALT operation received from [0][11][0] at cycle 12378
HALT operation received from [0][12][0] at cycle 12410
HALT operation received from [0][3][0] at cycle 12412
HALT operation received from [0][7][0] at cycle 12412
HALT operation received from [0][15][0] at cycle 12418
HALT operation received from [0][4][0] at cycle 12432
HALT operation received from [0][1][0] at cycle 12440
HALT operation received from [0][9][0] at cycle 12474
HALT operation received from [0][13][0] at cycle 12476
HALT operation received from [0][5][0] at cycle 12484
HALT operation received from [0][10][0] at cycle 12518
HALT operation received from [0][2][0] at cycle 12534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 691174
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12074
HALT operation received from [0][11][0] at cycle 12076
HALT operation received from [0][13][0] at cycle 12076
HALT operation received from [0][14][0] at cycle 12076
HALT operation received from [0][6][0] at cycle 12078
HALT operation received from [0][4][0] at cycle 12080
HALT operation received from [0][1][0] at cycle 12082
HALT operation received from [0][2][0] at cycle 12084
HALT operation received from [0][5][0] at cycle 12086
HALT operation received from [0][7][0] at cycle 12086
HALT operation received from [0][0][0] at cycle 12088
HALT operation received from [0][3][0] at cycle 12096
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 703271
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12082
HALT operation received from [0][11][0] at cycle 12090
HALT operation received from [0][2][0] at cycle 12096
HALT operation received from [0][8][0] at cycle 12098
HALT operation received from [0][12][0] at cycle 12104
HALT operation received from [0][3][0] at cycle 12106
HALT operation received from [0][4][0] at cycle 12114
HALT operation received from [0][0][0] at cycle 12120
HALT operation received from [0][5][0] at cycle 12128
HALT operation received from [0][13][0] at cycle 12128
HALT operation received from [0][1][0] at cycle 12140
HALT operation received from [0][9][0] at cycle 12152
HALT operation received from [0][7][0] at cycle 12182
HALT operation received from [0][14][0] at cycle 12192
HALT operation received from [0][15][0] at cycle 12192
HALT operation received from [0][6][0] at cycle 12206
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 715478
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 12218
HALT operation received from [0][12][0] at cycle 12222
HALT operation received from [0][11][0] at cycle 12226
HALT operation received from [0][15][0] at cycle 12232
HALT operation received from [0][13][0] at cycle 12236
HALT operation received from [0][7][0] at cycle 12238
HALT operation received from [0][6][0] at cycle 12246
HALT operation received from [0][4][0] at cycle 12252
HALT operation received from [0][3][0] at cycle 12258
HALT operation received from [0][9][0] at cycle 12260
HALT operation received from [0][5][0] at cycle 12270
HALT operation received from [0][1][0] at cycle 12312
HALT operation received from [0][8][0] at cycle 12412
HALT operation received from [0][10][0] at cycle 12412
HALT operation received from [0][2][0] at cycle 12444
HALT operation received from [0][0][0] at cycle 12448
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 727927
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12068
HALT operation received from [0][3][0] at cycle 12072
HALT operation received from [0][7][0] at cycle 12072
HALT operation received from [0][2][0] at cycle 12074
HALT operation received from [0][5][0] at cycle 12074
HALT operation received from [0][12][0] at cycle 12074
HALT operation received from [0][11][0] at cycle 12088
HALT operation received from [0][15][0] at cycle 12088
HALT operation received from [0][13][0] at cycle 12090
HALT operation received from [0][0][0] at cycle 12096
HALT operation received from [0][10][0] at cycle 12096
HALT operation received from [0][6][0] at cycle 12108
HALT operation received from [0][8][0] at cycle 12112
HALT operation received from [0][14][0] at cycle 12116
HALT operation received from [0][9][0] at cycle 12122
HALT operation received from [0][1][0] at cycle 12130
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 740058
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12162
HALT operation received from [0][4][0] at cycle 12178
HALT operation received from [0][11][0] at cycle 12182
HALT operation received from [0][13][0] at cycle 12182
HALT operation received from [0][12][0] at cycle 12190
HALT operation received from [0][5][0] at cycle 12198
HALT operation received from [0][7][0] at cycle 12212
HALT operation received from [0][15][0] at cycle 12226
HALT operation received from [0][9][0] at cycle 12228
HALT operation received from [0][0][0] at cycle 12230
HALT operation received from [0][1][0] at cycle 12236
HALT operation received from [0][8][0] at cycle 12236
HALT operation received from [0][14][0] at cycle 12284
HALT operation received from [0][10][0] at cycle 12290
HALT operation received from [0][6][0] at cycle 12302
HALT operation received from [0][2][0] at cycle 12310
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 752369
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12234
HALT operation received from [0][14][0] at cycle 12236
HALT operation received from [0][13][0] at cycle 12244
HALT operation received from [0][8][0] at cycle 12272
HALT operation received from [0][12][0] at cycle 12298
HALT operation received from [0][6][0] at cycle 12304
HALT operation received from [0][10][0] at cycle 12312
HALT operation received from [0][9][0] at cycle 12320
HALT operation received from [0][7][0] at cycle 12322
HALT operation received from [0][5][0] at cycle 12350
HALT operation received from [0][0][0] at cycle 12380
HALT operation received from [0][11][0] at cycle 12392
HALT operation received from [0][1][0] at cycle 12404
HALT operation received from [0][4][0] at cycle 12408
HALT operation received from [0][2][0] at cycle 12410
HALT operation received from [0][3][0] at cycle 12544
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 764914
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12074
HALT operation received from [0][5][0] at cycle 12074
HALT operation received from [0][4][0] at cycle 12076
HALT operation received from [0][0][0] at cycle 12078
HALT operation received from [0][3][0] at cycle 12082
HALT operation received from [0][2][0] at cycle 12088
HALT operation received from [0][9][0] at cycle 12090
HALT operation received from [0][7][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12094
HALT operation received from [0][11][0] at cycle 12096
HALT operation received from [0][10][0] at cycle 12098
HALT operation received from [0][12][0] at cycle 12098
HALT operation received from [0][13][0] at cycle 12100
HALT operation received from [0][6][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12102
HALT operation received from [0][15][0] at cycle 12110
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 777025
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12082
HALT operation received from [0][11][0] at cycle 12084
HALT operation received from [0][3][0] at cycle 12090
HALT operation received from [0][5][0] at cycle 12090
HALT operation received from [0][0][0] at cycle 12098
HALT operation received from [0][14][0] at cycle 12098
HALT operation received from [0][4][0] at cycle 12100
HALT operation received from [0][8][0] at cycle 12100
HALT operation received from [0][12][0] at cycle 12102
HALT operation received from [0][6][0] at cycle 12104
HALT operation received from [0][7][0] at cycle 12104
HALT operation received from [0][10][0] at cycle 12112
HALT operation received from [0][15][0] at cycle 12112
HALT operation received from [0][2][0] at cycle 12120
HALT operation received from [0][9][0] at cycle 12130
HALT operation received from [0][1][0] at cycle 12138
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 789164
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][6][0] at cycle 12140
HALT operation received from [0][14][0] at cycle 12154
HALT operation received from [0][9][0] at cycle 12166
HALT operation received from [0][7][0] at cycle 12172
HALT operation received from [0][15][0] at cycle 12176
HALT operation received from [0][1][0] at cycle 12178
HALT operation received from [0][4][0] at cycle 12178
HALT operation received from [0][3][0] at cycle 12180
HALT operation received from [0][11][0] at cycle 12186
HALT operation received from [0][12][0] at cycle 12186
HALT operation received from [0][5][0] at cycle 12230
HALT operation received from [0][13][0] at cycle 12240
HALT operation received from [0][2][0] at cycle 12248
HALT operation received from [0][10][0] at cycle 12250
HALT operation received from [0][0][0] at cycle 12276
HALT operation received from [0][8][0] at cycle 12302
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 801467
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][2][0] at cycle 12068
HALT operation received from [0][10][0] at cycle 12076
HALT operation received from [0][0][0] at cycle 12090
HALT operation received from [0][4][0] at cycle 12098
HALT operation received from [0][1][0] at cycle 12104
HALT operation received from [0][8][0] at cycle 12106
HALT operation received from [0][5][0] at cycle 12108
HALT operation received from [0][12][0] at cycle 12114
HALT operation received from [0][13][0] at cycle 12124
HALT operation received from [0][9][0] at cycle 12128
HALT operation received from [0][6][0] at cycle 12172
HALT operation received from [0][14][0] at cycle 12176
HALT operation received from [0][3][0] at cycle 12180
HALT operation received from [0][11][0] at cycle 12188
HALT operation received from [0][7][0] at cycle 12228
HALT operation received from [0][15][0] at cycle 12236
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 813704
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12070
HALT operation received from [0][2][0] at cycle 12070
HALT operation received from [0][1][0] at cycle 12072
HALT operation received from [0][4][0] at cycle 12078
HALT operation received from [0][6][0] at cycle 12078
HALT operation received from [0][5][0] at cycle 12082
HALT operation received from [0][7][0] at cycle 12082
HALT operation received from [0][3][0] at cycle 12086
HALT operation received from [0][10][0] at cycle 12096
HALT operation received from [0][15][0] at cycle 12102
HALT operation received from [0][8][0] at cycle 12106
HALT operation received from [0][11][0] at cycle 12114
HALT operation received from [0][14][0] at cycle 12114
HALT operation received from [0][12][0] at cycle 12118
HALT operation received from [0][13][0] at cycle 12122
HALT operation received from [0][9][0] at cycle 12126
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 825831
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12068
HALT operation received from [0][3][0] at cycle 12070
HALT operation received from [0][0][0] at cycle 12074
HALT operation received from [0][5][0] at cycle 12076
HALT operation received from [0][9][0] at cycle 12088
HALT operation received from [0][11][0] at cycle 12092
HALT operation received from [0][13][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12096
HALT operation received from [0][2][0] at cycle 12100
HALT operation received from [0][4][0] at cycle 12106
HALT operation received from [0][7][0] at cycle 12106
HALT operation received from [0][12][0] at cycle 12114
HALT operation received from [0][15][0] at cycle 12126
HALT operation received from [0][6][0] at cycle 12130
HALT operation received from [0][10][0] at cycle 12132
HALT operation received from [0][14][0] at cycle 12156
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 837988
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12084
HALT operation received from [0][10][0] at cycle 12084
HALT operation received from [0][12][0] at cycle 12086
HALT operation received from [0][11][0] at cycle 12090
HALT operation received from [0][13][0] at cycle 12090
HALT operation received from [0][2][0] at cycle 12108
HALT operation received from [0][0][0] at cycle 12112
HALT operation received from [0][4][0] at cycle 12114
HALT operation received from [0][15][0] at cycle 12122
HALT operation received from [0][3][0] at cycle 12124
HALT operation received from [0][5][0] at cycle 12126
HALT operation received from [0][7][0] at cycle 12136
HALT operation received from [0][14][0] at cycle 12144
HALT operation received from [0][6][0] at cycle 12170
HALT operation received from [0][9][0] at cycle 12256
HALT operation received from [0][1][0] at cycle 12298
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 850287
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][2][0] at cycle 12090
HALT operation received from [0][1][0] at cycle 12098
HALT operation received from [0][6][0] at cycle 12098
HALT operation received from [0][3][0] at cycle 12100
HALT operation received from [0][0][0] at cycle 12102
HALT operation received from [0][5][0] at cycle 12102
HALT operation received from [0][4][0] at cycle 12104
HALT operation received from [0][7][0] at cycle 12106
HALT operation received from [0][12][0] at cycle 12106
HALT operation received from [0][14][0] at cycle 12106
HALT operation received from [0][10][0] at cycle 12108
HALT operation received from [0][15][0] at cycle 12112
HALT operation received from [0][11][0] at cycle 12114
HALT operation received from [0][13][0] at cycle 12114
HALT operation received from [0][9][0] at cycle 12122
HALT operation received from [0][8][0] at cycle 12130
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 862418
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12086
HALT operation received from [0][2][0] at cycle 12092
HALT operation received from [0][0][0] at cycle 12094
HALT operation received from [0][10][0] at cycle 12094
HALT operation received from [0][12][0] at cycle 12096
HALT operation received from [0][4][0] at cycle 12106
HALT operation received from [0][13][0] at cycle 12108
HALT operation received from [0][11][0] at cycle 12122
HALT operation received from [0][5][0] at cycle 12124
HALT operation received from [0][3][0] at cycle 12126
HALT operation received from [0][7][0] at cycle 12208
HALT operation received from [0][15][0] at cycle 12210
HALT operation received from [0][14][0] at cycle 12238
HALT operation received from [0][9][0] at cycle 12240
HALT operation received from [0][6][0] at cycle 12256
HALT operation received from [0][1][0] at cycle 12262
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 874681
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12076
HALT operation received from [0][12][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12102
HALT operation received from [0][8][0] at cycle 12116
HALT operation received from [0][7][0] at cycle 12122
HALT operation received from [0][11][0] at cycle 12128
HALT operation received from [0][1][0] at cycle 12134
HALT operation received from [0][4][0] at cycle 12158
HALT operation received from [0][6][0] at cycle 12162
HALT operation received from [0][0][0] at cycle 12176
HALT operation received from [0][3][0] at cycle 12194
HALT operation received from [0][13][0] at cycle 12206
HALT operation received from [0][5][0] at cycle 12220
HALT operation received from [0][10][0] at cycle 12306
HALT operation received from [0][2][0] at cycle 12360
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 887042
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12376
HALT operation received from [0][0][0] at cycle 12386
HALT operation received from [0][13][0] at cycle 12400
HALT operation received from [0][5][0] at cycle 12406
HALT operation received from [0][6][0] at cycle 12410
HALT operation received from [0][8][0] at cycle 12422
HALT operation received from [0][12][0] at cycle 12432
HALT operation received from [0][7][0] at cycle 12438
HALT operation received from [0][2][0] at cycle 12448
HALT operation received from [0][15][0] at cycle 12462
HALT operation received from [0][14][0] at cycle 12472
HALT operation received from [0][3][0] at cycle 12482
HALT operation received from [0][10][0] at cycle 12512
HALT operation received from [0][11][0] at cycle 12516
HALT operation received from [0][1][0] at cycle 12564
HALT operation received from [0][9][0] at cycle 12610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 899653
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12096
HALT operation received from [0][5][0] at cycle 12120
HALT operation received from [0][12][0] at cycle 12128
HALT operation received from [0][13][0] at cycle 12132
HALT operation received from [0][1][0] at cycle 12138
HALT operation received from [0][6][0] at cycle 12138
HALT operation received from [0][2][0] at cycle 12156
HALT operation received from [0][3][0] at cycle 12156
HALT operation received from [0][9][0] at cycle 12160
HALT operation received from [0][7][0] at cycle 12164
HALT operation received from [0][11][0] at cycle 12164
HALT operation received from [0][14][0] at cycle 12172
HALT operation received from [0][15][0] at cycle 12184
HALT operation received from [0][10][0] at cycle 12186
HALT operation received from [0][0][0] at cycle 12214
HALT operation received from [0][8][0] at cycle 12224
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 911878
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][11][0] at cycle 12080
HALT operation received from [0][3][0] at cycle 12082
HALT operation received from [0][13][0] at cycle 12084
HALT operation received from [0][9][0] at cycle 12088
HALT operation received from [0][14][0] at cycle 12090
HALT operation received from [0][5][0] at cycle 12092
HALT operation received from [0][6][0] at cycle 12092
HALT operation received from [0][12][0] at cycle 12092
HALT operation received from [0][1][0] at cycle 12094
HALT operation received from [0][2][0] at cycle 12094
HALT operation received from [0][15][0] at cycle 12096
HALT operation received from [0][4][0] at cycle 12098
HALT operation received from [0][10][0] at cycle 12098
HALT operation received from [0][7][0] at cycle 12102
HALT operation received from [0][8][0] at cycle 12126
HALT operation received from [0][0][0] at cycle 12130
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 924009
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12092
HALT operation received from [0][7][0] at cycle 12096
HALT operation received from [0][0][0] at cycle 12102
HALT operation received from [0][5][0] at cycle 12112
HALT operation received from [0][3][0] at cycle 12118
HALT operation received from [0][2][0] at cycle 12122
HALT operation received from [0][1][0] at cycle 12126
HALT operation received from [0][6][0] at cycle 12144
HALT operation received from [0][15][0] at cycle 12158
HALT operation received from [0][12][0] at cycle 12166
HALT operation received from [0][8][0] at cycle 12168
HALT operation received from [0][13][0] at cycle 12180
HALT operation received from [0][11][0] at cycle 12194
HALT operation received from [0][10][0] at cycle 12198
HALT operation received from [0][9][0] at cycle 12210
HALT operation received from [0][14][0] at cycle 12222
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 936232
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12102
HALT operation received from [0][2][0] at cycle 12102
HALT operation received from [0][5][0] at cycle 12106
HALT operation received from [0][8][0] at cycle 12116
HALT operation received from [0][6][0] at cycle 12118
HALT operation received from [0][13][0] at cycle 12124
HALT operation received from [0][10][0] at cycle 12126
HALT operation received from [0][3][0] at cycle 12128
HALT operation received from [0][14][0] at cycle 12144
HALT operation received from [0][4][0] at cycle 12148
HALT operation received from [0][11][0] at cycle 12156
HALT operation received from [0][1][0] at cycle 12160
HALT operation received from [0][12][0] at cycle 12168
HALT operation received from [0][7][0] at cycle 12194
HALT operation received from [0][9][0] at cycle 12196
HALT operation received from [0][15][0] at cycle 12204
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 948437
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12092
HALT operation received from [0][11][0] at cycle 12092
HALT operation received from [0][2][0] at cycle 12096
HALT operation received from [0][6][0] at cycle 12096
HALT operation received from [0][1][0] at cycle 12098
HALT operation received from [0][3][0] at cycle 12100
HALT operation received from [0][9][0] at cycle 12100
HALT operation received from [0][14][0] at cycle 12100
HALT operation received from [0][15][0] at cycle 12100
HALT operation received from [0][13][0] at cycle 12108
HALT operation received from [0][4][0] at cycle 12112
HALT operation received from [0][7][0] at cycle 12112
HALT operation received from [0][12][0] at cycle 12116
HALT operation received from [0][5][0] at cycle 12124
HALT operation received from [0][8][0] at cycle 12124
HALT operation received from [0][0][0] at cycle 12136
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 960574
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][9][0] at cycle 12148
HALT operation received from [0][15][0] at cycle 12150
HALT operation received from [0][14][0] at cycle 12160
HALT operation received from [0][1][0] at cycle 12164
HALT operation received from [0][6][0] at cycle 12170
HALT operation received from [0][12][0] at cycle 12172
HALT operation received from [0][4][0] at cycle 12180
HALT operation received from [0][7][0] at cycle 12196
HALT operation received from [0][13][0] at cycle 12198
HALT operation received from [0][5][0] at cycle 12216
HALT operation received from [0][10][0] at cycle 12216
HALT operation received from [0][8][0] at cycle 12226
HALT operation received from [0][2][0] at cycle 12236
HALT operation received from [0][0][0] at cycle 12264
HALT operation received from [0][11][0] at cycle 12330
HALT operation received from [0][3][0] at cycle 12374
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 972949
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12074
HALT operation received from [0][10][0] at cycle 12074
HALT operation received from [0][1][0] at cycle 12076
HALT operation received from [0][15][0] at cycle 12076
HALT operation received from [0][13][0] at cycle 12078
HALT operation received from [0][0][0] at cycle 12080
HALT operation received from [0][11][0] at cycle 12080
HALT operation received from [0][2][0] at cycle 12082
HALT operation received from [0][3][0] at cycle 12084
HALT operation received from [0][4][0] at cycle 12084
HALT operation received from [0][5][0] at cycle 12084
HALT operation received from [0][6][0] at cycle 12086
HALT operation received from [0][7][0] at cycle 12086
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 985036
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][13][0] at cycle 12078
HALT operation received from [0][15][0] at cycle 12080
HALT operation received from [0][9][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12084
HALT operation received from [0][8][0] at cycle 12086
HALT operation received from [0][14][0] at cycle 12090
HALT operation received from [0][11][0] at cycle 12094
HALT operation received from [0][2][0] at cycle 12138
HALT operation received from [0][7][0] at cycle 12138
HALT operation received from [0][4][0] at cycle 12146
HALT operation received from [0][0][0] at cycle 12156
HALT operation received from [0][5][0] at cycle 12156
HALT operation received from [0][6][0] at cycle 12156
HALT operation received from [0][1][0] at cycle 12158
HALT operation received from [0][3][0] at cycle 12178
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 997215
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][8][0] at cycle 12076
HALT operation received from [0][10][0] at cycle 12076
HALT operation received from [0][11][0] at cycle 12076
HALT operation received from [0][14][0] at cycle 12076
HALT operation received from [0][9][0] at cycle 12080
HALT operation received from [0][12][0] at cycle 12080
HALT operation received from [0][5][0] at cycle 12096
HALT operation received from [0][13][0] at cycle 12096
HALT operation received from [0][15][0] at cycle 12176
HALT operation received from [0][7][0] at cycle 12184
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 1009400
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12254
HALT operation received from [0][5][0] at cycle 12268
HALT operation received from [0][0][0] at cycle 12272
HALT operation received from [0][14][0] at cycle 12272
HALT operation received from [0][8][0] at cycle 12278
HALT operation received from [0][6][0] at cycle 12288
HALT operation received from [0][10][0] at cycle 12298
HALT operation received from [0][15][0] at cycle 12298
HALT operation received from [0][9][0] at cycle 12302
HALT operation received from [0][2][0] at cycle 12306
HALT operation received from [0][7][0] at cycle 12328
HALT operation received from [0][11][0] at cycle 12332
HALT operation received from [0][1][0] at cycle 12364
HALT operation received from [0][3][0] at cycle 12370
HALT operation received from [0][12][0] at cycle 12384
HALT operation received from [0][4][0] at cycle 12400
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 1021801
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12070
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12074
HALT operation received from [0][10][0] at cycle 12074
HALT operation received from [0][13][0] at cycle 12074
HALT operation received from [0][14][0] at cycle 12074
HALT operation received from [0][9][0] at cycle 12076
HALT operation received from [0][15][0] at cycle 12084
HALT operation received from [0][4][0] at cycle 12108
HALT operation received from [0][12][0] at cycle 12128
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 1033930
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12070
HALT operation received from [0][2][0] at cycle 12072
HALT operation received from [0][3][0] at cycle 12078
HALT operation received from [0][0][0] at cycle 12082
HALT operation received from [0][6][0] at cycle 12084
HALT operation received from [0][5][0] at cycle 12086
HALT operation received from [0][4][0] at cycle 12092
HALT operation received from [0][13][0] at cycle 12110
HALT operation received from [0][10][0] at cycle 12116
HALT operation received from [0][15][0] at cycle 12118
HALT operation received from [0][11][0] at cycle 12124
HALT operation received from [0][14][0] at cycle 12128
HALT operation received from [0][1][0] at cycle 12130
HALT operation received from [0][8][0] at cycle 12132
HALT operation received from [0][12][0] at cycle 12132
HALT operation received from [0][9][0] at cycle 12156
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 1046087
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12080
HALT operation received from [0][4][0] at cycle 12080
HALT operation received from [0][6][0] at cycle 12080
HALT operation received from [0][11][0] at cycle 12090
HALT operation received from [0][12][0] at cycle 12098
HALT operation received from [0][14][0] at cycle 12098
HALT operation received from [0][1][0] at cycle 12102
HALT operation received from [0][7][0] at cycle 12110
HALT operation received from [0][5][0] at cycle 12126
HALT operation received from [0][9][0] at cycle 12126
HALT operation received from [0][13][0] at cycle 12130
HALT operation received from [0][15][0] at cycle 12130
HALT operation received from [0][0][0] at cycle 12168
HALT operation received from [0][2][0] at cycle 12184
HALT operation received from [0][8][0] at cycle 12186
HALT operation received from [0][10][0] at cycle 12202
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 1058290
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12080
HALT operation received from [0][9][0] at cycle 12082
HALT operation received from [0][13][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12084
HALT operation received from [0][14][0] at cycle 12084
HALT operation received from [0][10][0] at cycle 12086
HALT operation received from [0][8][0] at cycle 12092
HALT operation received from [0][11][0] at cycle 12092
HALT operation received from [0][1][0] at cycle 12098
HALT operation received from [0][6][0] at cycle 12098
HALT operation received from [0][5][0] at cycle 12114
HALT operation received from [0][4][0] at cycle 12116
HALT operation received from [0][7][0] at cycle 12120
HALT operation received from [0][2][0] at cycle 12124
HALT operation received from [0][3][0] at cycle 12128
HALT operation received from [0][0][0] at cycle 12134
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 1070425
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12070
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12078
HALT operation received from [0][3][0] at cycle 12082
HALT operation received from [0][4][0] at cycle 12112
HALT operation received from [0][12][0] at cycle 12122
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 1082548
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12072
HALT operation received from [0][0][0] at cycle 12078
HALT operation received from [0][2][0] at cycle 12082
HALT operation received from [0][5][0] at cycle 12086
HALT operation received from [0][11][0] at cycle 12088
HALT operation received from [0][4][0] at cycle 12092
HALT operation received from [0][8][0] at cycle 12096
HALT operation received from [0][7][0] at cycle 12100
HALT operation received from [0][10][0] at cycle 12100
HALT operation received from [0][15][0] at cycle 12112
HALT operation received from [0][13][0] at cycle 12120
HALT operation received from [0][12][0] at cycle 12128
HALT operation received from [0][1][0] at cycle 12158
HALT operation received from [0][9][0] at cycle 12160
HALT operation received from [0][14][0] at cycle 12170
HALT operation received from [0][6][0] at cycle 12174
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 1094723
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12076
HALT operation received from [0][13][0] at cycle 12080
HALT operation received from [0][15][0] at cycle 12082
HALT operation received from [0][11][0] at cycle 12084
HALT operation received from [0][14][0] at cycle 12084
HALT operation received from [0][0][0] at cycle 12088
HALT operation received from [0][12][0] at cycle 12096
HALT operation received from [0][5][0] at cycle 12098
HALT operation received from [0][7][0] at cycle 12098
HALT operation received from [0][3][0] at cycle 12102
HALT operation received from [0][6][0] at cycle 12108
HALT operation received from [0][9][0] at cycle 12116
HALT operation received from [0][4][0] at cycle 12134
HALT operation received from [0][1][0] at cycle 12142
HALT operation received from [0][10][0] at cycle 12176
HALT operation received from [0][2][0] at cycle 12190
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 1106914
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12074
HALT operation received from [0][2][0] at cycle 12074
HALT operation received from [0][3][0] at cycle 12076
HALT operation received from [0][7][0] at cycle 12076
HALT operation received from [0][15][0] at cycle 12076
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][9][0] at cycle 12080
HALT operation received from [0][11][0] at cycle 12080
HALT operation received from [0][13][0] at cycle 12080
HALT operation received from [0][5][0] at cycle 12084
HALT operation received from [0][14][0] at cycle 12098
HALT operation received from [0][6][0] at cycle 12116
HALT operation received from [0][12][0] at cycle 12150
HALT operation received from [0][4][0] at cycle 12172
HALT operation received from [0][8][0] at cycle 12194
HALT operation received from [0][0][0] at cycle 12204
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 1119119
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12096
HALT operation received from [0][11][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12100
HALT operation received from [0][9][0] at cycle 12100
HALT operation received from [0][10][0] at cycle 12102
HALT operation received from [0][15][0] at cycle 12108
HALT operation received from [0][3][0] at cycle 12112
HALT operation received from [0][13][0] at cycle 12112
HALT operation received from [0][12][0] at cycle 12116
HALT operation received from [0][14][0] at cycle 12120
HALT operation received from [0][6][0] at cycle 12124
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][4][0] at cycle 12130
HALT operation received from [0][2][0] at cycle 12134
HALT operation received from [0][5][0] at cycle 12136
HALT operation received from [0][1][0] at cycle 12140
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 1131260
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12184
HALT operation received from [0][11][0] at cycle 12208
HALT operation received from [0][5][0] at cycle 12212
HALT operation received from [0][14][0] at cycle 12238
HALT operation received from [0][3][0] at cycle 12240
HALT operation received from [0][6][0] at cycle 12248
HALT operation received from [0][8][0] at cycle 12248
HALT operation received from [0][0][0] at cycle 12284
HALT operation received from [0][10][0] at cycle 12286
HALT operation received from [0][9][0] at cycle 12288
HALT operation received from [0][15][0] at cycle 12298
HALT operation received from [0][2][0] at cycle 12306
HALT operation received from [0][1][0] at cycle 12318
HALT operation received from [0][7][0] at cycle 12320
HALT operation received from [0][12][0] at cycle 12382
HALT operation received from [0][4][0] at cycle 12402
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 1143663
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12086
HALT operation received from [0][11][0] at cycle 12088
HALT operation received from [0][4][0] at cycle 12100
HALT operation received from [0][0][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12102
HALT operation received from [0][10][0] at cycle 12104
HALT operation received from [0][15][0] at cycle 12104
HALT operation received from [0][3][0] at cycle 12118
HALT operation received from [0][7][0] at cycle 12126
HALT operation received from [0][2][0] at cycle 12130
HALT operation received from [0][6][0] at cycle 12130
HALT operation received from [0][9][0] at cycle 12132
HALT operation received from [0][1][0] at cycle 12178
HALT operation received from [0][13][0] at cycle 12190
HALT operation received from [0][5][0] at cycle 12214
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 1155878
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12074
HALT operation received from [0][10][0] at cycle 12076
HALT operation received from [0][8][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][5][0] at cycle 12088
HALT operation received from [0][11][0] at cycle 12088
HALT operation received from [0][15][0] at cycle 12088
HALT operation received from [0][0][0] at cycle 12094
HALT operation received from [0][2][0] at cycle 12096
HALT operation received from [0][4][0] at cycle 12096
HALT operation received from [0][3][0] at cycle 12098
HALT operation received from [0][7][0] at cycle 12104
HALT operation received from [0][9][0] at cycle 12122
HALT operation received from [0][1][0] at cycle 12132
HALT operation received from [0][6][0] at cycle 12154
HALT operation received from [0][14][0] at cycle 12154
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 1168033
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12176
HALT operation received from [0][0][0] at cycle 12204
HALT operation received from [0][6][0] at cycle 12212
HALT operation received from [0][4][0] at cycle 12232
HALT operation received from [0][13][0] at cycle 12234
HALT operation received from [0][7][0] at cycle 12252
HALT operation received from [0][1][0] at cycle 12254
HALT operation received from [0][8][0] at cycle 12258
HALT operation received from [0][14][0] at cycle 12260
HALT operation received from [0][2][0] at cycle 12272
HALT operation received from [0][3][0] at cycle 12288
HALT operation received from [0][15][0] at cycle 12292
HALT operation received from [0][12][0] at cycle 12306
HALT operation received from [0][9][0] at cycle 12312
HALT operation received from [0][10][0] at cycle 12320
HALT operation received from [0][11][0] at cycle 12330
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 1180364
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12068
HALT operation received from [0][7][0] at cycle 12068
HALT operation received from [0][0][0] at cycle 12070
HALT operation received from [0][6][0] at cycle 12070
HALT operation received from [0][3][0] at cycle 12078
HALT operation received from [0][10][0] at cycle 12090
HALT operation received from [0][9][0] at cycle 12094
HALT operation received from [0][15][0] at cycle 12098
HALT operation received from [0][12][0] at cycle 12106
HALT operation received from [0][14][0] at cycle 12106
HALT operation received from [0][8][0] at cycle 12108
HALT operation received from [0][11][0] at cycle 12122
HALT operation received from [0][5][0] at cycle 12162
HALT operation received from [0][13][0] at cycle 12200
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 1192565
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][12][0] at cycle 12076
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][9][0] at cycle 12108
HALT operation received from [0][14][0] at cycle 12108
HALT operation received from [0][15][0] at cycle 12114
HALT operation received from [0][4][0] at cycle 12120
HALT operation received from [0][2][0] at cycle 12124
HALT operation received from [0][1][0] at cycle 12144
HALT operation received from [0][8][0] at cycle 12146
HALT operation received from [0][7][0] at cycle 12156
HALT operation received from [0][6][0] at cycle 12162
HALT operation received from [0][0][0] at cycle 12182
HALT operation received from [0][13][0] at cycle 12194
HALT operation received from [0][11][0] at cycle 12204
HALT operation received from [0][5][0] at cycle 12234
HALT operation received from [0][3][0] at cycle 12236
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 1204802
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][15][0] at cycle 12128
HALT operation received from [0][6][0] at cycle 12154
HALT operation received from [0][12][0] at cycle 12154
HALT operation received from [0][4][0] at cycle 12160
HALT operation received from [0][14][0] at cycle 12164
HALT operation received from [0][9][0] at cycle 12168
HALT operation received from [0][10][0] at cycle 12178
HALT operation received from [0][1][0] at cycle 12180
HALT operation received from [0][2][0] at cycle 12190
HALT operation received from [0][13][0] at cycle 12204
HALT operation received from [0][5][0] at cycle 12210
HALT operation received from [0][8][0] at cycle 12210
HALT operation received from [0][0][0] at cycle 12212
HALT operation received from [0][11][0] at cycle 12272
HALT operation received from [0][3][0] at cycle 12276
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 1217079
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12166
HALT operation received from [0][7][0] at cycle 12178
HALT operation received from [0][9][0] at cycle 12178
HALT operation received from [0][14][0] at cycle 12182
HALT operation received from [0][1][0] at cycle 12210
HALT operation received from [0][13][0] at cycle 12210
HALT operation received from [0][6][0] at cycle 12214
HALT operation received from [0][5][0] at cycle 12216
HALT operation received from [0][8][0] at cycle 12278
HALT operation received from [0][0][0] at cycle 12284
HALT operation received from [0][11][0] at cycle 12318
HALT operation received from [0][10][0] at cycle 12324
HALT operation received from [0][2][0] at cycle 12330
HALT operation received from [0][3][0] at cycle 12332
HALT operation received from [0][12][0] at cycle 12398
HALT operation received from [0][4][0] at cycle 12406
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 1229486
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12092
HALT operation received from [0][7][0] at cycle 12094
HALT operation received from [0][0][0] at cycle 12096
HALT operation received from [0][3][0] at cycle 12096
HALT operation received from [0][2][0] at cycle 12098
HALT operation received from [0][4][0] at cycle 12112
HALT operation received from [0][6][0] at cycle 12118
HALT operation received from [0][11][0] at cycle 12146
HALT operation received from [0][9][0] at cycle 12148
HALT operation received from [0][15][0] at cycle 12150
HALT operation received from [0][8][0] at cycle 12154
HALT operation received from [0][10][0] at cycle 12154
HALT operation received from [0][5][0] at cycle 12162
HALT operation received from [0][12][0] at cycle 12172
HALT operation received from [0][14][0] at cycle 12186
HALT operation received from [0][13][0] at cycle 12216
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 1241703
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12178
HALT operation received from [0][12][0] at cycle 12198
HALT operation received from [0][7][0] at cycle 12216
HALT operation received from [0][10][0] at cycle 12216
HALT operation received from [0][4][0] at cycle 12250
HALT operation received from [0][2][0] at cycle 12262
HALT operation received from [0][9][0] at cycle 12268
HALT operation received from [0][1][0] at cycle 12284
HALT operation received from [0][8][0] at cycle 12284
HALT operation received from [0][0][0] at cycle 12288
HALT operation received from [0][5][0] at cycle 12318
HALT operation received from [0][13][0] at cycle 12324
HALT operation received from [0][6][0] at cycle 12360
HALT operation received from [0][14][0] at cycle 12362
HALT operation received from [0][3][0] at cycle 12394
HALT operation received from [0][11][0] at cycle 12394
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 1254098
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12084
HALT operation received from [0][6][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12100
HALT operation received from [0][15][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12104
HALT operation received from [0][1][0] at cycle 12106
HALT operation received from [0][9][0] at cycle 12108
HALT operation received from [0][2][0] at cycle 12120
HALT operation received from [0][8][0] at cycle 12120
HALT operation received from [0][5][0] at cycle 12122
HALT operation received from [0][3][0] at cycle 12124
HALT operation received from [0][13][0] at cycle 12124
HALT operation received from [0][11][0] at cycle 12126
HALT operation received from [0][12][0] at cycle 12128
HALT operation received from [0][4][0] at cycle 12132
HALT operation received from [0][10][0] at cycle 12136
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 1266235
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12074
HALT operation received from [0][0][0] at cycle 12076
HALT operation received from [0][2][0] at cycle 12076
HALT operation received from [0][3][0] at cycle 12078
HALT operation received from [0][5][0] at cycle 12078
HALT operation received from [0][13][0] at cycle 12082
HALT operation received from [0][14][0] at cycle 12088
HALT operation received from [0][15][0] at cycle 12092
HALT operation received from [0][12][0] at cycle 12096
HALT operation received from [0][6][0] at cycle 12098
HALT operation received from [0][7][0] at cycle 12100
HALT operation received from [0][4][0] at cycle 12104
HALT operation received from [0][9][0] at cycle 12106
HALT operation received from [0][1][0] at cycle 12108
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 1278344
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12078
HALT operation received from [0][7][0] at cycle 12080
HALT operation received from [0][2][0] at cycle 12086
HALT operation received from [0][6][0] at cycle 12090
HALT operation received from [0][13][0] at cycle 12098
HALT operation received from [0][4][0] at cycle 12104
HALT operation received from [0][15][0] at cycle 12104
HALT operation received from [0][10][0] at cycle 12110
HALT operation received from [0][12][0] at cycle 12130
HALT operation received from [0][14][0] at cycle 12130
HALT operation received from [0][3][0] at cycle 12158
HALT operation received from [0][11][0] at cycle 12162
HALT operation received from [0][0][0] at cycle 12166
HALT operation received from [0][1][0] at cycle 12192
HALT operation received from [0][8][0] at cycle 12204
HALT operation received from [0][9][0] at cycle 12204
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 1290549
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12074
HALT operation received from [0][10][0] at cycle 12074
HALT operation received from [0][13][0] at cycle 12074
HALT operation received from [0][11][0] at cycle 12076
HALT operation received from [0][14][0] at cycle 12076
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 1302626
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12068
HALT operation received from [0][6][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][1][0] at cycle 12148
HALT operation received from [0][9][0] at cycle 12150
HALT operation received from [0][4][0] at cycle 12156
HALT operation received from [0][12][0] at cycle 12156
HALT operation received from [0][2][0] at cycle 12166
HALT operation received from [0][10][0] at cycle 12180
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 1314807
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12070
HALT operation received from [0][2][0] at cycle 12070
HALT operation received from [0][1][0] at cycle 12072
HALT operation received from [0][6][0] at cycle 12072
HALT operation received from [0][5][0] at cycle 12074
HALT operation received from [0][7][0] at cycle 12082
HALT operation received from [0][3][0] at cycle 12104
HALT operation received from [0][14][0] at cycle 12108
HALT operation received from [0][8][0] at cycle 12110
HALT operation received from [0][10][0] at cycle 12110
HALT operation received from [0][13][0] at cycle 12114
HALT operation received from [0][9][0] at cycle 12120
HALT operation received from [0][15][0] at cycle 12128
HALT operation received from [0][11][0] at cycle 12150
HALT operation received from [0][4][0] at cycle 12194
HALT operation received from [0][12][0] at cycle 12230
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 1327038
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12074
HALT operation received from [0][7][0] at cycle 12076
HALT operation received from [0][3][0] at cycle 12078
HALT operation received from [0][6][0] at cycle 12080
HALT operation received from [0][0][0] at cycle 12084
HALT operation received from [0][15][0] at cycle 12092
HALT operation received from [0][5][0] at cycle 12094
HALT operation received from [0][11][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12096
HALT operation received from [0][14][0] at cycle 12096
HALT operation received from [0][12][0] at cycle 12098
HALT operation received from [0][1][0] at cycle 12102
HALT operation received from [0][10][0] at cycle 12118
HALT operation received from [0][2][0] at cycle 12120
HALT operation received from [0][9][0] at cycle 12120
HALT operation received from [0][13][0] at cycle 12124
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 1339163
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12076
HALT operation received from [0][2][0] at cycle 12076
HALT operation received from [0][6][0] at cycle 12076
HALT operation received from [0][4][0] at cycle 12086
HALT operation received from [0][0][0] at cycle 12090
HALT operation received from [0][3][0] at cycle 12090
HALT operation received from [0][7][0] at cycle 12098
HALT operation received from [0][5][0] at cycle 12112
HALT operation received from [0][14][0] at cycle 12114
HALT operation received from [0][9][0] at cycle 12116
HALT operation received from [0][10][0] at cycle 12118
HALT operation received from [0][15][0] at cycle 12124
HALT operation received from [0][8][0] at cycle 12128
HALT operation received from [0][11][0] at cycle 12130
HALT operation received from [0][12][0] at cycle 12132
HALT operation received from [0][13][0] at cycle 12150
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 1351314
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12074
HALT operation received from [0][15][0] at cycle 12074
HALT operation received from [0][13][0] at cycle 12078
HALT operation received from [0][12][0] at cycle 12080
HALT operation received from [0][1][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12102
HALT operation received from [0][3][0] at cycle 12102
HALT operation received from [0][7][0] at cycle 12102
HALT operation received from [0][6][0] at cycle 12104
HALT operation received from [0][2][0] at cycle 12106
HALT operation received from [0][4][0] at cycle 12112
HALT operation received from [0][5][0] at cycle 12114
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 1363429
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12080
HALT operation received from [0][2][0] at cycle 12090
HALT operation received from [0][7][0] at cycle 12110
HALT operation received from [0][15][0] at cycle 12114
HALT operation received from [0][14][0] at cycle 12172
HALT operation received from [0][6][0] at cycle 12188
HALT operation received from [0][12][0] at cycle 12196
HALT operation received from [0][4][0] at cycle 12208
HALT operation received from [0][13][0] at cycle 12242
HALT operation received from [0][5][0] at cycle 12254
HALT operation received from [0][9][0] at cycle 12266
HALT operation received from [0][1][0] at cycle 12278
HALT operation received from [0][8][0] at cycle 12278
HALT operation received from [0][3][0] at cycle 12282
HALT operation received from [0][0][0] at cycle 12294
HALT operation received from [0][11][0] at cycle 12296
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 1375726
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12072
HALT operation received from [0][7][0] at cycle 12072
HALT operation received from [0][4][0] at cycle 12074
HALT operation received from [0][1][0] at cycle 12078
HALT operation received from [0][6][0] at cycle 12080
HALT operation received from [0][3][0] at cycle 12084
HALT operation received from [0][13][0] at cycle 12090
HALT operation received from [0][9][0] at cycle 12094
HALT operation received from [0][11][0] at cycle 12094
HALT operation received from [0][15][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12098
HALT operation received from [0][2][0] at cycle 12100
HALT operation received from [0][12][0] at cycle 12100
HALT operation received from [0][14][0] at cycle 12106
HALT operation received from [0][10][0] at cycle 12108
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 1387835
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 1399908
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12080
HALT operation received from [0][13][0] at cycle 12080
HALT operation received from [0][9][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][15][0] at cycle 12084
HALT operation received from [0][10][0] at cycle 12088
HALT operation received from [0][11][0] at cycle 12088
HALT operation received from [0][14][0] at cycle 12090
HALT operation received from [0][7][0] at cycle 12092
HALT operation received from [0][1][0] at cycle 12094
HALT operation received from [0][4][0] at cycle 12094
HALT operation received from [0][2][0] at cycle 12096
HALT operation received from [0][3][0] at cycle 12098
HALT operation received from [0][5][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12100
HALT operation received from [0][6][0] at cycle 12110
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 1412019
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12068
HALT operation received from [0][5][0] at cycle 12068
HALT operation received from [0][7][0] at cycle 12068
HALT operation received from [0][1][0] at cycle 12070
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12076
HALT operation received from [0][13][0] at cycle 12076
HALT operation received from [0][15][0] at cycle 12076
HALT operation received from [0][9][0] at cycle 12080
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 1424100
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12076
HALT operation received from [0][15][0] at cycle 12076
HALT operation received from [0][2][0] at cycle 12080
HALT operation received from [0][11][0] at cycle 12080
HALT operation received from [0][7][0] at cycle 12082
HALT operation received from [0][4][0] at cycle 12086
HALT operation received from [0][10][0] at cycle 12086
HALT operation received from [0][5][0] at cycle 12090
HALT operation received from [0][12][0] at cycle 12090
HALT operation received from [0][6][0] at cycle 12092
HALT operation received from [0][13][0] at cycle 12092
HALT operation received from [0][14][0] at cycle 12092
HALT operation received from [0][0][0] at cycle 12120
HALT operation received from [0][8][0] at cycle 12132
HALT operation received from [0][9][0] at cycle 12206
HALT operation received from [0][1][0] at cycle 12216
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 1436317
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12068
HALT operation received from [0][3][0] at cycle 12068
HALT operation received from [0][5][0] at cycle 12068
HALT operation received from [0][6][0] at cycle 12070
HALT operation received from [0][4][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][2][0] at cycle 12074
HALT operation received from [0][8][0] at cycle 12074
HALT operation received from [0][12][0] at cycle 12074
HALT operation received from [0][14][0] at cycle 12074
HALT operation received from [0][7][0] at cycle 12078
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][15][0] at cycle 12080
HALT operation received from [0][1][0] at cycle 12180
HALT operation received from [0][9][0] at cycle 12182
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 1448500
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12082
HALT operation received from [0][3][0] at cycle 12082
HALT operation received from [0][1][0] at cycle 12084
HALT operation received from [0][2][0] at cycle 12084
HALT operation received from [0][7][0] at cycle 12100
HALT operation received from [0][9][0] at cycle 12108
HALT operation received from [0][11][0] at cycle 12110
HALT operation received from [0][8][0] at cycle 12112
HALT operation received from [0][10][0] at cycle 12112
HALT operation received from [0][15][0] at cycle 12130
HALT operation received from [0][5][0] at cycle 12176
HALT operation received from [0][4][0] at cycle 12178
HALT operation received from [0][12][0] at cycle 12188
HALT operation received from [0][13][0] at cycle 12204
HALT operation received from [0][6][0] at cycle 12262
HALT operation received from [0][14][0] at cycle 12284
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 1460785
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][2][0] at cycle 12086
HALT operation received from [0][1][0] at cycle 12090
HALT operation received from [0][3][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12122
HALT operation received from [0][4][0] at cycle 12122
HALT operation received from [0][9][0] at cycle 12132
HALT operation received from [0][10][0] at cycle 12140
HALT operation received from [0][11][0] at cycle 12142
HALT operation received from [0][7][0] at cycle 12154
HALT operation received from [0][8][0] at cycle 12162
HALT operation received from [0][15][0] at cycle 12170
HALT operation received from [0][12][0] at cycle 12180
HALT operation received from [0][5][0] at cycle 12264
HALT operation received from [0][6][0] at cycle 12268
HALT operation received from [0][14][0] at cycle 12302
HALT operation received from [0][13][0] at cycle 12308
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 1473094
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][0][0] at cycle 12068
HALT operation received from [0][2][0] at cycle 12070
HALT operation received from [0][7][0] at cycle 12070
HALT operation received from [0][3][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12074
HALT operation received from [0][10][0] at cycle 12076
HALT operation received from [0][6][0] at cycle 12078
HALT operation received from [0][15][0] at cycle 12078
HALT operation received from [0][11][0] at cycle 12084
HALT operation received from [0][14][0] at cycle 12098
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 1485193
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][2][0] at cycle 12092
HALT operation received from [0][10][0] at cycle 12096
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 1497290
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12068
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][1][0] at cycle 12074
HALT operation received from [0][3][0] at cycle 12074
HALT operation received from [0][9][0] at cycle 12076
HALT operation received from [0][11][0] at cycle 12076
HALT operation received from [0][2][0] at cycle 12084
HALT operation received from [0][4][0] at cycle 12094
HALT operation received from [0][12][0] at cycle 12096
HALT operation received from [0][10][0] at cycle 12098
HALT operation received from [0][14][0] at cycle 12106
HALT operation received from [0][6][0] at cycle 12112
HALT operation received from [0][13][0] at cycle 12162
HALT operation received from [0][7][0] at cycle 12178
HALT operation received from [0][15][0] at cycle 12178
HALT operation received from [0][5][0] at cycle 12186
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 1509477
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][2][0] at cycle 12076
HALT operation received from [0][4][0] at cycle 12076
HALT operation received from [0][3][0] at cycle 12078
HALT operation received from [0][11][0] at cycle 12078
HALT operation received from [0][13][0] at cycle 12082
HALT operation received from [0][15][0] at cycle 12082
HALT operation received from [0][7][0] at cycle 12086
HALT operation received from [0][6][0] at cycle 12088
HALT operation received from [0][0][0] at cycle 12090
HALT operation received from [0][1][0] at cycle 12090
HALT operation received from [0][5][0] at cycle 12096
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 1521574
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][0][0] at cycle 12070
HALT operation received from [0][2][0] at cycle 12070
HALT operation received from [0][4][0] at cycle 12070
HALT operation received from [0][7][0] at cycle 12074
HALT operation received from [0][11][0] at cycle 12076
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][13][0] at cycle 12078
HALT operation received from [0][6][0] at cycle 12080
HALT operation received from [0][8][0] at cycle 12080
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][15][0] at cycle 12082
HALT operation received from [0][14][0] at cycle 12098
HALT operation received from [0][1][0] at cycle 12184
HALT operation received from [0][9][0] at cycle 12192
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 1533767
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12116
HALT operation received from [0][0][0] at cycle 12130
HALT operation received from [0][5][0] at cycle 12132
HALT operation received from [0][2][0] at cycle 12136
HALT operation received from [0][10][0] at cycle 12136
HALT operation received from [0][15][0] at cycle 12136
HALT operation received from [0][1][0] at cycle 12138
HALT operation received from [0][8][0] at cycle 12152
HALT operation received from [0][4][0] at cycle 12156
HALT operation received from [0][9][0] at cycle 12156
HALT operation received from [0][13][0] at cycle 12168
HALT operation received from [0][12][0] at cycle 12174
HALT operation received from [0][3][0] at cycle 12182
HALT operation received from [0][11][0] at cycle 12184
HALT operation received from [0][14][0] at cycle 12368
HALT operation received from [0][6][0] at cycle 12382
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 1546150
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 12100
HALT operation received from [0][13][0] at cycle 12102
HALT operation received from [0][11][0] at cycle 12116
HALT operation received from [0][15][0] at cycle 12126
HALT operation received from [0][12][0] at cycle 12140
HALT operation received from [0][9][0] at cycle 12150
HALT operation received from [0][10][0] at cycle 12174
HALT operation received from [0][8][0] at cycle 12176
HALT operation received from [0][5][0] at cycle 12194
HALT operation received from [0][7][0] at cycle 12204
HALT operation received from [0][6][0] at cycle 12212
HALT operation received from [0][3][0] at cycle 12216
HALT operation received from [0][4][0] at cycle 12222
HALT operation received from [0][0][0] at cycle 12232
HALT operation received from [0][1][0] at cycle 12234
HALT operation received from [0][2][0] at cycle 12262
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 1558413
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12080
HALT operation received from [0][8][0] at cycle 12084
HALT operation received from [0][14][0] at cycle 12088
HALT operation received from [0][15][0] at cycle 12090
HALT operation received from [0][12][0] at cycle 12094
HALT operation received from [0][13][0] at cycle 12100
HALT operation received from [0][2][0] at cycle 12102
HALT operation received from [0][9][0] at cycle 12140
HALT operation received from [0][10][0] at cycle 12154
HALT operation received from [0][3][0] at cycle 12188
HALT operation received from [0][11][0] at cycle 12216
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 1570630

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
2997460728 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f373b0c4180
Device 1 : LE1 Device ID is 0x7f373b0c4290
Device 2 : LE1 Device ID is 0x7f373b0c43a0
Device 3 : LE1 Device ID is 0x7f373b0c44b0
Device 4 : LE1 Device ID is 0x7f373b0c45c0
Device 5 : LE1 Device ID is 0x7f373b0c46d0
Device 6 : LE1 Device ID is 0x7f373b0c47e0
Device 7 : LE1 Device ID is 0x7f373b0c48f0
Device 8 : LE1 Device ID is 0x7f373b0c4a00
Device 9 : LE1 Device ID is 0x7f373b0c4b10
Device 10 : LE1 Device ID is 0x7f373b0c4c20
Device 11 : LE1 Device ID is 0x7f373b0c4d30
Device 12 : LE1 Device ID is 0x7f373b0c4e40
Device 13 : LE1 Device ID is 0x7f373b0c4f50
Device 14 : LE1 Device ID is 0x7f373b0c5060
Device 15 : LE1 Device ID is 0x7f373b0c5170
Device 16 : LE1 Device ID is 0x7f373b0c5280
Device 17 : LE1 Device ID is 0x7f373b0c5390
Device 18 : LE1 Device ID is 0x7f373b0c54a0
Device 19 : LE1 Device ID is 0x7f373b0c55b0
Executing kernel for 1 iterations
-------------------------------------------
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 215856
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 215857
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 214114
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 429972
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 214674
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 644647
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 215896
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 860544
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212604
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 1073149
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 214518
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 1287668
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211774
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 1499443
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211850
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 1711294
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 214948
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 1926243
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211886
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 2138130
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212406
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 2350537
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212068
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 2562606
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210770
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 2773377
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211582
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 2984960
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211490
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 3196451
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 215928
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 3412380
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 215566
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 3627947
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210278
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 3838226
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 4049081
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210686
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 4259768
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212006
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 4471775
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210666
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 4682442
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209808
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 4892251
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211388
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 5103640
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211274
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 5314915
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213312
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 5528228
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210410
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 5738639
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211712
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 5950352
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213738
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 6164091
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210490
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 6374582
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210350
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 6584933
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211412
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 6796346
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210096
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 7006443
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210582
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 7217026
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210462
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 7427489
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213248
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 7640738
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213066
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 7853805
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 216254
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 8070060
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211184
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 8281245
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209864
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 8491110
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212462
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 8703573
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210630
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 8914204
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210744
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 9124949
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211914
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 9336864
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 9547513
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210708
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 9758222
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210454
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 9968677
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 10179532
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212786
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 10392319
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209640
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 10601960
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212894
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 10814855
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210572
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 11025428
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211276
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 11236705
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210062
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 11446768
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209994
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 11656763
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 214860
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 11871624
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209546
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 12081171
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210406
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 12291578
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212962
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 12504541
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209756
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 12714298
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211922
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 12926221
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213706
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 13139928
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209732
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 13349661
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209940
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 13559602
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211538
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 13771141
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210472
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 13981614
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209792
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 14191407
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209904
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 14401312
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210420
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 14611733
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209988
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 14821722
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210738
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 15032461
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210910
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 15243372
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 215612
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 15458985
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210808
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 15669794
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209814
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 15879609
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210684
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 16090294
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210568
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 16300863
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209982
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 16510846
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211676
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 16722523
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209536
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 16932060
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210174
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 17142235
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209688
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 17351924
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213290
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 17565215
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209506
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 17774722
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209986
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 17984709
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210266
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 18194976
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209890
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 18404867
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209502
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 18614370
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210092
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 18824463
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210030
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 19034494
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209988
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 19244483
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210128
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 19454612
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212738
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 19667351
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210262
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 19877614
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209904
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 20087519
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212478
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 20299998
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209848
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 20509847
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210662
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 20720510
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211260
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 20931771
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212500
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 21144272
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210470
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 21354743
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212872
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 21567616
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210110
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 21777727
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209676
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 21987404
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210372
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 22197777
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209394
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 22407172
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209930
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 22617103
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210084
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 22827188
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209822
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 23037011
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209992
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 23247004
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209710
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 23456715
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211624
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 23668340
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209686
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 23878027
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209380
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 24087408
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209732
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 24297141
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209410
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 24506552
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209972
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 24716525
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209660
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 24926186
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210572
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 25136759
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211016
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 25347776
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209458
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 25557235
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209430
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 25766666
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210010
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 25976677
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209558
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 26186236
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209722
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 26395959
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211122
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 26607082
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211136
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 26818219
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209942
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 27028162

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
939073272 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f62a5d2c180
Device 1 : LE1 Device ID is 0x7f62a5d2c290
Device 2 : LE1 Device ID is 0x7f62a5d2c3a0
Device 3 : LE1 Device ID is 0x7f62a5d2c4b0
Device 4 : LE1 Device ID is 0x7f62a5d2c5c0
Device 5 : LE1 Device ID is 0x7f62a5d2c6d0
Device 6 : LE1 Device ID is 0x7f62a5d2c7e0
Device 7 : LE1 Device ID is 0x7f62a5d2c8f0
Device 8 : LE1 Device ID is 0x7f62a5d2ca00
Device 9 : LE1 Device ID is 0x7f62a5d2cb10
Device 10 : LE1 Device ID is 0x7f62a5d2cc20
Device 11 : LE1 Device ID is 0x7f62a5d2cd30
Device 12 : LE1 Device ID is 0x7f62a5d2ce40
Device 13 : LE1 Device ID is 0x7f62a5d2cf50
Device 14 : LE1 Device ID is 0x7f62a5d2d060
Device 15 : LE1 Device ID is 0x7f62a5d2d170
Device 16 : LE1 Device ID is 0x7f62a5d2d280
Device 17 : LE1 Device ID is 0x7f62a5d2d390
Device 18 : LE1 Device ID is 0x7f62a5d2d4a0
Device 19 : LE1 Device ID is 0x7f62a5d2d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107832
HALT operation received from [0][1][0] at cycle 108036
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 108037
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106698
HALT operation received from [0][0][0] at cycle 107428
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 215466
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 107300
HALT operation received from [0][0][0] at cycle 107386
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 322853
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107854
HALT operation received from [0][1][0] at cycle 108054
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 430908
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106134
HALT operation received from [0][0][0] at cycle 106482
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 537391
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107258
HALT operation received from [0][1][0] at cycle 107272
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 644664
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105844
HALT operation received from [0][1][0] at cycle 105942
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 750607
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105650
HALT operation received from [0][0][0] at cycle 106212
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 856820
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 107192
HALT operation received from [0][0][0] at cycle 107768
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 964589
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105730
HALT operation received from [0][0][0] at cycle 106168
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 1070758
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106166
HALT operation received from [0][1][0] at cycle 106252
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 1177011
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105824
HALT operation received from [0][1][0] at cycle 106256
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1283268
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105178
HALT operation received from [0][1][0] at cycle 105604
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1388873
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105670
HALT operation received from [0][1][0] at cycle 105924
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1494798
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105742
HALT operation received from [0][0][0] at cycle 105760
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1600559
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107598
HALT operation received from [0][1][0] at cycle 108342
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 1708902
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 107624
HALT operation received from [0][0][0] at cycle 107954
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 1816857
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105040
HALT operation received from [0][1][0] at cycle 105250
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 1922108
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105418
HALT operation received from [0][0][0] at cycle 105448
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 2027557
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105324
HALT operation received from [0][0][0] at cycle 105374
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 2132932
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105864
HALT operation received from [0][0][0] at cycle 106154
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 2239087
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105292
HALT operation received from [0][1][0] at cycle 105386
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 2344474
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104816
HALT operation received from [0][1][0] at cycle 105004
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 2449479
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105358
HALT operation received from [0][0][0] at cycle 106042
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 2555522
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105588
HALT operation received from [0][0][0] at cycle 105698
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 2661221
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106468
HALT operation received from [0][1][0] at cycle 106856
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 2768078
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105146
HALT operation received from [0][0][0] at cycle 105276
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 2873355
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105770
HALT operation received from [0][0][0] at cycle 105954
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 2979310
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106624
HALT operation received from [0][0][0] at cycle 107126
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 3086437
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105202
HALT operation received from [0][0][0] at cycle 105300
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 3191738
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105066
HALT operation received from [0][0][0] at cycle 105296
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 3297035
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105694
HALT operation received from [0][1][0] at cycle 105730
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 3402766
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105052
HALT operation received from [0][1][0] at cycle 105056
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 3507823
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105142
HALT operation received from [0][1][0] at cycle 105452
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 3613276
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105080
HALT operation received from [0][1][0] at cycle 105394
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 3718671
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106272
HALT operation received from [0][0][0] at cycle 106988
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 3825660
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106108
HALT operation received from [0][1][0] at cycle 106970
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 3932631
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107888
HALT operation received from [0][1][0] at cycle 108378
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 4041010
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105286
HALT operation received from [0][1][0] at cycle 105910
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 4146921
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104926
HALT operation received from [0][0][0] at cycle 104950
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 4251872
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106220
HALT operation received from [0][0][0] at cycle 106254
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 4358127
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105314
HALT operation received from [0][1][0] at cycle 105328
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 4463456
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105338
HALT operation received from [0][0][0] at cycle 105418
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 4568875
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105884
HALT operation received from [0][0][0] at cycle 106042
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 4674918
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105252
HALT operation received from [0][1][0] at cycle 105408
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 4780327
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105350
HALT operation received from [0][1][0] at cycle 105370
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 4885698
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105210
HALT operation received from [0][0][0] at cycle 105256
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 4990955
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105416
HALT operation received from [0][0][0] at cycle 105450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 5096406
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106120
HALT operation received from [0][1][0] at cycle 106678
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 5203085
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104806
HALT operation received from [0][0][0] at cycle 104846
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 5307932
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106060
HALT operation received from [0][0][0] at cycle 106846
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 5414779
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105202
HALT operation received from [0][1][0] at cycle 105382
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 5520162
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105526
HALT operation received from [0][0][0] at cycle 105762
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 5625925
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105012
HALT operation received from [0][0][0] at cycle 105062
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 5730988
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104994
HALT operation received from [0][0][0] at cycle 105012
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 5836001
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107234
HALT operation received from [0][1][0] at cycle 107638
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 5943640
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104766
HALT operation received from [0][1][0] at cycle 104792
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 6048433
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105156
HALT operation received from [0][1][0] at cycle 105262
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 6153696
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106176
HALT operation received from [0][0][0] at cycle 106798
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 6260495
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104880
HALT operation received from [0][0][0] at cycle 104888
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 6365384
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105770
HALT operation received from [0][0][0] at cycle 106164
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 6471549
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106764
HALT operation received from [0][1][0] at cycle 106954
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 6578504
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104864
HALT operation received from [0][0][0] at cycle 104880
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 6683385
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104974
HALT operation received from [0][0][0] at cycle 104978
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 6788364
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105672
HALT operation received from [0][0][0] at cycle 105878
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 6894243
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105044
HALT operation received from [0][1][0] at cycle 105440
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 6999684
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104874
HALT operation received from [0][1][0] at cycle 104930
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 7104615
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104864
HALT operation received from [0][0][0] at cycle 105052
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 7209668
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105046
HALT operation received from [0][1][0] at cycle 105386
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 7315055
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104988
HALT operation received from [0][1][0] at cycle 105012
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 7420068
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105206
HALT operation received from [0][1][0] at cycle 105544
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 7525613
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105296
HALT operation received from [0][0][0] at cycle 105626
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 7631240
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107602
HALT operation received from [0][1][0] at cycle 108022
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 7739263
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105362
HALT operation received from [0][0][0] at cycle 105458
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 7844722
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104862
HALT operation received from [0][0][0] at cycle 104964
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 7949687
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105338
HALT operation received from [0][0][0] at cycle 105358
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 8055046
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105168
HALT operation received from [0][1][0] at cycle 105412
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 8160459
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104978
HALT operation received from [0][0][0] at cycle 105016
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 8265476
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105768
HALT operation received from [0][1][0] at cycle 105920
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 8371397
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104768
HALT operation received from [0][1][0] at cycle 104780
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 8476178
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105078
HALT operation received from [0][1][0] at cycle 105108
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 8581287
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104716
HALT operation received from [0][1][0] at cycle 104984
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 8686272
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106642
HALT operation received from [0][1][0] at cycle 106660
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 8792933
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104718
HALT operation received from [0][0][0] at cycle 104800
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 8897734
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104982
HALT operation received from [0][1][0] at cycle 105016
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 9002751
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105038
HALT operation received from [0][0][0] at cycle 105240
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 9107992
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104940
HALT operation received from [0][0][0] at cycle 104962
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 9212955
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104722
HALT operation received from [0][0][0] at cycle 104792
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 9317748
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105040
HALT operation received from [0][0][0] at cycle 105064
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 9422813
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104946
HALT operation received from [0][0][0] at cycle 105096
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 9527910
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104770
HALT operation received from [0][0][0] at cycle 105230
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 9633141
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105066
HALT operation received from [0][1][0] at cycle 105074
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 9738216
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106212
HALT operation received from [0][0][0] at cycle 106538
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 9844755
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104980
HALT operation received from [0][1][0] at cycle 105294
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 9950050
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104938
HALT operation received from [0][0][0] at cycle 104978
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 10055029
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106208
HALT operation received from [0][1][0] at cycle 106282
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 10161312
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104828
HALT operation received from [0][1][0] at cycle 105032
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 10266345
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105140
HALT operation received from [0][1][0] at cycle 105534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 10371880
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105566
HALT operation received from [0][1][0] at cycle 105706
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 10477587
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105952
HALT operation received from [0][0][0] at cycle 106560
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 10584148
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105234
HALT operation received from [0][1][0] at cycle 105248
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 10689397
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106364
HALT operation received from [0][1][0] at cycle 106520
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 10795918
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105040
HALT operation received from [0][0][0] at cycle 105082
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 10901001
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104828
HALT operation received from [0][1][0] at cycle 104860
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 11005862
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105164
HALT operation received from [0][1][0] at cycle 105220
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 11111083
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104702
HALT operation received from [0][0][0] at cycle 104704
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 11215788
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104858
HALT operation received from [0][0][0] at cycle 105084
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 11320873
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104988
HALT operation received from [0][0][0] at cycle 105108
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 11425982
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104910
HALT operation received from [0][1][0] at cycle 104924
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 11530907
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104964
HALT operation received from [0][1][0] at cycle 105040
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 11635948
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104858
HALT operation received from [0][0][0] at cycle 104864
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 11740813
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105650
HALT operation received from [0][1][0] at cycle 105986
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 11846800
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104822
HALT operation received from [0][0][0] at cycle 104876
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 11951677
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104696
HALT operation received from [0][1][0] at cycle 104696
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 12056374
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104860
HALT operation received from [0][0][0] at cycle 104884
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 12161259
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104702
HALT operation received from [0][1][0] at cycle 104720
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 12265980
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104922
HALT operation received from [0][1][0] at cycle 105062
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 12371043
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104728
HALT operation received from [0][1][0] at cycle 104944
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 12475988
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105138
HALT operation received from [0][0][0] at cycle 105446
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 12581435
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105502
HALT operation received from [0][0][0] at cycle 105526
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 12686962
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104724
HALT operation received from [0][0][0] at cycle 104746
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 12791709
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104696
HALT operation received from [0][0][0] at cycle 104746
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 12896456
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104874
HALT operation received from [0][1][0] at cycle 105148
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 13001605
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104762
HALT operation received from [0][1][0] at cycle 104808
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 13106414
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104772
HALT operation received from [0][1][0] at cycle 104962
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 13211377
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105356
HALT operation received from [0][0][0] at cycle 105778
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 13317156
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105486
HALT operation received from [0][0][0] at cycle 105662
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 13422819
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104864
HALT operation received from [0][1][0] at cycle 105090
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 13527910

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
2730467064 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.017
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f8d7639c180
Device 1 : LE1 Device ID is 0x7f8d7639c290
Device 2 : LE1 Device ID is 0x7f8d7639c3a0
Device 3 : LE1 Device ID is 0x7f8d7639c4b0
Device 4 : LE1 Device ID is 0x7f8d7639c5c0
Device 5 : LE1 Device ID is 0x7f8d7639c6d0
Device 6 : LE1 Device ID is 0x7f8d7639c7e0
Device 7 : LE1 Device ID is 0x7f8d7639c8f0
Device 8 : LE1 Device ID is 0x7f8d7639ca00
Device 9 : LE1 Device ID is 0x7f8d7639cb10
Device 10 : LE1 Device ID is 0x7f8d7639cc20
Device 11 : LE1 Device ID is 0x7f8d7639cd30
Device 12 : LE1 Device ID is 0x7f8d7639ce40
Device 13 : LE1 Device ID is 0x7f8d7639cf50
Device 14 : LE1 Device ID is 0x7f8d7639d060
Device 15 : LE1 Device ID is 0x7f8d7639d170
Device 16 : LE1 Device ID is 0x7f8d7639d280
Device 17 : LE1 Device ID is 0x7f8d7639d390
Device 18 : LE1 Device ID is 0x7f8d7639d4a0
Device 19 : LE1 Device ID is 0x7f8d7639d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 53812
HALT operation received from [0][2][0] at cycle 53834
HALT operation received from [0][0][0] at cycle 54010
HALT operation received from [0][1][0] at cycle 54236
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 54237
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53214
HALT operation received from [0][3][0] at cycle 53496
HALT operation received from [0][2][0] at cycle 53614
HALT operation received from [0][0][0] at cycle 53826
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 108064
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53606
HALT operation received from [0][0][0] at cycle 53690
HALT operation received from [0][3][0] at cycle 53706
HALT operation received from [0][2][0] at cycle 53708
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 161773
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 53792
HALT operation received from [0][1][0] at cycle 53834
HALT operation received from [0][2][0] at cycle 54074
HALT operation received from [0][3][0] at cycle 54232
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 216006
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52978
HALT operation received from [0][2][0] at cycle 53162
HALT operation received from [0][3][0] at cycle 53168
HALT operation received from [0][0][0] at cycle 53332
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 269339
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 53586
HALT operation received from [0][3][0] at cycle 53636
HALT operation received from [0][1][0] at cycle 53648
HALT operation received from [0][2][0] at cycle 53684
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 323024
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52874
HALT operation received from [0][1][0] at cycle 52884
HALT operation received from [0][0][0] at cycle 52982
HALT operation received from [0][3][0] at cycle 53070
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 376095
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52654
HALT operation received from [0][0][0] at cycle 52874
HALT operation received from [0][1][0] at cycle 53008
HALT operation received from [0][2][0] at cycle 53350
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 429446
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 53478
HALT operation received from [0][1][0] at cycle 53726
HALT operation received from [0][2][0] at cycle 53852
HALT operation received from [0][0][0] at cycle 53928
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 483375
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52658
HALT operation received from [0][0][0] at cycle 53074
HALT operation received from [0][3][0] at cycle 53084
HALT operation received from [0][2][0] at cycle 53106
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 536482
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52996
HALT operation received from [0][2][0] at cycle 53084
HALT operation received from [0][0][0] at cycle 53094
HALT operation received from [0][3][0] at cycle 53268
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 589751
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52812
HALT operation received from [0][1][0] at cycle 53022
HALT operation received from [0][2][0] at cycle 53024
HALT operation received from [0][3][0] at cycle 53246
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 642998
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52536
HALT operation received from [0][3][0] at cycle 52646
HALT operation received from [0][2][0] at cycle 52654
HALT operation received from [0][1][0] at cycle 52970
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 695969
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52820
HALT operation received from [0][3][0] at cycle 52820
HALT operation received from [0][2][0] at cycle 52862
HALT operation received from [0][1][0] at cycle 53116
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 749086
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52804
HALT operation received from [0][2][0] at cycle 52838
HALT operation received from [0][0][0] at cycle 52934
HALT operation received from [0][1][0] at cycle 52950
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 802037
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53650
HALT operation received from [0][2][0] at cycle 53686
HALT operation received from [0][0][0] at cycle 53924
HALT operation received from [0][3][0] at cycle 54704
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 856742
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53674
HALT operation received from [0][2][0] at cycle 53802
HALT operation received from [0][3][0] at cycle 53962
HALT operation received from [0][0][0] at cycle 54164
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 910907
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52434
HALT operation received from [0][3][0] at cycle 52500
HALT operation received from [0][2][0] at cycle 52618
HALT operation received from [0][1][0] at cycle 52762
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 963670
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52688
HALT operation received from [0][2][0] at cycle 52704
HALT operation received from [0][3][0] at cycle 52742
HALT operation received from [0][0][0] at cycle 52756
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 1016427
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52522
HALT operation received from [0][2][0] at cycle 52682
HALT operation received from [0][0][0] at cycle 52704
HALT operation received from [0][1][0] at cycle 52814
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 1069242
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52914
HALT operation received from [0][2][0] at cycle 52924
HALT operation received from [0][1][0] at cycle 52962
HALT operation received from [0][0][0] at cycle 53242
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 1122485
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52584
HALT operation received from [0][3][0] at cycle 52620
HALT operation received from [0][0][0] at cycle 52720
HALT operation received from [0][1][0] at cycle 52778
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 1175264
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52398
HALT operation received from [0][2][0] at cycle 52430
HALT operation received from [0][1][0] at cycle 52494
HALT operation received from [0][3][0] at cycle 52522
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 1227787
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52580
HALT operation received from [0][3][0] at cycle 52790
HALT operation received from [0][2][0] at cycle 52928
HALT operation received from [0][0][0] at cycle 53126
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 1280914
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52666
HALT operation received from [0][2][0] at cycle 52806
HALT operation received from [0][0][0] at cycle 52904
HALT operation received from [0][3][0] at cycle 52934
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 1333849
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52974
HALT operation received from [0][3][0] at cycle 53294
HALT operation received from [0][0][0] at cycle 53506
HALT operation received from [0][1][0] at cycle 53574
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 1387424
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52464
HALT operation received from [0][0][0] at cycle 52570
HALT operation received from [0][1][0] at cycle 52694
HALT operation received from [0][2][0] at cycle 52718
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 1440143
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52842
HALT operation received from [0][1][0] at cycle 52940
HALT operation received from [0][0][0] at cycle 52960
HALT operation received from [0][2][0] at cycle 53006
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 1493150
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 53316
HALT operation received from [0][1][0] at cycle 53320
HALT operation received from [0][0][0] at cycle 53508
HALT operation received from [0][2][0] at cycle 53630
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 1546781
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52554
HALT operation received from [0][1][0] at cycle 52600
HALT operation received from [0][3][0] at cycle 52614
HALT operation received from [0][2][0] at cycle 52758
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 1599540
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52476
HALT operation received from [0][1][0] at cycle 52532
HALT operation received from [0][3][0] at cycle 52546
HALT operation received from [0][2][0] at cycle 52832
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 1652373
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52766
HALT operation received from [0][0][0] at cycle 52842
HALT operation received from [0][2][0] at cycle 52864
HALT operation received from [0][1][0] at cycle 52976
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 1705350
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52504
HALT operation received from [0][1][0] at cycle 52524
HALT operation received from [0][3][0] at cycle 52544
HALT operation received from [0][0][0] at cycle 52560
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 1757911
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52428
HALT operation received from [0][2][0] at cycle 52726
HALT operation received from [0][3][0] at cycle 52728
HALT operation received from [0][1][0] at cycle 52736
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 1810648
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52480
HALT operation received from [0][0][0] at cycle 52612
HALT operation received from [0][1][0] at cycle 52696
HALT operation received from [0][3][0] at cycle 52710
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 1863359
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53102
HALT operation received from [0][3][0] at cycle 53182
HALT operation received from [0][0][0] at cycle 53482
HALT operation received from [0][2][0] at cycle 53518
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 1916878
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52852
HALT operation received from [0][0][0] at cycle 53268
HALT operation received from [0][3][0] at cycle 53340
HALT operation received from [0][1][0] at cycle 53642
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 1970521
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 53930
HALT operation received from [0][0][0] at cycle 53970
HALT operation received from [0][3][0] at cycle 54066
HALT operation received from [0][1][0] at cycle 54324
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 2024846
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52648
HALT operation received from [0][0][0] at cycle 52650
HALT operation received from [0][3][0] at cycle 52778
HALT operation received from [0][1][0] at cycle 53144
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 2077991
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52452
HALT operation received from [0][0][0] at cycle 52478
HALT operation received from [0][2][0] at cycle 52484
HALT operation received from [0][1][0] at cycle 52486
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 2130478
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52970
HALT operation received from [0][1][0] at cycle 53104
HALT operation received from [0][3][0] at cycle 53128
HALT operation received from [0][0][0] at cycle 53296
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 2183775
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52550
HALT operation received from [0][0][0] at cycle 52642
HALT operation received from [0][2][0] at cycle 52684
HALT operation received from [0][3][0] at cycle 52790
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 2236566
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52554
HALT operation received from [0][2][0] at cycle 52680
HALT operation received from [0][0][0] at cycle 52750
HALT operation received from [0][1][0] at cycle 52796
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 2289363
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52754
HALT operation received from [0][2][0] at cycle 53010
HALT operation received from [0][0][0] at cycle 53044
HALT operation received from [0][3][0] at cycle 53142
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 2342506
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52614
HALT operation received from [0][2][0] at cycle 52650
HALT operation received from [0][1][0] at cycle 52676
HALT operation received from [0][3][0] at cycle 52744
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 2395251
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52536
HALT operation received from [0][1][0] at cycle 52672
HALT operation received from [0][3][0] at cycle 52710
HALT operation received from [0][0][0] at cycle 52826
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 2448078
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52570
HALT operation received from [0][3][0] at cycle 52594
HALT operation received from [0][1][0] at cycle 52628
HALT operation received from [0][2][0] at cycle 52698
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 2500777
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52646
HALT operation received from [0][2][0] at cycle 52682
HALT operation received from [0][0][0] at cycle 52780
HALT operation received from [0][1][0] at cycle 52782
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 2553560
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 53008
HALT operation received from [0][0][0] at cycle 53124
HALT operation received from [0][1][0] at cycle 53270
HALT operation received from [0][3][0] at cycle 53420
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 2606981
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52408
HALT operation received from [0][3][0] at cycle 52410
HALT operation received from [0][2][0] at cycle 52428
HALT operation received from [0][0][0] at cycle 52430
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 2659412
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52926
HALT operation received from [0][1][0] at cycle 53146
HALT operation received from [0][2][0] at cycle 53370
HALT operation received from [0][0][0] at cycle 53488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 2712901
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52546
HALT operation received from [0][1][0] at cycle 52654
HALT operation received from [0][0][0] at cycle 52668
HALT operation received from [0][3][0] at cycle 52740
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 2765642
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52600
HALT operation received from [0][0][0] at cycle 52714
HALT operation received from [0][1][0] at cycle 52938
HALT operation received from [0][2][0] at cycle 53060
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 2818703
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52354
HALT operation received from [0][2][0] at cycle 52410
HALT operation received from [0][0][0] at cycle 52664
HALT operation received from [0][1][0] at cycle 52670
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 2871374
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52442
HALT operation received from [0][2][0] at cycle 52508
HALT operation received from [0][0][0] at cycle 52516
HALT operation received from [0][3][0] at cycle 52564
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 2923939
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 53618
HALT operation received from [0][0][0] at cycle 53628
HALT operation received from [0][3][0] at cycle 53698
HALT operation received from [0][1][0] at cycle 53952
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 2977892
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52388
HALT operation received from [0][0][0] at cycle 52390
HALT operation received from [0][1][0] at cycle 52394
HALT operation received from [0][3][0] at cycle 52410
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 3030303
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52514
HALT operation received from [0][1][0] at cycle 52626
HALT operation received from [0][3][0] at cycle 52648
HALT operation received from [0][2][0] at cycle 52654
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 3082958
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 53032
HALT operation received from [0][1][0] at cycle 53156
HALT operation received from [0][2][0] at cycle 53398
HALT operation received from [0][0][0] at cycle 53412
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 3136371
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52398
HALT operation received from [0][0][0] at cycle 52428
HALT operation received from [0][2][0] at cycle 52472
HALT operation received from [0][1][0] at cycle 52494
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 3188866
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52860
HALT operation received from [0][0][0] at cycle 52912
HALT operation received from [0][1][0] at cycle 52922
HALT operation received from [0][2][0] at cycle 53264
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 3242131
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 53340
HALT operation received from [0][1][0] at cycle 53396
HALT operation received from [0][0][0] at cycle 53436
HALT operation received from [0][3][0] at cycle 53570
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 3295702
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52416
HALT operation received from [0][0][0] at cycle 52424
HALT operation received from [0][3][0] at cycle 52460
HALT operation received from [0][2][0] at cycle 52468
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 3348171
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52468
HALT operation received from [0][0][0] at cycle 52478
HALT operation received from [0][2][0] at cycle 52512
HALT operation received from [0][1][0] at cycle 52518
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 3400690
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52792
HALT operation received from [0][2][0] at cycle 52870
HALT operation received from [0][1][0] at cycle 52892
HALT operation received from [0][0][0] at cycle 53020
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 3453711
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52486
HALT operation received from [0][1][0] at cycle 52542
HALT operation received from [0][2][0] at cycle 52570
HALT operation received from [0][3][0] at cycle 52910
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 3506622
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52436
HALT operation received from [0][0][0] at cycle 52450
HALT operation received from [0][3][0] at cycle 52462
HALT operation received from [0][1][0] at cycle 52480
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 3559103
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52404
HALT operation received from [0][0][0] at cycle 52468
HALT operation received from [0][3][0] at cycle 52472
HALT operation received from [0][2][0] at cycle 52596
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 3611700
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52474
HALT operation received from [0][3][0] at cycle 52550
HALT operation received from [0][2][0] at cycle 52584
HALT operation received from [0][1][0] at cycle 52848
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 3664549
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52480
HALT operation received from [0][3][0] at cycle 52510
HALT operation received from [0][1][0] at cycle 52514
HALT operation received from [0][0][0] at cycle 52520
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 3717070
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52460
HALT operation received from [0][3][0] at cycle 52744
HALT operation received from [0][2][0] at cycle 52758
HALT operation received from [0][1][0] at cycle 52812
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 3769883
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52594
HALT operation received from [0][0][0] at cycle 52630
HALT operation received from [0][1][0] at cycle 52714
HALT operation received from [0][2][0] at cycle 53008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 3822892
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 53694
HALT operation received from [0][2][0] at cycle 53920
HALT operation received from [0][3][0] at cycle 53976
HALT operation received from [0][1][0] at cycle 54058
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 3876951
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52628
HALT operation received from [0][2][0] at cycle 52730
HALT operation received from [0][0][0] at cycle 52740
HALT operation received from [0][3][0] at cycle 52746
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 3929698
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52436
HALT operation received from [0][3][0] at cycle 52438
HALT operation received from [0][2][0] at cycle 52452
HALT operation received from [0][0][0] at cycle 52524
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 3982223
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52606
HALT operation received from [0][3][0] at cycle 52644
HALT operation received from [0][1][0] at cycle 52706
HALT operation received from [0][2][0] at cycle 52764
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 4034988
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52568
HALT operation received from [0][0][0] at cycle 52612
HALT operation received from [0][1][0] at cycle 52664
HALT operation received from [0][3][0] at cycle 52760
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 4087749
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52462
HALT operation received from [0][3][0] at cycle 52482
HALT operation received from [0][1][0] at cycle 52508
HALT operation received from [0][0][0] at cycle 52566
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 4140316
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52804
HALT operation received from [0][2][0] at cycle 52860
HALT operation received from [0][0][0] at cycle 52920
HALT operation received from [0][3][0] at cycle 53128
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 4193445
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52388
HALT operation received from [0][1][0] at cycle 52388
HALT operation received from [0][2][0] at cycle 52392
HALT operation received from [0][3][0] at cycle 52404
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 4245850
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52540
HALT operation received from [0][0][0] at cycle 52550
HALT operation received from [0][1][0] at cycle 52552
HALT operation received from [0][3][0] at cycle 52568
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 4298419
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52362
HALT operation received from [0][0][0] at cycle 52366
HALT operation received from [0][1][0] at cycle 52416
HALT operation received from [0][3][0] at cycle 52580
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 4351000
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 53242
HALT operation received from [0][1][0] at cycle 53266
HALT operation received from [0][3][0] at cycle 53406
HALT operation received from [0][0][0] at cycle 53412
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 4404413
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52358
HALT operation received from [0][1][0] at cycle 52360
HALT operation received from [0][3][0] at cycle 52370
HALT operation received from [0][0][0] at cycle 52454
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 4456868
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52468
HALT operation received from [0][2][0] at cycle 52478
HALT operation received from [0][0][0] at cycle 52516
HALT operation received from [0][1][0] at cycle 52560
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 4509429
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52488
HALT operation received from [0][1][0] at cycle 52562
HALT operation received from [0][0][0] at cycle 52610
HALT operation received from [0][2][0] at cycle 52642
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 4562072
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52454
HALT operation received from [0][2][0] at cycle 52470
HALT operation received from [0][3][0] at cycle 52498
HALT operation received from [0][0][0] at cycle 52504
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 4614577
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52354
HALT operation received from [0][2][0] at cycle 52354
HALT operation received from [0][3][0] at cycle 52380
HALT operation received from [0][0][0] at cycle 52450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 4667028
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52450
HALT operation received from [0][0][0] at cycle 52472
HALT operation received from [0][1][0] at cycle 52602
HALT operation received from [0][2][0] at cycle 52604
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 4719633
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52444
HALT operation received from [0][0][0] at cycle 52472
HALT operation received from [0][1][0] at cycle 52514
HALT operation received from [0][2][0] at cycle 52636
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 4772270
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52386
HALT operation received from [0][1][0] at cycle 52396
HALT operation received from [0][2][0] at cycle 52444
HALT operation received from [0][0][0] at cycle 52798
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 4825069
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52520
HALT operation received from [0][3][0] at cycle 52520
HALT operation received from [0][2][0] at cycle 52558
HALT operation received from [0][1][0] at cycle 52566
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 4877636
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53080
HALT operation received from [0][3][0] at cycle 53144
HALT operation received from [0][2][0] at cycle 53156
HALT operation received from [0][0][0] at cycle 53394
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 4931031
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52448
HALT operation received from [0][3][0] at cycle 52514
HALT operation received from [0][2][0] at cycle 52544
HALT operation received from [0][1][0] at cycle 52792
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 4983824
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52432
HALT operation received from [0][3][0] at cycle 52456
HALT operation received from [0][1][0] at cycle 52494
HALT operation received from [0][2][0] at cycle 52558
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 5036383
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53054
HALT operation received from [0][0][0] at cycle 53078
HALT operation received from [0][2][0] at cycle 53142
HALT operation received from [0][3][0] at cycle 53240
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 5089624
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52410
HALT operation received from [0][0][0] at cycle 52430
HALT operation received from [0][3][0] at cycle 52444
HALT operation received from [0][1][0] at cycle 52600
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 5142225
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52550
HALT operation received from [0][0][0] at cycle 52602
HALT operation received from [0][1][0] at cycle 52758
HALT operation received from [0][3][0] at cycle 52788
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 5195014
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52764
HALT operation received from [0][0][0] at cycle 52814
HALT operation received from [0][1][0] at cycle 52840
HALT operation received from [0][3][0] at cycle 52878
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 5247893
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52892
HALT operation received from [0][3][0] at cycle 53072
HALT operation received from [0][2][0] at cycle 53128
HALT operation received from [0][0][0] at cycle 53444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 5301338
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52564
HALT operation received from [0][0][0] at cycle 52612
HALT operation received from [0][2][0] at cycle 52634
HALT operation received from [0][1][0] at cycle 52696
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 5354035
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 53098
HALT operation received from [0][3][0] at cycle 53260
HALT operation received from [0][1][0] at cycle 53272
HALT operation received from [0][2][0] at cycle 53278
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 5407314
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52514
HALT operation received from [0][2][0] at cycle 52536
HALT operation received from [0][1][0] at cycle 52538
HALT operation received from [0][0][0] at cycle 52558
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 5459873
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52414
HALT operation received from [0][3][0] at cycle 52420
HALT operation received from [0][0][0] at cycle 52426
HALT operation received from [0][1][0] at cycle 52452
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 5512326
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52494
HALT operation received from [0][3][0] at cycle 52582
HALT operation received from [0][1][0] at cycle 52650
HALT operation received from [0][0][0] at cycle 52682
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 5565009
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52356
HALT operation received from [0][1][0] at cycle 52356
HALT operation received from [0][3][0] at cycle 52358
HALT operation received from [0][2][0] at cycle 52360
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 5617370
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52356
HALT operation received from [0][1][0] at cycle 52514
HALT operation received from [0][0][0] at cycle 52528
HALT operation received from [0][2][0] at cycle 52568
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 5669939
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52438
HALT operation received from [0][1][0] at cycle 52458
HALT operation received from [0][3][0] at cycle 52542
HALT operation received from [0][0][0] at cycle 52682
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 5722622
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52418
HALT operation received from [0][0][0] at cycle 52430
HALT operation received from [0][2][0] at cycle 52492
HALT operation received from [0][1][0] at cycle 52518
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 5775141
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52462
HALT operation received from [0][0][0] at cycle 52514
HALT operation received from [0][3][0] at cycle 52520
HALT operation received from [0][1][0] at cycle 52532
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 5827674
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52430
HALT operation received from [0][2][0] at cycle 52432
HALT operation received from [0][1][0] at cycle 52440
HALT operation received from [0][0][0] at cycle 52444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 5880119
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52608
HALT operation received from [0][3][0] at cycle 52880
HALT operation received from [0][0][0] at cycle 53054
HALT operation received from [0][1][0] at cycle 53118
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 5933238
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52412
HALT operation received from [0][0][0] at cycle 52416
HALT operation received from [0][3][0] at cycle 52422
HALT operation received from [0][2][0] at cycle 52472
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 5985711
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52354
HALT operation received from [0][1][0] at cycle 52354
HALT operation received from [0][2][0] at cycle 52354
HALT operation received from [0][3][0] at cycle 52354
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 6038066
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52432
HALT operation received from [0][0][0] at cycle 52434
HALT operation received from [0][3][0] at cycle 52440
HALT operation received from [0][2][0] at cycle 52462
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 6090529
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52354
HALT operation received from [0][0][0] at cycle 52360
HALT operation received from [0][3][0] at cycle 52360
HALT operation received from [0][1][0] at cycle 52372
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 6142902
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52392
HALT operation received from [0][2][0] at cycle 52428
HALT operation received from [0][0][0] at cycle 52506
HALT operation received from [0][1][0] at cycle 52682
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 6195585
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52366
HALT operation received from [0][2][0] at cycle 52374
HALT operation received from [0][3][0] at cycle 52376
HALT operation received from [0][1][0] at cycle 52580
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 6248166
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52500
HALT operation received from [0][0][0] at cycle 52638
HALT operation received from [0][1][0] at cycle 52650
HALT operation received from [0][2][0] at cycle 52820
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 6300987
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52642
HALT operation received from [0][0][0] at cycle 52664
HALT operation received from [0][1][0] at cycle 52872
HALT operation received from [0][2][0] at cycle 52874
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 6353862
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52354
HALT operation received from [0][0][0] at cycle 52358
HALT operation received from [0][3][0] at cycle 52382
HALT operation received from [0][2][0] at cycle 52400
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 6406263
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52354
HALT operation received from [0][1][0] at cycle 52354
HALT operation received from [0][3][0] at cycle 52354
HALT operation received from [0][2][0] at cycle 52404
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 6458668
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52408
HALT operation received from [0][2][0] at cycle 52478
HALT operation received from [0][1][0] at cycle 52576
HALT operation received from [0][3][0] at cycle 52584
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 6511253
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52386
HALT operation received from [0][0][0] at cycle 52388
HALT operation received from [0][3][0] at cycle 52402
HALT operation received from [0][1][0] at cycle 52418
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 6563672
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52376
HALT operation received from [0][0][0] at cycle 52380
HALT operation received from [0][2][0] at cycle 52404
HALT operation received from [0][1][0] at cycle 52598
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 6616271
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52672
HALT operation received from [0][0][0] at cycle 52690
HALT operation received from [0][3][0] at cycle 52696
HALT operation received from [0][2][0] at cycle 53100
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 6669372
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52740
HALT operation received from [0][1][0] at cycle 52758
HALT operation received from [0][2][0] at cycle 52826
HALT operation received from [0][0][0] at cycle 52848
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 6722221
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52388
HALT operation received from [0][1][0] at cycle 52464
HALT operation received from [0][2][0] at cycle 52488
HALT operation received from [0][3][0] at cycle 52638
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 6774860

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
1931910904 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.011
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fe11028c180
Device 1 : LE1 Device ID is 0x7fe11028c290
Device 2 : LE1 Device ID is 0x7fe11028c3a0
Device 3 : LE1 Device ID is 0x7fe11028c4b0
Device 4 : LE1 Device ID is 0x7fe11028c5c0
Device 5 : LE1 Device ID is 0x7fe11028c6d0
Device 6 : LE1 Device ID is 0x7fe11028c7e0
Device 7 : LE1 Device ID is 0x7fe11028c8f0
Device 8 : LE1 Device ID is 0x7fe11028ca00
Device 9 : LE1 Device ID is 0x7fe11028cb10
Device 10 : LE1 Device ID is 0x7fe11028cc20
Device 11 : LE1 Device ID is 0x7fe11028cd30
Device 12 : LE1 Device ID is 0x7fe11028ce40
Device 13 : LE1 Device ID is 0x7fe11028cf50
Device 14 : LE1 Device ID is 0x7fe11028d060
Device 15 : LE1 Device ID is 0x7fe11028d170
Device 16 : LE1 Device ID is 0x7fe11028d280
Device 17 : LE1 Device ID is 0x7fe11028d390
Device 18 : LE1 Device ID is 0x7fe11028d4a0
Device 19 : LE1 Device ID is 0x7fe11028d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26767
HALT operation received from [0][2][0] at cycle 26879
HALT operation received from [0][1][0] at cycle 26927
HALT operation received from [0][6][0] at cycle 26967
HALT operation received from [0][0][0] at cycle 26973
HALT operation received from [0][4][0] at cycle 27049
HALT operation received from [0][3][0] at cycle 27057
HALT operation received from [0][5][0] at cycle 27321
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 27322
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26521
HALT operation received from [0][3][0] at cycle 26693
HALT operation received from [0][5][0] at cycle 26705
HALT operation received from [0][2][0] at cycle 26761
HALT operation received from [0][7][0] at cycle 26815
HALT operation received from [0][0][0] at cycle 26833
HALT operation received from [0][6][0] at cycle 26865
HALT operation received from [0][4][0] at cycle 27005
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 54328
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26733
HALT operation received from [0][0][0] at cycle 26779
HALT operation received from [0][3][0] at cycle 26839
HALT operation received from [0][6][0] at cycle 26841
HALT operation received from [0][2][0] at cycle 26879
HALT operation received from [0][7][0] at cycle 26879
HALT operation received from [0][1][0] at cycle 26885
HALT operation received from [0][4][0] at cycle 26923
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 81252
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26785
HALT operation received from [0][4][0] at cycle 26805
HALT operation received from [0][6][0] at cycle 26971
HALT operation received from [0][3][0] at cycle 26981
HALT operation received from [0][0][0] at cycle 26999
HALT operation received from [0][5][0] at cycle 27061
HALT operation received from [0][2][0] at cycle 27115
HALT operation received from [0][7][0] at cycle 27263
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 108516
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26433
HALT operation received from [0][2][0] at cycle 26523
HALT operation received from [0][5][0] at cycle 26557
HALT operation received from [0][3][0] at cycle 26583
HALT operation received from [0][7][0] at cycle 26597
HALT operation received from [0][0][0] at cycle 26633
HALT operation received from [0][6][0] at cycle 26651
HALT operation received from [0][4][0] at cycle 26711
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 135228
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26611
HALT operation received from [0][0][0] at cycle 26637
HALT operation received from [0][3][0] at cycle 26749
HALT operation received from [0][5][0] at cycle 26755
HALT operation received from [0][7][0] at cycle 26899
HALT operation received from [0][1][0] at cycle 26905
HALT operation received from [0][4][0] at cycle 26961
HALT operation received from [0][2][0] at cycle 27085
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 162314
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26399
HALT operation received from [0][5][0] at cycle 26419
HALT operation received from [0][2][0] at cycle 26441
HALT operation received from [0][6][0] at cycle 26445
HALT operation received from [0][1][0] at cycle 26477
HALT operation received from [0][7][0] at cycle 26479
HALT operation received from [0][4][0] at cycle 26595
HALT operation received from [0][3][0] at cycle 26603
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 188918
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26321
HALT operation received from [0][7][0] at cycle 26345
HALT operation received from [0][0][0] at cycle 26417
HALT operation received from [0][5][0] at cycle 26467
HALT operation received from [0][4][0] at cycle 26469
HALT operation received from [0][1][0] at cycle 26553
HALT operation received from [0][6][0] at cycle 26669
HALT operation received from [0][2][0] at cycle 26693
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 215612
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26629
HALT operation received from [0][5][0] at cycle 26741
HALT operation received from [0][7][0] at cycle 26861
HALT operation received from [0][2][0] at cycle 26865
HALT operation received from [0][4][0] at cycle 26889
HALT operation received from [0][1][0] at cycle 26997
HALT operation received from [0][6][0] at cycle 26999
HALT operation received from [0][0][0] at cycle 27051
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 242664
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26327
HALT operation received from [0][1][0] at cycle 26343
HALT operation received from [0][0][0] at cycle 26403
HALT operation received from [0][7][0] at cycle 26431
HALT operation received from [0][6][0] at cycle 26545
HALT operation received from [0][2][0] at cycle 26573
HALT operation received from [0][3][0] at cycle 26665
HALT operation received from [0][4][0] at cycle 26683
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 269348
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26431
HALT operation received from [0][4][0] at cycle 26489
HALT operation received from [0][5][0] at cycle 26489
HALT operation received from [0][2][0] at cycle 26499
HALT operation received from [0][1][0] at cycle 26519
HALT operation received from [0][6][0] at cycle 26597
HALT operation received from [0][0][0] at cycle 26617
HALT operation received from [0][7][0] at cycle 26849
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 296198
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26407
HALT operation received from [0][4][0] at cycle 26417
HALT operation received from [0][7][0] at cycle 26433
HALT operation received from [0][5][0] at cycle 26507
HALT operation received from [0][2][0] at cycle 26515
HALT operation received from [0][6][0] at cycle 26521
HALT operation received from [0][1][0] at cycle 26527
HALT operation received from [0][3][0] at cycle 26825
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 323024
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26235
HALT operation received from [0][2][0] at cycle 26307
HALT operation received from [0][4][0] at cycle 26313
HALT operation received from [0][7][0] at cycle 26313
HALT operation received from [0][3][0] at cycle 26345
HALT operation received from [0][6][0] at cycle 26359
HALT operation received from [0][1][0] at cycle 26465
HALT operation received from [0][5][0] at cycle 26517
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 349542
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26385
HALT operation received from [0][6][0] at cycle 26385
HALT operation received from [0][3][0] at cycle 26395
HALT operation received from [0][7][0] at cycle 26437
HALT operation received from [0][0][0] at cycle 26447
HALT operation received from [0][2][0] at cycle 26489
HALT operation received from [0][1][0] at cycle 26557
HALT operation received from [0][5][0] at cycle 26571
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 376114
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26365
HALT operation received from [0][1][0] at cycle 26389
HALT operation received from [0][6][0] at cycle 26401
HALT operation received from [0][2][0] at cycle 26449
HALT operation received from [0][3][0] at cycle 26451
HALT operation received from [0][4][0] at cycle 26467
HALT operation received from [0][0][0] at cycle 26479
HALT operation received from [0][5][0] at cycle 26573
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 402688
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26721
HALT operation received from [0][5][0] at cycle 26789
HALT operation received from [0][2][0] at cycle 26849
HALT operation received from [0][6][0] at cycle 26849
HALT operation received from [0][1][0] at cycle 26873
HALT operation received from [0][0][0] at cycle 27215
HALT operation received from [0][7][0] at cycle 27269
HALT operation received from [0][3][0] at cycle 27447
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 430136
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26713
HALT operation received from [0][5][0] at cycle 26781
HALT operation received from [0][3][0] at cycle 26827
HALT operation received from [0][1][0] at cycle 26905
HALT operation received from [0][4][0] at cycle 27027
HALT operation received from [0][6][0] at cycle 27101
HALT operation received from [0][7][0] at cycle 27147
HALT operation received from [0][0][0] at cycle 27149
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 457286
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26201
HALT operation received from [0][0][0] at cycle 26245
HALT operation received from [0][7][0] at cycle 26253
HALT operation received from [0][3][0] at cycle 26259
HALT operation received from [0][6][0] at cycle 26261
HALT operation received from [0][5][0] at cycle 26297
HALT operation received from [0][2][0] at cycle 26369
HALT operation received from [0][1][0] at cycle 26477
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 483764
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26343
HALT operation received from [0][6][0] at cycle 26347
HALT operation received from [0][3][0] at cycle 26349
HALT operation received from [0][1][0] at cycle 26357
HALT operation received from [0][2][0] at cycle 26369
HALT operation received from [0][4][0] at cycle 26375
HALT operation received from [0][0][0] at cycle 26393
HALT operation received from [0][7][0] at cycle 26405
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 510170
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26263
HALT operation received from [0][3][0] at cycle 26271
HALT operation received from [0][1][0] at cycle 26291
HALT operation received from [0][0][0] at cycle 26303
HALT operation received from [0][6][0] at cycle 26343
HALT operation received from [0][2][0] at cycle 26351
HALT operation received from [0][4][0] at cycle 26413
HALT operation received from [0][5][0] at cycle 26535
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 536706
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26409
HALT operation received from [0][2][0] at cycle 26429
HALT operation received from [0][7][0] at cycle 26433
HALT operation received from [0][3][0] at cycle 26493
HALT operation received from [0][6][0] at cycle 26507
HALT operation received from [0][5][0] at cycle 26565
HALT operation received from [0][0][0] at cycle 26609
HALT operation received from [0][4][0] at cycle 26645
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 563352
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26259
HALT operation received from [0][2][0] at cycle 26281
HALT operation received from [0][6][0] at cycle 26315
HALT operation received from [0][4][0] at cycle 26355
HALT operation received from [0][1][0] at cycle 26361
HALT operation received from [0][3][0] at cycle 26373
HALT operation received from [0][0][0] at cycle 26377
HALT operation received from [0][5][0] at cycle 26429
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 589782
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26187
HALT operation received from [0][4][0] at cycle 26199
HALT operation received from [0][0][0] at cycle 26211
HALT operation received from [0][6][0] at cycle 26215
HALT operation received from [0][2][0] at cycle 26227
HALT operation received from [0][7][0] at cycle 26257
HALT operation received from [0][3][0] at cycle 26277
HALT operation received from [0][1][0] at cycle 26319
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 616102
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26295
HALT operation received from [0][5][0] at cycle 26297
HALT operation received from [0][7][0] at cycle 26389
HALT operation received from [0][2][0] at cycle 26393
HALT operation received from [0][3][0] at cycle 26413
HALT operation received from [0][0][0] at cycle 26535
HALT operation received from [0][6][0] at cycle 26547
HALT operation received from [0][4][0] at cycle 26603
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 642706
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26285
HALT operation received from [0][2][0] at cycle 26361
HALT operation received from [0][1][0] at cycle 26393
HALT operation received from [0][7][0] at cycle 26431
HALT operation received from [0][4][0] at cycle 26441
HALT operation received from [0][6][0] at cycle 26457
HALT operation received from [0][0][0] at cycle 26475
HALT operation received from [0][3][0] at cycle 26515
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 669222
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26363
HALT operation received from [0][7][0] at cycle 26581
HALT operation received from [0][2][0] at cycle 26623
HALT operation received from [0][0][0] at cycle 26721
HALT operation received from [0][3][0] at cycle 26725
HALT operation received from [0][1][0] at cycle 26791
HALT operation received from [0][5][0] at cycle 26795
HALT operation received from [0][4][0] at cycle 26797
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 696020
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26185
HALT operation received from [0][0][0] at cycle 26203
HALT operation received from [0][2][0] at cycle 26269
HALT operation received from [0][7][0] at cycle 26291
HALT operation received from [0][5][0] at cycle 26327
HALT operation received from [0][1][0] at cycle 26379
HALT operation received from [0][4][0] at cycle 26379
HALT operation received from [0][6][0] at cycle 26461
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 722482
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26397
HALT operation received from [0][3][0] at cycle 26457
HALT operation received from [0][1][0] at cycle 26467
HALT operation received from [0][6][0] at cycle 26467
HALT operation received from [0][4][0] at cycle 26479
HALT operation received from [0][5][0] at cycle 26485
HALT operation received from [0][0][0] at cycle 26493
HALT operation received from [0][2][0] at cycle 26551
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 749034
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26537
HALT operation received from [0][3][0] at cycle 26581
HALT operation received from [0][4][0] at cycle 26693
HALT operation received from [0][7][0] at cycle 26747
HALT operation received from [0][2][0] at cycle 26775
HALT operation received from [0][1][0] at cycle 26795
HALT operation received from [0][0][0] at cycle 26827
HALT operation received from [0][6][0] at cycle 26867
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 775902
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26225
HALT operation received from [0][7][0] at cycle 26253
HALT operation received from [0][1][0] at cycle 26263
HALT operation received from [0][6][0] at cycle 26335
HALT operation received from [0][0][0] at cycle 26341
HALT operation received from [0][5][0] at cycle 26349
HALT operation received from [0][3][0] at cycle 26373
HALT operation received from [0][2][0] at cycle 26435
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 802338
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26221
HALT operation received from [0][4][0] at cycle 26241
HALT operation received from [0][0][0] at cycle 26247
HALT operation received from [0][7][0] at cycle 26253
HALT operation received from [0][3][0] at cycle 26305
HALT operation received from [0][1][0] at cycle 26323
HALT operation received from [0][6][0] at cycle 26363
HALT operation received from [0][2][0] at cycle 26481
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 828820
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26381
HALT operation received from [0][4][0] at cycle 26397
HALT operation received from [0][7][0] at cycle 26397
HALT operation received from [0][6][0] at cycle 26429
HALT operation received from [0][2][0] at cycle 26447
HALT operation received from [0][0][0] at cycle 26457
HALT operation received from [0][5][0] at cycle 26461
HALT operation received from [0][1][0] at cycle 26527
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 855348
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26251
HALT operation received from [0][5][0] at cycle 26259
HALT operation received from [0][6][0] at cycle 26265
HALT operation received from [0][3][0] at cycle 26275
HALT operation received from [0][1][0] at cycle 26277
HALT operation received from [0][4][0] at cycle 26279
HALT operation received from [0][7][0] at cycle 26281
HALT operation received from [0][0][0] at cycle 26293
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 881642
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26211
HALT operation received from [0][0][0] at cycle 26229
HALT operation received from [0][6][0] at cycle 26283
HALT operation received from [0][7][0] at cycle 26333
HALT operation received from [0][1][0] at cycle 26361
HALT operation received from [0][5][0] at cycle 26387
HALT operation received from [0][3][0] at cycle 26407
HALT operation received from [0][2][0] at cycle 26455
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 908098
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26237
HALT operation received from [0][4][0] at cycle 26247
HALT operation received from [0][6][0] at cycle 26255
HALT operation received from [0][3][0] at cycle 26327
HALT operation received from [0][1][0] at cycle 26341
HALT operation received from [0][5][0] at cycle 26367
HALT operation received from [0][0][0] at cycle 26377
HALT operation received from [0][7][0] at cycle 26395
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 934494
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26467
HALT operation received from [0][3][0] at cycle 26571
HALT operation received from [0][7][0] at cycle 26623
HALT operation received from [0][4][0] at cycle 26629
HALT operation received from [0][1][0] at cycle 26647
HALT operation received from [0][6][0] at cycle 26759
HALT operation received from [0][2][0] at cycle 26771
HALT operation received from [0][0][0] at cycle 26865
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 961360
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26429
HALT operation received from [0][6][0] at cycle 26435
HALT operation received from [0][3][0] at cycle 26577
HALT operation received from [0][4][0] at cycle 26583
HALT operation received from [0][5][0] at cycle 26681
HALT operation received from [0][0][0] at cycle 26697
HALT operation received from [0][7][0] at cycle 26775
HALT operation received from [0][1][0] at cycle 26973
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 988334
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26749
HALT operation received from [0][5][0] at cycle 26823
HALT operation received from [0][4][0] at cycle 26951
HALT operation received from [0][3][0] at cycle 26997
HALT operation received from [0][0][0] at cycle 27031
HALT operation received from [0][7][0] at cycle 27081
HALT operation received from [0][6][0] at cycle 27193
HALT operation received from [0][1][0] at cycle 27513
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 1015848
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26321
HALT operation received from [0][0][0] at cycle 26325
HALT operation received from [0][4][0] at cycle 26337
HALT operation received from [0][6][0] at cycle 26339
HALT operation received from [0][3][0] at cycle 26359
HALT operation received from [0][7][0] at cycle 26431
HALT operation received from [0][1][0] at cycle 26511
HALT operation received from [0][5][0] at cycle 26645
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 1042494
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26229
HALT operation received from [0][7][0] at cycle 26235
HALT operation received from [0][6][0] at cycle 26239
HALT operation received from [0][4][0] at cycle 26243
HALT operation received from [0][0][0] at cycle 26247
HALT operation received from [0][5][0] at cycle 26247
HALT operation received from [0][1][0] at cycle 26251
HALT operation received from [0][2][0] at cycle 26257
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 1068752
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26431
HALT operation received from [0][7][0] at cycle 26539
HALT operation received from [0][6][0] at cycle 26551
HALT operation received from [0][1][0] at cycle 26557
HALT operation received from [0][0][0] at cycle 26559
HALT operation received from [0][5][0] at cycle 26559
HALT operation received from [0][3][0] at cycle 26601
HALT operation received from [0][4][0] at cycle 26749
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 1095502
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26259
HALT operation received from [0][1][0] at cycle 26273
HALT operation received from [0][5][0] at cycle 26289
HALT operation received from [0][0][0] at cycle 26291
HALT operation received from [0][6][0] at cycle 26293
HALT operation received from [0][4][0] at cycle 26363
HALT operation received from [0][2][0] at cycle 26403
HALT operation received from [0][3][0] at cycle 26543
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 1122046
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26281
HALT operation received from [0][7][0] at cycle 26285
HALT operation received from [0][6][0] at cycle 26303
HALT operation received from [0][1][0] at cycle 26349
HALT operation received from [0][0][0] at cycle 26381
HALT operation received from [0][4][0] at cycle 26381
HALT operation received from [0][2][0] at cycle 26389
HALT operation received from [0][5][0] at cycle 26459
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 1148506
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26379
HALT operation received from [0][5][0] at cycle 26387
HALT operation received from [0][2][0] at cycle 26441
HALT operation received from [0][4][0] at cycle 26509
HALT operation received from [0][7][0] at cycle 26515
HALT operation received from [0][0][0] at cycle 26547
HALT operation received from [0][6][0] at cycle 26581
HALT operation received from [0][3][0] at cycle 26639
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 1175146
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26261
HALT operation received from [0][1][0] at cycle 26269
HALT operation received from [0][2][0] at cycle 26277
HALT operation received from [0][7][0] at cycle 26323
HALT operation received from [0][0][0] at cycle 26365
HALT operation received from [0][6][0] at cycle 26385
HALT operation received from [0][5][0] at cycle 26419
HALT operation received from [0][3][0] at cycle 26433
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 1201580
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26265
HALT operation received from [0][6][0] at cycle 26267
HALT operation received from [0][2][0] at cycle 26281
HALT operation received from [0][3][0] at cycle 26351
HALT operation received from [0][7][0] at cycle 26371
HALT operation received from [0][4][0] at cycle 26375
HALT operation received from [0][5][0] at cycle 26419
HALT operation received from [0][0][0] at cycle 26463
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 1228044
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26241
HALT operation received from [0][0][0] at cycle 26261
HALT operation received from [0][6][0] at cycle 26273
HALT operation received from [0][5][0] at cycle 26317
HALT operation received from [0][4][0] at cycle 26321
HALT operation received from [0][1][0] at cycle 26323
HALT operation received from [0][3][0] at cycle 26365
HALT operation received from [0][2][0] at cycle 26437
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 1254482
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26289
HALT operation received from [0][3][0] at cycle 26329
HALT operation received from [0][7][0] at cycle 26329
HALT operation received from [0][1][0] at cycle 26349
HALT operation received from [0][4][0] at cycle 26377
HALT operation received from [0][2][0] at cycle 26405
HALT operation received from [0][0][0] at cycle 26415
HALT operation received from [0][5][0] at cycle 26445
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 1280928
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26445
HALT operation received from [0][4][0] at cycle 26473
HALT operation received from [0][6][0] at cycle 26575
HALT operation received from [0][5][0] at cycle 26629
HALT operation received from [0][1][0] at cycle 26653
HALT operation received from [0][0][0] at cycle 26663
HALT operation received from [0][3][0] at cycle 26707
HALT operation received from [0][7][0] at cycle 26725
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 1307654
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26193
HALT operation received from [0][5][0] at cycle 26201
HALT operation received from [0][3][0] at cycle 26205
HALT operation received from [0][0][0] at cycle 26211
HALT operation received from [0][7][0] at cycle 26217
HALT operation received from [0][1][0] at cycle 26219
HALT operation received from [0][4][0] at cycle 26231
HALT operation received from [0][6][0] at cycle 26247
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 1333902
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26375
HALT operation received from [0][5][0] at cycle 26481
HALT operation received from [0][3][0] at cycle 26563
HALT operation received from [0][6][0] at cycle 26601
HALT operation received from [0][1][0] at cycle 26677
HALT operation received from [0][0][0] at cycle 26737
HALT operation received from [0][4][0] at cycle 26763
HALT operation received from [0][2][0] at cycle 26781
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 1360684
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26271
HALT operation received from [0][7][0] at cycle 26277
HALT operation received from [0][4][0] at cycle 26285
HALT operation received from [0][2][0] at cycle 26287
HALT operation received from [0][5][0] at cycle 26305
HALT operation received from [0][1][0] at cycle 26361
HALT operation received from [0][0][0] at cycle 26395
HALT operation received from [0][3][0] at cycle 26475
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 1387160
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26271
HALT operation received from [0][6][0] at cycle 26331
HALT operation received from [0][3][0] at cycle 26341
HALT operation received from [0][4][0] at cycle 26345
HALT operation received from [0][1][0] at cycle 26375
HALT operation received from [0][0][0] at cycle 26381
HALT operation received from [0][5][0] at cycle 26575
HALT operation received from [0][2][0] at cycle 26741
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 1413902
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26183
HALT operation received from [0][0][0] at cycle 26199
HALT operation received from [0][2][0] at cycle 26203
HALT operation received from [0][6][0] at cycle 26219
HALT operation received from [0][1][0] at cycle 26261
HALT operation received from [0][5][0] at cycle 26421
HALT operation received from [0][4][0] at cycle 26477
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 1440380
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26211
HALT operation received from [0][5][0] at cycle 26213
HALT operation received from [0][6][0] at cycle 26215
HALT operation received from [0][0][0] at cycle 26227
HALT operation received from [0][1][0] at cycle 26241
HALT operation received from [0][4][0] at cycle 26301
HALT operation received from [0][2][0] at cycle 26305
HALT operation received from [0][7][0] at cycle 26365
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 1466746
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26533
HALT operation received from [0][0][0] at cycle 26753
HALT operation received from [0][3][0] at cycle 26835
HALT operation received from [0][7][0] at cycle 26875
HALT operation received from [0][4][0] at cycle 26887
HALT operation received from [0][1][0] at cycle 26959
HALT operation received from [0][5][0] at cycle 27005
HALT operation received from [0][2][0] at cycle 27097
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 1493844
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26197
HALT operation received from [0][1][0] at cycle 26199
HALT operation received from [0][6][0] at cycle 26199
HALT operation received from [0][2][0] at cycle 26201
HALT operation received from [0][0][0] at cycle 26205
HALT operation received from [0][7][0] at cycle 26205
HALT operation received from [0][5][0] at cycle 26207
HALT operation received from [0][3][0] at cycle 26217
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 1520062
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26223
HALT operation received from [0][3][0] at cycle 26241
HALT operation received from [0][0][0] at cycle 26263
HALT operation received from [0][4][0] at cycle 26263
HALT operation received from [0][5][0] at cycle 26301
HALT operation received from [0][1][0] at cycle 26337
HALT operation received from [0][7][0] at cycle 26419
HALT operation received from [0][6][0] at cycle 26443
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 1546506
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26509
HALT operation received from [0][7][0] at cycle 26515
HALT operation received from [0][4][0] at cycle 26519
HALT operation received from [0][3][0] at cycle 26529
HALT operation received from [0][5][0] at cycle 26551
HALT operation received from [0][1][0] at cycle 26617
HALT operation received from [0][2][0] at cycle 26901
HALT operation received from [0][0][0] at cycle 26905
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 1573412
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26187
HALT operation received from [0][3][0] at cycle 26205
HALT operation received from [0][7][0] at cycle 26205
HALT operation received from [0][5][0] at cycle 26209
HALT operation received from [0][2][0] at cycle 26215
HALT operation received from [0][0][0] at cycle 26253
HALT operation received from [0][6][0] at cycle 26269
HALT operation received from [0][1][0] at cycle 26297
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 1599710
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26389
HALT operation received from [0][4][0] at cycle 26413
HALT operation received from [0][5][0] at cycle 26425
HALT operation received from [0][7][0] at cycle 26483
HALT operation received from [0][1][0] at cycle 26509
HALT operation received from [0][0][0] at cycle 26511
HALT operation received from [0][6][0] at cycle 26631
HALT operation received from [0][2][0] at cycle 26645
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 1626356
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26585
HALT operation received from [0][7][0] at cycle 26601
HALT operation received from [0][5][0] at cycle 26639
HALT operation received from [0][0][0] at cycle 26697
HALT operation received from [0][4][0] at cycle 26751
HALT operation received from [0][2][0] at cycle 26767
HALT operation received from [0][1][0] at cycle 26769
HALT operation received from [0][3][0] at cycle 26981
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 1653338
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26209
HALT operation received from [0][0][0] at cycle 26217
HALT operation received from [0][4][0] at cycle 26219
HALT operation received from [0][5][0] at cycle 26219
HALT operation received from [0][3][0] at cycle 26223
HALT operation received from [0][2][0] at cycle 26231
HALT operation received from [0][6][0] at cycle 26249
HALT operation received from [0][7][0] at cycle 26249
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 1679588
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26217
HALT operation received from [0][3][0] at cycle 26219
HALT operation received from [0][0][0] at cycle 26243
HALT operation received from [0][4][0] at cycle 26247
HALT operation received from [0][6][0] at cycle 26247
HALT operation received from [0][7][0] at cycle 26261
HALT operation received from [0][2][0] at cycle 26277
HALT operation received from [0][1][0] at cycle 26313
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 1705902
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26339
HALT operation received from [0][1][0] at cycle 26389
HALT operation received from [0][7][0] at cycle 26393
HALT operation received from [0][4][0] at cycle 26409
HALT operation received from [0][3][0] at cycle 26411
HALT operation received from [0][5][0] at cycle 26515
HALT operation received from [0][2][0] at cycle 26543
HALT operation received from [0][0][0] at cycle 26623
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 1732526
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26189
HALT operation received from [0][0][0] at cycle 26241
HALT operation received from [0][4][0] at cycle 26257
HALT operation received from [0][1][0] at cycle 26277
HALT operation received from [0][5][0] at cycle 26277
HALT operation received from [0][6][0] at cycle 26393
HALT operation received from [0][3][0] at cycle 26413
HALT operation received from [0][7][0] at cycle 26509
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 1759036
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26211
HALT operation received from [0][0][0] at cycle 26221
HALT operation received from [0][7][0] at cycle 26229
HALT operation received from [0][6][0] at cycle 26237
HALT operation received from [0][4][0] at cycle 26241
HALT operation received from [0][1][0] at cycle 26243
HALT operation received from [0][3][0] at cycle 26245
HALT operation received from [0][5][0] at cycle 26249
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 1785286
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26201
HALT operation received from [0][3][0] at cycle 26207
HALT operation received from [0][0][0] at cycle 26215
HALT operation received from [0][5][0] at cycle 26215
HALT operation received from [0][4][0] at cycle 26265
HALT operation received from [0][2][0] at cycle 26277
HALT operation received from [0][7][0] at cycle 26277
HALT operation received from [0][6][0] at cycle 26331
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 1811618
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26237
HALT operation received from [0][0][0] at cycle 26241
HALT operation received from [0][4][0] at cycle 26245
HALT operation received from [0][3][0] at cycle 26259
HALT operation received from [0][5][0] at cycle 26261
HALT operation received from [0][7][0] at cycle 26303
HALT operation received from [0][6][0] at cycle 26359
HALT operation received from [0][1][0] at cycle 26599
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 1838218
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26243
HALT operation received from [0][6][0] at cycle 26249
HALT operation received from [0][4][0] at cycle 26255
HALT operation received from [0][3][0] at cycle 26259
HALT operation received from [0][5][0] at cycle 26261
HALT operation received from [0][7][0] at cycle 26263
HALT operation received from [0][1][0] at cycle 26265
HALT operation received from [0][0][0] at cycle 26277
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 1864496
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26225
HALT operation received from [0][2][0] at cycle 26231
HALT operation received from [0][4][0] at cycle 26247
HALT operation received from [0][5][0] at cycle 26277
HALT operation received from [0][3][0] at cycle 26293
HALT operation received from [0][7][0] at cycle 26463
HALT operation received from [0][6][0] at cycle 26539
HALT operation received from [0][1][0] at cycle 26547
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 1891044
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26239
HALT operation received from [0][1][0] at cycle 26255
HALT operation received from [0][4][0] at cycle 26305
HALT operation received from [0][6][0] at cycle 26309
HALT operation received from [0][0][0] at cycle 26337
HALT operation received from [0][3][0] at cycle 26367
HALT operation received from [0][5][0] at cycle 26471
HALT operation received from [0][2][0] at cycle 26711
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 1917756
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26851
HALT operation received from [0][0][0] at cycle 26853
HALT operation received from [0][4][0] at cycle 26853
HALT operation received from [0][6][0] at cycle 26927
HALT operation received from [0][7][0] at cycle 26945
HALT operation received from [0][2][0] at cycle 27005
HALT operation received from [0][3][0] at cycle 27043
HALT operation received from [0][1][0] at cycle 27219
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 1944976
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26269
HALT operation received from [0][5][0] at cycle 26297
HALT operation received from [0][1][0] at cycle 26343
HALT operation received from [0][6][0] at cycle 26355
HALT operation received from [0][3][0] at cycle 26365
HALT operation received from [0][2][0] at cycle 26387
HALT operation received from [0][7][0] at cycle 26393
HALT operation received from [0][0][0] at cycle 26483
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 1971460
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26207
HALT operation received from [0][5][0] at cycle 26221
HALT operation received from [0][1][0] at cycle 26227
HALT operation received from [0][6][0] at cycle 26227
HALT operation received from [0][4][0] at cycle 26235
HALT operation received from [0][2][0] at cycle 26237
HALT operation received from [0][7][0] at cycle 26243
HALT operation received from [0][0][0] at cycle 26301
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 1997762
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26299
HALT operation received from [0][4][0] at cycle 26303
HALT operation received from [0][0][0] at cycle 26315
HALT operation received from [0][5][0] at cycle 26337
HALT operation received from [0][3][0] at cycle 26357
HALT operation received from [0][2][0] at cycle 26365
HALT operation received from [0][1][0] at cycle 26381
HALT operation received from [0][6][0] at cycle 26411
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 2024174
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26263
HALT operation received from [0][2][0] at cycle 26273
HALT operation received from [0][5][0] at cycle 26275
HALT operation received from [0][6][0] at cycle 26307
HALT operation received from [0][3][0] at cycle 26329
HALT operation received from [0][4][0] at cycle 26361
HALT operation received from [0][1][0] at cycle 26401
HALT operation received from [0][7][0] at cycle 26443
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 2050618
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26233
HALT operation received from [0][3][0] at cycle 26237
HALT operation received from [0][6][0] at cycle 26241
HALT operation received from [0][1][0] at cycle 26243
HALT operation received from [0][7][0] at cycle 26257
HALT operation received from [0][4][0] at cycle 26273
HALT operation received from [0][5][0] at cycle 26277
HALT operation received from [0][0][0] at cycle 26305
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 2076924
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26357
HALT operation received from [0][6][0] at cycle 26375
HALT operation received from [0][7][0] at cycle 26391
HALT operation received from [0][4][0] at cycle 26397
HALT operation received from [0][5][0] at cycle 26459
HALT operation received from [0][2][0] at cycle 26497
HALT operation received from [0][0][0] at cycle 26535
HALT operation received from [0][3][0] at cycle 26749
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 2103674
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26193
HALT operation received from [0][0][0] at cycle 26199
HALT operation received from [0][2][0] at cycle 26201
HALT operation received from [0][4][0] at cycle 26201
HALT operation received from [0][6][0] at cycle 26203
HALT operation received from [0][5][0] at cycle 26207
HALT operation received from [0][7][0] at cycle 26207
HALT operation received from [0][3][0] at cycle 26209
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 2129884
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26261
HALT operation received from [0][7][0] at cycle 26263
HALT operation received from [0][4][0] at cycle 26275
HALT operation received from [0][5][0] at cycle 26279
HALT operation received from [0][1][0] at cycle 26285
HALT operation received from [0][0][0] at cycle 26287
HALT operation received from [0][6][0] at cycle 26291
HALT operation received from [0][3][0] at cycle 26317
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 2156202
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26187
HALT operation received from [0][2][0] at cycle 26187
HALT operation received from [0][3][0] at cycle 26187
HALT operation received from [0][6][0] at cycle 26187
HALT operation received from [0][1][0] at cycle 26191
HALT operation received from [0][4][0] at cycle 26191
HALT operation received from [0][5][0] at cycle 26237
HALT operation received from [0][7][0] at cycle 26405
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 2182608
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26567
HALT operation received from [0][0][0] at cycle 26595
HALT operation received from [0][6][0] at cycle 26605
HALT operation received from [0][2][0] at cycle 26649
HALT operation received from [0][7][0] at cycle 26671
HALT operation received from [0][1][0] at cycle 26711
HALT operation received from [0][3][0] at cycle 26747
HALT operation received from [0][4][0] at cycle 26829
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 2209438
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][0][0] at cycle 26185
HALT operation received from [0][2][0] at cycle 26185
HALT operation received from [0][5][0] at cycle 26185
HALT operation received from [0][6][0] at cycle 26185
HALT operation received from [0][1][0] at cycle 26187
HALT operation received from [0][7][0] at cycle 26199
HALT operation received from [0][4][0] at cycle 26281
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 2235720
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26233
HALT operation received from [0][7][0] at cycle 26233
HALT operation received from [0][5][0] at cycle 26241
HALT operation received from [0][3][0] at cycle 26247
HALT operation received from [0][6][0] at cycle 26257
HALT operation received from [0][0][0] at cycle 26259
HALT operation received from [0][4][0] at cycle 26269
HALT operation received from [0][1][0] at cycle 26331
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 2262052
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26215
HALT operation received from [0][4][0] at cycle 26223
HALT operation received from [0][6][0] at cycle 26223
HALT operation received from [0][1][0] at cycle 26273
HALT operation received from [0][7][0] at cycle 26285
HALT operation received from [0][5][0] at cycle 26301
HALT operation received from [0][0][0] at cycle 26399
HALT operation received from [0][2][0] at cycle 26431
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 2288484
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26225
HALT operation received from [0][6][0] at cycle 26227
HALT operation received from [0][5][0] at cycle 26241
HALT operation received from [0][4][0] at cycle 26245
HALT operation received from [0][7][0] at cycle 26245
HALT operation received from [0][2][0] at cycle 26255
HALT operation received from [0][3][0] at cycle 26265
HALT operation received from [0][0][0] at cycle 26271
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 2314756
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26183
HALT operation received from [0][1][0] at cycle 26183
HALT operation received from [0][2][0] at cycle 26183
HALT operation received from [0][5][0] at cycle 26183
HALT operation received from [0][6][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26187
HALT operation received from [0][3][0] at cycle 26205
HALT operation received from [0][4][0] at cycle 26279
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 2341036
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26205
HALT operation received from [0][0][0] at cycle 26219
HALT operation received from [0][2][0] at cycle 26227
HALT operation received from [0][5][0] at cycle 26251
HALT operation received from [0][7][0] at cycle 26257
HALT operation received from [0][4][0] at cycle 26265
HALT operation received from [0][1][0] at cycle 26363
HALT operation received from [0][6][0] at cycle 26389
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 2367426
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26209
HALT operation received from [0][5][0] at cycle 26223
HALT operation received from [0][7][0] at cycle 26225
HALT operation received from [0][3][0] at cycle 26231
HALT operation received from [0][6][0] at cycle 26237
HALT operation received from [0][4][0] at cycle 26275
HALT operation received from [0][1][0] at cycle 26303
HALT operation received from [0][2][0] at cycle 26411
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 2393838
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26197
HALT operation received from [0][7][0] at cycle 26197
HALT operation received from [0][1][0] at cycle 26199
HALT operation received from [0][3][0] at cycle 26201
HALT operation received from [0][5][0] at cycle 26209
HALT operation received from [0][6][0] at cycle 26259
HALT operation received from [0][4][0] at cycle 26367
HALT operation received from [0][0][0] at cycle 26443
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 2420282
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26241
HALT operation received from [0][3][0] at cycle 26255
HALT operation received from [0][7][0] at cycle 26277
HALT operation received from [0][2][0] at cycle 26281
HALT operation received from [0][1][0] at cycle 26285
HALT operation received from [0][6][0] at cycle 26289
HALT operation received from [0][4][0] at cycle 26291
HALT operation received from [0][5][0] at cycle 26293
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 2446576
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26441
HALT operation received from [0][3][0] at cycle 26493
HALT operation received from [0][6][0] at cycle 26531
HALT operation received from [0][0][0] at cycle 26577
HALT operation received from [0][2][0] at cycle 26637
HALT operation received from [0][1][0] at cycle 26651
HALT operation received from [0][7][0] at cycle 26663
HALT operation received from [0][4][0] at cycle 26829
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 2473406
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26229
HALT operation received from [0][4][0] at cycle 26231
HALT operation received from [0][3][0] at cycle 26251
HALT operation received from [0][7][0] at cycle 26275
HALT operation received from [0][6][0] at cycle 26277
HALT operation received from [0][2][0] at cycle 26279
HALT operation received from [0][1][0] at cycle 26355
HALT operation received from [0][5][0] at cycle 26449
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 2499856
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26207
HALT operation received from [0][2][0] at cycle 26217
HALT operation received from [0][0][0] at cycle 26221
HALT operation received from [0][4][0] at cycle 26223
HALT operation received from [0][3][0] at cycle 26231
HALT operation received from [0][7][0] at cycle 26237
HALT operation received from [0][1][0] at cycle 26299
HALT operation received from [0][6][0] at cycle 26353
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 2526210
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26455
HALT operation received from [0][0][0] at cycle 26507
HALT operation received from [0][6][0] at cycle 26517
HALT operation received from [0][4][0] at cycle 26583
HALT operation received from [0][7][0] at cycle 26589
HALT operation received from [0][1][0] at cycle 26611
HALT operation received from [0][2][0] at cycle 26637
HALT operation received from [0][3][0] at cycle 26663
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 2552874
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26201
HALT operation received from [0][1][0] at cycle 26205
HALT operation received from [0][7][0] at cycle 26211
HALT operation received from [0][4][0] at cycle 26219
HALT operation received from [0][6][0] at cycle 26221
HALT operation received from [0][0][0] at cycle 26223
HALT operation received from [0][3][0] at cycle 26245
HALT operation received from [0][5][0] at cycle 26407
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 2579282
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26241
HALT operation received from [0][2][0] at cycle 26247
HALT operation received from [0][1][0] at cycle 26297
HALT operation received from [0][6][0] at cycle 26315
HALT operation received from [0][7][0] at cycle 26315
HALT operation received from [0][0][0] at cycle 26373
HALT operation received from [0][5][0] at cycle 26473
HALT operation received from [0][3][0] at cycle 26485
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 2605768
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26297
HALT operation received from [0][4][0] at cycle 26359
HALT operation received from [0][6][0] at cycle 26363
HALT operation received from [0][1][0] at cycle 26393
HALT operation received from [0][2][0] at cycle 26413
HALT operation received from [0][5][0] at cycle 26459
HALT operation received from [0][0][0] at cycle 26467
HALT operation received from [0][3][0] at cycle 26593
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 2632362
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26389
HALT operation received from [0][1][0] at cycle 26433
HALT operation received from [0][6][0] at cycle 26441
HALT operation received from [0][5][0] at cycle 26471
HALT operation received from [0][0][0] at cycle 26607
HALT operation received from [0][3][0] at cycle 26695
HALT operation received from [0][2][0] at cycle 26699
HALT operation received from [0][4][0] at cycle 26849
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 2659212
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26285
HALT operation received from [0][3][0] at cycle 26287
HALT operation received from [0][7][0] at cycle 26289
HALT operation received from [0][0][0] at cycle 26295
HALT operation received from [0][2][0] at cycle 26297
HALT operation received from [0][4][0] at cycle 26329
HALT operation received from [0][6][0] at cycle 26349
HALT operation received from [0][5][0] at cycle 26423
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 2685636
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26439
HALT operation received from [0][4][0] at cycle 26493
HALT operation received from [0][2][0] at cycle 26523
HALT operation received from [0][1][0] at cycle 26597
HALT operation received from [0][0][0] at cycle 26617
HALT operation received from [0][5][0] at cycle 26687
HALT operation received from [0][6][0] at cycle 26767
HALT operation received from [0][3][0] at cycle 26833
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 2712470
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26231
HALT operation received from [0][6][0] at cycle 26247
HALT operation received from [0][1][0] at cycle 26259
HALT operation received from [0][0][0] at cycle 26265
HALT operation received from [0][5][0] at cycle 26291
HALT operation received from [0][3][0] at cycle 26295
HALT operation received from [0][2][0] at cycle 26301
HALT operation received from [0][4][0] at cycle 26305
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 2738776
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26193
HALT operation received from [0][2][0] at cycle 26195
HALT operation received from [0][3][0] at cycle 26195
HALT operation received from [0][5][0] at cycle 26205
HALT operation received from [0][6][0] at cycle 26231
HALT operation received from [0][7][0] at cycle 26237
HALT operation received from [0][4][0] at cycle 26245
HALT operation received from [0][1][0] at cycle 26259
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 2765036
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26221
HALT operation received from [0][7][0] at cycle 26229
HALT operation received from [0][2][0] at cycle 26241
HALT operation received from [0][6][0] at cycle 26265
HALT operation received from [0][4][0] at cycle 26279
HALT operation received from [0][3][0] at cycle 26365
HALT operation received from [0][0][0] at cycle 26415
HALT operation received from [0][1][0] at cycle 26441
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 2791478
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26183
HALT operation received from [0][4][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26183
HALT operation received from [0][0][0] at cycle 26185
HALT operation received from [0][2][0] at cycle 26185
HALT operation received from [0][5][0] at cycle 26185
HALT operation received from [0][3][0] at cycle 26187
HALT operation received from [0][6][0] at cycle 26187
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 2817666
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26183
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][5][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26185
HALT operation received from [0][6][0] at cycle 26189
HALT operation received from [0][1][0] at cycle 26343
HALT operation received from [0][4][0] at cycle 26357
HALT operation received from [0][2][0] at cycle 26391
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 2844058
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26225
HALT operation received from [0][2][0] at cycle 26225
HALT operation received from [0][6][0] at cycle 26225
HALT operation received from [0][5][0] at cycle 26233
HALT operation received from [0][1][0] at cycle 26237
HALT operation received from [0][7][0] at cycle 26255
HALT operation received from [0][3][0] at cycle 26299
HALT operation received from [0][4][0] at cycle 26469
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 2870528
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26213
HALT operation received from [0][3][0] at cycle 26217
HALT operation received from [0][4][0] at cycle 26217
HALT operation received from [0][6][0] at cycle 26221
HALT operation received from [0][0][0] at cycle 26225
HALT operation received from [0][5][0] at cycle 26263
HALT operation received from [0][1][0] at cycle 26267
HALT operation received from [0][2][0] at cycle 26283
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 2896812
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26235
HALT operation received from [0][1][0] at cycle 26237
HALT operation received from [0][2][0] at cycle 26239
HALT operation received from [0][0][0] at cycle 26263
HALT operation received from [0][4][0] at cycle 26263
HALT operation received from [0][3][0] at cycle 26265
HALT operation received from [0][7][0] at cycle 26267
HALT operation received from [0][5][0] at cycle 26307
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 2923120
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26215
HALT operation received from [0][0][0] at cycle 26219
HALT operation received from [0][3][0] at cycle 26221
HALT operation received from [0][6][0] at cycle 26221
HALT operation received from [0][7][0] at cycle 26221
HALT operation received from [0][2][0] at cycle 26223
HALT operation received from [0][4][0] at cycle 26237
HALT operation received from [0][5][0] at cycle 26237
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 2949358
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26215
HALT operation received from [0][7][0] at cycle 26269
HALT operation received from [0][6][0] at cycle 26405
HALT operation received from [0][4][0] at cycle 26449
HALT operation received from [0][5][0] at cycle 26541
HALT operation received from [0][1][0] at cycle 26589
HALT operation received from [0][0][0] at cycle 26617
HALT operation received from [0][3][0] at cycle 26623
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 2975982
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26207
HALT operation received from [0][0][0] at cycle 26209
HALT operation received from [0][7][0] at cycle 26211
HALT operation received from [0][1][0] at cycle 26217
HALT operation received from [0][4][0] at cycle 26219
HALT operation received from [0][3][0] at cycle 26223
HALT operation received from [0][6][0] at cycle 26231
HALT operation received from [0][2][0] at cycle 26253
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 3002236
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26183
HALT operation received from [0][1][0] at cycle 26183
HALT operation received from [0][2][0] at cycle 26183
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][4][0] at cycle 26183
HALT operation received from [0][5][0] at cycle 26183
HALT operation received from [0][6][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26183
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 3028420
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26221
HALT operation received from [0][4][0] at cycle 26221
HALT operation received from [0][7][0] at cycle 26221
HALT operation received from [0][5][0] at cycle 26223
HALT operation received from [0][0][0] at cycle 26225
HALT operation received from [0][2][0] at cycle 26229
HALT operation received from [0][3][0] at cycle 26231
HALT operation received from [0][6][0] at cycle 26245
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 3054666
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26183
HALT operation received from [0][2][0] at cycle 26183
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][6][0] at cycle 26183
HALT operation received from [0][4][0] at cycle 26189
HALT operation received from [0][5][0] at cycle 26189
HALT operation received from [0][7][0] at cycle 26189
HALT operation received from [0][1][0] at cycle 26195
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 3080862
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26201
HALT operation received from [0][7][0] at cycle 26203
HALT operation received from [0][2][0] at cycle 26211
HALT operation received from [0][4][0] at cycle 26221
HALT operation received from [0][5][0] at cycle 26227
HALT operation received from [0][6][0] at cycle 26229
HALT operation received from [0][0][0] at cycle 26297
HALT operation received from [0][1][0] at cycle 26467
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 3107330
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26185
HALT operation received from [0][5][0] at cycle 26185
HALT operation received from [0][0][0] at cycle 26187
HALT operation received from [0][6][0] at cycle 26189
HALT operation received from [0][4][0] at cycle 26191
HALT operation received from [0][2][0] at cycle 26197
HALT operation received from [0][7][0] at cycle 26203
HALT operation received from [0][1][0] at cycle 26407
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 3133738
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26237
HALT operation received from [0][3][0] at cycle 26237
HALT operation received from [0][0][0] at cycle 26239
HALT operation received from [0][2][0] at cycle 26241
HALT operation received from [0][7][0] at cycle 26275
HALT operation received from [0][4][0] at cycle 26411
HALT operation received from [0][5][0] at cycle 26425
HALT operation received from [0][6][0] at cycle 26591
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 3160330
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26267
HALT operation received from [0][2][0] at cycle 26271
HALT operation received from [0][3][0] at cycle 26285
HALT operation received from [0][0][0] at cycle 26329
HALT operation received from [0][4][0] at cycle 26347
HALT operation received from [0][7][0] at cycle 26369
HALT operation received from [0][6][0] at cycle 26615
HALT operation received from [0][5][0] at cycle 26617
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 3186948
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26183
HALT operation received from [0][4][0] at cycle 26183
HALT operation received from [0][5][0] at cycle 26183
HALT operation received from [0][0][0] at cycle 26187
HALT operation received from [0][2][0] at cycle 26191
HALT operation received from [0][7][0] at cycle 26193
HALT operation received from [0][3][0] at cycle 26201
HALT operation received from [0][6][0] at cycle 26221
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 3213170
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26183
HALT operation received from [0][1][0] at cycle 26183
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][4][0] at cycle 26183
HALT operation received from [0][5][0] at cycle 26183
HALT operation received from [0][6][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26183
HALT operation received from [0][2][0] at cycle 26233
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 3239404
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26185
HALT operation received from [0][1][0] at cycle 26195
HALT operation received from [0][3][0] at cycle 26195
HALT operation received from [0][2][0] at cycle 26227
HALT operation received from [0][4][0] at cycle 26235
HALT operation received from [0][6][0] at cycle 26263
HALT operation received from [0][5][0] at cycle 26393
HALT operation received from [0][7][0] at cycle 26401
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 3265806
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26193
HALT operation received from [0][4][0] at cycle 26193
HALT operation received from [0][3][0] at cycle 26201
HALT operation received from [0][6][0] at cycle 26205
HALT operation received from [0][0][0] at cycle 26207
HALT operation received from [0][1][0] at cycle 26207
HALT operation received from [0][7][0] at cycle 26213
HALT operation received from [0][5][0] at cycle 26223
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 3292030
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26187
HALT operation received from [0][5][0] at cycle 26189
HALT operation received from [0][2][0] at cycle 26193
HALT operation received from [0][0][0] at cycle 26195
HALT operation received from [0][4][0] at cycle 26197
HALT operation received from [0][7][0] at cycle 26201
HALT operation received from [0][6][0] at cycle 26223
HALT operation received from [0][1][0] at cycle 26421
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 3318452
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26297
HALT operation received from [0][2][0] at cycle 26317
HALT operation received from [0][0][0] at cycle 26327
HALT operation received from [0][1][0] at cycle 26339
HALT operation received from [0][5][0] at cycle 26345
HALT operation received from [0][4][0] at cycle 26375
HALT operation received from [0][3][0] at cycle 26411
HALT operation received from [0][6][0] at cycle 26795
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 3345248
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26341
HALT operation received from [0][6][0] at cycle 26357
HALT operation received from [0][7][0] at cycle 26375
HALT operation received from [0][3][0] at cycle 26377
HALT operation received from [0][4][0] at cycle 26407
HALT operation received from [0][1][0] at cycle 26429
HALT operation received from [0][0][0] at cycle 26453
HALT operation received from [0][2][0] at cycle 26481
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 3371730
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26195
HALT operation received from [0][6][0] at cycle 26199
HALT operation received from [0][7][0] at cycle 26201
HALT operation received from [0][4][0] at cycle 26205
HALT operation received from [0][5][0] at cycle 26211
HALT operation received from [0][1][0] at cycle 26265
HALT operation received from [0][2][0] at cycle 26301
HALT operation received from [0][3][0] at cycle 26449
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 3398180

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
219520760 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.022
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f8a90bbc180
Device 1 : LE1 Device ID is 0x7f8a90bbc290
Device 2 : LE1 Device ID is 0x7f8a90bbc3a0
Device 3 : LE1 Device ID is 0x7f8a90bbc4b0
Device 4 : LE1 Device ID is 0x7f8a90bbc5c0
Device 5 : LE1 Device ID is 0x7f8a90bbc6d0
Device 6 : LE1 Device ID is 0x7f8a90bbc7e0
Device 7 : LE1 Device ID is 0x7f8a90bbc8f0
Device 8 : LE1 Device ID is 0x7f8a90bbca00
Device 9 : LE1 Device ID is 0x7f8a90bbcb10
Device 10 : LE1 Device ID is 0x7f8a90bbcc20
Device 11 : LE1 Device ID is 0x7f8a90bbcd30
Device 12 : LE1 Device ID is 0x7f8a90bbce40
Device 13 : LE1 Device ID is 0x7f8a90bbcf50
Device 14 : LE1 Device ID is 0x7f8a90bbd060
Device 15 : LE1 Device ID is 0x7f8a90bbd170
Device 16 : LE1 Device ID is 0x7f8a90bbd280
Device 17 : LE1 Device ID is 0x7f8a90bbd390
Device 18 : LE1 Device ID is 0x7f8a90bbd4a0
Device 19 : LE1 Device ID is 0x7f8a90bbd5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13362
HALT operation received from [0][7][0] at cycle 13417
HALT operation received from [0][9][0] at cycle 13434
HALT operation received from [0][10][0] at cycle 13438
HALT operation received from [0][2][0] at cycle 13453
HALT operation received from [0][8][0] at cycle 13456
HALT operation received from [0][14][0] at cycle 13456
HALT operation received from [0][12][0] at cycle 13490
HALT operation received from [0][11][0] at cycle 13494
HALT operation received from [0][1][0] at cycle 13505
HALT operation received from [0][6][0] at cycle 13523
HALT operation received from [0][0][0] at cycle 13529
HALT operation received from [0][4][0] at cycle 13571
HALT operation received from [0][3][0] at cycle 13575
HALT operation received from [0][13][0] at cycle 13652
HALT operation received from [0][5][0] at cycle 13681
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 13682
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13249
HALT operation received from [0][9][0] at cycle 13284
HALT operation received from [0][3][0] at cycle 13311
HALT operation received from [0][5][0] at cycle 13319
HALT operation received from [0][2][0] at cycle 13341
HALT operation received from [0][7][0] at cycle 13385
HALT operation received from [0][0][0] at cycle 13389
HALT operation received from [0][11][0] at cycle 13394
HALT operation received from [0][13][0] at cycle 13398
HALT operation received from [0][6][0] at cycle 13399
HALT operation received from [0][10][0] at cycle 13432
HALT operation received from [0][15][0] at cycle 13442
HALT operation received from [0][4][0] at cycle 13455
HALT operation received from [0][8][0] at cycle 13456
HALT operation received from [0][14][0] at cycle 13478
HALT operation received from [0][12][0] at cycle 13562
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 27245
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13323
HALT operation received from [0][0][0] at cycle 13361
HALT operation received from [0][3][0] at cycle 13391
HALT operation received from [0][6][0] at cycle 13397
HALT operation received from [0][2][0] at cycle 13415
HALT operation received from [0][1][0] at cycle 13417
HALT operation received from [0][13][0] at cycle 13422
HALT operation received from [0][4][0] at cycle 13429
HALT operation received from [0][8][0] at cycle 13430
HALT operation received from [0][7][0] at cycle 13439
HALT operation received from [0][15][0] at cycle 13452
HALT operation received from [0][14][0] at cycle 13456
HALT operation received from [0][11][0] at cycle 13460
HALT operation received from [0][10][0] at cycle 13476
HALT operation received from [0][9][0] at cycle 13480
HALT operation received from [0][12][0] at cycle 13506
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 40752
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13393
HALT operation received from [0][9][0] at cycle 13404
HALT operation received from [0][12][0] at cycle 13404
HALT operation received from [0][4][0] at cycle 13413
HALT operation received from [0][3][0] at cycle 13485
HALT operation received from [0][6][0] at cycle 13485
HALT operation received from [0][0][0] at cycle 13497
HALT operation received from [0][14][0] at cycle 13498
HALT operation received from [0][11][0] at cycle 13508
HALT operation received from [0][5][0] at cycle 13511
HALT operation received from [0][8][0] at cycle 13514
HALT operation received from [0][13][0] at cycle 13562
HALT operation received from [0][2][0] at cycle 13563
HALT operation received from [0][10][0] at cycle 13564
HALT operation received from [0][7][0] at cycle 13609
HALT operation received from [0][15][0] at cycle 13666
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 54419
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13207
HALT operation received from [0][9][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13247
HALT operation received from [0][5][0] at cycle 13263
HALT operation received from [0][7][0] at cycle 13279
HALT operation received from [0][3][0] at cycle 13283
HALT operation received from [0][10][0] at cycle 13288
HALT operation received from [0][0][0] at cycle 13305
HALT operation received from [0][13][0] at cycle 13306
HALT operation received from [0][11][0] at cycle 13312
HALT operation received from [0][6][0] at cycle 13315
HALT operation received from [0][15][0] at cycle 13330
HALT operation received from [0][8][0] at cycle 13340
HALT operation received from [0][14][0] at cycle 13348
HALT operation received from [0][4][0] at cycle 13361
HALT operation received from [0][12][0] at cycle 13362
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 67782
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13308
HALT operation received from [0][6][0] at cycle 13315
HALT operation received from [0][8][0] at cycle 13324
HALT operation received from [0][0][0] at cycle 13325
HALT operation received from [0][3][0] at cycle 13363
HALT operation received from [0][5][0] at cycle 13375
HALT operation received from [0][13][0] at cycle 13392
HALT operation received from [0][11][0] at cycle 13398
HALT operation received from [0][15][0] at cycle 13432
HALT operation received from [0][9][0] at cycle 13450
HALT operation received from [0][1][0] at cycle 13467
HALT operation received from [0][12][0] at cycle 13470
HALT operation received from [0][7][0] at cycle 13479
HALT operation received from [0][4][0] at cycle 13503
HALT operation received from [0][10][0] at cycle 13542
HALT operation received from [0][2][0] at cycle 13555
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 81338
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13202
HALT operation received from [0][10][0] at cycle 13204
HALT operation received from [0][0][0] at cycle 13209
HALT operation received from [0][13][0] at cycle 13214
HALT operation received from [0][5][0] at cycle 13217
HALT operation received from [0][14][0] at cycle 13228
HALT operation received from [0][6][0] at cycle 13229
HALT operation received from [0][7][0] at cycle 13241
HALT operation received from [0][9][0] at cycle 13242
HALT operation received from [0][1][0] at cycle 13247
HALT operation received from [0][2][0] at cycle 13249
HALT operation received from [0][15][0] at cycle 13250
HALT operation received from [0][12][0] at cycle 13284
HALT operation received from [0][3][0] at cycle 13299
HALT operation received from [0][11][0] at cycle 13316
HALT operation received from [0][4][0] at cycle 13323
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 94662
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13164
HALT operation received from [0][11][0] at cycle 13166
HALT operation received from [0][3][0] at cycle 13167
HALT operation received from [0][7][0] at cycle 13193
HALT operation received from [0][8][0] at cycle 13198
HALT operation received from [0][12][0] at cycle 13214
HALT operation received from [0][13][0] at cycle 13230
HALT operation received from [0][0][0] at cycle 13231
HALT operation received from [0][9][0] at cycle 13240
HALT operation received from [0][5][0] at cycle 13249
HALT operation received from [0][4][0] at cycle 13267
HALT operation received from [0][10][0] at cycle 13318
HALT operation received from [0][1][0] at cycle 13325
HALT operation received from [0][14][0] at cycle 13330
HALT operation received from [0][6][0] at cycle 13351
HALT operation received from [0][2][0] at cycle 13387
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 108050
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13317
HALT operation received from [0][11][0] at cycle 13324
HALT operation received from [0][5][0] at cycle 13371
HALT operation received from [0][13][0] at cycle 13382
HALT operation received from [0][2][0] at cycle 13415
HALT operation received from [0][15][0] at cycle 13432
HALT operation received from [0][7][0] at cycle 13441
HALT operation received from [0][12][0] at cycle 13450
HALT operation received from [0][4][0] at cycle 13451
HALT operation received from [0][10][0] at cycle 13462
HALT operation received from [0][14][0] at cycle 13500
HALT operation received from [0][1][0] at cycle 13503
HALT operation received from [0][9][0] at cycle 13506
HALT operation received from [0][6][0] at cycle 13511
HALT operation received from [0][0][0] at cycle 13529
HALT operation received from [0][8][0] at cycle 13534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 121585
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13168
HALT operation received from [0][5][0] at cycle 13171
HALT operation received from [0][9][0] at cycle 13172
HALT operation received from [0][1][0] at cycle 13183
HALT operation received from [0][0][0] at cycle 13205
HALT operation received from [0][15][0] at cycle 13208
HALT operation received from [0][8][0] at cycle 13210
HALT operation received from [0][7][0] at cycle 13235
HALT operation received from [0][14][0] at cycle 13268
HALT operation received from [0][10][0] at cycle 13288
HALT operation received from [0][6][0] at cycle 13289
HALT operation received from [0][2][0] at cycle 13297
HALT operation received from [0][11][0] at cycle 13324
HALT operation received from [0][12][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13353
HALT operation received from [0][4][0] at cycle 13359
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 134945
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13197
HALT operation received from [0][4][0] at cycle 13219
HALT operation received from [0][2][0] at cycle 13221
HALT operation received from [0][5][0] at cycle 13221
HALT operation received from [0][11][0] at cycle 13246
HALT operation received from [0][1][0] at cycle 13251
HALT operation received from [0][9][0] at cycle 13280
HALT operation received from [0][13][0] at cycle 13280
HALT operation received from [0][12][0] at cycle 13282
HALT operation received from [0][6][0] at cycle 13287
HALT operation received from [0][10][0] at cycle 13290
HALT operation received from [0][0][0] at cycle 13303
HALT operation received from [0][14][0] at cycle 13322
HALT operation received from [0][8][0] at cycle 13326
HALT operation received from [0][7][0] at cycle 13399
HALT operation received from [0][15][0] at cycle 13462
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 148408
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13141
HALT operation received from [0][0][0] at cycle 13145
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][6][0] at cycle 13167
HALT operation received from [0][5][0] at cycle 13175
HALT operation received from [0][2][0] at cycle 13177
HALT operation received from [0][1][0] at cycle 13203
HALT operation received from [0][8][0] at cycle 13274
HALT operation received from [0][12][0] at cycle 13288
HALT operation received from [0][3][0] at cycle 13291
HALT operation received from [0][15][0] at cycle 13292
HALT operation received from [0][9][0] at cycle 13336
HALT operation received from [0][13][0] at cycle 13344
HALT operation received from [0][10][0] at cycle 13350
HALT operation received from [0][14][0] at cycle 13366
HALT operation received from [0][11][0] at cycle 13546
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 161955
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13117
HALT operation received from [0][8][0] at cycle 13130
HALT operation received from [0][4][0] at cycle 13135
HALT operation received from [0][2][0] at cycle 13141
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][3][0] at cycle 13171
HALT operation received from [0][6][0] at cycle 13171
HALT operation received from [0][15][0] at cycle 13172
HALT operation received from [0][10][0] at cycle 13178
HALT operation received from [0][11][0] at cycle 13186
HALT operation received from [0][12][0] at cycle 13190
HALT operation received from [0][14][0] at cycle 13200
HALT operation received from [0][1][0] at cycle 13211
HALT operation received from [0][5][0] at cycle 13221
HALT operation received from [0][9][0] at cycle 13266
HALT operation received from [0][13][0] at cycle 13308
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 175264
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][6][0] at cycle 13185
HALT operation received from [0][4][0] at cycle 13195
HALT operation received from [0][12][0] at cycle 13202
HALT operation received from [0][3][0] at cycle 13203
HALT operation received from [0][11][0] at cycle 13204
HALT operation received from [0][14][0] at cycle 13212
HALT operation received from [0][15][0] at cycle 13218
HALT operation received from [0][0][0] at cycle 13223
HALT operation received from [0][7][0] at cycle 13231
HALT operation received from [0][8][0] at cycle 13236
HALT operation received from [0][10][0] at cycle 13244
HALT operation received from [0][2][0] at cycle 13257
HALT operation received from [0][1][0] at cycle 13279
HALT operation received from [0][13][0] at cycle 13286
HALT operation received from [0][9][0] at cycle 13290
HALT operation received from [0][5][0] at cycle 13297
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 188562
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13161
HALT operation received from [0][9][0] at cycle 13194
HALT operation received from [0][6][0] at cycle 13201
HALT operation received from [0][1][0] at cycle 13207
HALT operation received from [0][14][0] at cycle 13212
HALT operation received from [0][15][0] at cycle 13216
HALT operation received from [0][3][0] at cycle 13217
HALT operation received from [0][2][0] at cycle 13221
HALT operation received from [0][4][0] at cycle 13227
HALT operation received from [0][0][0] at cycle 13233
HALT operation received from [0][10][0] at cycle 13240
HALT operation received from [0][11][0] at cycle 13246
HALT operation received from [0][12][0] at cycle 13252
HALT operation received from [0][8][0] at cycle 13258
HALT operation received from [0][5][0] at cycle 13279
HALT operation received from [0][13][0] at cycle 13306
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 201869
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13361
HALT operation received from [0][12][0] at cycle 13372
HALT operation received from [0][5][0] at cycle 13381
HALT operation received from [0][2][0] at cycle 13403
HALT operation received from [0][14][0] at cycle 13416
HALT operation received from [0][13][0] at cycle 13420
HALT operation received from [0][9][0] at cycle 13424
HALT operation received from [0][6][0] at cycle 13445
HALT operation received from [0][10][0] at cycle 13458
HALT operation received from [0][1][0] at cycle 13461
HALT operation received from [0][0][0] at cycle 13611
HALT operation received from [0][8][0] at cycle 13616
HALT operation received from [0][7][0] at cycle 13631
HALT operation received from [0][15][0] at cycle 13650
HALT operation received from [0][11][0] at cycle 13688
HALT operation received from [0][3][0] at cycle 13771
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 215641
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13316
HALT operation received from [0][13][0] at cycle 13344
HALT operation received from [0][11][0] at cycle 13354
HALT operation received from [0][9][0] at cycle 13390
HALT operation received from [0][2][0] at cycle 13409
HALT operation received from [0][12][0] at cycle 13424
HALT operation received from [0][5][0] at cycle 13449
HALT operation received from [0][14][0] at cycle 13478
HALT operation received from [0][3][0] at cycle 13485
HALT operation received from [0][8][0] at cycle 13494
HALT operation received from [0][15][0] at cycle 13514
HALT operation received from [0][1][0] at cycle 13527
HALT operation received from [0][4][0] at cycle 13615
HALT operation received from [0][6][0] at cycle 13635
HALT operation received from [0][7][0] at cycle 13645
HALT operation received from [0][0][0] at cycle 13667
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 17
Total cycles = 229309
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13103
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][0][0] at cycle 13123
HALT operation received from [0][6][0] at cycle 13123
HALT operation received from [0][7][0] at cycle 13127
HALT operation received from [0][3][0] at cycle 13129
HALT operation received from [0][8][0] at cycle 13134
HALT operation received from [0][15][0] at cycle 13138
HALT operation received from [0][11][0] at cycle 13142
HALT operation received from [0][14][0] at cycle 13150
HALT operation received from [0][13][0] at cycle 13154
HALT operation received from [0][5][0] at cycle 13155
HALT operation received from [0][10][0] at cycle 13186
HALT operation received from [0][2][0] at cycle 13195
HALT operation received from [0][9][0] at cycle 13240
HALT operation received from [0][1][0] at cycle 13249
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 18
Total cycles = 242559
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13173
HALT operation received from [0][3][0] at cycle 13173
HALT operation received from [0][5][0] at cycle 13175
HALT operation received from [0][14][0] at cycle 13178
HALT operation received from [0][13][0] at cycle 13180
HALT operation received from [0][6][0] at cycle 13181
HALT operation received from [0][2][0] at cycle 13187
HALT operation received from [0][11][0] at cycle 13188
HALT operation received from [0][4][0] at cycle 13191
HALT operation received from [0][10][0] at cycle 13194
HALT operation received from [0][9][0] at cycle 13196
HALT operation received from [0][12][0] at cycle 13196
HALT operation received from [0][0][0] at cycle 13201
HALT operation received from [0][7][0] at cycle 13203
HALT operation received from [0][8][0] at cycle 13204
HALT operation received from [0][15][0] at cycle 13214
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 19
Total cycles = 255774
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13129
HALT operation received from [0][3][0] at cycle 13131
HALT operation received from [0][15][0] at cycle 13146
HALT operation received from [0][1][0] at cycle 13151
HALT operation received from [0][9][0] at cycle 13152
HALT operation received from [0][11][0] at cycle 13152
HALT operation received from [0][0][0] at cycle 13155
HALT operation received from [0][6][0] at cycle 13159
HALT operation received from [0][8][0] at cycle 13160
HALT operation received from [0][2][0] at cycle 13173
HALT operation received from [0][10][0] at cycle 13190
HALT operation received from [0][14][0] at cycle 13196
HALT operation received from [0][4][0] at cycle 13201
HALT operation received from [0][12][0] at cycle 13224
HALT operation received from [0][5][0] at cycle 13271
HALT operation received from [0][13][0] at cycle 13276
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 20
Total cycles = 269051
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][9][0] at cycle 13168
HALT operation received from [0][10][0] at cycle 13178
HALT operation received from [0][15][0] at cycle 13194
HALT operation received from [0][11][0] at cycle 13210
HALT operation received from [0][14][0] at cycle 13228
HALT operation received from [0][7][0] at cycle 13251
HALT operation received from [0][1][0] at cycle 13253
HALT operation received from [0][2][0] at cycle 13263
HALT operation received from [0][13][0] at cycle 13266
HALT operation received from [0][8][0] at cycle 13288
HALT operation received from [0][6][0] at cycle 13291
HALT operation received from [0][3][0] at cycle 13295
HALT operation received from [0][12][0] at cycle 13306
HALT operation received from [0][5][0] at cycle 13311
HALT operation received from [0][0][0] at cycle 13333
HALT operation received from [0][4][0] at cycle 13351
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 21
Total cycles = 282403
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13115
HALT operation received from [0][2][0] at cycle 13119
HALT operation received from [0][6][0] at cycle 13121
HALT operation received from [0][4][0] at cycle 13143
HALT operation received from [0][1][0] at cycle 13145
HALT operation received from [0][3][0] at cycle 13155
HALT operation received from [0][15][0] at cycle 13156
HALT operation received from [0][0][0] at cycle 13159
HALT operation received from [0][5][0] at cycle 13169
HALT operation received from [0][10][0] at cycle 13174
HALT operation received from [0][14][0] at cycle 13206
HALT operation received from [0][12][0] at cycle 13224
HALT operation received from [0][9][0] at cycle 13228
HALT operation received from [0][8][0] at cycle 13230
HALT operation received from [0][11][0] at cycle 13230
HALT operation received from [0][13][0] at cycle 13272
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 22
Total cycles = 295676
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][0][0] at cycle 13101
HALT operation received from [0][4][0] at cycle 13101
HALT operation received from [0][6][0] at cycle 13101
HALT operation received from [0][13][0] at cycle 13104
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][2][0] at cycle 13111
HALT operation received from [0][8][0] at cycle 13122
HALT operation received from [0][7][0] at cycle 13123
HALT operation received from [0][14][0] at cycle 13126
HALT operation received from [0][10][0] at cycle 13128
HALT operation received from [0][11][0] at cycle 13142
HALT operation received from [0][15][0] at cycle 13146
HALT operation received from [0][3][0] at cycle 13147
HALT operation received from [0][1][0] at cycle 13153
HALT operation received from [0][9][0] at cycle 13178
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 23
Total cycles = 308855
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13127
HALT operation received from [0][1][0] at cycle 13135
HALT operation received from [0][2][0] at cycle 13167
HALT operation received from [0][7][0] at cycle 13169
HALT operation received from [0][9][0] at cycle 13172
HALT operation received from [0][3][0] at cycle 13181
HALT operation received from [0][13][0] at cycle 13182
HALT operation received from [0][15][0] at cycle 13232
HALT operation received from [0][6][0] at cycle 13237
HALT operation received from [0][10][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 13243
HALT operation received from [0][11][0] at cycle 13244
HALT operation received from [0][4][0] at cycle 13267
HALT operation received from [0][8][0] at cycle 13304
HALT operation received from [0][14][0] at cycle 13322
HALT operation received from [0][12][0] at cycle 13348
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 24
Total cycles = 322204
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13126
HALT operation received from [0][10][0] at cycle 13158
HALT operation received from [0][5][0] at cycle 13171
HALT operation received from [0][12][0] at cycle 13186
HALT operation received from [0][9][0] at cycle 13188
HALT operation received from [0][15][0] at cycle 13188
HALT operation received from [0][8][0] at cycle 13210
HALT operation received from [0][2][0] at cycle 13215
HALT operation received from [0][14][0] at cycle 13216
HALT operation received from [0][1][0] at cycle 13217
HALT operation received from [0][11][0] at cycle 13220
HALT operation received from [0][6][0] at cycle 13253
HALT operation received from [0][7][0] at cycle 13255
HALT operation received from [0][4][0] at cycle 13267
HALT operation received from [0][0][0] at cycle 13277
HALT operation received from [0][3][0] at cycle 13307
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 25
Total cycles = 335512
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13184
HALT operation received from [0][6][0] at cycle 13191
HALT operation received from [0][15][0] at cycle 13286
HALT operation received from [0][10][0] at cycle 13300
HALT operation received from [0][7][0] at cycle 13307
HALT operation received from [0][2][0] at cycle 13335
HALT operation received from [0][11][0] at cycle 13336
HALT operation received from [0][8][0] at cycle 13346
HALT operation received from [0][12][0] at cycle 13378
HALT operation received from [0][9][0] at cycle 13382
HALT operation received from [0][13][0] at cycle 13382
HALT operation received from [0][0][0] at cycle 13387
HALT operation received from [0][3][0] at cycle 13401
HALT operation received from [0][1][0] at cycle 13421
HALT operation received from [0][5][0] at cycle 13425
HALT operation received from [0][4][0] at cycle 13431
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 26
Total cycles = 348944
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][11][0] at cycle 13102
HALT operation received from [0][8][0] at cycle 13120
HALT operation received from [0][2][0] at cycle 13125
HALT operation received from [0][5][0] at cycle 13137
HALT operation received from [0][7][0] at cycle 13139
HALT operation received from [0][10][0] at cycle 13156
HALT operation received from [0][15][0] at cycle 13164
HALT operation received from [0][1][0] at cycle 13183
HALT operation received from [0][4][0] at cycle 13187
HALT operation received from [0][13][0] at cycle 13202
HALT operation received from [0][12][0] at cycle 13204
HALT operation received from [0][9][0] at cycle 13208
HALT operation received from [0][6][0] at cycle 13217
HALT operation received from [0][14][0] at cycle 13256
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 27
Total cycles = 362201
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13161
HALT operation received from [0][3][0] at cycle 13175
HALT operation received from [0][5][0] at cycle 13181
HALT operation received from [0][4][0] at cycle 13199
HALT operation received from [0][6][0] at cycle 13209
HALT operation received from [0][0][0] at cycle 13211
HALT operation received from [0][1][0] at cycle 13211
HALT operation received from [0][2][0] at cycle 13221
HALT operation received from [0][15][0] at cycle 13248
HALT operation received from [0][9][0] at cycle 13268
HALT operation received from [0][14][0] at cycle 13270
HALT operation received from [0][12][0] at cycle 13292
HALT operation received from [0][8][0] at cycle 13294
HALT operation received from [0][11][0] at cycle 13294
HALT operation received from [0][13][0] at cycle 13316
HALT operation received from [0][10][0] at cycle 13342
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 28
Total cycles = 375544
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13233
HALT operation received from [0][3][0] at cycle 13255
HALT operation received from [0][4][0] at cycle 13301
HALT operation received from [0][7][0] at cycle 13313
HALT operation received from [0][13][0] at cycle 13316
HALT operation received from [0][11][0] at cycle 13338
HALT operation received from [0][2][0] at cycle 13345
HALT operation received from [0][0][0] at cycle 13375
HALT operation received from [0][1][0] at cycle 13383
HALT operation received from [0][6][0] at cycle 13395
HALT operation received from [0][12][0] at cycle 13404
HALT operation received from [0][9][0] at cycle 13424
HALT operation received from [0][10][0] at cycle 13442
HALT operation received from [0][15][0] at cycle 13446
HALT operation received from [0][8][0] at cycle 13464
HALT operation received from [0][14][0] at cycle 13484
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 29
Total cycles = 389029
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][4][0] at cycle 13127
HALT operation received from [0][15][0] at cycle 13130
HALT operation received from [0][7][0] at cycle 13135
HALT operation received from [0][9][0] at cycle 13136
HALT operation received from [0][1][0] at cycle 13139
HALT operation received from [0][14][0] at cycle 13162
HALT operation received from [0][8][0] at cycle 13172
HALT operation received from [0][13][0] at cycle 13174
HALT operation received from [0][0][0] at cycle 13181
HALT operation received from [0][6][0] at cycle 13185
HALT operation received from [0][5][0] at cycle 13187
HALT operation received from [0][11][0] at cycle 13192
HALT operation received from [0][3][0] at cycle 13193
HALT operation received from [0][10][0] at cycle 13212
HALT operation received from [0][2][0] at cycle 13235
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 30
Total cycles = 402265
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13113
HALT operation received from [0][0][0] at cycle 13119
HALT operation received from [0][13][0] at cycle 13120
HALT operation received from [0][4][0] at cycle 13123
HALT operation received from [0][7][0] at cycle 13123
HALT operation received from [0][12][0] at cycle 13130
HALT operation received from [0][8][0] at cycle 13140
HALT operation received from [0][15][0] at cycle 13142
HALT operation received from [0][11][0] at cycle 13158
HALT operation received from [0][3][0] at cycle 13159
HALT operation received from [0][9][0] at cycle 13160
HALT operation received from [0][1][0] at cycle 13175
HALT operation received from [0][14][0] at cycle 13186
HALT operation received from [0][6][0] at cycle 13189
HALT operation received from [0][2][0] at cycle 13239
HALT operation received from [0][10][0] at cycle 13254
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 31
Total cycles = 415520
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][11][0] at cycle 13178
HALT operation received from [0][15][0] at cycle 13190
HALT operation received from [0][12][0] at cycle 13194
HALT operation received from [0][14][0] at cycle 13204
HALT operation received from [0][10][0] at cycle 13206
HALT operation received from [0][3][0] at cycle 13215
HALT operation received from [0][4][0] at cycle 13215
HALT operation received from [0][7][0] at cycle 13219
HALT operation received from [0][8][0] at cycle 13220
HALT operation received from [0][13][0] at cycle 13226
HALT operation received from [0][6][0] at cycle 13237
HALT operation received from [0][5][0] at cycle 13247
HALT operation received from [0][0][0] at cycle 13249
HALT operation received from [0][9][0] at cycle 13252
HALT operation received from [0][2][0] at cycle 13253
HALT operation received from [0][1][0] at cycle 13287
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 32
Total cycles = 428808
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13126
HALT operation received from [0][12][0] at cycle 13126
HALT operation received from [0][13][0] at cycle 13130
HALT operation received from [0][11][0] at cycle 13132
HALT operation received from [0][14][0] at cycle 13132
HALT operation received from [0][9][0] at cycle 13134
HALT operation received from [0][8][0] at cycle 13136
HALT operation received from [0][2][0] at cycle 13137
HALT operation received from [0][15][0] at cycle 13140
HALT operation received from [0][5][0] at cycle 13141
HALT operation received from [0][6][0] at cycle 13145
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][1][0] at cycle 13155
HALT operation received from [0][3][0] at cycle 13155
HALT operation received from [0][4][0] at cycle 13165
HALT operation received from [0][0][0] at cycle 13169
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 33
Total cycles = 441978
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13111
HALT operation received from [0][12][0] at cycle 13112
HALT operation received from [0][8][0] at cycle 13114
HALT operation received from [0][0][0] at cycle 13127
HALT operation received from [0][14][0] at cycle 13144
HALT operation received from [0][6][0] at cycle 13151
HALT operation received from [0][15][0] at cycle 13156
HALT operation received from [0][9][0] at cycle 13182
HALT operation received from [0][7][0] at cycle 13189
HALT operation received from [0][1][0] at cycle 13191
HALT operation received from [0][5][0] at cycle 13199
HALT operation received from [0][13][0] at cycle 13200
HALT operation received from [0][11][0] at cycle 13208
HALT operation received from [0][3][0] at cycle 13211
HALT operation received from [0][10][0] at cycle 13232
HALT operation received from [0][2][0] at cycle 13235
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 34
Total cycles = 455214
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13113
HALT operation received from [0][2][0] at cycle 13119
HALT operation received from [0][6][0] at cycle 13123
HALT operation received from [0][10][0] at cycle 13130
HALT operation received from [0][14][0] at cycle 13144
HALT operation received from [0][12][0] at cycle 13146
HALT operation received from [0][3][0] at cycle 13147
HALT operation received from [0][1][0] at cycle 13161
HALT operation received from [0][0][0] at cycle 13177
HALT operation received from [0][5][0] at cycle 13187
HALT operation received from [0][7][0] at cycle 13187
HALT operation received from [0][9][0] at cycle 13192
HALT operation received from [0][11][0] at cycle 13192
HALT operation received from [0][13][0] at cycle 13192
HALT operation received from [0][8][0] at cycle 13212
HALT operation received from [0][15][0] at cycle 13220
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 35
Total cycles = 468435
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13201
HALT operation received from [0][7][0] at cycle 13229
HALT operation received from [0][4][0] at cycle 13231
HALT operation received from [0][3][0] at cycle 13245
HALT operation received from [0][1][0] at cycle 13275
HALT operation received from [0][13][0] at cycle 13278
HALT operation received from [0][6][0] at cycle 13299
HALT operation received from [0][2][0] at cycle 13315
HALT operation received from [0][11][0] at cycle 13338
HALT operation received from [0][0][0] at cycle 13349
HALT operation received from [0][9][0] at cycle 13384
HALT operation received from [0][15][0] at cycle 13406
HALT operation received from [0][12][0] at cycle 13410
HALT operation received from [0][10][0] at cycle 13468
HALT operation received from [0][14][0] at cycle 13472
HALT operation received from [0][8][0] at cycle 13528
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 36
Total cycles = 481964
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13212
HALT operation received from [0][2][0] at cycle 13215
HALT operation received from [0][10][0] at cycle 13226
HALT operation received from [0][6][0] at cycle 13235
HALT operation received from [0][3][0] at cycle 13275
HALT operation received from [0][4][0] at cycle 13297
HALT operation received from [0][12][0] at cycle 13298
HALT operation received from [0][11][0] at cycle 13314
HALT operation received from [0][5][0] at cycle 13341
HALT operation received from [0][8][0] at cycle 13352
HALT operation received from [0][13][0] at cycle 13352
HALT operation received from [0][0][0] at cycle 13357
HALT operation received from [0][7][0] at cycle 13381
HALT operation received from [0][15][0] at cycle 13406
HALT operation received from [0][9][0] at cycle 13474
HALT operation received from [0][1][0] at cycle 13511
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 37
Total cycles = 495476
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13318
HALT operation received from [0][13][0] at cycle 13364
HALT operation received from [0][12][0] at cycle 13416
HALT operation received from [0][2][0] at cycle 13443
HALT operation received from [0][8][0] at cycle 13444
HALT operation received from [0][11][0] at cycle 13448
HALT operation received from [0][5][0] at cycle 13471
HALT operation received from [0][15][0] at cycle 13502
HALT operation received from [0][14][0] at cycle 13544
HALT operation received from [0][4][0] at cycle 13547
HALT operation received from [0][3][0] at cycle 13561
HALT operation received from [0][7][0] at cycle 13591
HALT operation received from [0][0][0] at cycle 13599
HALT operation received from [0][6][0] at cycle 13661
HALT operation received from [0][9][0] at cycle 13680
HALT operation received from [0][1][0] at cycle 13845
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 38
Total cycles = 509322
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13163
HALT operation received from [0][8][0] at cycle 13166
HALT operation received from [0][10][0] at cycle 13170
HALT operation received from [0][0][0] at cycle 13171
HALT operation received from [0][12][0] at cycle 13172
HALT operation received from [0][14][0] at cycle 13172
HALT operation received from [0][4][0] at cycle 13177
HALT operation received from [0][6][0] at cycle 13179
HALT operation received from [0][11][0] at cycle 13184
HALT operation received from [0][3][0] at cycle 13187
HALT operation received from [0][7][0] at cycle 13219
HALT operation received from [0][15][0] at cycle 13224
HALT operation received from [0][1][0] at cycle 13261
HALT operation received from [0][9][0] at cycle 13262
HALT operation received from [0][5][0] at cycle 13323
HALT operation received from [0][13][0] at cycle 13334
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 39
Total cycles = 522657
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13115
HALT operation received from [0][3][0] at cycle 13117
HALT operation received from [0][6][0] at cycle 13119
HALT operation received from [0][5][0] at cycle 13121
HALT operation received from [0][2][0] at cycle 13123
HALT operation received from [0][11][0] at cycle 13124
HALT operation received from [0][4][0] at cycle 13125
HALT operation received from [0][1][0] at cycle 13127
HALT operation received from [0][0][0] at cycle 13129
HALT operation received from [0][8][0] at cycle 13130
HALT operation received from [0][12][0] at cycle 13130
HALT operation received from [0][14][0] at cycle 13132
HALT operation received from [0][15][0] at cycle 13132
HALT operation received from [0][9][0] at cycle 13136
HALT operation received from [0][13][0] at cycle 13138
HALT operation received from [0][10][0] at cycle 13146
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 40
Total cycles = 535804
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13176
HALT operation received from [0][15][0] at cycle 13222
HALT operation received from [0][8][0] at cycle 13230
HALT operation received from [0][9][0] at cycle 13234
HALT operation received from [0][14][0] at cycle 13242
HALT operation received from [0][13][0] at cycle 13246
HALT operation received from [0][2][0] at cycle 13267
HALT operation received from [0][11][0] at cycle 13272
HALT operation received from [0][6][0] at cycle 13321
HALT operation received from [0][5][0] at cycle 13325
HALT operation received from [0][7][0] at cycle 13329
HALT operation received from [0][1][0] at cycle 13335
HALT operation received from [0][12][0] at cycle 13338
HALT operation received from [0][0][0] at cycle 13341
HALT operation received from [0][3][0] at cycle 13341
HALT operation received from [0][4][0] at cycle 13423
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 41
Total cycles = 549228
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13118
HALT operation received from [0][9][0] at cycle 13122
HALT operation received from [0][8][0] at cycle 13128
HALT operation received from [0][13][0] at cycle 13136
HALT operation received from [0][14][0] at cycle 13136
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][12][0] at cycle 13162
HALT operation received from [0][1][0] at cycle 13163
HALT operation received from [0][5][0] at cycle 13165
HALT operation received from [0][6][0] at cycle 13169
HALT operation received from [0][0][0] at cycle 13175
HALT operation received from [0][10][0] at cycle 13182
HALT operation received from [0][4][0] at cycle 13213
HALT operation received from [0][2][0] at cycle 13233
HALT operation received from [0][11][0] at cycle 13262
HALT operation received from [0][3][0] at cycle 13293
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 42
Total cycles = 562522
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][11][0] at cycle 13136
HALT operation received from [0][15][0] at cycle 13138
HALT operation received from [0][14][0] at cycle 13150
HALT operation received from [0][3][0] at cycle 13157
HALT operation received from [0][7][0] at cycle 13159
HALT operation received from [0][6][0] at cycle 13165
HALT operation received from [0][9][0] at cycle 13176
HALT operation received from [0][1][0] at cycle 13185
HALT operation received from [0][12][0] at cycle 13188
HALT operation received from [0][8][0] at cycle 13190
HALT operation received from [0][10][0] at cycle 13192
HALT operation received from [0][0][0] at cycle 13203
HALT operation received from [0][4][0] at cycle 13205
HALT operation received from [0][2][0] at cycle 13209
HALT operation received from [0][5][0] at cycle 13231
HALT operation received from [0][13][0] at cycle 13240
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 43
Total cycles = 575763
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13151
HALT operation received from [0][5][0] at cycle 13163
HALT operation received from [0][2][0] at cycle 13197
HALT operation received from [0][7][0] at cycle 13223
HALT operation received from [0][4][0] at cycle 13233
HALT operation received from [0][13][0] at cycle 13236
HALT operation received from [0][9][0] at cycle 13240
HALT operation received from [0][0][0] at cycle 13251
HALT operation received from [0][10][0] at cycle 13256
HALT operation received from [0][6][0] at cycle 13273
HALT operation received from [0][12][0] at cycle 13288
HALT operation received from [0][3][0] at cycle 13297
HALT operation received from [0][15][0] at cycle 13304
HALT operation received from [0][8][0] at cycle 13308
HALT operation received from [0][14][0] at cycle 13320
HALT operation received from [0][11][0] at cycle 13354
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 44
Total cycles = 589118
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13131
HALT operation received from [0][1][0] at cycle 13137
HALT operation received from [0][12][0] at cycle 13142
HALT operation received from [0][9][0] at cycle 13144
HALT operation received from [0][10][0] at cycle 13144
HALT operation received from [0][2][0] at cycle 13145
HALT operation received from [0][7][0] at cycle 13161
HALT operation received from [0][15][0] at cycle 13174
HALT operation received from [0][0][0] at cycle 13185
HALT operation received from [0][6][0] at cycle 13191
HALT operation received from [0][8][0] at cycle 13192
HALT operation received from [0][14][0] at cycle 13206
HALT operation received from [0][3][0] at cycle 13211
HALT operation received from [0][5][0] at cycle 13211
HALT operation received from [0][13][0] at cycle 13220
HALT operation received from [0][11][0] at cycle 13234
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 45
Total cycles = 602353
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13115
HALT operation received from [0][6][0] at cycle 13117
HALT operation received from [0][2][0] at cycle 13143
HALT operation received from [0][10][0] at cycle 13150
HALT operation received from [0][9][0] at cycle 13162
HALT operation received from [0][14][0] at cycle 13162
HALT operation received from [0][3][0] at cycle 13167
HALT operation received from [0][7][0] at cycle 13171
HALT operation received from [0][4][0] at cycle 13173
HALT operation received from [0][11][0] at cycle 13196
HALT operation received from [0][0][0] at cycle 13199
HALT operation received from [0][5][0] at cycle 13201
HALT operation received from [0][15][0] at cycle 13212
HALT operation received from [0][12][0] at cycle 13214
HALT operation received from [0][13][0] at cycle 13230
HALT operation received from [0][8][0] at cycle 13276
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 46
Total cycles = 615630
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13126
HALT operation received from [0][7][0] at cycle 13127
HALT operation received from [0][8][0] at cycle 13136
HALT operation received from [0][0][0] at cycle 13137
HALT operation received from [0][6][0] at cycle 13141
HALT operation received from [0][14][0] at cycle 13144
HALT operation received from [0][4][0] at cycle 13161
HALT operation received from [0][5][0] at cycle 13161
HALT operation received from [0][1][0] at cycle 13165
HALT operation received from [0][13][0] at cycle 13168
HALT operation received from [0][9][0] at cycle 13170
HALT operation received from [0][12][0] at cycle 13172
HALT operation received from [0][3][0] at cycle 13185
HALT operation received from [0][11][0] at cycle 13192
HALT operation received from [0][10][0] at cycle 13224
HALT operation received from [0][2][0] at cycle 13225
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 47
Total cycles = 628856
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13150
HALT operation received from [0][6][0] at cycle 13151
HALT operation received from [0][11][0] at cycle 13168
HALT operation received from [0][7][0] at cycle 13169
HALT operation received from [0][15][0] at cycle 13172
HALT operation received from [0][3][0] at cycle 13173
HALT operation received from [0][9][0] at cycle 13174
HALT operation received from [0][1][0] at cycle 13187
HALT operation received from [0][4][0] at cycle 13191
HALT operation received from [0][12][0] at cycle 13198
HALT operation received from [0][10][0] at cycle 13204
HALT operation received from [0][0][0] at cycle 13209
HALT operation received from [0][2][0] at cycle 13213
HALT operation received from [0][5][0] at cycle 13213
HALT operation received from [0][8][0] at cycle 13218
HALT operation received from [0][13][0] at cycle 13244
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 48
Total cycles = 642101
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13205
HALT operation received from [0][2][0] at cycle 13213
HALT operation received from [0][6][0] at cycle 13233
HALT operation received from [0][10][0] at cycle 13244
HALT operation received from [0][1][0] at cycle 13279
HALT operation received from [0][12][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13289
HALT operation received from [0][0][0] at cycle 13295
HALT operation received from [0][7][0] at cycle 13295
HALT operation received from [0][3][0] at cycle 13313
HALT operation received from [0][13][0] at cycle 13352
HALT operation received from [0][14][0] at cycle 13354
HALT operation received from [0][8][0] at cycle 13380
HALT operation received from [0][9][0] at cycle 13386
HALT operation received from [0][11][0] at cycle 13406
HALT operation received from [0][15][0] at cycle 13442
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 49
Total cycles = 655544
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13097
HALT operation received from [0][3][0] at cycle 13099
HALT operation received from [0][5][0] at cycle 13099
HALT operation received from [0][4][0] at cycle 13105
HALT operation received from [0][6][0] at cycle 13107
HALT operation received from [0][10][0] at cycle 13110
HALT operation received from [0][13][0] at cycle 13114
HALT operation received from [0][11][0] at cycle 13118
HALT operation received from [0][8][0] at cycle 13128
HALT operation received from [0][9][0] at cycle 13134
HALT operation received from [0][15][0] at cycle 13134
HALT operation received from [0][12][0] at cycle 13138
HALT operation received from [0][14][0] at cycle 13152
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 50
Total cycles = 668697
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13193
HALT operation received from [0][15][0] at cycle 13194
HALT operation received from [0][13][0] at cycle 13246
HALT operation received from [0][5][0] at cycle 13247
HALT operation received from [0][11][0] at cycle 13286
HALT operation received from [0][3][0] at cycle 13289
HALT operation received from [0][14][0] at cycle 13300
HALT operation received from [0][6][0] at cycle 13313
HALT operation received from [0][9][0] at cycle 13342
HALT operation received from [0][1][0] at cycle 13347
HALT operation received from [0][0][0] at cycle 13371
HALT operation received from [0][8][0] at cycle 13378
HALT operation received from [0][12][0] at cycle 13384
HALT operation received from [0][4][0] at cycle 13391
HALT operation received from [0][2][0] at cycle 13393
HALT operation received from [0][10][0] at cycle 13400
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 51
Total cycles = 682098
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13119
HALT operation received from [0][6][0] at cycle 13121
HALT operation received from [0][5][0] at cycle 13135
HALT operation received from [0][4][0] at cycle 13139
HALT operation received from [0][10][0] at cycle 13148
HALT operation received from [0][2][0] at cycle 13151
HALT operation received from [0][12][0] at cycle 13158
HALT operation received from [0][14][0] at cycle 13162
HALT operation received from [0][1][0] at cycle 13169
HALT operation received from [0][15][0] at cycle 13170
HALT operation received from [0][13][0] at cycle 13182
HALT operation received from [0][0][0] at cycle 13189
HALT operation received from [0][9][0] at cycle 13204
HALT operation received from [0][8][0] at cycle 13218
HALT operation received from [0][3][0] at cycle 13221
HALT operation received from [0][11][0] at cycle 13266
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 52
Total cycles = 695365
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13126
HALT operation received from [0][14][0] at cycle 13150
HALT operation received from [0][12][0] at cycle 13154
HALT operation received from [0][7][0] at cycle 13157
HALT operation received from [0][11][0] at cycle 13166
HALT operation received from [0][9][0] at cycle 13178
HALT operation received from [0][3][0] at cycle 13187
HALT operation received from [0][8][0] at cycle 13188
HALT operation received from [0][6][0] at cycle 13193
HALT operation received from [0][4][0] at cycle 13203
HALT operation received from [0][0][0] at cycle 13205
HALT operation received from [0][1][0] at cycle 13209
HALT operation received from [0][13][0] at cycle 13272
HALT operation received from [0][5][0] at cycle 13315
HALT operation received from [0][10][0] at cycle 13370
HALT operation received from [0][2][0] at cycle 13383
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 53
Total cycles = 708749
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][8][0] at cycle 13104
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][0][0] at cycle 13107
HALT operation received from [0][2][0] at cycle 13109
HALT operation received from [0][14][0] at cycle 13110
HALT operation received from [0][6][0] at cycle 13121
HALT operation received from [0][9][0] at cycle 13130
HALT operation received from [0][1][0] at cycle 13143
HALT operation received from [0][13][0] at cycle 13208
HALT operation received from [0][5][0] at cycle 13225
HALT operation received from [0][12][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13251
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 54
Total cycles = 722001
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][11][0] at cycle 13102
HALT operation received from [0][14][0] at cycle 13104
HALT operation received from [0][13][0] at cycle 13108
HALT operation received from [0][8][0] at cycle 13110
HALT operation received from [0][5][0] at cycle 13117
HALT operation received from [0][9][0] at cycle 13118
HALT operation received from [0][3][0] at cycle 13121
HALT operation received from [0][6][0] at cycle 13123
HALT operation received from [0][0][0] at cycle 13129
HALT operation received from [0][1][0] at cycle 13135
HALT operation received from [0][10][0] at cycle 13152
HALT operation received from [0][12][0] at cycle 13154
HALT operation received from [0][4][0] at cycle 13159
HALT operation received from [0][2][0] at cycle 13165
HALT operation received from [0][15][0] at cycle 13176
HALT operation received from [0][7][0] at cycle 13201
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 55
Total cycles = 735203
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][6][0] at cycle 13261
HALT operation received from [0][14][0] at cycle 13284
HALT operation received from [0][8][0] at cycle 13370
HALT operation received from [0][0][0] at cycle 13395
HALT operation received from [0][11][0] at cycle 13406
HALT operation received from [0][12][0] at cycle 13438
HALT operation received from [0][3][0] at cycle 13441
HALT operation received from [0][7][0] at cycle 13441
HALT operation received from [0][15][0] at cycle 13446
HALT operation received from [0][4][0] at cycle 13461
HALT operation received from [0][1][0] at cycle 13469
HALT operation received from [0][9][0] at cycle 13502
HALT operation received from [0][13][0] at cycle 13504
HALT operation received from [0][5][0] at cycle 13513
HALT operation received from [0][10][0] at cycle 13546
HALT operation received from [0][2][0] at cycle 13563
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 56
Total cycles = 748767
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13102
HALT operation received from [0][11][0] at cycle 13104
HALT operation received from [0][13][0] at cycle 13104
HALT operation received from [0][14][0] at cycle 13104
HALT operation received from [0][6][0] at cycle 13107
HALT operation received from [0][4][0] at cycle 13109
HALT operation received from [0][1][0] at cycle 13111
HALT operation received from [0][2][0] at cycle 13113
HALT operation received from [0][5][0] at cycle 13115
HALT operation received from [0][7][0] at cycle 13115
HALT operation received from [0][0][0] at cycle 13117
HALT operation received from [0][3][0] at cycle 13125
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 57
Total cycles = 761893
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13110
HALT operation received from [0][11][0] at cycle 13118
HALT operation received from [0][2][0] at cycle 13125
HALT operation received from [0][8][0] at cycle 13126
HALT operation received from [0][12][0] at cycle 13132
HALT operation received from [0][3][0] at cycle 13135
HALT operation received from [0][4][0] at cycle 13143
HALT operation received from [0][0][0] at cycle 13149
HALT operation received from [0][13][0] at cycle 13156
HALT operation received from [0][5][0] at cycle 13157
HALT operation received from [0][1][0] at cycle 13169
HALT operation received from [0][9][0] at cycle 13180
HALT operation received from [0][7][0] at cycle 13211
HALT operation received from [0][14][0] at cycle 13220
HALT operation received from [0][15][0] at cycle 13220
HALT operation received from [0][6][0] at cycle 13235
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 58
Total cycles = 775129
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13246
HALT operation received from [0][12][0] at cycle 13250
HALT operation received from [0][11][0] at cycle 13254
HALT operation received from [0][15][0] at cycle 13260
HALT operation received from [0][13][0] at cycle 13264
HALT operation received from [0][7][0] at cycle 13267
HALT operation received from [0][6][0] at cycle 13275
HALT operation received from [0][4][0] at cycle 13281
HALT operation received from [0][3][0] at cycle 13287
HALT operation received from [0][9][0] at cycle 13288
HALT operation received from [0][5][0] at cycle 13299
HALT operation received from [0][1][0] at cycle 13341
HALT operation received from [0][8][0] at cycle 13440
HALT operation received from [0][10][0] at cycle 13440
HALT operation received from [0][2][0] at cycle 13473
HALT operation received from [0][0][0] at cycle 13477
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 59
Total cycles = 788607
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13097
HALT operation received from [0][3][0] at cycle 13101
HALT operation received from [0][7][0] at cycle 13101
HALT operation received from [0][12][0] at cycle 13102
HALT operation received from [0][2][0] at cycle 13103
HALT operation received from [0][5][0] at cycle 13103
HALT operation received from [0][11][0] at cycle 13116
HALT operation received from [0][15][0] at cycle 13116
HALT operation received from [0][13][0] at cycle 13118
HALT operation received from [0][10][0] at cycle 13124
HALT operation received from [0][0][0] at cycle 13125
HALT operation received from [0][6][0] at cycle 13137
HALT operation received from [0][8][0] at cycle 13140
HALT operation received from [0][14][0] at cycle 13144
HALT operation received from [0][9][0] at cycle 13150
HALT operation received from [0][1][0] at cycle 13159
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 60
Total cycles = 801767
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13191
HALT operation received from [0][4][0] at cycle 13207
HALT operation received from [0][11][0] at cycle 13210
HALT operation received from [0][13][0] at cycle 13210
HALT operation received from [0][12][0] at cycle 13218
HALT operation received from [0][5][0] at cycle 13227
HALT operation received from [0][7][0] at cycle 13241
HALT operation received from [0][15][0] at cycle 13254
HALT operation received from [0][9][0] at cycle 13256
HALT operation received from [0][0][0] at cycle 13259
HALT operation received from [0][8][0] at cycle 13264
HALT operation received from [0][1][0] at cycle 13265
HALT operation received from [0][14][0] at cycle 13312
HALT operation received from [0][10][0] at cycle 13318
HALT operation received from [0][6][0] at cycle 13331
HALT operation received from [0][2][0] at cycle 13339
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 61
Total cycles = 815107
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13262
HALT operation received from [0][14][0] at cycle 13264
HALT operation received from [0][13][0] at cycle 13272
HALT operation received from [0][8][0] at cycle 13300
HALT operation received from [0][12][0] at cycle 13326
HALT operation received from [0][6][0] at cycle 13333
HALT operation received from [0][10][0] at cycle 13340
HALT operation received from [0][9][0] at cycle 13348
HALT operation received from [0][7][0] at cycle 13351
HALT operation received from [0][5][0] at cycle 13379
HALT operation received from [0][0][0] at cycle 13409
HALT operation received from [0][11][0] at cycle 13420
HALT operation received from [0][1][0] at cycle 13433
HALT operation received from [0][4][0] at cycle 13437
HALT operation received from [0][2][0] at cycle 13439
HALT operation received from [0][3][0] at cycle 13573
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 62
Total cycles = 828681
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13103
HALT operation received from [0][5][0] at cycle 13103
HALT operation received from [0][4][0] at cycle 13105
HALT operation received from [0][0][0] at cycle 13107
HALT operation received from [0][3][0] at cycle 13111
HALT operation received from [0][2][0] at cycle 13117
HALT operation received from [0][9][0] at cycle 13118
HALT operation received from [0][8][0] at cycle 13122
HALT operation received from [0][7][0] at cycle 13123
HALT operation received from [0][11][0] at cycle 13124
HALT operation received from [0][10][0] at cycle 13126
HALT operation received from [0][12][0] at cycle 13126
HALT operation received from [0][13][0] at cycle 13128
HALT operation received from [0][14][0] at cycle 13130
HALT operation received from [0][6][0] at cycle 13131
HALT operation received from [0][15][0] at cycle 13138
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 63
Total cycles = 841820
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13110
HALT operation received from [0][11][0] at cycle 13112
HALT operation received from [0][3][0] at cycle 13119
HALT operation received from [0][5][0] at cycle 13119
HALT operation received from [0][14][0] at cycle 13126
HALT operation received from [0][0][0] at cycle 13127
HALT operation received from [0][8][0] at cycle 13128
HALT operation received from [0][4][0] at cycle 13129
HALT operation received from [0][12][0] at cycle 13130
HALT operation received from [0][6][0] at cycle 13133
HALT operation received from [0][7][0] at cycle 13133
HALT operation received from [0][10][0] at cycle 13140
HALT operation received from [0][15][0] at cycle 13140
HALT operation received from [0][2][0] at cycle 13149
HALT operation received from [0][9][0] at cycle 13158
HALT operation received from [0][1][0] at cycle 13167
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 64
Total cycles = 854988
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][6][0] at cycle 13169
HALT operation received from [0][14][0] at cycle 13182
HALT operation received from [0][9][0] at cycle 13194
HALT operation received from [0][7][0] at cycle 13201
HALT operation received from [0][15][0] at cycle 13204
HALT operation received from [0][1][0] at cycle 13207
HALT operation received from [0][4][0] at cycle 13207
HALT operation received from [0][3][0] at cycle 13209
HALT operation received from [0][11][0] at cycle 13214
HALT operation received from [0][12][0] at cycle 13214
HALT operation received from [0][5][0] at cycle 13259
HALT operation received from [0][13][0] at cycle 13268
HALT operation received from [0][2][0] at cycle 13277
HALT operation received from [0][10][0] at cycle 13278
HALT operation received from [0][0][0] at cycle 13305
HALT operation received from [0][8][0] at cycle 13330
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 65
Total cycles = 868319
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13097
HALT operation received from [0][10][0] at cycle 13104
HALT operation received from [0][0][0] at cycle 13119
HALT operation received from [0][4][0] at cycle 13127
HALT operation received from [0][1][0] at cycle 13133
HALT operation received from [0][8][0] at cycle 13134
HALT operation received from [0][5][0] at cycle 13137
HALT operation received from [0][12][0] at cycle 13142
HALT operation received from [0][13][0] at cycle 13152
HALT operation received from [0][9][0] at cycle 13156
HALT operation received from [0][6][0] at cycle 13201
HALT operation received from [0][14][0] at cycle 13204
HALT operation received from [0][3][0] at cycle 13209
HALT operation received from [0][11][0] at cycle 13216
HALT operation received from [0][7][0] at cycle 13257
HALT operation received from [0][15][0] at cycle 13264
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 66
Total cycles = 881584
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13099
HALT operation received from [0][2][0] at cycle 13099
HALT operation received from [0][1][0] at cycle 13101
HALT operation received from [0][4][0] at cycle 13107
HALT operation received from [0][6][0] at cycle 13107
HALT operation received from [0][5][0] at cycle 13111
HALT operation received from [0][7][0] at cycle 13111
HALT operation received from [0][3][0] at cycle 13115
HALT operation received from [0][10][0] at cycle 13124
HALT operation received from [0][15][0] at cycle 13130
HALT operation received from [0][8][0] at cycle 13134
HALT operation received from [0][11][0] at cycle 13142
HALT operation received from [0][14][0] at cycle 13142
HALT operation received from [0][12][0] at cycle 13146
HALT operation received from [0][13][0] at cycle 13150
HALT operation received from [0][9][0] at cycle 13154
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 67
Total cycles = 894739
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13097
HALT operation received from [0][3][0] at cycle 13099
HALT operation received from [0][0][0] at cycle 13103
HALT operation received from [0][5][0] at cycle 13105
HALT operation received from [0][9][0] at cycle 13116
HALT operation received from [0][11][0] at cycle 13120
HALT operation received from [0][13][0] at cycle 13122
HALT operation received from [0][8][0] at cycle 13124
HALT operation received from [0][2][0] at cycle 13129
HALT operation received from [0][4][0] at cycle 13135
HALT operation received from [0][7][0] at cycle 13135
HALT operation received from [0][12][0] at cycle 13142
HALT operation received from [0][15][0] at cycle 13154
HALT operation received from [0][6][0] at cycle 13159
HALT operation received from [0][10][0] at cycle 13160
HALT operation received from [0][14][0] at cycle 13184
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 68
Total cycles = 907924
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13112
HALT operation received from [0][10][0] at cycle 13112
HALT operation received from [0][12][0] at cycle 13114
HALT operation received from [0][11][0] at cycle 13118
HALT operation received from [0][13][0] at cycle 13118
HALT operation received from [0][2][0] at cycle 13137
HALT operation received from [0][0][0] at cycle 13141
HALT operation received from [0][4][0] at cycle 13143
HALT operation received from [0][15][0] at cycle 13150
HALT operation received from [0][3][0] at cycle 13153
HALT operation received from [0][5][0] at cycle 13155
HALT operation received from [0][7][0] at cycle 13165
HALT operation received from [0][14][0] at cycle 13172
HALT operation received from [0][6][0] at cycle 13199
HALT operation received from [0][9][0] at cycle 13284
HALT operation received from [0][1][0] at cycle 13327
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 69
Total cycles = 921252
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13119
HALT operation received from [0][1][0] at cycle 13127
HALT operation received from [0][6][0] at cycle 13127
HALT operation received from [0][3][0] at cycle 13129
HALT operation received from [0][0][0] at cycle 13131
HALT operation received from [0][5][0] at cycle 13131
HALT operation received from [0][4][0] at cycle 13133
HALT operation received from [0][12][0] at cycle 13134
HALT operation received from [0][14][0] at cycle 13134
HALT operation received from [0][7][0] at cycle 13135
HALT operation received from [0][10][0] at cycle 13136
HALT operation received from [0][15][0] at cycle 13140
HALT operation received from [0][11][0] at cycle 13142
HALT operation received from [0][13][0] at cycle 13142
HALT operation received from [0][9][0] at cycle 13150
HALT operation received from [0][8][0] at cycle 13158
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 70
Total cycles = 934411
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13114
HALT operation received from [0][2][0] at cycle 13121
HALT operation received from [0][10][0] at cycle 13122
HALT operation received from [0][0][0] at cycle 13123
HALT operation received from [0][12][0] at cycle 13124
HALT operation received from [0][4][0] at cycle 13135
HALT operation received from [0][13][0] at cycle 13136
HALT operation received from [0][11][0] at cycle 13150
HALT operation received from [0][5][0] at cycle 13153
HALT operation received from [0][3][0] at cycle 13155
HALT operation received from [0][7][0] at cycle 13237
HALT operation received from [0][15][0] at cycle 13238
HALT operation received from [0][14][0] at cycle 13266
HALT operation received from [0][9][0] at cycle 13268
HALT operation received from [0][6][0] at cycle 13285
HALT operation received from [0][1][0] at cycle 13291
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 71
Total cycles = 947703
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13104
HALT operation received from [0][12][0] at cycle 13130
HALT operation received from [0][14][0] at cycle 13130
HALT operation received from [0][8][0] at cycle 13144
HALT operation received from [0][7][0] at cycle 13151
HALT operation received from [0][11][0] at cycle 13156
HALT operation received from [0][1][0] at cycle 13163
HALT operation received from [0][4][0] at cycle 13187
HALT operation received from [0][6][0] at cycle 13191
HALT operation received from [0][0][0] at cycle 13205
HALT operation received from [0][3][0] at cycle 13223
HALT operation received from [0][13][0] at cycle 13234
HALT operation received from [0][5][0] at cycle 13249
HALT operation received from [0][10][0] at cycle 13334
HALT operation received from [0][2][0] at cycle 13389
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 72
Total cycles = 961093
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13405
HALT operation received from [0][0][0] at cycle 13415
HALT operation received from [0][13][0] at cycle 13428
HALT operation received from [0][5][0] at cycle 13435
HALT operation received from [0][6][0] at cycle 13439
HALT operation received from [0][8][0] at cycle 13450
HALT operation received from [0][12][0] at cycle 13460
HALT operation received from [0][7][0] at cycle 13467
HALT operation received from [0][2][0] at cycle 13477
HALT operation received from [0][15][0] at cycle 13490
HALT operation received from [0][14][0] at cycle 13500
HALT operation received from [0][3][0] at cycle 13511
HALT operation received from [0][10][0] at cycle 13540
HALT operation received from [0][11][0] at cycle 13544
HALT operation received from [0][1][0] at cycle 13593
HALT operation received from [0][9][0] at cycle 13638
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 73
Total cycles = 974732
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13125
HALT operation received from [0][5][0] at cycle 13149
HALT operation received from [0][12][0] at cycle 13156
HALT operation received from [0][13][0] at cycle 13160
HALT operation received from [0][1][0] at cycle 13167
HALT operation received from [0][6][0] at cycle 13167
HALT operation received from [0][2][0] at cycle 13185
HALT operation received from [0][3][0] at cycle 13185
HALT operation received from [0][9][0] at cycle 13188
HALT operation received from [0][11][0] at cycle 13192
HALT operation received from [0][7][0] at cycle 13193
HALT operation received from [0][14][0] at cycle 13200
HALT operation received from [0][15][0] at cycle 13212
HALT operation received from [0][10][0] at cycle 13214
HALT operation received from [0][0][0] at cycle 13243
HALT operation received from [0][8][0] at cycle 13252
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 74
Total cycles = 987985
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][11][0] at cycle 13108
HALT operation received from [0][3][0] at cycle 13111
HALT operation received from [0][13][0] at cycle 13112
HALT operation received from [0][9][0] at cycle 13116
HALT operation received from [0][14][0] at cycle 13118
HALT operation received from [0][12][0] at cycle 13120
HALT operation received from [0][5][0] at cycle 13121
HALT operation received from [0][6][0] at cycle 13121
HALT operation received from [0][1][0] at cycle 13123
HALT operation received from [0][2][0] at cycle 13123
HALT operation received from [0][15][0] at cycle 13124
HALT operation received from [0][10][0] at cycle 13126
HALT operation received from [0][4][0] at cycle 13127
HALT operation received from [0][7][0] at cycle 13131
HALT operation received from [0][8][0] at cycle 13154
HALT operation received from [0][0][0] at cycle 13159
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 75
Total cycles = 1001145
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13121
HALT operation received from [0][7][0] at cycle 13125
HALT operation received from [0][0][0] at cycle 13131
HALT operation received from [0][5][0] at cycle 13141
HALT operation received from [0][3][0] at cycle 13147
HALT operation received from [0][2][0] at cycle 13151
HALT operation received from [0][1][0] at cycle 13155
HALT operation received from [0][6][0] at cycle 13173
HALT operation received from [0][15][0] at cycle 13186
HALT operation received from [0][12][0] at cycle 13194
HALT operation received from [0][8][0] at cycle 13196
HALT operation received from [0][13][0] at cycle 13208
HALT operation received from [0][11][0] at cycle 13222
HALT operation received from [0][10][0] at cycle 13226
HALT operation received from [0][9][0] at cycle 13238
HALT operation received from [0][14][0] at cycle 13250
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 76
Total cycles = 1014396
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13131
HALT operation received from [0][2][0] at cycle 13131
HALT operation received from [0][5][0] at cycle 13135
HALT operation received from [0][8][0] at cycle 13144
HALT operation received from [0][6][0] at cycle 13147
HALT operation received from [0][13][0] at cycle 13152
HALT operation received from [0][10][0] at cycle 13154
HALT operation received from [0][3][0] at cycle 13157
HALT operation received from [0][14][0] at cycle 13172
HALT operation received from [0][4][0] at cycle 13177
HALT operation received from [0][11][0] at cycle 13184
HALT operation received from [0][1][0] at cycle 13189
HALT operation received from [0][12][0] at cycle 13196
HALT operation received from [0][7][0] at cycle 13223
HALT operation received from [0][9][0] at cycle 13224
HALT operation received from [0][15][0] at cycle 13232
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 77
Total cycles = 1027629
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13120
HALT operation received from [0][11][0] at cycle 13120
HALT operation received from [0][2][0] at cycle 13125
HALT operation received from [0][6][0] at cycle 13125
HALT operation received from [0][1][0] at cycle 13127
HALT operation received from [0][9][0] at cycle 13128
HALT operation received from [0][14][0] at cycle 13128
HALT operation received from [0][15][0] at cycle 13128
HALT operation received from [0][3][0] at cycle 13129
HALT operation received from [0][13][0] at cycle 13136
HALT operation received from [0][4][0] at cycle 13141
HALT operation received from [0][7][0] at cycle 13141
HALT operation received from [0][12][0] at cycle 13144
HALT operation received from [0][8][0] at cycle 13152
HALT operation received from [0][5][0] at cycle 13153
HALT operation received from [0][0][0] at cycle 13165
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 78
Total cycles = 1040795
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][9][0] at cycle 13176
HALT operation received from [0][15][0] at cycle 13178
HALT operation received from [0][14][0] at cycle 13188
HALT operation received from [0][1][0] at cycle 13193
HALT operation received from [0][6][0] at cycle 13199
HALT operation received from [0][12][0] at cycle 13200
HALT operation received from [0][4][0] at cycle 13209
HALT operation received from [0][7][0] at cycle 13225
HALT operation received from [0][13][0] at cycle 13226
HALT operation received from [0][10][0] at cycle 13244
HALT operation received from [0][5][0] at cycle 13245
HALT operation received from [0][8][0] at cycle 13254
HALT operation received from [0][2][0] at cycle 13265
HALT operation received from [0][0][0] at cycle 13293
HALT operation received from [0][11][0] at cycle 13358
HALT operation received from [0][3][0] at cycle 13403
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 79
Total cycles = 1054199
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][8][0] at cycle 13102
HALT operation received from [0][10][0] at cycle 13102
HALT operation received from [0][15][0] at cycle 13104
HALT operation received from [0][1][0] at cycle 13105
HALT operation received from [0][13][0] at cycle 13106
HALT operation received from [0][11][0] at cycle 13108
HALT operation received from [0][0][0] at cycle 13109
HALT operation received from [0][2][0] at cycle 13111
HALT operation received from [0][3][0] at cycle 13113
HALT operation received from [0][4][0] at cycle 13113
HALT operation received from [0][5][0] at cycle 13113
HALT operation received from [0][6][0] at cycle 13115
HALT operation received from [0][7][0] at cycle 13115
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 80
Total cycles = 1067315
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][13][0] at cycle 13106
HALT operation received from [0][15][0] at cycle 13108
HALT operation received from [0][9][0] at cycle 13110
HALT operation received from [0][12][0] at cycle 13112
HALT operation received from [0][8][0] at cycle 13114
HALT operation received from [0][14][0] at cycle 13118
HALT operation received from [0][11][0] at cycle 13122
HALT operation received from [0][2][0] at cycle 13167
HALT operation received from [0][7][0] at cycle 13167
HALT operation received from [0][4][0] at cycle 13175
HALT operation received from [0][0][0] at cycle 13185
HALT operation received from [0][5][0] at cycle 13185
HALT operation received from [0][6][0] at cycle 13185
HALT operation received from [0][1][0] at cycle 13187
HALT operation received from [0][3][0] at cycle 13207
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 81
Total cycles = 1080523
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][8][0] at cycle 13104
HALT operation received from [0][10][0] at cycle 13104
HALT operation received from [0][11][0] at cycle 13104
HALT operation received from [0][14][0] at cycle 13104
HALT operation received from [0][9][0] at cycle 13108
HALT operation received from [0][12][0] at cycle 13108
HALT operation received from [0][13][0] at cycle 13124
HALT operation received from [0][5][0] at cycle 13125
HALT operation received from [0][15][0] at cycle 13204
HALT operation received from [0][7][0] at cycle 13213
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 82
Total cycles = 1093737
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13282
HALT operation received from [0][5][0] at cycle 13297
HALT operation received from [0][14][0] at cycle 13300
HALT operation received from [0][0][0] at cycle 13301
HALT operation received from [0][8][0] at cycle 13306
HALT operation received from [0][6][0] at cycle 13317
HALT operation received from [0][10][0] at cycle 13326
HALT operation received from [0][15][0] at cycle 13326
HALT operation received from [0][9][0] at cycle 13330
HALT operation received from [0][2][0] at cycle 13335
HALT operation received from [0][7][0] at cycle 13357
HALT operation received from [0][11][0] at cycle 13360
HALT operation received from [0][1][0] at cycle 13393
HALT operation received from [0][3][0] at cycle 13399
HALT operation received from [0][12][0] at cycle 13412
HALT operation received from [0][4][0] at cycle 13429
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 83
Total cycles = 1107167
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13099
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][8][0] at cycle 13102
HALT operation received from [0][10][0] at cycle 13102
HALT operation received from [0][13][0] at cycle 13102
HALT operation received from [0][14][0] at cycle 13102
HALT operation received from [0][9][0] at cycle 13104
HALT operation received from [0][15][0] at cycle 13112
HALT operation received from [0][4][0] at cycle 13137
HALT operation received from [0][12][0] at cycle 13156
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 84
Total cycles = 1120324
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13099
HALT operation received from [0][2][0] at cycle 13101
HALT operation received from [0][3][0] at cycle 13107
HALT operation received from [0][0][0] at cycle 13111
HALT operation received from [0][6][0] at cycle 13113
HALT operation received from [0][5][0] at cycle 13115
HALT operation received from [0][4][0] at cycle 13121
HALT operation received from [0][13][0] at cycle 13138
HALT operation received from [0][10][0] at cycle 13144
HALT operation received from [0][15][0] at cycle 13146
HALT operation received from [0][11][0] at cycle 13152
HALT operation received from [0][14][0] at cycle 13156
HALT operation received from [0][1][0] at cycle 13159
HALT operation received from [0][8][0] at cycle 13160
HALT operation received from [0][12][0] at cycle 13160
HALT operation received from [0][9][0] at cycle 13184
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 85
Total cycles = 1133509
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13109
HALT operation received from [0][4][0] at cycle 13109
HALT operation received from [0][6][0] at cycle 13109
HALT operation received from [0][11][0] at cycle 13118
HALT operation received from [0][12][0] at cycle 13126
HALT operation received from [0][14][0] at cycle 13126
HALT operation received from [0][1][0] at cycle 13131
HALT operation received from [0][7][0] at cycle 13139
HALT operation received from [0][9][0] at cycle 13154
HALT operation received from [0][5][0] at cycle 13155
HALT operation received from [0][13][0] at cycle 13158
HALT operation received from [0][15][0] at cycle 13158
HALT operation received from [0][0][0] at cycle 13197
HALT operation received from [0][2][0] at cycle 13213
HALT operation received from [0][8][0] at cycle 13214
HALT operation received from [0][10][0] at cycle 13230
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 86
Total cycles = 1146740
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13108
HALT operation received from [0][9][0] at cycle 13110
HALT operation received from [0][13][0] at cycle 13110
HALT operation received from [0][12][0] at cycle 13112
HALT operation received from [0][14][0] at cycle 13112
HALT operation received from [0][10][0] at cycle 13114
HALT operation received from [0][8][0] at cycle 13120
HALT operation received from [0][11][0] at cycle 13120
HALT operation received from [0][1][0] at cycle 13127
HALT operation received from [0][6][0] at cycle 13127
HALT operation received from [0][5][0] at cycle 13143
HALT operation received from [0][4][0] at cycle 13145
HALT operation received from [0][7][0] at cycle 13149
HALT operation received from [0][2][0] at cycle 13153
HALT operation received from [0][3][0] at cycle 13157
HALT operation received from [0][0][0] at cycle 13163
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 87
Total cycles = 1159904
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13099
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13106
HALT operation received from [0][3][0] at cycle 13111
HALT operation received from [0][4][0] at cycle 13141
HALT operation received from [0][12][0] at cycle 13150
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 88
Total cycles = 1173055
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13101
HALT operation received from [0][0][0] at cycle 13107
HALT operation received from [0][2][0] at cycle 13111
HALT operation received from [0][5][0] at cycle 13115
HALT operation received from [0][11][0] at cycle 13116
HALT operation received from [0][4][0] at cycle 13121
HALT operation received from [0][8][0] at cycle 13124
HALT operation received from [0][10][0] at cycle 13128
HALT operation received from [0][7][0] at cycle 13129
HALT operation received from [0][15][0] at cycle 13140
HALT operation received from [0][13][0] at cycle 13148
HALT operation received from [0][12][0] at cycle 13156
HALT operation received from [0][1][0] at cycle 13187
HALT operation received from [0][9][0] at cycle 13188
HALT operation received from [0][14][0] at cycle 13198
HALT operation received from [0][6][0] at cycle 13203
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 89
Total cycles = 1186259
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13104
HALT operation received from [0][13][0] at cycle 13108
HALT operation received from [0][15][0] at cycle 13110
HALT operation received from [0][11][0] at cycle 13112
HALT operation received from [0][14][0] at cycle 13112
HALT operation received from [0][0][0] at cycle 13117
HALT operation received from [0][12][0] at cycle 13124
HALT operation received from [0][5][0] at cycle 13127
HALT operation received from [0][7][0] at cycle 13127
HALT operation received from [0][3][0] at cycle 13131
HALT operation received from [0][6][0] at cycle 13137
HALT operation received from [0][9][0] at cycle 13144
HALT operation received from [0][4][0] at cycle 13163
HALT operation received from [0][1][0] at cycle 13171
HALT operation received from [0][10][0] at cycle 13204
HALT operation received from [0][2][0] at cycle 13219
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 90
Total cycles = 1199479
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13103
HALT operation received from [0][2][0] at cycle 13103
HALT operation received from [0][15][0] at cycle 13104
HALT operation received from [0][3][0] at cycle 13105
HALT operation received from [0][7][0] at cycle 13105
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][9][0] at cycle 13108
HALT operation received from [0][11][0] at cycle 13108
HALT operation received from [0][13][0] at cycle 13108
HALT operation received from [0][5][0] at cycle 13113
HALT operation received from [0][14][0] at cycle 13126
HALT operation received from [0][6][0] at cycle 13145
HALT operation received from [0][12][0] at cycle 13178
HALT operation received from [0][4][0] at cycle 13201
HALT operation received from [0][8][0] at cycle 13222
HALT operation received from [0][0][0] at cycle 13233
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 91
Total cycles = 1212713
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13124
HALT operation received from [0][11][0] at cycle 13126
HALT operation received from [0][9][0] at cycle 13128
HALT operation received from [0][0][0] at cycle 13129
HALT operation received from [0][10][0] at cycle 13130
HALT operation received from [0][15][0] at cycle 13136
HALT operation received from [0][13][0] at cycle 13140
HALT operation received from [0][3][0] at cycle 13141
HALT operation received from [0][12][0] at cycle 13144
HALT operation received from [0][14][0] at cycle 13148
HALT operation received from [0][6][0] at cycle 13153
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][4][0] at cycle 13159
HALT operation received from [0][2][0] at cycle 13163
HALT operation received from [0][5][0] at cycle 13165
HALT operation received from [0][1][0] at cycle 13169
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 92
Total cycles = 1225883
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13212
HALT operation received from [0][11][0] at cycle 13236
HALT operation received from [0][5][0] at cycle 13241
HALT operation received from [0][14][0] at cycle 13266
HALT operation received from [0][3][0] at cycle 13269
HALT operation received from [0][8][0] at cycle 13276
HALT operation received from [0][6][0] at cycle 13277
HALT operation received from [0][0][0] at cycle 13313
HALT operation received from [0][10][0] at cycle 13314
HALT operation received from [0][9][0] at cycle 13316
HALT operation received from [0][15][0] at cycle 13326
HALT operation received from [0][2][0] at cycle 13335
HALT operation received from [0][1][0] at cycle 13347
HALT operation received from [0][7][0] at cycle 13349
HALT operation received from [0][12][0] at cycle 13410
HALT operation received from [0][4][0] at cycle 13431
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 93
Total cycles = 1239315
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13110
HALT operation received from [0][12][0] at cycle 13114
HALT operation received from [0][11][0] at cycle 13116
HALT operation received from [0][4][0] at cycle 13129
HALT operation received from [0][14][0] at cycle 13130
HALT operation received from [0][0][0] at cycle 13131
HALT operation received from [0][10][0] at cycle 13132
HALT operation received from [0][15][0] at cycle 13132
HALT operation received from [0][3][0] at cycle 13147
HALT operation received from [0][7][0] at cycle 13155
HALT operation received from [0][2][0] at cycle 13159
HALT operation received from [0][6][0] at cycle 13159
HALT operation received from [0][9][0] at cycle 13160
HALT operation received from [0][1][0] at cycle 13207
HALT operation received from [0][13][0] at cycle 13218
HALT operation received from [0][5][0] at cycle 13243
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 94
Total cycles = 1252559
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13102
HALT operation received from [0][10][0] at cycle 13104
HALT operation received from [0][8][0] at cycle 13110
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][11][0] at cycle 13116
HALT operation received from [0][15][0] at cycle 13116
HALT operation received from [0][5][0] at cycle 13117
HALT operation received from [0][0][0] at cycle 13123
HALT operation received from [0][2][0] at cycle 13125
HALT operation received from [0][4][0] at cycle 13125
HALT operation received from [0][3][0] at cycle 13127
HALT operation received from [0][7][0] at cycle 13133
HALT operation received from [0][9][0] at cycle 13150
HALT operation received from [0][1][0] at cycle 13161
HALT operation received from [0][14][0] at cycle 13182
HALT operation received from [0][6][0] at cycle 13183
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 95
Total cycles = 1265743
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13205
HALT operation received from [0][0][0] at cycle 13233
HALT operation received from [0][6][0] at cycle 13241
HALT operation received from [0][4][0] at cycle 13261
HALT operation received from [0][13][0] at cycle 13262
HALT operation received from [0][7][0] at cycle 13281
HALT operation received from [0][1][0] at cycle 13283
HALT operation received from [0][8][0] at cycle 13286
HALT operation received from [0][14][0] at cycle 13288
HALT operation received from [0][2][0] at cycle 13301
HALT operation received from [0][3][0] at cycle 13317
HALT operation received from [0][15][0] at cycle 13320
HALT operation received from [0][12][0] at cycle 13334
HALT operation received from [0][9][0] at cycle 13340
HALT operation received from [0][10][0] at cycle 13348
HALT operation received from [0][11][0] at cycle 13358
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 96
Total cycles = 1279102
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13097
HALT operation received from [0][7][0] at cycle 13097
HALT operation received from [0][0][0] at cycle 13099
HALT operation received from [0][6][0] at cycle 13099
HALT operation received from [0][3][0] at cycle 13107
HALT operation received from [0][10][0] at cycle 13118
HALT operation received from [0][9][0] at cycle 13122
HALT operation received from [0][15][0] at cycle 13126
HALT operation received from [0][12][0] at cycle 13134
HALT operation received from [0][14][0] at cycle 13134
HALT operation received from [0][8][0] at cycle 13136
HALT operation received from [0][11][0] at cycle 13150
HALT operation received from [0][5][0] at cycle 13191
HALT operation received from [0][13][0] at cycle 13228
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 97
Total cycles = 1292331
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][12][0] at cycle 13104
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][9][0] at cycle 13136
HALT operation received from [0][14][0] at cycle 13136
HALT operation received from [0][15][0] at cycle 13142
HALT operation received from [0][4][0] at cycle 13149
HALT operation received from [0][2][0] at cycle 13153
HALT operation received from [0][1][0] at cycle 13173
HALT operation received from [0][8][0] at cycle 13174
HALT operation received from [0][7][0] at cycle 13185
HALT operation received from [0][6][0] at cycle 13191
HALT operation received from [0][0][0] at cycle 13211
HALT operation received from [0][13][0] at cycle 13222
HALT operation received from [0][11][0] at cycle 13232
HALT operation received from [0][5][0] at cycle 13263
HALT operation received from [0][3][0] at cycle 13265
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 98
Total cycles = 1305597
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][15][0] at cycle 13156
HALT operation received from [0][12][0] at cycle 13182
HALT operation received from [0][6][0] at cycle 13183
HALT operation received from [0][4][0] at cycle 13189
HALT operation received from [0][14][0] at cycle 13192
HALT operation received from [0][9][0] at cycle 13196
HALT operation received from [0][10][0] at cycle 13206
HALT operation received from [0][1][0] at cycle 13209
HALT operation received from [0][2][0] at cycle 13219
HALT operation received from [0][13][0] at cycle 13232
HALT operation received from [0][8][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13239
HALT operation received from [0][0][0] at cycle 13241
HALT operation received from [0][11][0] at cycle 13300
HALT operation received from [0][3][0] at cycle 13305
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 99
Total cycles = 1318903
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13194
HALT operation received from [0][9][0] at cycle 13206
HALT operation received from [0][7][0] at cycle 13207
HALT operation received from [0][14][0] at cycle 13210
HALT operation received from [0][13][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13239
HALT operation received from [0][6][0] at cycle 13243
HALT operation received from [0][5][0] at cycle 13245
HALT operation received from [0][8][0] at cycle 13306
HALT operation received from [0][0][0] at cycle 13313
HALT operation received from [0][11][0] at cycle 13346
HALT operation received from [0][10][0] at cycle 13352
HALT operation received from [0][2][0] at cycle 13359
HALT operation received from [0][3][0] at cycle 13361
HALT operation received from [0][12][0] at cycle 13426
HALT operation received from [0][4][0] at cycle 13435
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 100
Total cycles = 1332339
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13121
HALT operation received from [0][7][0] at cycle 13123
HALT operation received from [0][0][0] at cycle 13125
HALT operation received from [0][3][0] at cycle 13125
HALT operation received from [0][2][0] at cycle 13127
HALT operation received from [0][4][0] at cycle 13141
HALT operation received from [0][6][0] at cycle 13147
HALT operation received from [0][11][0] at cycle 13174
HALT operation received from [0][9][0] at cycle 13176
HALT operation received from [0][15][0] at cycle 13178
HALT operation received from [0][8][0] at cycle 13182
HALT operation received from [0][10][0] at cycle 13182
HALT operation received from [0][5][0] at cycle 13191
HALT operation received from [0][12][0] at cycle 13200
HALT operation received from [0][14][0] at cycle 13214
HALT operation received from [0][13][0] at cycle 13244
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 101
Total cycles = 1345584
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13206
HALT operation received from [0][12][0] at cycle 13226
HALT operation received from [0][10][0] at cycle 13244
HALT operation received from [0][7][0] at cycle 13245
HALT operation received from [0][4][0] at cycle 13279
HALT operation received from [0][2][0] at cycle 13291
HALT operation received from [0][9][0] at cycle 13296
HALT operation received from [0][8][0] at cycle 13312
HALT operation received from [0][1][0] at cycle 13313
HALT operation received from [0][0][0] at cycle 13317
HALT operation received from [0][5][0] at cycle 13347
HALT operation received from [0][13][0] at cycle 13352
HALT operation received from [0][6][0] at cycle 13389
HALT operation received from [0][14][0] at cycle 13390
HALT operation received from [0][11][0] at cycle 13422
HALT operation received from [0][3][0] at cycle 13423
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 102
Total cycles = 1359008
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13113
HALT operation received from [0][6][0] at cycle 13127
HALT operation received from [0][0][0] at cycle 13129
HALT operation received from [0][15][0] at cycle 13130
HALT operation received from [0][14][0] at cycle 13132
HALT operation received from [0][1][0] at cycle 13135
HALT operation received from [0][9][0] at cycle 13136
HALT operation received from [0][8][0] at cycle 13148
HALT operation received from [0][2][0] at cycle 13149
HALT operation received from [0][5][0] at cycle 13151
HALT operation received from [0][13][0] at cycle 13152
HALT operation received from [0][3][0] at cycle 13153
HALT operation received from [0][11][0] at cycle 13154
HALT operation received from [0][12][0] at cycle 13156
HALT operation received from [0][4][0] at cycle 13161
HALT operation received from [0][10][0] at cycle 13164
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 103
Total cycles = 1372173
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13102
HALT operation received from [0][0][0] at cycle 13105
HALT operation received from [0][2][0] at cycle 13105
HALT operation received from [0][3][0] at cycle 13107
HALT operation received from [0][5][0] at cycle 13107
HALT operation received from [0][13][0] at cycle 13110
HALT operation received from [0][14][0] at cycle 13116
HALT operation received from [0][15][0] at cycle 13120
HALT operation received from [0][12][0] at cycle 13124
HALT operation received from [0][6][0] at cycle 13127
HALT operation received from [0][7][0] at cycle 13129
HALT operation received from [0][4][0] at cycle 13133
HALT operation received from [0][9][0] at cycle 13134
HALT operation received from [0][1][0] at cycle 13137
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 104
Total cycles = 1385311
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13107
HALT operation received from [0][7][0] at cycle 13109
HALT operation received from [0][2][0] at cycle 13115
HALT operation received from [0][6][0] at cycle 13119
HALT operation received from [0][13][0] at cycle 13126
HALT operation received from [0][15][0] at cycle 13132
HALT operation received from [0][4][0] at cycle 13133
HALT operation received from [0][10][0] at cycle 13138
HALT operation received from [0][12][0] at cycle 13158
HALT operation received from [0][14][0] at cycle 13158
HALT operation received from [0][3][0] at cycle 13187
HALT operation received from [0][11][0] at cycle 13190
HALT operation received from [0][0][0] at cycle 13195
HALT operation received from [0][1][0] at cycle 13221
HALT operation received from [0][8][0] at cycle 13232
HALT operation received from [0][9][0] at cycle 13232
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 105
Total cycles = 1398544
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][8][0] at cycle 13102
HALT operation received from [0][10][0] at cycle 13102
HALT operation received from [0][13][0] at cycle 13102
HALT operation received from [0][11][0] at cycle 13104
HALT operation received from [0][14][0] at cycle 13104
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 106
Total cycles = 1411649
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13097
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][6][0] at cycle 13101
HALT operation received from [0][1][0] at cycle 13177
HALT operation received from [0][9][0] at cycle 13178
HALT operation received from [0][12][0] at cycle 13184
HALT operation received from [0][4][0] at cycle 13185
HALT operation received from [0][2][0] at cycle 13195
HALT operation received from [0][10][0] at cycle 13208
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 107
Total cycles = 1424858
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13099
HALT operation received from [0][2][0] at cycle 13099
HALT operation received from [0][1][0] at cycle 13101
HALT operation received from [0][6][0] at cycle 13101
HALT operation received from [0][5][0] at cycle 13103
HALT operation received from [0][7][0] at cycle 13111
HALT operation received from [0][3][0] at cycle 13133
HALT operation received from [0][14][0] at cycle 13136
HALT operation received from [0][8][0] at cycle 13138
HALT operation received from [0][10][0] at cycle 13138
HALT operation received from [0][13][0] at cycle 13142
HALT operation received from [0][9][0] at cycle 13148
HALT operation received from [0][15][0] at cycle 13156
HALT operation received from [0][11][0] at cycle 13178
HALT operation received from [0][4][0] at cycle 13223
HALT operation received from [0][12][0] at cycle 13258
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 108
Total cycles = 1438117
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13103
HALT operation received from [0][7][0] at cycle 13105
HALT operation received from [0][3][0] at cycle 13107
HALT operation received from [0][6][0] at cycle 13109
HALT operation received from [0][0][0] at cycle 13113
HALT operation received from [0][15][0] at cycle 13120
HALT operation received from [0][11][0] at cycle 13122
HALT operation received from [0][5][0] at cycle 13123
HALT operation received from [0][8][0] at cycle 13124
HALT operation received from [0][14][0] at cycle 13124
HALT operation received from [0][12][0] at cycle 13126
HALT operation received from [0][1][0] at cycle 13131
HALT operation received from [0][10][0] at cycle 13146
HALT operation received from [0][9][0] at cycle 13148
HALT operation received from [0][2][0] at cycle 13149
HALT operation received from [0][13][0] at cycle 13152
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 109
Total cycles = 1451270
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13105
HALT operation received from [0][2][0] at cycle 13105
HALT operation received from [0][6][0] at cycle 13105
HALT operation received from [0][4][0] at cycle 13115
HALT operation received from [0][0][0] at cycle 13119
HALT operation received from [0][3][0] at cycle 13119
HALT operation received from [0][7][0] at cycle 13127
HALT operation received from [0][5][0] at cycle 13141
HALT operation received from [0][14][0] at cycle 13142
HALT operation received from [0][9][0] at cycle 13144
HALT operation received from [0][10][0] at cycle 13146
HALT operation received from [0][15][0] at cycle 13152
HALT operation received from [0][8][0] at cycle 13156
HALT operation received from [0][11][0] at cycle 13158
HALT operation received from [0][12][0] at cycle 13160
HALT operation received from [0][13][0] at cycle 13178
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 110
Total cycles = 1464449
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13102
HALT operation received from [0][15][0] at cycle 13102
HALT operation received from [0][13][0] at cycle 13106
HALT operation received from [0][12][0] at cycle 13108
HALT operation received from [0][1][0] at cycle 13127
HALT operation received from [0][0][0] at cycle 13131
HALT operation received from [0][3][0] at cycle 13131
HALT operation received from [0][7][0] at cycle 13131
HALT operation received from [0][6][0] at cycle 13133
HALT operation received from [0][2][0] at cycle 13135
HALT operation received from [0][4][0] at cycle 13141
HALT operation received from [0][5][0] at cycle 13143
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 111
Total cycles = 1477593
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13108
HALT operation received from [0][2][0] at cycle 13119
HALT operation received from [0][7][0] at cycle 13139
HALT operation received from [0][15][0] at cycle 13142
HALT operation received from [0][14][0] at cycle 13200
HALT operation received from [0][6][0] at cycle 13217
HALT operation received from [0][12][0] at cycle 13224
HALT operation received from [0][4][0] at cycle 13237
HALT operation received from [0][13][0] at cycle 13270
HALT operation received from [0][5][0] at cycle 13283
HALT operation received from [0][9][0] at cycle 13294
HALT operation received from [0][8][0] at cycle 13306
HALT operation received from [0][1][0] at cycle 13307
HALT operation received from [0][3][0] at cycle 13311
HALT operation received from [0][0][0] at cycle 13323
HALT operation received from [0][11][0] at cycle 13324
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 112
Total cycles = 1490918
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13101
HALT operation received from [0][7][0] at cycle 13101
HALT operation received from [0][4][0] at cycle 13103
HALT operation received from [0][1][0] at cycle 13107
HALT operation received from [0][6][0] at cycle 13109
HALT operation received from [0][3][0] at cycle 13113
HALT operation received from [0][13][0] at cycle 13118
HALT operation received from [0][9][0] at cycle 13122
HALT operation received from [0][11][0] at cycle 13122
HALT operation received from [0][15][0] at cycle 13122
HALT operation received from [0][8][0] at cycle 13126
HALT operation received from [0][12][0] at cycle 13128
HALT operation received from [0][2][0] at cycle 13129
HALT operation received from [0][14][0] at cycle 13134
HALT operation received from [0][10][0] at cycle 13136
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 113
Total cycles = 1504055
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 114
Total cycles = 1517156
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13108
HALT operation received from [0][13][0] at cycle 13108
HALT operation received from [0][9][0] at cycle 13110
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][15][0] at cycle 13112
HALT operation received from [0][10][0] at cycle 13116
HALT operation received from [0][11][0] at cycle 13116
HALT operation received from [0][14][0] at cycle 13118
HALT operation received from [0][7][0] at cycle 13121
HALT operation received from [0][1][0] at cycle 13123
HALT operation received from [0][4][0] at cycle 13123
HALT operation received from [0][2][0] at cycle 13125
HALT operation received from [0][3][0] at cycle 13127
HALT operation received from [0][5][0] at cycle 13127
HALT operation received from [0][0][0] at cycle 13129
HALT operation received from [0][6][0] at cycle 13139
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 115
Total cycles = 1530296
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13097
HALT operation received from [0][5][0] at cycle 13097
HALT operation received from [0][7][0] at cycle 13097
HALT operation received from [0][1][0] at cycle 13099
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13104
HALT operation received from [0][13][0] at cycle 13104
HALT operation received from [0][15][0] at cycle 13104
HALT operation received from [0][9][0] at cycle 13108
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 116
Total cycles = 1543405
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13104
HALT operation received from [0][3][0] at cycle 13105
HALT operation received from [0][11][0] at cycle 13108
HALT operation received from [0][2][0] at cycle 13109
HALT operation received from [0][7][0] at cycle 13111
HALT operation received from [0][10][0] at cycle 13114
HALT operation received from [0][4][0] at cycle 13115
HALT operation received from [0][12][0] at cycle 13118
HALT operation received from [0][5][0] at cycle 13119
HALT operation received from [0][13][0] at cycle 13120
HALT operation received from [0][14][0] at cycle 13120
HALT operation received from [0][6][0] at cycle 13121
HALT operation received from [0][0][0] at cycle 13149
HALT operation received from [0][8][0] at cycle 13160
HALT operation received from [0][9][0] at cycle 13234
HALT operation received from [0][1][0] at cycle 13245
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 117
Total cycles = 1556651
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13097
HALT operation received from [0][3][0] at cycle 13097
HALT operation received from [0][5][0] at cycle 13097
HALT operation received from [0][6][0] at cycle 13099
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][4][0] at cycle 13101
HALT operation received from [0][8][0] at cycle 13102
HALT operation received from [0][12][0] at cycle 13102
HALT operation received from [0][14][0] at cycle 13102
HALT operation received from [0][2][0] at cycle 13103
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][7][0] at cycle 13107
HALT operation received from [0][15][0] at cycle 13108
HALT operation received from [0][1][0] at cycle 13209
HALT operation received from [0][9][0] at cycle 13210
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 118
Total cycles = 1569862
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13111
HALT operation received from [0][3][0] at cycle 13111
HALT operation received from [0][1][0] at cycle 13113
HALT operation received from [0][2][0] at cycle 13113
HALT operation received from [0][7][0] at cycle 13129
HALT operation received from [0][9][0] at cycle 13136
HALT operation received from [0][11][0] at cycle 13138
HALT operation received from [0][8][0] at cycle 13140
HALT operation received from [0][10][0] at cycle 13140
HALT operation received from [0][15][0] at cycle 13158
HALT operation received from [0][5][0] at cycle 13205
HALT operation received from [0][4][0] at cycle 13207
HALT operation received from [0][12][0] at cycle 13216
HALT operation received from [0][13][0] at cycle 13232
HALT operation received from [0][6][0] at cycle 13291
HALT operation received from [0][14][0] at cycle 13312
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 119
Total cycles = 1583175
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13115
HALT operation received from [0][1][0] at cycle 13119
HALT operation received from [0][3][0] at cycle 13127
HALT operation received from [0][0][0] at cycle 13151
HALT operation received from [0][4][0] at cycle 13151
HALT operation received from [0][9][0] at cycle 13160
HALT operation received from [0][10][0] at cycle 13168
HALT operation received from [0][11][0] at cycle 13170
HALT operation received from [0][7][0] at cycle 13183
HALT operation received from [0][8][0] at cycle 13190
HALT operation received from [0][15][0] at cycle 13198
HALT operation received from [0][12][0] at cycle 13208
HALT operation received from [0][5][0] at cycle 13293
HALT operation received from [0][6][0] at cycle 13297
HALT operation received from [0][14][0] at cycle 13330
HALT operation received from [0][13][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 120
Total cycles = 1596512
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][0][0] at cycle 13097
HALT operation received from [0][2][0] at cycle 13099
HALT operation received from [0][7][0] at cycle 13099
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][3][0] at cycle 13101
HALT operation received from [0][8][0] at cycle 13102
HALT operation received from [0][10][0] at cycle 13104
HALT operation received from [0][15][0] at cycle 13106
HALT operation received from [0][6][0] at cycle 13107
HALT operation received from [0][11][0] at cycle 13112
HALT operation received from [0][14][0] at cycle 13126
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 121
Total cycles = 1609639
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][2][0] at cycle 13121
HALT operation received from [0][10][0] at cycle 13124
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 122
Total cycles = 1622764
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13097
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][1][0] at cycle 13103
HALT operation received from [0][3][0] at cycle 13103
HALT operation received from [0][9][0] at cycle 13104
HALT operation received from [0][11][0] at cycle 13104
HALT operation received from [0][2][0] at cycle 13113
HALT operation received from [0][4][0] at cycle 13123
HALT operation received from [0][12][0] at cycle 13124
HALT operation received from [0][10][0] at cycle 13126
HALT operation received from [0][14][0] at cycle 13134
HALT operation received from [0][6][0] at cycle 13141
HALT operation received from [0][13][0] at cycle 13190
HALT operation received from [0][15][0] at cycle 13206
HALT operation received from [0][7][0] at cycle 13207
HALT operation received from [0][5][0] at cycle 13215
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 123
Total cycles = 1635980
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][2][0] at cycle 13105
HALT operation received from [0][4][0] at cycle 13105
HALT operation received from [0][11][0] at cycle 13106
HALT operation received from [0][3][0] at cycle 13107
HALT operation received from [0][13][0] at cycle 13110
HALT operation received from [0][15][0] at cycle 13110
HALT operation received from [0][7][0] at cycle 13115
HALT operation received from [0][6][0] at cycle 13117
HALT operation received from [0][0][0] at cycle 13119
HALT operation received from [0][1][0] at cycle 13119
HALT operation received from [0][5][0] at cycle 13125
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 124
Total cycles = 1649106
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][0][0] at cycle 13099
HALT operation received from [0][2][0] at cycle 13099
HALT operation received from [0][4][0] at cycle 13099
HALT operation received from [0][7][0] at cycle 13103
HALT operation received from [0][11][0] at cycle 13104
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][13][0] at cycle 13106
HALT operation received from [0][8][0] at cycle 13108
HALT operation received from [0][6][0] at cycle 13109
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][15][0] at cycle 13110
HALT operation received from [0][14][0] at cycle 13126
HALT operation received from [0][1][0] at cycle 13213
HALT operation received from [0][9][0] at cycle 13220
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 125
Total cycles = 1662327
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13145
HALT operation received from [0][0][0] at cycle 13159
HALT operation received from [0][5][0] at cycle 13161
HALT operation received from [0][10][0] at cycle 13164
HALT operation received from [0][15][0] at cycle 13164
HALT operation received from [0][2][0] at cycle 13165
HALT operation received from [0][1][0] at cycle 13167
HALT operation received from [0][8][0] at cycle 13180
HALT operation received from [0][9][0] at cycle 13184
HALT operation received from [0][4][0] at cycle 13185
HALT operation received from [0][13][0] at cycle 13196
HALT operation received from [0][12][0] at cycle 13202
HALT operation received from [0][3][0] at cycle 13211
HALT operation received from [0][11][0] at cycle 13212
HALT operation received from [0][14][0] at cycle 13396
HALT operation received from [0][6][0] at cycle 13411
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 126
Total cycles = 1675739
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13128
HALT operation received from [0][13][0] at cycle 13130
HALT operation received from [0][11][0] at cycle 13144
HALT operation received from [0][15][0] at cycle 13154
HALT operation received from [0][12][0] at cycle 13168
HALT operation received from [0][9][0] at cycle 13178
HALT operation received from [0][10][0] at cycle 13202
HALT operation received from [0][8][0] at cycle 13204
HALT operation received from [0][5][0] at cycle 13223
HALT operation received from [0][7][0] at cycle 13233
HALT operation received from [0][6][0] at cycle 13241
HALT operation received from [0][3][0] at cycle 13245
HALT operation received from [0][4][0] at cycle 13251
HALT operation received from [0][0][0] at cycle 13261
HALT operation received from [0][1][0] at cycle 13263
HALT operation received from [0][2][0] at cycle 13291
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 127
Total cycles = 1689031
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13109
HALT operation received from [0][8][0] at cycle 13112
HALT operation received from [0][14][0] at cycle 13116
HALT operation received from [0][15][0] at cycle 13118
HALT operation received from [0][12][0] at cycle 13122
HALT operation received from [0][13][0] at cycle 13128
HALT operation received from [0][2][0] at cycle 13131
HALT operation received from [0][9][0] at cycle 13168
HALT operation received from [0][10][0] at cycle 13182
HALT operation received from [0][3][0] at cycle 13217
HALT operation received from [0][11][0] at cycle 13244
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 128
Total cycles = 1702276

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
2376638200 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

