
LED_blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f08  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080020ec  080020ec  000120ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002118  08002118  00012118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800211c  0800211c  0001211c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08002120  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000014c  2000000c  0800212c  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000158  0800212c  00020158  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000bdf7  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000019b4  00000000  00000000  0002be2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000077d6  00000000  00000000  0002d7e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b20  00000000  00000000  00034fb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ad8  00000000  00000000  00035ad8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  000156c8  00000000  00000000  000365b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00007cb8  00000000  00000000  0004bc78  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0007c049  00000000  00000000  00053930  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  000cf979  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001d24  00000000  00000000  000cf9f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	080020d4 	.word	0x080020d4

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	080020d4 	.word	0x080020d4

08000224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000224:	b510      	push	{r4, lr}
 8000226:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000228:	4b0e      	ldr	r3, [pc, #56]	; (8000264 <HAL_InitTick+0x40>)
 800022a:	7818      	ldrb	r0, [r3, #0]
 800022c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000230:	fbb3 f3f0 	udiv	r3, r3, r0
 8000234:	4a0c      	ldr	r2, [pc, #48]	; (8000268 <HAL_InitTick+0x44>)
 8000236:	6810      	ldr	r0, [r2, #0]
 8000238:	fbb0 f0f3 	udiv	r0, r0, r3
 800023c:	f000 f88e 	bl	800035c <HAL_SYSTICK_Config>
 8000240:	b968      	cbnz	r0, 800025e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000242:	2c0f      	cmp	r4, #15
 8000244:	d901      	bls.n	800024a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000246:	2001      	movs	r0, #1
 8000248:	e00a      	b.n	8000260 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800024a:	2200      	movs	r2, #0
 800024c:	4621      	mov	r1, r4
 800024e:	f04f 30ff 	mov.w	r0, #4294967295
 8000252:	f000 f841 	bl	80002d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000256:	4b03      	ldr	r3, [pc, #12]	; (8000264 <HAL_InitTick+0x40>)
 8000258:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 800025a:	2000      	movs	r0, #0
 800025c:	e000      	b.n	8000260 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800025e:	2001      	movs	r0, #1
}
 8000260:	bd10      	pop	{r4, pc}
 8000262:	bf00      	nop
 8000264:	20000000 	.word	0x20000000
 8000268:	20000008 	.word	0x20000008

0800026c <HAL_Init>:
{
 800026c:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026e:	4a07      	ldr	r2, [pc, #28]	; (800028c <HAL_Init+0x20>)
 8000270:	6813      	ldr	r3, [r2, #0]
 8000272:	f043 0310 	orr.w	r3, r3, #16
 8000276:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000278:	2003      	movs	r0, #3
 800027a:	f000 f81b 	bl	80002b4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800027e:	2000      	movs	r0, #0
 8000280:	f7ff ffd0 	bl	8000224 <HAL_InitTick>
  HAL_MspInit();
 8000284:	f001 fdae 	bl	8001de4 <HAL_MspInit>
}
 8000288:	2000      	movs	r0, #0
 800028a:	bd08      	pop	{r3, pc}
 800028c:	40022000 	.word	0x40022000

08000290 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000290:	4a03      	ldr	r2, [pc, #12]	; (80002a0 <HAL_IncTick+0x10>)
 8000292:	6811      	ldr	r1, [r2, #0]
 8000294:	4b03      	ldr	r3, [pc, #12]	; (80002a4 <HAL_IncTick+0x14>)
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	440b      	add	r3, r1
 800029a:	6013      	str	r3, [r2, #0]
}
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	2000002c 	.word	0x2000002c
 80002a4:	20000000 	.word	0x20000000

080002a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002a8:	4b01      	ldr	r3, [pc, #4]	; (80002b0 <HAL_GetTick+0x8>)
 80002aa:	6818      	ldr	r0, [r3, #0]
}
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	2000002c 	.word	0x2000002c

080002b4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002b4:	4a07      	ldr	r2, [pc, #28]	; (80002d4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80002b6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002b8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80002bc:	041b      	lsls	r3, r3, #16
 80002be:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80002c0:	0200      	lsls	r0, r0, #8
 80002c2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002c6:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80002c8:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80002cc:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80002d0:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80002d2:	4770      	bx	lr
 80002d4:	e000ed00 	.word	0xe000ed00

080002d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002d8:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002da:	4b17      	ldr	r3, [pc, #92]	; (8000338 <HAL_NVIC_SetPriority+0x60>)
 80002dc:	68db      	ldr	r3, [r3, #12]
 80002de:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002e2:	f1c3 0407 	rsb	r4, r3, #7
 80002e6:	2c04      	cmp	r4, #4
 80002e8:	bf28      	it	cs
 80002ea:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ec:	1d1d      	adds	r5, r3, #4
 80002ee:	2d06      	cmp	r5, #6
 80002f0:	d918      	bls.n	8000324 <HAL_NVIC_SetPriority+0x4c>
 80002f2:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f4:	f04f 35ff 	mov.w	r5, #4294967295
 80002f8:	fa05 f404 	lsl.w	r4, r5, r4
 80002fc:	ea21 0104 	bic.w	r1, r1, r4
 8000300:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000302:	fa05 f303 	lsl.w	r3, r5, r3
 8000306:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800030a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800030c:	2800      	cmp	r0, #0
 800030e:	db0b      	blt.n	8000328 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000310:	0109      	lsls	r1, r1, #4
 8000312:	b2c9      	uxtb	r1, r1
 8000314:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000318:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800031c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000320:	bc30      	pop	{r4, r5}
 8000322:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000324:	2300      	movs	r3, #0
 8000326:	e7e5      	b.n	80002f4 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000328:	f000 000f 	and.w	r0, r0, #15
 800032c:	0109      	lsls	r1, r1, #4
 800032e:	b2c9      	uxtb	r1, r1
 8000330:	4b02      	ldr	r3, [pc, #8]	; (800033c <HAL_NVIC_SetPriority+0x64>)
 8000332:	5419      	strb	r1, [r3, r0]
 8000334:	e7f4      	b.n	8000320 <HAL_NVIC_SetPriority+0x48>
 8000336:	bf00      	nop
 8000338:	e000ed00 	.word	0xe000ed00
 800033c:	e000ed14 	.word	0xe000ed14

08000340 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000340:	2800      	cmp	r0, #0
 8000342:	db07      	blt.n	8000354 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000344:	f000 021f 	and.w	r2, r0, #31
 8000348:	0940      	lsrs	r0, r0, #5
 800034a:	2301      	movs	r3, #1
 800034c:	4093      	lsls	r3, r2
 800034e:	4a02      	ldr	r2, [pc, #8]	; (8000358 <HAL_NVIC_EnableIRQ+0x18>)
 8000350:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000354:	4770      	bx	lr
 8000356:	bf00      	nop
 8000358:	e000e100 	.word	0xe000e100

0800035c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800035c:	3801      	subs	r0, #1
 800035e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000362:	d20a      	bcs.n	800037a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <HAL_SYSTICK_Config+0x24>)
 8000366:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000368:	4a06      	ldr	r2, [pc, #24]	; (8000384 <HAL_SYSTICK_Config+0x28>)
 800036a:	21f0      	movs	r1, #240	; 0xf0
 800036c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000370:	2000      	movs	r0, #0
 8000372:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000374:	2207      	movs	r2, #7
 8000376:	601a      	str	r2, [r3, #0]
 8000378:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800037a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	e000e010 	.word	0xe000e010
 8000384:	e000ed00 	.word	0xe000ed00

08000388 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000388:	2800      	cmp	r0, #0
 800038a:	d03b      	beq.n	8000404 <HAL_DMA_Init+0x7c>
{
 800038c:	b410      	push	{r4}
 800038e:	4603      	mov	r3, r0
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000390:	6801      	ldr	r1, [r0, #0]
 8000392:	4a1d      	ldr	r2, [pc, #116]	; (8000408 <HAL_DMA_Init+0x80>)
 8000394:	4291      	cmp	r1, r2
 8000396:	d82a      	bhi.n	80003ee <HAL_DMA_Init+0x66>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000398:	4a1c      	ldr	r2, [pc, #112]	; (800040c <HAL_DMA_Init+0x84>)
 800039a:	440a      	add	r2, r1
 800039c:	491c      	ldr	r1, [pc, #112]	; (8000410 <HAL_DMA_Init+0x88>)
 800039e:	fba1 1202 	umull	r1, r2, r1, r2
 80003a2:	0912      	lsrs	r2, r2, #4
 80003a4:	0092      	lsls	r2, r2, #2
 80003a6:	6402      	str	r2, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80003a8:	4a1a      	ldr	r2, [pc, #104]	; (8000414 <HAL_DMA_Init+0x8c>)
 80003aa:	63c2      	str	r2, [r0, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80003ac:	2202      	movs	r2, #2
 80003ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80003b2:	6818      	ldr	r0, [r3, #0]
 80003b4:	6801      	ldr	r1, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80003b6:	f421 517f 	bic.w	r1, r1, #16320	; 0x3fc0
 80003ba:	f021 0130 	bic.w	r1, r1, #48	; 0x30
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80003be:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80003c0:	689c      	ldr	r4, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80003c2:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80003c4:	68dc      	ldr	r4, [r3, #12]
 80003c6:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80003c8:	691c      	ldr	r4, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80003ca:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80003cc:	695c      	ldr	r4, [r3, #20]
 80003ce:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80003d0:	699c      	ldr	r4, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80003d2:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80003d4:	69dc      	ldr	r4, [r3, #28]
 80003d6:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 80003d8:	430a      	orrs	r2, r1

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80003da:	6002      	str	r2, [r0, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80003dc:	2000      	movs	r0, #0
 80003de:	6398      	str	r0, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80003e0:	2201      	movs	r2, #1
 80003e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80003e6:	f883 0020 	strb.w	r0, [r3, #32]

  return HAL_OK;
}
 80003ea:	bc10      	pop	{r4}
 80003ec:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80003ee:	4a0a      	ldr	r2, [pc, #40]	; (8000418 <HAL_DMA_Init+0x90>)
 80003f0:	440a      	add	r2, r1
 80003f2:	4907      	ldr	r1, [pc, #28]	; (8000410 <HAL_DMA_Init+0x88>)
 80003f4:	fba1 1202 	umull	r1, r2, r1, r2
 80003f8:	0912      	lsrs	r2, r2, #4
 80003fa:	0092      	lsls	r2, r2, #2
 80003fc:	6402      	str	r2, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80003fe:	4a07      	ldr	r2, [pc, #28]	; (800041c <HAL_DMA_Init+0x94>)
 8000400:	63c2      	str	r2, [r0, #60]	; 0x3c
 8000402:	e7d3      	b.n	80003ac <HAL_DMA_Init+0x24>
    return HAL_ERROR;
 8000404:	2001      	movs	r0, #1
}
 8000406:	4770      	bx	lr
 8000408:	40020407 	.word	0x40020407
 800040c:	bffdfff8 	.word	0xbffdfff8
 8000410:	cccccccd 	.word	0xcccccccd
 8000414:	40020000 	.word	0x40020000
 8000418:	bffdfbf8 	.word	0xbffdfbf8
 800041c:	40020400 	.word	0x40020400

08000420 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000420:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000422:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8000426:	2b02      	cmp	r3, #2
 8000428:	d003      	beq.n	8000432 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800042a:	2304      	movs	r3, #4
 800042c:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 800042e:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8000430:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000432:	6802      	ldr	r2, [r0, #0]
 8000434:	6813      	ldr	r3, [r2, #0]
 8000436:	f023 030e 	bic.w	r3, r3, #14
 800043a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800043c:	6802      	ldr	r2, [r0, #0]
 800043e:	6813      	ldr	r3, [r2, #0]
 8000440:	f023 0301 	bic.w	r3, r3, #1
 8000444:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000446:	6803      	ldr	r3, [r0, #0]
 8000448:	4a4b      	ldr	r2, [pc, #300]	; (8000578 <HAL_DMA_Abort_IT+0x158>)
 800044a:	4293      	cmp	r3, r2
 800044c:	d94e      	bls.n	80004ec <HAL_DMA_Abort_IT+0xcc>
 800044e:	3a78      	subs	r2, #120	; 0x78
 8000450:	4293      	cmp	r3, r2
 8000452:	d024      	beq.n	800049e <HAL_DMA_Abort_IT+0x7e>
 8000454:	3214      	adds	r2, #20
 8000456:	4293      	cmp	r3, r2
 8000458:	d030      	beq.n	80004bc <HAL_DMA_Abort_IT+0x9c>
 800045a:	3214      	adds	r2, #20
 800045c:	4293      	cmp	r3, r2
 800045e:	d02f      	beq.n	80004c0 <HAL_DMA_Abort_IT+0xa0>
 8000460:	3214      	adds	r2, #20
 8000462:	4293      	cmp	r3, r2
 8000464:	d02f      	beq.n	80004c6 <HAL_DMA_Abort_IT+0xa6>
 8000466:	3214      	adds	r2, #20
 8000468:	4293      	cmp	r3, r2
 800046a:	d02f      	beq.n	80004cc <HAL_DMA_Abort_IT+0xac>
 800046c:	3214      	adds	r2, #20
 800046e:	4293      	cmp	r3, r2
 8000470:	d02f      	beq.n	80004d2 <HAL_DMA_Abort_IT+0xb2>
 8000472:	3214      	adds	r2, #20
 8000474:	4293      	cmp	r3, r2
 8000476:	d02f      	beq.n	80004d8 <HAL_DMA_Abort_IT+0xb8>
 8000478:	f502 7262 	add.w	r2, r2, #904	; 0x388
 800047c:	4293      	cmp	r3, r2
 800047e:	d02e      	beq.n	80004de <HAL_DMA_Abort_IT+0xbe>
 8000480:	3214      	adds	r2, #20
 8000482:	4293      	cmp	r3, r2
 8000484:	d02d      	beq.n	80004e2 <HAL_DMA_Abort_IT+0xc2>
 8000486:	3214      	adds	r2, #20
 8000488:	4293      	cmp	r3, r2
 800048a:	d02c      	beq.n	80004e6 <HAL_DMA_Abort_IT+0xc6>
 800048c:	3214      	adds	r2, #20
 800048e:	4293      	cmp	r3, r2
 8000490:	d002      	beq.n	8000498 <HAL_DMA_Abort_IT+0x78>
 8000492:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000496:	e003      	b.n	80004a0 <HAL_DMA_Abort_IT+0x80>
 8000498:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800049c:	e000      	b.n	80004a0 <HAL_DMA_Abort_IT+0x80>
 800049e:	2201      	movs	r2, #1
 80004a0:	4b36      	ldr	r3, [pc, #216]	; (800057c <HAL_DMA_Abort_IT+0x15c>)
 80004a2:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80004a4:	2301      	movs	r3, #1
 80004a6:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80004aa:	2300      	movs	r3, #0
 80004ac:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80004b0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d05e      	beq.n	8000574 <HAL_DMA_Abort_IT+0x154>
      hdma->XferAbortCallback(hdma);
 80004b6:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80004b8:	2000      	movs	r0, #0
 80004ba:	e7b9      	b.n	8000430 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80004bc:	2210      	movs	r2, #16
 80004be:	e7ef      	b.n	80004a0 <HAL_DMA_Abort_IT+0x80>
 80004c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80004c4:	e7ec      	b.n	80004a0 <HAL_DMA_Abort_IT+0x80>
 80004c6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80004ca:	e7e9      	b.n	80004a0 <HAL_DMA_Abort_IT+0x80>
 80004cc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80004d0:	e7e6      	b.n	80004a0 <HAL_DMA_Abort_IT+0x80>
 80004d2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80004d6:	e7e3      	b.n	80004a0 <HAL_DMA_Abort_IT+0x80>
 80004d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80004dc:	e7e0      	b.n	80004a0 <HAL_DMA_Abort_IT+0x80>
 80004de:	2201      	movs	r2, #1
 80004e0:	e7de      	b.n	80004a0 <HAL_DMA_Abort_IT+0x80>
 80004e2:	2210      	movs	r2, #16
 80004e4:	e7dc      	b.n	80004a0 <HAL_DMA_Abort_IT+0x80>
 80004e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80004ea:	e7d9      	b.n	80004a0 <HAL_DMA_Abort_IT+0x80>
 80004ec:	4a24      	ldr	r2, [pc, #144]	; (8000580 <HAL_DMA_Abort_IT+0x160>)
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d024      	beq.n	800053c <HAL_DMA_Abort_IT+0x11c>
 80004f2:	3214      	adds	r2, #20
 80004f4:	4293      	cmp	r3, r2
 80004f6:	d025      	beq.n	8000544 <HAL_DMA_Abort_IT+0x124>
 80004f8:	3214      	adds	r2, #20
 80004fa:	4293      	cmp	r3, r2
 80004fc:	d024      	beq.n	8000548 <HAL_DMA_Abort_IT+0x128>
 80004fe:	3214      	adds	r2, #20
 8000500:	4293      	cmp	r3, r2
 8000502:	d024      	beq.n	800054e <HAL_DMA_Abort_IT+0x12e>
 8000504:	3214      	adds	r2, #20
 8000506:	4293      	cmp	r3, r2
 8000508:	d024      	beq.n	8000554 <HAL_DMA_Abort_IT+0x134>
 800050a:	3214      	adds	r2, #20
 800050c:	4293      	cmp	r3, r2
 800050e:	d024      	beq.n	800055a <HAL_DMA_Abort_IT+0x13a>
 8000510:	3214      	adds	r2, #20
 8000512:	4293      	cmp	r3, r2
 8000514:	d024      	beq.n	8000560 <HAL_DMA_Abort_IT+0x140>
 8000516:	f502 7262 	add.w	r2, r2, #904	; 0x388
 800051a:	4293      	cmp	r3, r2
 800051c:	d023      	beq.n	8000566 <HAL_DMA_Abort_IT+0x146>
 800051e:	3214      	adds	r2, #20
 8000520:	4293      	cmp	r3, r2
 8000522:	d022      	beq.n	800056a <HAL_DMA_Abort_IT+0x14a>
 8000524:	3214      	adds	r2, #20
 8000526:	4293      	cmp	r3, r2
 8000528:	d021      	beq.n	800056e <HAL_DMA_Abort_IT+0x14e>
 800052a:	3214      	adds	r2, #20
 800052c:	4293      	cmp	r3, r2
 800052e:	d002      	beq.n	8000536 <HAL_DMA_Abort_IT+0x116>
 8000530:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000534:	e003      	b.n	800053e <HAL_DMA_Abort_IT+0x11e>
 8000536:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800053a:	e000      	b.n	800053e <HAL_DMA_Abort_IT+0x11e>
 800053c:	2201      	movs	r2, #1
 800053e:	4b11      	ldr	r3, [pc, #68]	; (8000584 <HAL_DMA_Abort_IT+0x164>)
 8000540:	605a      	str	r2, [r3, #4]
 8000542:	e7af      	b.n	80004a4 <HAL_DMA_Abort_IT+0x84>
 8000544:	2210      	movs	r2, #16
 8000546:	e7fa      	b.n	800053e <HAL_DMA_Abort_IT+0x11e>
 8000548:	f44f 7280 	mov.w	r2, #256	; 0x100
 800054c:	e7f7      	b.n	800053e <HAL_DMA_Abort_IT+0x11e>
 800054e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000552:	e7f4      	b.n	800053e <HAL_DMA_Abort_IT+0x11e>
 8000554:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000558:	e7f1      	b.n	800053e <HAL_DMA_Abort_IT+0x11e>
 800055a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800055e:	e7ee      	b.n	800053e <HAL_DMA_Abort_IT+0x11e>
 8000560:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000564:	e7eb      	b.n	800053e <HAL_DMA_Abort_IT+0x11e>
 8000566:	2201      	movs	r2, #1
 8000568:	e7e9      	b.n	800053e <HAL_DMA_Abort_IT+0x11e>
 800056a:	2210      	movs	r2, #16
 800056c:	e7e7      	b.n	800053e <HAL_DMA_Abort_IT+0x11e>
 800056e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000572:	e7e4      	b.n	800053e <HAL_DMA_Abort_IT+0x11e>
  HAL_StatusTypeDef status = HAL_OK;
 8000574:	2000      	movs	r0, #0
 8000576:	e75b      	b.n	8000430 <HAL_DMA_Abort_IT+0x10>
 8000578:	40020080 	.word	0x40020080
 800057c:	40020400 	.word	0x40020400
 8000580:	40020008 	.word	0x40020008
 8000584:	40020000 	.word	0x40020000

08000588 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000588:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800058a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800058c:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800058e:	6804      	ldr	r4, [r0, #0]
 8000590:	6825      	ldr	r5, [r4, #0]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000592:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000594:	2304      	movs	r3, #4
 8000596:	408b      	lsls	r3, r1
 8000598:	4213      	tst	r3, r2
 800059a:	f000 809b 	beq.w	80006d4 <HAL_DMA_IRQHandler+0x14c>
 800059e:	f015 0f04 	tst.w	r5, #4
 80005a2:	f000 8097 	beq.w	80006d4 <HAL_DMA_IRQHandler+0x14c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80005a6:	6823      	ldr	r3, [r4, #0]
 80005a8:	f013 0f20 	tst.w	r3, #32
 80005ac:	d103      	bne.n	80005b6 <HAL_DMA_IRQHandler+0x2e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80005ae:	6823      	ldr	r3, [r4, #0]
 80005b0:	f023 0304 	bic.w	r3, r3, #4
 80005b4:	6023      	str	r3, [r4, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80005b6:	6803      	ldr	r3, [r0, #0]
 80005b8:	4aaa      	ldr	r2, [pc, #680]	; (8000864 <HAL_DMA_IRQHandler+0x2dc>)
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d946      	bls.n	800064c <HAL_DMA_IRQHandler+0xc4>
 80005be:	3a78      	subs	r2, #120	; 0x78
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d024      	beq.n	800060e <HAL_DMA_IRQHandler+0x86>
 80005c4:	3214      	adds	r2, #20
 80005c6:	4293      	cmp	r3, r2
 80005c8:	d028      	beq.n	800061c <HAL_DMA_IRQHandler+0x94>
 80005ca:	3214      	adds	r2, #20
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d027      	beq.n	8000620 <HAL_DMA_IRQHandler+0x98>
 80005d0:	3214      	adds	r2, #20
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d027      	beq.n	8000626 <HAL_DMA_IRQHandler+0x9e>
 80005d6:	3214      	adds	r2, #20
 80005d8:	4293      	cmp	r3, r2
 80005da:	d027      	beq.n	800062c <HAL_DMA_IRQHandler+0xa4>
 80005dc:	3214      	adds	r2, #20
 80005de:	4293      	cmp	r3, r2
 80005e0:	d027      	beq.n	8000632 <HAL_DMA_IRQHandler+0xaa>
 80005e2:	3214      	adds	r2, #20
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d027      	beq.n	8000638 <HAL_DMA_IRQHandler+0xb0>
 80005e8:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80005ec:	4293      	cmp	r3, r2
 80005ee:	d026      	beq.n	800063e <HAL_DMA_IRQHandler+0xb6>
 80005f0:	3214      	adds	r2, #20
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d025      	beq.n	8000642 <HAL_DMA_IRQHandler+0xba>
 80005f6:	3214      	adds	r2, #20
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d024      	beq.n	8000646 <HAL_DMA_IRQHandler+0xbe>
 80005fc:	3214      	adds	r2, #20
 80005fe:	4293      	cmp	r3, r2
 8000600:	d002      	beq.n	8000608 <HAL_DMA_IRQHandler+0x80>
 8000602:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000606:	e003      	b.n	8000610 <HAL_DMA_IRQHandler+0x88>
 8000608:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800060c:	e000      	b.n	8000610 <HAL_DMA_IRQHandler+0x88>
 800060e:	2204      	movs	r2, #4
 8000610:	4b95      	ldr	r3, [pc, #596]	; (8000868 <HAL_DMA_IRQHandler+0x2e0>)
 8000612:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000614:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000616:	b103      	cbz	r3, 800061a <HAL_DMA_IRQHandler+0x92>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000618:	4798      	blx	r3
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
    }
  }
  return;
}
 800061a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800061c:	2240      	movs	r2, #64	; 0x40
 800061e:	e7f7      	b.n	8000610 <HAL_DMA_IRQHandler+0x88>
 8000620:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000624:	e7f4      	b.n	8000610 <HAL_DMA_IRQHandler+0x88>
 8000626:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800062a:	e7f1      	b.n	8000610 <HAL_DMA_IRQHandler+0x88>
 800062c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000630:	e7ee      	b.n	8000610 <HAL_DMA_IRQHandler+0x88>
 8000632:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000636:	e7eb      	b.n	8000610 <HAL_DMA_IRQHandler+0x88>
 8000638:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800063c:	e7e8      	b.n	8000610 <HAL_DMA_IRQHandler+0x88>
 800063e:	2204      	movs	r2, #4
 8000640:	e7e6      	b.n	8000610 <HAL_DMA_IRQHandler+0x88>
 8000642:	2240      	movs	r2, #64	; 0x40
 8000644:	e7e4      	b.n	8000610 <HAL_DMA_IRQHandler+0x88>
 8000646:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800064a:	e7e1      	b.n	8000610 <HAL_DMA_IRQHandler+0x88>
 800064c:	4a87      	ldr	r2, [pc, #540]	; (800086c <HAL_DMA_IRQHandler+0x2e4>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d024      	beq.n	800069c <HAL_DMA_IRQHandler+0x114>
 8000652:	3214      	adds	r2, #20
 8000654:	4293      	cmp	r3, r2
 8000656:	d025      	beq.n	80006a4 <HAL_DMA_IRQHandler+0x11c>
 8000658:	3214      	adds	r2, #20
 800065a:	4293      	cmp	r3, r2
 800065c:	d024      	beq.n	80006a8 <HAL_DMA_IRQHandler+0x120>
 800065e:	3214      	adds	r2, #20
 8000660:	4293      	cmp	r3, r2
 8000662:	d024      	beq.n	80006ae <HAL_DMA_IRQHandler+0x126>
 8000664:	3214      	adds	r2, #20
 8000666:	4293      	cmp	r3, r2
 8000668:	d024      	beq.n	80006b4 <HAL_DMA_IRQHandler+0x12c>
 800066a:	3214      	adds	r2, #20
 800066c:	4293      	cmp	r3, r2
 800066e:	d024      	beq.n	80006ba <HAL_DMA_IRQHandler+0x132>
 8000670:	3214      	adds	r2, #20
 8000672:	4293      	cmp	r3, r2
 8000674:	d024      	beq.n	80006c0 <HAL_DMA_IRQHandler+0x138>
 8000676:	f502 7262 	add.w	r2, r2, #904	; 0x388
 800067a:	4293      	cmp	r3, r2
 800067c:	d023      	beq.n	80006c6 <HAL_DMA_IRQHandler+0x13e>
 800067e:	3214      	adds	r2, #20
 8000680:	4293      	cmp	r3, r2
 8000682:	d022      	beq.n	80006ca <HAL_DMA_IRQHandler+0x142>
 8000684:	3214      	adds	r2, #20
 8000686:	4293      	cmp	r3, r2
 8000688:	d021      	beq.n	80006ce <HAL_DMA_IRQHandler+0x146>
 800068a:	3214      	adds	r2, #20
 800068c:	4293      	cmp	r3, r2
 800068e:	d002      	beq.n	8000696 <HAL_DMA_IRQHandler+0x10e>
 8000690:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000694:	e003      	b.n	800069e <HAL_DMA_IRQHandler+0x116>
 8000696:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800069a:	e000      	b.n	800069e <HAL_DMA_IRQHandler+0x116>
 800069c:	2204      	movs	r2, #4
 800069e:	4b74      	ldr	r3, [pc, #464]	; (8000870 <HAL_DMA_IRQHandler+0x2e8>)
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	e7b7      	b.n	8000614 <HAL_DMA_IRQHandler+0x8c>
 80006a4:	2240      	movs	r2, #64	; 0x40
 80006a6:	e7fa      	b.n	800069e <HAL_DMA_IRQHandler+0x116>
 80006a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006ac:	e7f7      	b.n	800069e <HAL_DMA_IRQHandler+0x116>
 80006ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006b2:	e7f4      	b.n	800069e <HAL_DMA_IRQHandler+0x116>
 80006b4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80006b8:	e7f1      	b.n	800069e <HAL_DMA_IRQHandler+0x116>
 80006ba:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80006be:	e7ee      	b.n	800069e <HAL_DMA_IRQHandler+0x116>
 80006c0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80006c4:	e7eb      	b.n	800069e <HAL_DMA_IRQHandler+0x116>
 80006c6:	2204      	movs	r2, #4
 80006c8:	e7e9      	b.n	800069e <HAL_DMA_IRQHandler+0x116>
 80006ca:	2240      	movs	r2, #64	; 0x40
 80006cc:	e7e7      	b.n	800069e <HAL_DMA_IRQHandler+0x116>
 80006ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006d2:	e7e4      	b.n	800069e <HAL_DMA_IRQHandler+0x116>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80006d4:	2302      	movs	r3, #2
 80006d6:	408b      	lsls	r3, r1
 80006d8:	4213      	tst	r3, r2
 80006da:	f000 80a3 	beq.w	8000824 <HAL_DMA_IRQHandler+0x29c>
 80006de:	f015 0f02 	tst.w	r5, #2
 80006e2:	f000 809f 	beq.w	8000824 <HAL_DMA_IRQHandler+0x29c>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80006e6:	6823      	ldr	r3, [r4, #0]
 80006e8:	f013 0f20 	tst.w	r3, #32
 80006ec:	d106      	bne.n	80006fc <HAL_DMA_IRQHandler+0x174>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80006ee:	6823      	ldr	r3, [r4, #0]
 80006f0:	f023 030a 	bic.w	r3, r3, #10
 80006f4:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80006f6:	2301      	movs	r3, #1
 80006f8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80006fc:	6803      	ldr	r3, [r0, #0]
 80006fe:	4a59      	ldr	r2, [pc, #356]	; (8000864 <HAL_DMA_IRQHandler+0x2dc>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d94b      	bls.n	800079c <HAL_DMA_IRQHandler+0x214>
 8000704:	3a78      	subs	r2, #120	; 0x78
 8000706:	4293      	cmp	r3, r2
 8000708:	d024      	beq.n	8000754 <HAL_DMA_IRQHandler+0x1cc>
 800070a:	3214      	adds	r2, #20
 800070c:	4293      	cmp	r3, r2
 800070e:	d02d      	beq.n	800076c <HAL_DMA_IRQHandler+0x1e4>
 8000710:	3214      	adds	r2, #20
 8000712:	4293      	cmp	r3, r2
 8000714:	d02c      	beq.n	8000770 <HAL_DMA_IRQHandler+0x1e8>
 8000716:	3214      	adds	r2, #20
 8000718:	4293      	cmp	r3, r2
 800071a:	d02c      	beq.n	8000776 <HAL_DMA_IRQHandler+0x1ee>
 800071c:	3214      	adds	r2, #20
 800071e:	4293      	cmp	r3, r2
 8000720:	d02c      	beq.n	800077c <HAL_DMA_IRQHandler+0x1f4>
 8000722:	3214      	adds	r2, #20
 8000724:	4293      	cmp	r3, r2
 8000726:	d02c      	beq.n	8000782 <HAL_DMA_IRQHandler+0x1fa>
 8000728:	3214      	adds	r2, #20
 800072a:	4293      	cmp	r3, r2
 800072c:	d02c      	beq.n	8000788 <HAL_DMA_IRQHandler+0x200>
 800072e:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8000732:	4293      	cmp	r3, r2
 8000734:	d02b      	beq.n	800078e <HAL_DMA_IRQHandler+0x206>
 8000736:	3214      	adds	r2, #20
 8000738:	4293      	cmp	r3, r2
 800073a:	d02a      	beq.n	8000792 <HAL_DMA_IRQHandler+0x20a>
 800073c:	3214      	adds	r2, #20
 800073e:	4293      	cmp	r3, r2
 8000740:	d029      	beq.n	8000796 <HAL_DMA_IRQHandler+0x20e>
 8000742:	3214      	adds	r2, #20
 8000744:	4293      	cmp	r3, r2
 8000746:	d002      	beq.n	800074e <HAL_DMA_IRQHandler+0x1c6>
 8000748:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800074c:	e003      	b.n	8000756 <HAL_DMA_IRQHandler+0x1ce>
 800074e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000752:	e000      	b.n	8000756 <HAL_DMA_IRQHandler+0x1ce>
 8000754:	2202      	movs	r2, #2
 8000756:	4b44      	ldr	r3, [pc, #272]	; (8000868 <HAL_DMA_IRQHandler+0x2e0>)
 8000758:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 800075a:	2300      	movs	r3, #0
 800075c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000760:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000762:	2b00      	cmp	r3, #0
 8000764:	f43f af59 	beq.w	800061a <HAL_DMA_IRQHandler+0x92>
      hdma->XferCpltCallback(hdma);
 8000768:	4798      	blx	r3
 800076a:	e756      	b.n	800061a <HAL_DMA_IRQHandler+0x92>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800076c:	2220      	movs	r2, #32
 800076e:	e7f2      	b.n	8000756 <HAL_DMA_IRQHandler+0x1ce>
 8000770:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000774:	e7ef      	b.n	8000756 <HAL_DMA_IRQHandler+0x1ce>
 8000776:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800077a:	e7ec      	b.n	8000756 <HAL_DMA_IRQHandler+0x1ce>
 800077c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000780:	e7e9      	b.n	8000756 <HAL_DMA_IRQHandler+0x1ce>
 8000782:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000786:	e7e6      	b.n	8000756 <HAL_DMA_IRQHandler+0x1ce>
 8000788:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800078c:	e7e3      	b.n	8000756 <HAL_DMA_IRQHandler+0x1ce>
 800078e:	2202      	movs	r2, #2
 8000790:	e7e1      	b.n	8000756 <HAL_DMA_IRQHandler+0x1ce>
 8000792:	2220      	movs	r2, #32
 8000794:	e7df      	b.n	8000756 <HAL_DMA_IRQHandler+0x1ce>
 8000796:	f44f 7200 	mov.w	r2, #512	; 0x200
 800079a:	e7dc      	b.n	8000756 <HAL_DMA_IRQHandler+0x1ce>
 800079c:	4a33      	ldr	r2, [pc, #204]	; (800086c <HAL_DMA_IRQHandler+0x2e4>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d024      	beq.n	80007ec <HAL_DMA_IRQHandler+0x264>
 80007a2:	3214      	adds	r2, #20
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d025      	beq.n	80007f4 <HAL_DMA_IRQHandler+0x26c>
 80007a8:	3214      	adds	r2, #20
 80007aa:	4293      	cmp	r3, r2
 80007ac:	d024      	beq.n	80007f8 <HAL_DMA_IRQHandler+0x270>
 80007ae:	3214      	adds	r2, #20
 80007b0:	4293      	cmp	r3, r2
 80007b2:	d024      	beq.n	80007fe <HAL_DMA_IRQHandler+0x276>
 80007b4:	3214      	adds	r2, #20
 80007b6:	4293      	cmp	r3, r2
 80007b8:	d024      	beq.n	8000804 <HAL_DMA_IRQHandler+0x27c>
 80007ba:	3214      	adds	r2, #20
 80007bc:	4293      	cmp	r3, r2
 80007be:	d024      	beq.n	800080a <HAL_DMA_IRQHandler+0x282>
 80007c0:	3214      	adds	r2, #20
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d024      	beq.n	8000810 <HAL_DMA_IRQHandler+0x288>
 80007c6:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d023      	beq.n	8000816 <HAL_DMA_IRQHandler+0x28e>
 80007ce:	3214      	adds	r2, #20
 80007d0:	4293      	cmp	r3, r2
 80007d2:	d022      	beq.n	800081a <HAL_DMA_IRQHandler+0x292>
 80007d4:	3214      	adds	r2, #20
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d021      	beq.n	800081e <HAL_DMA_IRQHandler+0x296>
 80007da:	3214      	adds	r2, #20
 80007dc:	4293      	cmp	r3, r2
 80007de:	d002      	beq.n	80007e6 <HAL_DMA_IRQHandler+0x25e>
 80007e0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80007e4:	e003      	b.n	80007ee <HAL_DMA_IRQHandler+0x266>
 80007e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007ea:	e000      	b.n	80007ee <HAL_DMA_IRQHandler+0x266>
 80007ec:	2202      	movs	r2, #2
 80007ee:	4b20      	ldr	r3, [pc, #128]	; (8000870 <HAL_DMA_IRQHandler+0x2e8>)
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	e7b2      	b.n	800075a <HAL_DMA_IRQHandler+0x1d2>
 80007f4:	2220      	movs	r2, #32
 80007f6:	e7fa      	b.n	80007ee <HAL_DMA_IRQHandler+0x266>
 80007f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007fc:	e7f7      	b.n	80007ee <HAL_DMA_IRQHandler+0x266>
 80007fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000802:	e7f4      	b.n	80007ee <HAL_DMA_IRQHandler+0x266>
 8000804:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000808:	e7f1      	b.n	80007ee <HAL_DMA_IRQHandler+0x266>
 800080a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800080e:	e7ee      	b.n	80007ee <HAL_DMA_IRQHandler+0x266>
 8000810:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000814:	e7eb      	b.n	80007ee <HAL_DMA_IRQHandler+0x266>
 8000816:	2202      	movs	r2, #2
 8000818:	e7e9      	b.n	80007ee <HAL_DMA_IRQHandler+0x266>
 800081a:	2220      	movs	r2, #32
 800081c:	e7e7      	b.n	80007ee <HAL_DMA_IRQHandler+0x266>
 800081e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000822:	e7e4      	b.n	80007ee <HAL_DMA_IRQHandler+0x266>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000824:	2308      	movs	r3, #8
 8000826:	fa03 f101 	lsl.w	r1, r3, r1
 800082a:	4211      	tst	r1, r2
 800082c:	f43f aef5 	beq.w	800061a <HAL_DMA_IRQHandler+0x92>
 8000830:	f015 0f08 	tst.w	r5, #8
 8000834:	f43f aef1 	beq.w	800061a <HAL_DMA_IRQHandler+0x92>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000838:	6823      	ldr	r3, [r4, #0]
 800083a:	f023 030e 	bic.w	r3, r3, #14
 800083e:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000840:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000842:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8000844:	2301      	movs	r3, #1
 8000846:	fa03 f202 	lsl.w	r2, r3, r2
 800084a:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800084c:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800084e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000852:	2300      	movs	r3, #0
 8000854:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000858:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800085a:	2b00      	cmp	r3, #0
 800085c:	f43f aedd 	beq.w	800061a <HAL_DMA_IRQHandler+0x92>
      hdma->XferErrorCallback(hdma);
 8000860:	4798      	blx	r3
  return;
 8000862:	e6da      	b.n	800061a <HAL_DMA_IRQHandler+0x92>
 8000864:	40020080 	.word	0x40020080
 8000868:	40020400 	.word	0x40020400
 800086c:	40020008 	.word	0x40020008
 8000870:	40020000 	.word	0x40020000

08000874 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000874:	b4f0      	push	{r4, r5, r6, r7}
 8000876:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000878:	2600      	movs	r6, #0
  uint32_t position = 0x00u;
 800087a:	4632      	mov	r2, r6
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800087c:	e0ab      	b.n	80009d6 <HAL_GPIO_Init+0x162>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800087e:	2d00      	cmp	r5, #0
 8000880:	d063      	beq.n	800094a <HAL_GPIO_Init+0xd6>
 8000882:	2d01      	cmp	r5, #1
 8000884:	d100      	bne.n	8000888 <HAL_GPIO_Init+0x14>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000886:	68ce      	ldr	r6, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000888:	2bff      	cmp	r3, #255	; 0xff
 800088a:	d872      	bhi.n	8000972 <HAL_GPIO_Init+0xfe>
 800088c:	4684      	mov	ip, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800088e:	2bff      	cmp	r3, #255	; 0xff
 8000890:	d872      	bhi.n	8000978 <HAL_GPIO_Init+0x104>
 8000892:	0095      	lsls	r5, r2, #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000894:	f8dc 4000 	ldr.w	r4, [ip]
 8000898:	270f      	movs	r7, #15
 800089a:	40af      	lsls	r7, r5
 800089c:	ea24 0407 	bic.w	r4, r4, r7
 80008a0:	fa06 f505 	lsl.w	r5, r6, r5
 80008a4:	432c      	orrs	r4, r5
 80008a6:	f8cc 4000 	str.w	r4, [ip]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80008aa:	684c      	ldr	r4, [r1, #4]
 80008ac:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 80008b0:	f000 8090 	beq.w	80009d4 <HAL_GPIO_Init+0x160>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80008b4:	4c66      	ldr	r4, [pc, #408]	; (8000a50 <HAL_GPIO_Init+0x1dc>)
 80008b6:	69a5      	ldr	r5, [r4, #24]
 80008b8:	f045 0501 	orr.w	r5, r5, #1
 80008bc:	61a5      	str	r5, [r4, #24]
 80008be:	69a4      	ldr	r4, [r4, #24]
 80008c0:	f004 0401 	and.w	r4, r4, #1
 80008c4:	9401      	str	r4, [sp, #4]
 80008c6:	9c01      	ldr	r4, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 80008c8:	0895      	lsrs	r5, r2, #2
 80008ca:	1caf      	adds	r7, r5, #2
 80008cc:	4c61      	ldr	r4, [pc, #388]	; (8000a54 <HAL_GPIO_Init+0x1e0>)
 80008ce:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008d2:	f002 0403 	and.w	r4, r2, #3
 80008d6:	00a7      	lsls	r7, r4, #2
 80008d8:	240f      	movs	r4, #15
 80008da:	40bc      	lsls	r4, r7
 80008dc:	ea2c 0c04 	bic.w	ip, ip, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008e0:	4c5d      	ldr	r4, [pc, #372]	; (8000a58 <HAL_GPIO_Init+0x1e4>)
 80008e2:	42a0      	cmp	r0, r4
 80008e4:	d04e      	beq.n	8000984 <HAL_GPIO_Init+0x110>
 80008e6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80008ea:	42a0      	cmp	r0, r4
 80008ec:	f000 808c 	beq.w	8000a08 <HAL_GPIO_Init+0x194>
 80008f0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80008f4:	42a0      	cmp	r0, r4
 80008f6:	f000 8089 	beq.w	8000a0c <HAL_GPIO_Init+0x198>
 80008fa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80008fe:	42a0      	cmp	r0, r4
 8000900:	f000 8086 	beq.w	8000a10 <HAL_GPIO_Init+0x19c>
 8000904:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000908:	42a0      	cmp	r0, r4
 800090a:	f000 8083 	beq.w	8000a14 <HAL_GPIO_Init+0x1a0>
 800090e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000912:	42a0      	cmp	r0, r4
 8000914:	d034      	beq.n	8000980 <HAL_GPIO_Init+0x10c>
 8000916:	2406      	movs	r4, #6
 8000918:	e035      	b.n	8000986 <HAL_GPIO_Init+0x112>
      switch (GPIO_Init->Mode)
 800091a:	4f50      	ldr	r7, [pc, #320]	; (8000a5c <HAL_GPIO_Init+0x1e8>)
 800091c:	42bd      	cmp	r5, r7
 800091e:	d014      	beq.n	800094a <HAL_GPIO_Init+0xd6>
 8000920:	d90b      	bls.n	800093a <HAL_GPIO_Init+0xc6>
 8000922:	4f4f      	ldr	r7, [pc, #316]	; (8000a60 <HAL_GPIO_Init+0x1ec>)
 8000924:	42bd      	cmp	r5, r7
 8000926:	d010      	beq.n	800094a <HAL_GPIO_Init+0xd6>
 8000928:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800092c:	42bd      	cmp	r5, r7
 800092e:	d00c      	beq.n	800094a <HAL_GPIO_Init+0xd6>
 8000930:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8000934:	42bd      	cmp	r5, r7
 8000936:	d1a7      	bne.n	8000888 <HAL_GPIO_Init+0x14>
 8000938:	e007      	b.n	800094a <HAL_GPIO_Init+0xd6>
 800093a:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 800093e:	42bd      	cmp	r5, r7
 8000940:	d003      	beq.n	800094a <HAL_GPIO_Init+0xd6>
 8000942:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000946:	42bd      	cmp	r5, r7
 8000948:	d19e      	bne.n	8000888 <HAL_GPIO_Init+0x14>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800094a:	688d      	ldr	r5, [r1, #8]
 800094c:	b17d      	cbz	r5, 800096e <HAL_GPIO_Init+0xfa>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800094e:	2d01      	cmp	r5, #1
 8000950:	d008      	beq.n	8000964 <HAL_GPIO_Init+0xf0>
            GPIOx->BRR = ioposition;
 8000952:	6144      	str	r4, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000954:	2608      	movs	r6, #8
 8000956:	e797      	b.n	8000888 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000958:	68ce      	ldr	r6, [r1, #12]
 800095a:	3608      	adds	r6, #8
          break;
 800095c:	e794      	b.n	8000888 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800095e:	68ce      	ldr	r6, [r1, #12]
 8000960:	360c      	adds	r6, #12
          break;
 8000962:	e791      	b.n	8000888 <HAL_GPIO_Init+0x14>
            GPIOx->BSRR = ioposition;
 8000964:	6104      	str	r4, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000966:	2608      	movs	r6, #8
 8000968:	e78e      	b.n	8000888 <HAL_GPIO_Init+0x14>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800096a:	2600      	movs	r6, #0
 800096c:	e78c      	b.n	8000888 <HAL_GPIO_Init+0x14>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800096e:	2604      	movs	r6, #4
 8000970:	e78a      	b.n	8000888 <HAL_GPIO_Init+0x14>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000972:	f100 0c04 	add.w	ip, r0, #4
 8000976:	e78a      	b.n	800088e <HAL_GPIO_Init+0x1a>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000978:	f1a2 0508 	sub.w	r5, r2, #8
 800097c:	00ad      	lsls	r5, r5, #2
 800097e:	e789      	b.n	8000894 <HAL_GPIO_Init+0x20>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000980:	2405      	movs	r4, #5
 8000982:	e000      	b.n	8000986 <HAL_GPIO_Init+0x112>
 8000984:	2400      	movs	r4, #0
 8000986:	40bc      	lsls	r4, r7
 8000988:	ea44 040c 	orr.w	r4, r4, ip
        AFIO->EXTICR[position >> 2u] = temp;
 800098c:	3502      	adds	r5, #2
 800098e:	4f31      	ldr	r7, [pc, #196]	; (8000a54 <HAL_GPIO_Init+0x1e0>)
 8000990:	f847 4025 	str.w	r4, [r7, r5, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000994:	684c      	ldr	r4, [r1, #4]
 8000996:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 800099a:	d03d      	beq.n	8000a18 <HAL_GPIO_Init+0x1a4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800099c:	4d31      	ldr	r5, [pc, #196]	; (8000a64 <HAL_GPIO_Init+0x1f0>)
 800099e:	682c      	ldr	r4, [r5, #0]
 80009a0:	431c      	orrs	r4, r3
 80009a2:	602c      	str	r4, [r5, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009a4:	684c      	ldr	r4, [r1, #4]
 80009a6:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 80009aa:	d03b      	beq.n	8000a24 <HAL_GPIO_Init+0x1b0>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80009ac:	4d2d      	ldr	r5, [pc, #180]	; (8000a64 <HAL_GPIO_Init+0x1f0>)
 80009ae:	686c      	ldr	r4, [r5, #4]
 80009b0:	431c      	orrs	r4, r3
 80009b2:	606c      	str	r4, [r5, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009b4:	684c      	ldr	r4, [r1, #4]
 80009b6:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
 80009ba:	d039      	beq.n	8000a30 <HAL_GPIO_Init+0x1bc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009bc:	4d29      	ldr	r5, [pc, #164]	; (8000a64 <HAL_GPIO_Init+0x1f0>)
 80009be:	68ac      	ldr	r4, [r5, #8]
 80009c0:	431c      	orrs	r4, r3
 80009c2:	60ac      	str	r4, [r5, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009c4:	684c      	ldr	r4, [r1, #4]
 80009c6:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
 80009ca:	d037      	beq.n	8000a3c <HAL_GPIO_Init+0x1c8>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80009cc:	4d25      	ldr	r5, [pc, #148]	; (8000a64 <HAL_GPIO_Init+0x1f0>)
 80009ce:	68ec      	ldr	r4, [r5, #12]
 80009d0:	4323      	orrs	r3, r4
 80009d2:	60eb      	str	r3, [r5, #12]
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }
      }
    }

	position++;
 80009d4:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d6:	680b      	ldr	r3, [r1, #0]
 80009d8:	fa33 f402 	lsrs.w	r4, r3, r2
 80009dc:	d034      	beq.n	8000a48 <HAL_GPIO_Init+0x1d4>
    ioposition = (0x01uL << position);
 80009de:	2401      	movs	r4, #1
 80009e0:	4094      	lsls	r4, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009e2:	4023      	ands	r3, r4
    if (iocurrent == ioposition)
 80009e4:	429c      	cmp	r4, r3
 80009e6:	d1f5      	bne.n	80009d4 <HAL_GPIO_Init+0x160>
      switch (GPIO_Init->Mode)
 80009e8:	684d      	ldr	r5, [r1, #4]
 80009ea:	2d12      	cmp	r5, #18
 80009ec:	d0b7      	beq.n	800095e <HAL_GPIO_Init+0xea>
 80009ee:	d894      	bhi.n	800091a <HAL_GPIO_Init+0xa6>
 80009f0:	2d02      	cmp	r5, #2
 80009f2:	d0b1      	beq.n	8000958 <HAL_GPIO_Init+0xe4>
 80009f4:	f67f af43 	bls.w	800087e <HAL_GPIO_Init+0xa>
 80009f8:	2d03      	cmp	r5, #3
 80009fa:	d0b6      	beq.n	800096a <HAL_GPIO_Init+0xf6>
 80009fc:	2d11      	cmp	r5, #17
 80009fe:	f47f af43 	bne.w	8000888 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a02:	68ce      	ldr	r6, [r1, #12]
 8000a04:	3604      	adds	r6, #4
          break;
 8000a06:	e73f      	b.n	8000888 <HAL_GPIO_Init+0x14>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a08:	2401      	movs	r4, #1
 8000a0a:	e7bc      	b.n	8000986 <HAL_GPIO_Init+0x112>
 8000a0c:	2402      	movs	r4, #2
 8000a0e:	e7ba      	b.n	8000986 <HAL_GPIO_Init+0x112>
 8000a10:	2403      	movs	r4, #3
 8000a12:	e7b8      	b.n	8000986 <HAL_GPIO_Init+0x112>
 8000a14:	2404      	movs	r4, #4
 8000a16:	e7b6      	b.n	8000986 <HAL_GPIO_Init+0x112>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a18:	4d12      	ldr	r5, [pc, #72]	; (8000a64 <HAL_GPIO_Init+0x1f0>)
 8000a1a:	682c      	ldr	r4, [r5, #0]
 8000a1c:	ea24 0403 	bic.w	r4, r4, r3
 8000a20:	602c      	str	r4, [r5, #0]
 8000a22:	e7bf      	b.n	80009a4 <HAL_GPIO_Init+0x130>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a24:	4d0f      	ldr	r5, [pc, #60]	; (8000a64 <HAL_GPIO_Init+0x1f0>)
 8000a26:	686c      	ldr	r4, [r5, #4]
 8000a28:	ea24 0403 	bic.w	r4, r4, r3
 8000a2c:	606c      	str	r4, [r5, #4]
 8000a2e:	e7c1      	b.n	80009b4 <HAL_GPIO_Init+0x140>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a30:	4d0c      	ldr	r5, [pc, #48]	; (8000a64 <HAL_GPIO_Init+0x1f0>)
 8000a32:	68ac      	ldr	r4, [r5, #8]
 8000a34:	ea24 0403 	bic.w	r4, r4, r3
 8000a38:	60ac      	str	r4, [r5, #8]
 8000a3a:	e7c3      	b.n	80009c4 <HAL_GPIO_Init+0x150>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a3c:	4d09      	ldr	r5, [pc, #36]	; (8000a64 <HAL_GPIO_Init+0x1f0>)
 8000a3e:	68ec      	ldr	r4, [r5, #12]
 8000a40:	ea24 0303 	bic.w	r3, r4, r3
 8000a44:	60eb      	str	r3, [r5, #12]
 8000a46:	e7c5      	b.n	80009d4 <HAL_GPIO_Init+0x160>
  }
}
 8000a48:	b002      	add	sp, #8
 8000a4a:	bcf0      	pop	{r4, r5, r6, r7}
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	40021000 	.word	0x40021000
 8000a54:	40010000 	.word	0x40010000
 8000a58:	40010800 	.word	0x40010800
 8000a5c:	10210000 	.word	0x10210000
 8000a60:	10310000 	.word	0x10310000
 8000a64:	40010400 	.word	0x40010400

08000a68 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a68:	b912      	cbnz	r2, 8000a70 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a6a:	0409      	lsls	r1, r1, #16
 8000a6c:	6101      	str	r1, [r0, #16]
  }
}
 8000a6e:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8000a70:	6101      	str	r1, [r0, #16]
 8000a72:	4770      	bx	lr

08000a74 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000a74:	68c3      	ldr	r3, [r0, #12]
 8000a76:	420b      	tst	r3, r1
 8000a78:	d101      	bne.n	8000a7e <HAL_GPIO_TogglePin+0xa>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a7a:	6101      	str	r1, [r0, #16]
  }
}
 8000a7c:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a7e:	6141      	str	r1, [r0, #20]
 8000a80:	4770      	bx	lr

08000a82 <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000a82:	4770      	bx	lr

08000a84 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000a84:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000a86:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8000a88:	695b      	ldr	r3, [r3, #20]
 8000a8a:	4203      	tst	r3, r0
 8000a8c:	d100      	bne.n	8000a90 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 8000a8e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000a90:	4b02      	ldr	r3, [pc, #8]	; (8000a9c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8000a92:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000a94:	f7ff fff5 	bl	8000a82 <HAL_GPIO_EXTI_Callback>
}
 8000a98:	e7f9      	b.n	8000a8e <HAL_GPIO_EXTI_IRQHandler+0xa>
 8000a9a:	bf00      	nop
 8000a9c:	40010400 	.word	0x40010400

08000aa0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000aa0:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000aa2:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <RCC_Delay+0x24>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a08      	ldr	r2, [pc, #32]	; (8000ac8 <RCC_Delay+0x28>)
 8000aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8000aac:	0a5b      	lsrs	r3, r3, #9
 8000aae:	fb00 f003 	mul.w	r0, r0, r3
 8000ab2:	9001      	str	r0, [sp, #4]
  do
  {
    __NOP();
 8000ab4:	bf00      	nop
  }
  while (Delay --);
 8000ab6:	9b01      	ldr	r3, [sp, #4]
 8000ab8:	1e5a      	subs	r2, r3, #1
 8000aba:	9201      	str	r2, [sp, #4]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d1f9      	bne.n	8000ab4 <RCC_Delay+0x14>
}
 8000ac0:	b002      	add	sp, #8
 8000ac2:	4770      	bx	lr
 8000ac4:	20000008 	.word	0x20000008
 8000ac8:	10624dd3 	.word	0x10624dd3

08000acc <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8000acc:	2800      	cmp	r0, #0
 8000ace:	f000 81f5 	beq.w	8000ebc <HAL_RCC_OscConfig+0x3f0>
{
 8000ad2:	b570      	push	{r4, r5, r6, lr}
 8000ad4:	b082      	sub	sp, #8
 8000ad6:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ad8:	6803      	ldr	r3, [r0, #0]
 8000ada:	f013 0f01 	tst.w	r3, #1
 8000ade:	d02c      	beq.n	8000b3a <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ae0:	4bab      	ldr	r3, [pc, #684]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f003 030c 	and.w	r3, r3, #12
 8000ae8:	2b04      	cmp	r3, #4
 8000aea:	d01d      	beq.n	8000b28 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000aec:	4ba8      	ldr	r3, [pc, #672]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f003 030c 	and.w	r3, r3, #12
 8000af4:	2b08      	cmp	r3, #8
 8000af6:	d012      	beq.n	8000b1e <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000af8:	6863      	ldr	r3, [r4, #4]
 8000afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000afe:	d041      	beq.n	8000b84 <HAL_RCC_OscConfig+0xb8>
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d155      	bne.n	8000bb0 <HAL_RCC_OscConfig+0xe4>
 8000b04:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000b08:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	e037      	b.n	8000b8e <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b1e:	4b9c      	ldr	r3, [pc, #624]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000b26:	d0e7      	beq.n	8000af8 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b28:	4b99      	ldr	r3, [pc, #612]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000b30:	d003      	beq.n	8000b3a <HAL_RCC_OscConfig+0x6e>
 8000b32:	6863      	ldr	r3, [r4, #4]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	f000 81c3 	beq.w	8000ec0 <HAL_RCC_OscConfig+0x3f4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b3a:	6823      	ldr	r3, [r4, #0]
 8000b3c:	f013 0f02 	tst.w	r3, #2
 8000b40:	d076      	beq.n	8000c30 <HAL_RCC_OscConfig+0x164>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b42:	4b93      	ldr	r3, [pc, #588]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f013 0f0c 	tst.w	r3, #12
 8000b4a:	d05f      	beq.n	8000c0c <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b4c:	4b90      	ldr	r3, [pc, #576]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f003 030c 	and.w	r3, r3, #12
 8000b54:	2b08      	cmp	r3, #8
 8000b56:	d054      	beq.n	8000c02 <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b58:	6923      	ldr	r3, [r4, #16]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	f000 808a 	beq.w	8000c74 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8000b60:	4b8c      	ldr	r3, [pc, #560]	; (8000d94 <HAL_RCC_OscConfig+0x2c8>)
 8000b62:	2201      	movs	r2, #1
 8000b64:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b66:	f7ff fb9f 	bl	80002a8 <HAL_GetTick>
 8000b6a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b6c:	4b88      	ldr	r3, [pc, #544]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f013 0f02 	tst.w	r3, #2
 8000b74:	d175      	bne.n	8000c62 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b76:	f7ff fb97 	bl	80002a8 <HAL_GetTick>
 8000b7a:	1b40      	subs	r0, r0, r5
 8000b7c:	2802      	cmp	r0, #2
 8000b7e:	d9f5      	bls.n	8000b6c <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8000b80:	2003      	movs	r0, #3
 8000b82:	e1a0      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b84:	4a82      	ldr	r2, [pc, #520]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000b86:	6813      	ldr	r3, [r2, #0]
 8000b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b8c:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b8e:	6863      	ldr	r3, [r4, #4]
 8000b90:	b343      	cbz	r3, 8000be4 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8000b92:	f7ff fb89 	bl	80002a8 <HAL_GetTick>
 8000b96:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b98:	4b7d      	ldr	r3, [pc, #500]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000ba0:	d1cb      	bne.n	8000b3a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ba2:	f7ff fb81 	bl	80002a8 <HAL_GetTick>
 8000ba6:	1b40      	subs	r0, r0, r5
 8000ba8:	2864      	cmp	r0, #100	; 0x64
 8000baa:	d9f5      	bls.n	8000b98 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8000bac:	2003      	movs	r0, #3
 8000bae:	e18a      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bb4:	d009      	beq.n	8000bca <HAL_RCC_OscConfig+0xfe>
 8000bb6:	4b76      	ldr	r3, [pc, #472]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	e7e1      	b.n	8000b8e <HAL_RCC_OscConfig+0xc2>
 8000bca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000bce:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8000bd2:	681a      	ldr	r2, [r3, #0]
 8000bd4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	e7d4      	b.n	8000b8e <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000be4:	f7ff fb60 	bl	80002a8 <HAL_GetTick>
 8000be8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bea:	4b69      	ldr	r3, [pc, #420]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000bf2:	d0a2      	beq.n	8000b3a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bf4:	f7ff fb58 	bl	80002a8 <HAL_GetTick>
 8000bf8:	1b40      	subs	r0, r0, r5
 8000bfa:	2864      	cmp	r0, #100	; 0x64
 8000bfc:	d9f5      	bls.n	8000bea <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8000bfe:	2003      	movs	r0, #3
 8000c00:	e161      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c02:	4b63      	ldr	r3, [pc, #396]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000c0a:	d1a5      	bne.n	8000b58 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c0c:	4b60      	ldr	r3, [pc, #384]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f013 0f02 	tst.w	r3, #2
 8000c14:	d004      	beq.n	8000c20 <HAL_RCC_OscConfig+0x154>
 8000c16:	6923      	ldr	r3, [r4, #16]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d001      	beq.n	8000c20 <HAL_RCC_OscConfig+0x154>
        return HAL_ERROR;
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	e152      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c20:	4a5b      	ldr	r2, [pc, #364]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000c22:	6813      	ldr	r3, [r2, #0]
 8000c24:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000c28:	6961      	ldr	r1, [r4, #20]
 8000c2a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c2e:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c30:	6823      	ldr	r3, [r4, #0]
 8000c32:	f013 0f08 	tst.w	r3, #8
 8000c36:	d032      	beq.n	8000c9e <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c38:	69a3      	ldr	r3, [r4, #24]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d05b      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8000c3e:	4b56      	ldr	r3, [pc, #344]	; (8000d98 <HAL_RCC_OscConfig+0x2cc>)
 8000c40:	2201      	movs	r2, #1
 8000c42:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c44:	f7ff fb30 	bl	80002a8 <HAL_GetTick>
 8000c48:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c4a:	4b51      	ldr	r3, [pc, #324]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c4e:	f013 0f02 	tst.w	r3, #2
 8000c52:	d121      	bne.n	8000c98 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c54:	f7ff fb28 	bl	80002a8 <HAL_GetTick>
 8000c58:	1b40      	subs	r0, r0, r5
 8000c5a:	2802      	cmp	r0, #2
 8000c5c:	d9f5      	bls.n	8000c4a <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 8000c5e:	2003      	movs	r0, #3
 8000c60:	e131      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c62:	4a4b      	ldr	r2, [pc, #300]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000c64:	6813      	ldr	r3, [r2, #0]
 8000c66:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000c6a:	6961      	ldr	r1, [r4, #20]
 8000c6c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c70:	6013      	str	r3, [r2, #0]
 8000c72:	e7dd      	b.n	8000c30 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 8000c74:	4b47      	ldr	r3, [pc, #284]	; (8000d94 <HAL_RCC_OscConfig+0x2c8>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c7a:	f7ff fb15 	bl	80002a8 <HAL_GetTick>
 8000c7e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c80:	4b43      	ldr	r3, [pc, #268]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f013 0f02 	tst.w	r3, #2
 8000c88:	d0d2      	beq.n	8000c30 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c8a:	f7ff fb0d 	bl	80002a8 <HAL_GetTick>
 8000c8e:	1b40      	subs	r0, r0, r5
 8000c90:	2802      	cmp	r0, #2
 8000c92:	d9f5      	bls.n	8000c80 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8000c94:	2003      	movs	r0, #3
 8000c96:	e116      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
      RCC_Delay(1);
 8000c98:	2001      	movs	r0, #1
 8000c9a:	f7ff ff01 	bl	8000aa0 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c9e:	6823      	ldr	r3, [r4, #0]
 8000ca0:	f013 0f04 	tst.w	r3, #4
 8000ca4:	f000 8098 	beq.w	8000dd8 <HAL_RCC_OscConfig+0x30c>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ca8:	4b39      	ldr	r3, [pc, #228]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000caa:	69db      	ldr	r3, [r3, #28]
 8000cac:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000cb0:	d133      	bne.n	8000d1a <HAL_RCC_OscConfig+0x24e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cb2:	4b37      	ldr	r3, [pc, #220]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000cb4:	69da      	ldr	r2, [r3, #28]
 8000cb6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000cba:	61da      	str	r2, [r3, #28]
 8000cbc:	69db      	ldr	r3, [r3, #28]
 8000cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cc2:	9301      	str	r3, [sp, #4]
 8000cc4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000cc6:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cc8:	4b34      	ldr	r3, [pc, #208]	; (8000d9c <HAL_RCC_OscConfig+0x2d0>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000cd0:	d025      	beq.n	8000d1e <HAL_RCC_OscConfig+0x252>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cd2:	68e3      	ldr	r3, [r4, #12]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d036      	beq.n	8000d46 <HAL_RCC_OscConfig+0x27a>
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d14c      	bne.n	8000d76 <HAL_RCC_OscConfig+0x2aa>
 8000cdc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000ce0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000ce4:	6a1a      	ldr	r2, [r3, #32]
 8000ce6:	f022 0201 	bic.w	r2, r2, #1
 8000cea:	621a      	str	r2, [r3, #32]
 8000cec:	6a1a      	ldr	r2, [r3, #32]
 8000cee:	f022 0204 	bic.w	r2, r2, #4
 8000cf2:	621a      	str	r2, [r3, #32]
 8000cf4:	e02c      	b.n	8000d50 <HAL_RCC_OscConfig+0x284>
      __HAL_RCC_LSI_DISABLE();
 8000cf6:	4b28      	ldr	r3, [pc, #160]	; (8000d98 <HAL_RCC_OscConfig+0x2cc>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000cfc:	f7ff fad4 	bl	80002a8 <HAL_GetTick>
 8000d00:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d02:	4b23      	ldr	r3, [pc, #140]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d06:	f013 0f02 	tst.w	r3, #2
 8000d0a:	d0c8      	beq.n	8000c9e <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d0c:	f7ff facc 	bl	80002a8 <HAL_GetTick>
 8000d10:	1b40      	subs	r0, r0, r5
 8000d12:	2802      	cmp	r0, #2
 8000d14:	d9f5      	bls.n	8000d02 <HAL_RCC_OscConfig+0x236>
          return HAL_TIMEOUT;
 8000d16:	2003      	movs	r0, #3
 8000d18:	e0d5      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
    FlagStatus       pwrclkchanged = RESET;
 8000d1a:	2500      	movs	r5, #0
 8000d1c:	e7d4      	b.n	8000cc8 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d1e:	4a1f      	ldr	r2, [pc, #124]	; (8000d9c <HAL_RCC_OscConfig+0x2d0>)
 8000d20:	6813      	ldr	r3, [r2, #0]
 8000d22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d26:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000d28:	f7ff fabe 	bl	80002a8 <HAL_GetTick>
 8000d2c:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d2e:	4b1b      	ldr	r3, [pc, #108]	; (8000d9c <HAL_RCC_OscConfig+0x2d0>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000d36:	d1cc      	bne.n	8000cd2 <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d38:	f7ff fab6 	bl	80002a8 <HAL_GetTick>
 8000d3c:	1b80      	subs	r0, r0, r6
 8000d3e:	2864      	cmp	r0, #100	; 0x64
 8000d40:	d9f5      	bls.n	8000d2e <HAL_RCC_OscConfig+0x262>
          return HAL_TIMEOUT;
 8000d42:	2003      	movs	r0, #3
 8000d44:	e0bf      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d46:	4a12      	ldr	r2, [pc, #72]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000d48:	6a13      	ldr	r3, [r2, #32]
 8000d4a:	f043 0301 	orr.w	r3, r3, #1
 8000d4e:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d50:	68e3      	ldr	r3, [r4, #12]
 8000d52:	b37b      	cbz	r3, 8000db4 <HAL_RCC_OscConfig+0x2e8>
      tickstart = HAL_GetTick();
 8000d54:	f7ff faa8 	bl	80002a8 <HAL_GetTick>
 8000d58:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d5a:	4b0d      	ldr	r3, [pc, #52]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000d5c:	6a1b      	ldr	r3, [r3, #32]
 8000d5e:	f013 0f02 	tst.w	r3, #2
 8000d62:	d138      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x30a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d64:	f7ff faa0 	bl	80002a8 <HAL_GetTick>
 8000d68:	1b80      	subs	r0, r0, r6
 8000d6a:	f241 3388 	movw	r3, #5000	; 0x1388
 8000d6e:	4298      	cmp	r0, r3
 8000d70:	d9f3      	bls.n	8000d5a <HAL_RCC_OscConfig+0x28e>
          return HAL_TIMEOUT;
 8000d72:	2003      	movs	r0, #3
 8000d74:	e0a7      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d76:	2b05      	cmp	r3, #5
 8000d78:	d012      	beq.n	8000da0 <HAL_RCC_OscConfig+0x2d4>
 8000d7a:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <HAL_RCC_OscConfig+0x2c4>)
 8000d7c:	6a1a      	ldr	r2, [r3, #32]
 8000d7e:	f022 0201 	bic.w	r2, r2, #1
 8000d82:	621a      	str	r2, [r3, #32]
 8000d84:	6a1a      	ldr	r2, [r3, #32]
 8000d86:	f022 0204 	bic.w	r2, r2, #4
 8000d8a:	621a      	str	r2, [r3, #32]
 8000d8c:	e7e0      	b.n	8000d50 <HAL_RCC_OscConfig+0x284>
 8000d8e:	bf00      	nop
 8000d90:	40021000 	.word	0x40021000
 8000d94:	42420000 	.word	0x42420000
 8000d98:	42420480 	.word	0x42420480
 8000d9c:	40007000 	.word	0x40007000
 8000da0:	4b4c      	ldr	r3, [pc, #304]	; (8000ed4 <HAL_RCC_OscConfig+0x408>)
 8000da2:	6a1a      	ldr	r2, [r3, #32]
 8000da4:	f042 0204 	orr.w	r2, r2, #4
 8000da8:	621a      	str	r2, [r3, #32]
 8000daa:	6a1a      	ldr	r2, [r3, #32]
 8000dac:	f042 0201 	orr.w	r2, r2, #1
 8000db0:	621a      	str	r2, [r3, #32]
 8000db2:	e7cd      	b.n	8000d50 <HAL_RCC_OscConfig+0x284>
      tickstart = HAL_GetTick();
 8000db4:	f7ff fa78 	bl	80002a8 <HAL_GetTick>
 8000db8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dba:	4b46      	ldr	r3, [pc, #280]	; (8000ed4 <HAL_RCC_OscConfig+0x408>)
 8000dbc:	6a1b      	ldr	r3, [r3, #32]
 8000dbe:	f013 0f02 	tst.w	r3, #2
 8000dc2:	d008      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x30a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dc4:	f7ff fa70 	bl	80002a8 <HAL_GetTick>
 8000dc8:	1b80      	subs	r0, r0, r6
 8000dca:	f241 3388 	movw	r3, #5000	; 0x1388
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d9f3      	bls.n	8000dba <HAL_RCC_OscConfig+0x2ee>
          return HAL_TIMEOUT;
 8000dd2:	2003      	movs	r0, #3
 8000dd4:	e077      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
    if (pwrclkchanged == SET)
 8000dd6:	b9e5      	cbnz	r5, 8000e12 <HAL_RCC_OscConfig+0x346>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dd8:	69e3      	ldr	r3, [r4, #28]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d072      	beq.n	8000ec4 <HAL_RCC_OscConfig+0x3f8>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000dde:	4a3d      	ldr	r2, [pc, #244]	; (8000ed4 <HAL_RCC_OscConfig+0x408>)
 8000de0:	6852      	ldr	r2, [r2, #4]
 8000de2:	f002 020c 	and.w	r2, r2, #12
 8000de6:	2a08      	cmp	r2, #8
 8000de8:	d056      	beq.n	8000e98 <HAL_RCC_OscConfig+0x3cc>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	d017      	beq.n	8000e1e <HAL_RCC_OscConfig+0x352>
        __HAL_RCC_PLL_DISABLE();
 8000dee:	4b3a      	ldr	r3, [pc, #232]	; (8000ed8 <HAL_RCC_OscConfig+0x40c>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000df4:	f7ff fa58 	bl	80002a8 <HAL_GetTick>
 8000df8:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000dfa:	4b36      	ldr	r3, [pc, #216]	; (8000ed4 <HAL_RCC_OscConfig+0x408>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e02:	d047      	beq.n	8000e94 <HAL_RCC_OscConfig+0x3c8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e04:	f7ff fa50 	bl	80002a8 <HAL_GetTick>
 8000e08:	1b00      	subs	r0, r0, r4
 8000e0a:	2802      	cmp	r0, #2
 8000e0c:	d9f5      	bls.n	8000dfa <HAL_RCC_OscConfig+0x32e>
            return HAL_TIMEOUT;
 8000e0e:	2003      	movs	r0, #3
 8000e10:	e059      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e12:	4a30      	ldr	r2, [pc, #192]	; (8000ed4 <HAL_RCC_OscConfig+0x408>)
 8000e14:	69d3      	ldr	r3, [r2, #28]
 8000e16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e1a:	61d3      	str	r3, [r2, #28]
 8000e1c:	e7dc      	b.n	8000dd8 <HAL_RCC_OscConfig+0x30c>
        __HAL_RCC_PLL_DISABLE();
 8000e1e:	4b2e      	ldr	r3, [pc, #184]	; (8000ed8 <HAL_RCC_OscConfig+0x40c>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e24:	f7ff fa40 	bl	80002a8 <HAL_GetTick>
 8000e28:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e2a:	4b2a      	ldr	r3, [pc, #168]	; (8000ed4 <HAL_RCC_OscConfig+0x408>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e32:	d006      	beq.n	8000e42 <HAL_RCC_OscConfig+0x376>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e34:	f7ff fa38 	bl	80002a8 <HAL_GetTick>
 8000e38:	1b40      	subs	r0, r0, r5
 8000e3a:	2802      	cmp	r0, #2
 8000e3c:	d9f5      	bls.n	8000e2a <HAL_RCC_OscConfig+0x35e>
            return HAL_TIMEOUT;
 8000e3e:	2003      	movs	r0, #3
 8000e40:	e041      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e42:	6a23      	ldr	r3, [r4, #32]
 8000e44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e48:	d01a      	beq.n	8000e80 <HAL_RCC_OscConfig+0x3b4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e4a:	4922      	ldr	r1, [pc, #136]	; (8000ed4 <HAL_RCC_OscConfig+0x408>)
 8000e4c:	684b      	ldr	r3, [r1, #4]
 8000e4e:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8000e52:	6a22      	ldr	r2, [r4, #32]
 8000e54:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000e56:	4302      	orrs	r2, r0
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e5c:	4b1e      	ldr	r3, [pc, #120]	; (8000ed8 <HAL_RCC_OscConfig+0x40c>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e62:	f7ff fa21 	bl	80002a8 <HAL_GetTick>
 8000e66:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e68:	4b1a      	ldr	r3, [pc, #104]	; (8000ed4 <HAL_RCC_OscConfig+0x408>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e70:	d10e      	bne.n	8000e90 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e72:	f7ff fa19 	bl	80002a8 <HAL_GetTick>
 8000e76:	1b00      	subs	r0, r0, r4
 8000e78:	2802      	cmp	r0, #2
 8000e7a:	d9f5      	bls.n	8000e68 <HAL_RCC_OscConfig+0x39c>
            return HAL_TIMEOUT;
 8000e7c:	2003      	movs	r0, #3
 8000e7e:	e022      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e80:	4a14      	ldr	r2, [pc, #80]	; (8000ed4 <HAL_RCC_OscConfig+0x408>)
 8000e82:	6853      	ldr	r3, [r2, #4]
 8000e84:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000e88:	68a1      	ldr	r1, [r4, #8]
 8000e8a:	430b      	orrs	r3, r1
 8000e8c:	6053      	str	r3, [r2, #4]
 8000e8e:	e7dc      	b.n	8000e4a <HAL_RCC_OscConfig+0x37e>
  return HAL_OK;
 8000e90:	2000      	movs	r0, #0
 8000e92:	e018      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
 8000e94:	2000      	movs	r0, #0
 8000e96:	e016      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d016      	beq.n	8000eca <HAL_RCC_OscConfig+0x3fe>
        pll_config = RCC->CFGR;
 8000e9c:	4b0d      	ldr	r3, [pc, #52]	; (8000ed4 <HAL_RCC_OscConfig+0x408>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ea0:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8000ea4:	6a22      	ldr	r2, [r4, #32]
 8000ea6:	4291      	cmp	r1, r2
 8000ea8:	d001      	beq.n	8000eae <HAL_RCC_OscConfig+0x3e2>
          return HAL_ERROR;
 8000eaa:	2001      	movs	r0, #1
 8000eac:	e00b      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000eae:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000eb2:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d00a      	beq.n	8000ece <HAL_RCC_OscConfig+0x402>
          return HAL_ERROR;
 8000eb8:	2001      	movs	r0, #1
 8000eba:	e004      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
    return HAL_ERROR;
 8000ebc:	2001      	movs	r0, #1
}
 8000ebe:	4770      	bx	lr
        return HAL_ERROR;
 8000ec0:	2001      	movs	r0, #1
 8000ec2:	e000      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
  return HAL_OK;
 8000ec4:	2000      	movs	r0, #0
}
 8000ec6:	b002      	add	sp, #8
 8000ec8:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8000eca:	2001      	movs	r0, #1
 8000ecc:	e7fb      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
  return HAL_OK;
 8000ece:	2000      	movs	r0, #0
 8000ed0:	e7f9      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3fa>
 8000ed2:	bf00      	nop
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	42420060 	.word	0x42420060

08000edc <HAL_RCC_GetSysClockFreq>:
{
 8000edc:	b410      	push	{r4}
 8000ede:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000ee0:	4c16      	ldr	r4, [pc, #88]	; (8000f3c <HAL_RCC_GetSysClockFreq+0x60>)
 8000ee2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ee6:	f10d 0c18 	add.w	ip, sp, #24
 8000eea:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000eee:	8a23      	ldrh	r3, [r4, #16]
 8000ef0:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8000ef4:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <HAL_RCC_GetSysClockFreq+0x64>)
 8000ef6:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000ef8:	f003 020c 	and.w	r2, r3, #12
 8000efc:	2a08      	cmp	r2, #8
 8000efe:	d11a      	bne.n	8000f36 <HAL_RCC_GetSysClockFreq+0x5a>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f00:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000f04:	4462      	add	r2, ip
 8000f06:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f0a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000f0e:	d105      	bne.n	8000f1c <HAL_RCC_GetSysClockFreq+0x40>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f10:	480c      	ldr	r0, [pc, #48]	; (8000f44 <HAL_RCC_GetSysClockFreq+0x68>)
 8000f12:	fb00 f002 	mul.w	r0, r0, r2
}
 8000f16:	b007      	add	sp, #28
 8000f18:	bc10      	pop	{r4}
 8000f1a:	4770      	bx	lr
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f1c:	4b08      	ldr	r3, [pc, #32]	; (8000f40 <HAL_RCC_GetSysClockFreq+0x64>)
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8000f24:	4463      	add	r3, ip
 8000f26:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f2a:	4807      	ldr	r0, [pc, #28]	; (8000f48 <HAL_RCC_GetSysClockFreq+0x6c>)
 8000f2c:	fb00 f002 	mul.w	r0, r0, r2
 8000f30:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f34:	e7ef      	b.n	8000f16 <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = HSE_VALUE;
 8000f36:	4804      	ldr	r0, [pc, #16]	; (8000f48 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 8000f38:	e7ed      	b.n	8000f16 <HAL_RCC_GetSysClockFreq+0x3a>
 8000f3a:	bf00      	nop
 8000f3c:	080020ec 	.word	0x080020ec
 8000f40:	40021000 	.word	0x40021000
 8000f44:	003d0900 	.word	0x003d0900
 8000f48:	007a1200 	.word	0x007a1200

08000f4c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8000f4c:	2800      	cmp	r0, #0
 8000f4e:	f000 80a3 	beq.w	8001098 <HAL_RCC_ClockConfig+0x14c>
{
 8000f52:	b570      	push	{r4, r5, r6, lr}
 8000f54:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f56:	4b52      	ldr	r3, [pc, #328]	; (80010a0 <HAL_RCC_ClockConfig+0x154>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d20c      	bcs.n	8000f7c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f62:	4a4f      	ldr	r2, [pc, #316]	; (80010a0 <HAL_RCC_ClockConfig+0x154>)
 8000f64:	6813      	ldr	r3, [r2, #0]
 8000f66:	f023 0307 	bic.w	r3, r3, #7
 8000f6a:	430b      	orrs	r3, r1
 8000f6c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f6e:	6813      	ldr	r3, [r2, #0]
 8000f70:	f003 0307 	and.w	r3, r3, #7
 8000f74:	428b      	cmp	r3, r1
 8000f76:	d001      	beq.n	8000f7c <HAL_RCC_ClockConfig+0x30>
    return HAL_ERROR;
 8000f78:	2001      	movs	r0, #1
}
 8000f7a:	bd70      	pop	{r4, r5, r6, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f7c:	6823      	ldr	r3, [r4, #0]
 8000f7e:	f013 0f02 	tst.w	r3, #2
 8000f82:	d017      	beq.n	8000fb4 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f84:	f013 0f04 	tst.w	r3, #4
 8000f88:	d004      	beq.n	8000f94 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f8a:	4a46      	ldr	r2, [pc, #280]	; (80010a4 <HAL_RCC_ClockConfig+0x158>)
 8000f8c:	6853      	ldr	r3, [r2, #4]
 8000f8e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000f92:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f94:	6823      	ldr	r3, [r4, #0]
 8000f96:	f013 0f08 	tst.w	r3, #8
 8000f9a:	d004      	beq.n	8000fa6 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f9c:	4a41      	ldr	r2, [pc, #260]	; (80010a4 <HAL_RCC_ClockConfig+0x158>)
 8000f9e:	6853      	ldr	r3, [r2, #4]
 8000fa0:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000fa4:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fa6:	4a3f      	ldr	r2, [pc, #252]	; (80010a4 <HAL_RCC_ClockConfig+0x158>)
 8000fa8:	6853      	ldr	r3, [r2, #4]
 8000faa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000fae:	68a0      	ldr	r0, [r4, #8]
 8000fb0:	4303      	orrs	r3, r0
 8000fb2:	6053      	str	r3, [r2, #4]
 8000fb4:	460d      	mov	r5, r1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fb6:	6823      	ldr	r3, [r4, #0]
 8000fb8:	f013 0f01 	tst.w	r3, #1
 8000fbc:	d031      	beq.n	8001022 <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fbe:	6863      	ldr	r3, [r4, #4]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d020      	beq.n	8001006 <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d025      	beq.n	8001014 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fc8:	4a36      	ldr	r2, [pc, #216]	; (80010a4 <HAL_RCC_ClockConfig+0x158>)
 8000fca:	6812      	ldr	r2, [r2, #0]
 8000fcc:	f012 0f02 	tst.w	r2, #2
 8000fd0:	d064      	beq.n	800109c <HAL_RCC_ClockConfig+0x150>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fd2:	4934      	ldr	r1, [pc, #208]	; (80010a4 <HAL_RCC_ClockConfig+0x158>)
 8000fd4:	684a      	ldr	r2, [r1, #4]
 8000fd6:	f022 0203 	bic.w	r2, r2, #3
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8000fde:	f7ff f963 	bl	80002a8 <HAL_GetTick>
 8000fe2:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fe4:	4b2f      	ldr	r3, [pc, #188]	; (80010a4 <HAL_RCC_ClockConfig+0x158>)
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f003 030c 	and.w	r3, r3, #12
 8000fec:	6862      	ldr	r2, [r4, #4]
 8000fee:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000ff2:	d016      	beq.n	8001022 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ff4:	f7ff f958 	bl	80002a8 <HAL_GetTick>
 8000ff8:	1b80      	subs	r0, r0, r6
 8000ffa:	f241 3388 	movw	r3, #5000	; 0x1388
 8000ffe:	4298      	cmp	r0, r3
 8001000:	d9f0      	bls.n	8000fe4 <HAL_RCC_ClockConfig+0x98>
        return HAL_TIMEOUT;
 8001002:	2003      	movs	r0, #3
 8001004:	e7b9      	b.n	8000f7a <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001006:	4a27      	ldr	r2, [pc, #156]	; (80010a4 <HAL_RCC_ClockConfig+0x158>)
 8001008:	6812      	ldr	r2, [r2, #0]
 800100a:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800100e:	d1e0      	bne.n	8000fd2 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8001010:	2001      	movs	r0, #1
 8001012:	e7b2      	b.n	8000f7a <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001014:	4a23      	ldr	r2, [pc, #140]	; (80010a4 <HAL_RCC_ClockConfig+0x158>)
 8001016:	6812      	ldr	r2, [r2, #0]
 8001018:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800101c:	d1d9      	bne.n	8000fd2 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 800101e:	2001      	movs	r0, #1
 8001020:	e7ab      	b.n	8000f7a <HAL_RCC_ClockConfig+0x2e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001022:	4b1f      	ldr	r3, [pc, #124]	; (80010a0 <HAL_RCC_ClockConfig+0x154>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f003 0307 	and.w	r3, r3, #7
 800102a:	42ab      	cmp	r3, r5
 800102c:	d90c      	bls.n	8001048 <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800102e:	4a1c      	ldr	r2, [pc, #112]	; (80010a0 <HAL_RCC_ClockConfig+0x154>)
 8001030:	6813      	ldr	r3, [r2, #0]
 8001032:	f023 0307 	bic.w	r3, r3, #7
 8001036:	432b      	orrs	r3, r5
 8001038:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800103a:	6813      	ldr	r3, [r2, #0]
 800103c:	f003 0307 	and.w	r3, r3, #7
 8001040:	42ab      	cmp	r3, r5
 8001042:	d001      	beq.n	8001048 <HAL_RCC_ClockConfig+0xfc>
    return HAL_ERROR;
 8001044:	2001      	movs	r0, #1
 8001046:	e798      	b.n	8000f7a <HAL_RCC_ClockConfig+0x2e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001048:	6823      	ldr	r3, [r4, #0]
 800104a:	f013 0f04 	tst.w	r3, #4
 800104e:	d006      	beq.n	800105e <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001050:	4a14      	ldr	r2, [pc, #80]	; (80010a4 <HAL_RCC_ClockConfig+0x158>)
 8001052:	6853      	ldr	r3, [r2, #4]
 8001054:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001058:	68e1      	ldr	r1, [r4, #12]
 800105a:	430b      	orrs	r3, r1
 800105c:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800105e:	6823      	ldr	r3, [r4, #0]
 8001060:	f013 0f08 	tst.w	r3, #8
 8001064:	d007      	beq.n	8001076 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001066:	4a0f      	ldr	r2, [pc, #60]	; (80010a4 <HAL_RCC_ClockConfig+0x158>)
 8001068:	6853      	ldr	r3, [r2, #4]
 800106a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800106e:	6921      	ldr	r1, [r4, #16]
 8001070:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001074:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001076:	f7ff ff31 	bl	8000edc <HAL_RCC_GetSysClockFreq>
 800107a:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <HAL_RCC_ClockConfig+0x158>)
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001082:	4a09      	ldr	r2, [pc, #36]	; (80010a8 <HAL_RCC_ClockConfig+0x15c>)
 8001084:	5cd3      	ldrb	r3, [r2, r3]
 8001086:	40d8      	lsrs	r0, r3
 8001088:	4b08      	ldr	r3, [pc, #32]	; (80010ac <HAL_RCC_ClockConfig+0x160>)
 800108a:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800108c:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <HAL_RCC_ClockConfig+0x164>)
 800108e:	6818      	ldr	r0, [r3, #0]
 8001090:	f7ff f8c8 	bl	8000224 <HAL_InitTick>
  return HAL_OK;
 8001094:	2000      	movs	r0, #0
 8001096:	e770      	b.n	8000f7a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8001098:	2001      	movs	r0, #1
}
 800109a:	4770      	bx	lr
        return HAL_ERROR;
 800109c:	2001      	movs	r0, #1
 800109e:	e76c      	b.n	8000f7a <HAL_RCC_ClockConfig+0x2e>
 80010a0:	40022000 	.word	0x40022000
 80010a4:	40021000 	.word	0x40021000
 80010a8:	08002100 	.word	0x08002100
 80010ac:	20000008 	.word	0x20000008
 80010b0:	20000004 	.word	0x20000004

080010b4 <HAL_RCC_GetHCLKFreq>:
}
 80010b4:	4b01      	ldr	r3, [pc, #4]	; (80010bc <HAL_RCC_GetHCLKFreq+0x8>)
 80010b6:	6818      	ldr	r0, [r3, #0]
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	20000008 	.word	0x20000008

080010c0 <HAL_RCC_GetPCLK1Freq>:
{
 80010c0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80010c2:	f7ff fff7 	bl	80010b4 <HAL_RCC_GetHCLKFreq>
 80010c6:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80010ce:	4a03      	ldr	r2, [pc, #12]	; (80010dc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80010d0:	5cd3      	ldrb	r3, [r2, r3]
}
 80010d2:	40d8      	lsrs	r0, r3
 80010d4:	bd08      	pop	{r3, pc}
 80010d6:	bf00      	nop
 80010d8:	40021000 	.word	0x40021000
 80010dc:	08002110 	.word	0x08002110

080010e0 <HAL_RCC_GetPCLK2Freq>:
{
 80010e0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80010e2:	f7ff ffe7 	bl	80010b4 <HAL_RCC_GetHCLKFreq>
 80010e6:	4b04      	ldr	r3, [pc, #16]	; (80010f8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80010ee:	4a03      	ldr	r2, [pc, #12]	; (80010fc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80010f0:	5cd3      	ldrb	r3, [r2, r3]
}
 80010f2:	40d8      	lsrs	r0, r3
 80010f4:	bd08      	pop	{r3, pc}
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000
 80010fc:	08002110 	.word	0x08002110

08001100 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001100:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001102:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001104:	6a04      	ldr	r4, [r0, #32]
 8001106:	f024 0401 	bic.w	r4, r4, #1
 800110a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800110c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800110e:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001112:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001116:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800111a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800111c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800111e:	6203      	str	r3, [r0, #32]
}
 8001120:	bc10      	pop	{r4}
 8001122:	4770      	bx	lr

08001124 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001124:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001126:	6a03      	ldr	r3, [r0, #32]
 8001128:	f023 0310 	bic.w	r3, r3, #16
 800112c:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800112e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001130:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001132:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001136:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800113a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800113e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001142:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001144:	6203      	str	r3, [r0, #32]
}
 8001146:	bc10      	pop	{r4}
 8001148:	4770      	bx	lr

0800114a <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800114a:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800114c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001150:	4319      	orrs	r1, r3
 8001152:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001156:	6081      	str	r1, [r0, #8]
}
 8001158:	4770      	bx	lr

0800115a <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800115a:	6802      	ldr	r2, [r0, #0]
 800115c:	68d3      	ldr	r3, [r2, #12]
 800115e:	f043 0301 	orr.w	r3, r3, #1
 8001162:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001164:	6802      	ldr	r2, [r0, #0]
 8001166:	6893      	ldr	r3, [r2, #8]
 8001168:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800116c:	2b06      	cmp	r3, #6
 800116e:	d003      	beq.n	8001178 <HAL_TIM_Base_Start_IT+0x1e>
    __HAL_TIM_ENABLE(htim);
 8001170:	6813      	ldr	r3, [r2, #0]
 8001172:	f043 0301 	orr.w	r3, r3, #1
 8001176:	6013      	str	r3, [r2, #0]
}
 8001178:	2000      	movs	r0, #0
 800117a:	4770      	bx	lr

0800117c <HAL_TIM_OC_DelayElapsedCallback>:
}
 800117c:	4770      	bx	lr

0800117e <HAL_TIM_IC_CaptureCallback>:
}
 800117e:	4770      	bx	lr

08001180 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8001180:	4770      	bx	lr

08001182 <HAL_TIM_TriggerCallback>:
}
 8001182:	4770      	bx	lr

08001184 <HAL_TIM_IRQHandler>:
{
 8001184:	b510      	push	{r4, lr}
 8001186:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001188:	6803      	ldr	r3, [r0, #0]
 800118a:	691a      	ldr	r2, [r3, #16]
 800118c:	f012 0f02 	tst.w	r2, #2
 8001190:	d011      	beq.n	80011b6 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001192:	68da      	ldr	r2, [r3, #12]
 8001194:	f012 0f02 	tst.w	r2, #2
 8001198:	d00d      	beq.n	80011b6 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800119a:	f06f 0202 	mvn.w	r2, #2
 800119e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80011a0:	2301      	movs	r3, #1
 80011a2:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80011a4:	6803      	ldr	r3, [r0, #0]
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	f013 0f03 	tst.w	r3, #3
 80011ac:	d070      	beq.n	8001290 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 80011ae:	f7ff ffe6 	bl	800117e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80011b2:	2300      	movs	r3, #0
 80011b4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80011b6:	6823      	ldr	r3, [r4, #0]
 80011b8:	691a      	ldr	r2, [r3, #16]
 80011ba:	f012 0f04 	tst.w	r2, #4
 80011be:	d012      	beq.n	80011e6 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80011c0:	68da      	ldr	r2, [r3, #12]
 80011c2:	f012 0f04 	tst.w	r2, #4
 80011c6:	d00e      	beq.n	80011e6 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80011c8:	f06f 0204 	mvn.w	r2, #4
 80011cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80011ce:	2302      	movs	r3, #2
 80011d0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80011d2:	6823      	ldr	r3, [r4, #0]
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	f413 7f40 	tst.w	r3, #768	; 0x300
 80011da:	d05f      	beq.n	800129c <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 80011dc:	4620      	mov	r0, r4
 80011de:	f7ff ffce 	bl	800117e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80011e2:	2300      	movs	r3, #0
 80011e4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80011e6:	6823      	ldr	r3, [r4, #0]
 80011e8:	691a      	ldr	r2, [r3, #16]
 80011ea:	f012 0f08 	tst.w	r2, #8
 80011ee:	d012      	beq.n	8001216 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	f012 0f08 	tst.w	r2, #8
 80011f6:	d00e      	beq.n	8001216 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80011f8:	f06f 0208 	mvn.w	r2, #8
 80011fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80011fe:	2304      	movs	r3, #4
 8001200:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001202:	6823      	ldr	r3, [r4, #0]
 8001204:	69db      	ldr	r3, [r3, #28]
 8001206:	f013 0f03 	tst.w	r3, #3
 800120a:	d04e      	beq.n	80012aa <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 800120c:	4620      	mov	r0, r4
 800120e:	f7ff ffb6 	bl	800117e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001212:	2300      	movs	r3, #0
 8001214:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001216:	6823      	ldr	r3, [r4, #0]
 8001218:	691a      	ldr	r2, [r3, #16]
 800121a:	f012 0f10 	tst.w	r2, #16
 800121e:	d012      	beq.n	8001246 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001220:	68da      	ldr	r2, [r3, #12]
 8001222:	f012 0f10 	tst.w	r2, #16
 8001226:	d00e      	beq.n	8001246 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001228:	f06f 0210 	mvn.w	r2, #16
 800122c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800122e:	2308      	movs	r3, #8
 8001230:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001232:	6823      	ldr	r3, [r4, #0]
 8001234:	69db      	ldr	r3, [r3, #28]
 8001236:	f413 7f40 	tst.w	r3, #768	; 0x300
 800123a:	d03d      	beq.n	80012b8 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 800123c:	4620      	mov	r0, r4
 800123e:	f7ff ff9e 	bl	800117e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001242:	2300      	movs	r3, #0
 8001244:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001246:	6823      	ldr	r3, [r4, #0]
 8001248:	691a      	ldr	r2, [r3, #16]
 800124a:	f012 0f01 	tst.w	r2, #1
 800124e:	d003      	beq.n	8001258 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001250:	68da      	ldr	r2, [r3, #12]
 8001252:	f012 0f01 	tst.w	r2, #1
 8001256:	d136      	bne.n	80012c6 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001258:	6823      	ldr	r3, [r4, #0]
 800125a:	691a      	ldr	r2, [r3, #16]
 800125c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001260:	d003      	beq.n	800126a <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001262:	68da      	ldr	r2, [r3, #12]
 8001264:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001268:	d134      	bne.n	80012d4 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800126a:	6823      	ldr	r3, [r4, #0]
 800126c:	691a      	ldr	r2, [r3, #16]
 800126e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001272:	d003      	beq.n	800127c <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001274:	68da      	ldr	r2, [r3, #12]
 8001276:	f012 0f40 	tst.w	r2, #64	; 0x40
 800127a:	d132      	bne.n	80012e2 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800127c:	6823      	ldr	r3, [r4, #0]
 800127e:	691a      	ldr	r2, [r3, #16]
 8001280:	f012 0f20 	tst.w	r2, #32
 8001284:	d003      	beq.n	800128e <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001286:	68da      	ldr	r2, [r3, #12]
 8001288:	f012 0f20 	tst.w	r2, #32
 800128c:	d130      	bne.n	80012f0 <HAL_TIM_IRQHandler+0x16c>
}
 800128e:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001290:	f7ff ff74 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001294:	4620      	mov	r0, r4
 8001296:	f7ff ff73 	bl	8001180 <HAL_TIM_PWM_PulseFinishedCallback>
 800129a:	e78a      	b.n	80011b2 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800129c:	4620      	mov	r0, r4
 800129e:	f7ff ff6d 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80012a2:	4620      	mov	r0, r4
 80012a4:	f7ff ff6c 	bl	8001180 <HAL_TIM_PWM_PulseFinishedCallback>
 80012a8:	e79b      	b.n	80011e2 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80012aa:	4620      	mov	r0, r4
 80012ac:	f7ff ff66 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80012b0:	4620      	mov	r0, r4
 80012b2:	f7ff ff65 	bl	8001180 <HAL_TIM_PWM_PulseFinishedCallback>
 80012b6:	e7ac      	b.n	8001212 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80012b8:	4620      	mov	r0, r4
 80012ba:	f7ff ff5f 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80012be:	4620      	mov	r0, r4
 80012c0:	f7ff ff5e 	bl	8001180 <HAL_TIM_PWM_PulseFinishedCallback>
 80012c4:	e7bd      	b.n	8001242 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80012c6:	f06f 0201 	mvn.w	r2, #1
 80012ca:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80012cc:	4620      	mov	r0, r4
 80012ce:	f000 fd4f 	bl	8001d70 <HAL_TIM_PeriodElapsedCallback>
 80012d2:	e7c1      	b.n	8001258 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80012d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80012d8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80012da:	4620      	mov	r0, r4
 80012dc:	f000 f911 	bl	8001502 <HAL_TIMEx_BreakCallback>
 80012e0:	e7c3      	b.n	800126a <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80012e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80012e6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80012e8:	4620      	mov	r0, r4
 80012ea:	f7ff ff4a 	bl	8001182 <HAL_TIM_TriggerCallback>
 80012ee:	e7c5      	b.n	800127c <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80012f0:	f06f 0220 	mvn.w	r2, #32
 80012f4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80012f6:	4620      	mov	r0, r4
 80012f8:	f000 f902 	bl	8001500 <HAL_TIMEx_CommutCallback>
}
 80012fc:	e7c7      	b.n	800128e <HAL_TIM_IRQHandler+0x10a>
	...

08001300 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8001300:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001302:	4a24      	ldr	r2, [pc, #144]	; (8001394 <TIM_Base_SetConfig+0x94>)
 8001304:	4290      	cmp	r0, r2
 8001306:	d012      	beq.n	800132e <TIM_Base_SetConfig+0x2e>
 8001308:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800130c:	4290      	cmp	r0, r2
 800130e:	d00e      	beq.n	800132e <TIM_Base_SetConfig+0x2e>
 8001310:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001314:	d00b      	beq.n	800132e <TIM_Base_SetConfig+0x2e>
 8001316:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800131a:	4290      	cmp	r0, r2
 800131c:	d007      	beq.n	800132e <TIM_Base_SetConfig+0x2e>
 800131e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001322:	4290      	cmp	r0, r2
 8001324:	d003      	beq.n	800132e <TIM_Base_SetConfig+0x2e>
 8001326:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800132a:	4290      	cmp	r0, r2
 800132c:	d103      	bne.n	8001336 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800132e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001332:	684a      	ldr	r2, [r1, #4]
 8001334:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001336:	4a17      	ldr	r2, [pc, #92]	; (8001394 <TIM_Base_SetConfig+0x94>)
 8001338:	4290      	cmp	r0, r2
 800133a:	d012      	beq.n	8001362 <TIM_Base_SetConfig+0x62>
 800133c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001340:	4290      	cmp	r0, r2
 8001342:	d00e      	beq.n	8001362 <TIM_Base_SetConfig+0x62>
 8001344:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001348:	d00b      	beq.n	8001362 <TIM_Base_SetConfig+0x62>
 800134a:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800134e:	4290      	cmp	r0, r2
 8001350:	d007      	beq.n	8001362 <TIM_Base_SetConfig+0x62>
 8001352:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001356:	4290      	cmp	r0, r2
 8001358:	d003      	beq.n	8001362 <TIM_Base_SetConfig+0x62>
 800135a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800135e:	4290      	cmp	r0, r2
 8001360:	d103      	bne.n	800136a <TIM_Base_SetConfig+0x6a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001362:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001366:	68ca      	ldr	r2, [r1, #12]
 8001368:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800136a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800136e:	694a      	ldr	r2, [r1, #20]
 8001370:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001372:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001374:	688b      	ldr	r3, [r1, #8]
 8001376:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001378:	680b      	ldr	r3, [r1, #0]
 800137a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <TIM_Base_SetConfig+0x94>)
 800137e:	4298      	cmp	r0, r3
 8001380:	d003      	beq.n	800138a <TIM_Base_SetConfig+0x8a>
 8001382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001386:	4298      	cmp	r0, r3
 8001388:	d101      	bne.n	800138e <TIM_Base_SetConfig+0x8e>
    TIMx->RCR = Structure->RepetitionCounter;
 800138a:	690b      	ldr	r3, [r1, #16]
 800138c:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800138e:	2301      	movs	r3, #1
 8001390:	6143      	str	r3, [r0, #20]
}
 8001392:	4770      	bx	lr
 8001394:	40012c00 	.word	0x40012c00

08001398 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8001398:	b1a8      	cbz	r0, 80013c6 <HAL_TIM_Base_Init+0x2e>
{
 800139a:	b510      	push	{r4, lr}
 800139c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800139e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80013a2:	b15b      	cbz	r3, 80013bc <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80013a4:	2302      	movs	r3, #2
 80013a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80013aa:	1d21      	adds	r1, r4, #4
 80013ac:	6820      	ldr	r0, [r4, #0]
 80013ae:	f7ff ffa7 	bl	8001300 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80013b2:	2301      	movs	r3, #1
 80013b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80013b8:	2000      	movs	r0, #0
}
 80013ba:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80013bc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80013c0:	f000 fd32 	bl	8001e28 <HAL_TIM_Base_MspInit>
 80013c4:	e7ee      	b.n	80013a4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80013c6:	2001      	movs	r0, #1
}
 80013c8:	4770      	bx	lr

080013ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80013ca:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80013cc:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80013ce:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80013d2:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80013d6:	430b      	orrs	r3, r1
 80013d8:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80013da:	6083      	str	r3, [r0, #8]
}
 80013dc:	bc10      	pop	{r4}
 80013de:	4770      	bx	lr

080013e0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80013e0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d066      	beq.n	80014b6 <HAL_TIM_ConfigClockSource+0xd6>
{
 80013e8:	b510      	push	{r4, lr}
 80013ea:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80013ec:	2301      	movs	r3, #1
 80013ee:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80013f2:	2302      	movs	r3, #2
 80013f4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80013f8:	6802      	ldr	r2, [r0, #0]
 80013fa:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80013fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001400:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001404:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8001406:	680b      	ldr	r3, [r1, #0]
 8001408:	2b40      	cmp	r3, #64	; 0x40
 800140a:	d04a      	beq.n	80014a2 <HAL_TIM_ConfigClockSource+0xc2>
 800140c:	d913      	bls.n	8001436 <HAL_TIM_ConfigClockSource+0x56>
 800140e:	2b60      	cmp	r3, #96	; 0x60
 8001410:	d03d      	beq.n	800148e <HAL_TIM_ConfigClockSource+0xae>
 8001412:	d91e      	bls.n	8001452 <HAL_TIM_ConfigClockSource+0x72>
 8001414:	2b70      	cmp	r3, #112	; 0x70
 8001416:	d028      	beq.n	800146a <HAL_TIM_ConfigClockSource+0x8a>
 8001418:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800141c:	d130      	bne.n	8001480 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 800141e:	68cb      	ldr	r3, [r1, #12]
 8001420:	684a      	ldr	r2, [r1, #4]
 8001422:	6889      	ldr	r1, [r1, #8]
 8001424:	6800      	ldr	r0, [r0, #0]
 8001426:	f7ff ffd0 	bl	80013ca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800142a:	6822      	ldr	r2, [r4, #0]
 800142c:	6893      	ldr	r3, [r2, #8]
 800142e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001432:	6093      	str	r3, [r2, #8]
      break;
 8001434:	e024      	b.n	8001480 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8001436:	2b10      	cmp	r3, #16
 8001438:	d006      	beq.n	8001448 <HAL_TIM_ConfigClockSource+0x68>
 800143a:	d904      	bls.n	8001446 <HAL_TIM_ConfigClockSource+0x66>
 800143c:	2b20      	cmp	r3, #32
 800143e:	d003      	beq.n	8001448 <HAL_TIM_ConfigClockSource+0x68>
 8001440:	2b30      	cmp	r3, #48	; 0x30
 8001442:	d001      	beq.n	8001448 <HAL_TIM_ConfigClockSource+0x68>
 8001444:	e01c      	b.n	8001480 <HAL_TIM_ConfigClockSource+0xa0>
 8001446:	b9db      	cbnz	r3, 8001480 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001448:	4619      	mov	r1, r3
 800144a:	6820      	ldr	r0, [r4, #0]
 800144c:	f7ff fe7d 	bl	800114a <TIM_ITRx_SetConfig>
      break;
 8001450:	e016      	b.n	8001480 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8001452:	2b50      	cmp	r3, #80	; 0x50
 8001454:	d114      	bne.n	8001480 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001456:	68ca      	ldr	r2, [r1, #12]
 8001458:	6849      	ldr	r1, [r1, #4]
 800145a:	6800      	ldr	r0, [r0, #0]
 800145c:	f7ff fe50 	bl	8001100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001460:	2150      	movs	r1, #80	; 0x50
 8001462:	6820      	ldr	r0, [r4, #0]
 8001464:	f7ff fe71 	bl	800114a <TIM_ITRx_SetConfig>
      break;
 8001468:	e00a      	b.n	8001480 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 800146a:	68cb      	ldr	r3, [r1, #12]
 800146c:	684a      	ldr	r2, [r1, #4]
 800146e:	6889      	ldr	r1, [r1, #8]
 8001470:	6800      	ldr	r0, [r0, #0]
 8001472:	f7ff ffaa 	bl	80013ca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001476:	6822      	ldr	r2, [r4, #0]
 8001478:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800147a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800147e:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8001480:	2301      	movs	r3, #1
 8001482:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001486:	2000      	movs	r0, #0
 8001488:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800148c:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 800148e:	68ca      	ldr	r2, [r1, #12]
 8001490:	6849      	ldr	r1, [r1, #4]
 8001492:	6800      	ldr	r0, [r0, #0]
 8001494:	f7ff fe46 	bl	8001124 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001498:	2160      	movs	r1, #96	; 0x60
 800149a:	6820      	ldr	r0, [r4, #0]
 800149c:	f7ff fe55 	bl	800114a <TIM_ITRx_SetConfig>
      break;
 80014a0:	e7ee      	b.n	8001480 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80014a2:	68ca      	ldr	r2, [r1, #12]
 80014a4:	6849      	ldr	r1, [r1, #4]
 80014a6:	6800      	ldr	r0, [r0, #0]
 80014a8:	f7ff fe2a 	bl	8001100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80014ac:	2140      	movs	r1, #64	; 0x40
 80014ae:	6820      	ldr	r0, [r4, #0]
 80014b0:	f7ff fe4b 	bl	800114a <TIM_ITRx_SetConfig>
      break;
 80014b4:	e7e4      	b.n	8001480 <HAL_TIM_ConfigClockSource+0xa0>
  __HAL_LOCK(htim);
 80014b6:	2002      	movs	r0, #2
}
 80014b8:	4770      	bx	lr

080014ba <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80014ba:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d01c      	beq.n	80014fc <HAL_TIMEx_MasterConfigSynchronization+0x42>
{
 80014c2:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 80014c4:	2601      	movs	r6, #1
 80014c6:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014ca:	2302      	movs	r3, #2
 80014cc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80014d0:	6802      	ldr	r2, [r0, #0]
 80014d2:	6855      	ldr	r5, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80014d4:	6893      	ldr	r3, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80014d6:	f025 0570 	bic.w	r5, r5, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80014da:	680c      	ldr	r4, [r1, #0]
 80014dc:	432c      	orrs	r4, r5

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80014de:	f023 0580 	bic.w	r5, r3, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80014e2:	684b      	ldr	r3, [r1, #4]
 80014e4:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80014e6:	6054      	str	r4, [r2, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80014e8:	6802      	ldr	r2, [r0, #0]
 80014ea:	6093      	str	r3, [r2, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80014ec:	f880 603d 	strb.w	r6, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80014f0:	2300      	movs	r3, #0
 80014f2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80014f6:	4618      	mov	r0, r3
}
 80014f8:	bc70      	pop	{r4, r5, r6}
 80014fa:	4770      	bx	lr
  __HAL_LOCK(htim);
 80014fc:	2002      	movs	r0, #2
}
 80014fe:	4770      	bx	lr

08001500 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001500:	4770      	bx	lr

08001502 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001502:	4770      	bx	lr

08001504 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001504:	6802      	ldr	r2, [r0, #0]
 8001506:	68d3      	ldr	r3, [r2, #12]
 8001508:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800150c:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800150e:	6802      	ldr	r2, [r0, #0]
 8001510:	6953      	ldr	r3, [r2, #20]
 8001512:	f023 0301 	bic.w	r3, r3, #1
 8001516:	6153      	str	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001518:	2320      	movs	r3, #32
 800151a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 800151e:	4770      	bx	lr

08001520 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001520:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001524:	b2db      	uxtb	r3, r3
 8001526:	2b21      	cmp	r3, #33	; 0x21
 8001528:	d12a      	bne.n	8001580 <UART_Transmit_IT+0x60>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800152a:	6883      	ldr	r3, [r0, #8]
 800152c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001530:	d016      	beq.n	8001560 <UART_Transmit_IT+0x40>
        huart->pTxBuffPtr += 1U;
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001532:	6a03      	ldr	r3, [r0, #32]
 8001534:	1c5a      	adds	r2, r3, #1
 8001536:	6202      	str	r2, [r0, #32]
 8001538:	781a      	ldrb	r2, [r3, #0]
 800153a:	6803      	ldr	r3, [r0, #0]
 800153c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800153e:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8001540:	3b01      	subs	r3, #1
 8001542:	b29b      	uxth	r3, r3
 8001544:	84c3      	strh	r3, [r0, #38]	; 0x26
 8001546:	b9eb      	cbnz	r3, 8001584 <UART_Transmit_IT+0x64>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001548:	6802      	ldr	r2, [r0, #0]
 800154a:	68d3      	ldr	r3, [r2, #12]
 800154c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001550:	60d3      	str	r3, [r2, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001552:	6802      	ldr	r2, [r0, #0]
 8001554:	68d3      	ldr	r3, [r2, #12]
 8001556:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800155a:	60d3      	str	r3, [r2, #12]
    }
    return HAL_OK;
 800155c:	2000      	movs	r0, #0
 800155e:	4770      	bx	lr
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001560:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001562:	881b      	ldrh	r3, [r3, #0]
 8001564:	6802      	ldr	r2, [r0, #0]
 8001566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800156a:	6053      	str	r3, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800156c:	6903      	ldr	r3, [r0, #16]
 800156e:	b91b      	cbnz	r3, 8001578 <UART_Transmit_IT+0x58>
        huart->pTxBuffPtr += 2U;
 8001570:	6a03      	ldr	r3, [r0, #32]
 8001572:	3302      	adds	r3, #2
 8001574:	6203      	str	r3, [r0, #32]
 8001576:	e7e2      	b.n	800153e <UART_Transmit_IT+0x1e>
        huart->pTxBuffPtr += 1U;
 8001578:	6a03      	ldr	r3, [r0, #32]
 800157a:	3301      	adds	r3, #1
 800157c:	6203      	str	r3, [r0, #32]
 800157e:	e7de      	b.n	800153e <UART_Transmit_IT+0x1e>
  }
  else
  {
    return HAL_BUSY;
 8001580:	2002      	movs	r0, #2
 8001582:	4770      	bx	lr
    return HAL_OK;
 8001584:	2000      	movs	r0, #0
  }
}
 8001586:	4770      	bx	lr

08001588 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001588:	b538      	push	{r3, r4, r5, lr}
 800158a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800158c:	6802      	ldr	r2, [r0, #0]
 800158e:	6913      	ldr	r3, [r2, #16]
 8001590:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001594:	68c1      	ldr	r1, [r0, #12]
 8001596:	430b      	orrs	r3, r1
 8001598:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800159a:	6883      	ldr	r3, [r0, #8]
 800159c:	6902      	ldr	r2, [r0, #16]
 800159e:	4313      	orrs	r3, r2
 80015a0:	6942      	ldr	r2, [r0, #20]
 80015a2:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80015a4:	6801      	ldr	r1, [r0, #0]
 80015a6:	68cb      	ldr	r3, [r1, #12]
 80015a8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80015ac:	f023 030c 	bic.w	r3, r3, #12
 80015b0:	4313      	orrs	r3, r2
 80015b2:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80015b4:	6802      	ldr	r2, [r0, #0]
 80015b6:	6953      	ldr	r3, [r2, #20]
 80015b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015bc:	6981      	ldr	r1, [r0, #24]
 80015be:	430b      	orrs	r3, r1
 80015c0:	6153      	str	r3, [r2, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80015c2:	6802      	ldr	r2, [r0, #0]
 80015c4:	4b21      	ldr	r3, [pc, #132]	; (800164c <UART_SetConfig+0xc4>)
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d01f      	beq.n	800160a <UART_SetConfig+0x82>
    pclk = HAL_RCC_GetPCLK2Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80015ca:	f7ff fd79 	bl	80010c0 <HAL_RCC_GetPCLK1Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80015ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80015d2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80015d6:	6863      	ldr	r3, [r4, #4]
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	fbb0 f0f3 	udiv	r0, r0, r3
 80015de:	4d1c      	ldr	r5, [pc, #112]	; (8001650 <UART_SetConfig+0xc8>)
 80015e0:	fba5 3200 	umull	r3, r2, r5, r0
 80015e4:	0951      	lsrs	r1, r2, #5
 80015e6:	2264      	movs	r2, #100	; 0x64
 80015e8:	fb02 0211 	mls	r2, r2, r1, r0
 80015ec:	0113      	lsls	r3, r2, #4
 80015ee:	3332      	adds	r3, #50	; 0x32
 80015f0:	fba5 2303 	umull	r2, r3, r5, r3
 80015f4:	095b      	lsrs	r3, r3, #5
 80015f6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80015fa:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80015fe:	f003 030f 	and.w	r3, r3, #15
 8001602:	6821      	ldr	r1, [r4, #0]
 8001604:	4413      	add	r3, r2
 8001606:	608b      	str	r3, [r1, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 8001608:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 800160a:	f7ff fd69 	bl	80010e0 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800160e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001612:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001616:	6863      	ldr	r3, [r4, #4]
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	fbb0 f0f3 	udiv	r0, r0, r3
 800161e:	4d0c      	ldr	r5, [pc, #48]	; (8001650 <UART_SetConfig+0xc8>)
 8001620:	fba5 3200 	umull	r3, r2, r5, r0
 8001624:	0951      	lsrs	r1, r2, #5
 8001626:	2264      	movs	r2, #100	; 0x64
 8001628:	fb02 0211 	mls	r2, r2, r1, r0
 800162c:	0113      	lsls	r3, r2, #4
 800162e:	3332      	adds	r3, #50	; 0x32
 8001630:	fba5 2303 	umull	r2, r3, r5, r3
 8001634:	095b      	lsrs	r3, r3, #5
 8001636:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800163a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	6821      	ldr	r1, [r4, #0]
 8001644:	4413      	add	r3, r2
 8001646:	608b      	str	r3, [r1, #8]
 8001648:	e7de      	b.n	8001608 <UART_SetConfig+0x80>
 800164a:	bf00      	nop
 800164c:	40013800 	.word	0x40013800
 8001650:	51eb851f 	.word	0x51eb851f

08001654 <HAL_UART_Init>:
  if (huart == NULL)
 8001654:	b358      	cbz	r0, 80016ae <HAL_UART_Init+0x5a>
{
 8001656:	b510      	push	{r4, lr}
 8001658:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800165a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800165e:	b30b      	cbz	r3, 80016a4 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8001660:	2324      	movs	r3, #36	; 0x24
 8001662:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001666:	6822      	ldr	r2, [r4, #0]
 8001668:	68d3      	ldr	r3, [r2, #12]
 800166a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800166e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001670:	4620      	mov	r0, r4
 8001672:	f7ff ff89 	bl	8001588 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001676:	6822      	ldr	r2, [r4, #0]
 8001678:	6913      	ldr	r3, [r2, #16]
 800167a:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800167e:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001680:	6822      	ldr	r2, [r4, #0]
 8001682:	6953      	ldr	r3, [r2, #20]
 8001684:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001688:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800168a:	6822      	ldr	r2, [r4, #0]
 800168c:	68d3      	ldr	r3, [r2, #12]
 800168e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001692:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001694:	2000      	movs	r0, #0
 8001696:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001698:	2320      	movs	r3, #32
 800169a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800169e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80016a2:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80016a4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80016a8:	f000 fbdc 	bl	8001e64 <HAL_UART_MspInit>
 80016ac:	e7d8      	b.n	8001660 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80016ae:	2001      	movs	r0, #1
}
 80016b0:	4770      	bx	lr

080016b2 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 80016b2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	2b20      	cmp	r3, #32
 80016ba:	d116      	bne.n	80016ea <HAL_UART_Transmit_IT+0x38>
    if ((pData == NULL) || (Size == 0U))
 80016bc:	b1b9      	cbz	r1, 80016ee <HAL_UART_Transmit_IT+0x3c>
 80016be:	b1c2      	cbz	r2, 80016f2 <HAL_UART_Transmit_IT+0x40>
    __HAL_LOCK(huart);
 80016c0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d016      	beq.n	80016f6 <HAL_UART_Transmit_IT+0x44>
    huart->pTxBuffPtr = pData;
 80016c8:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 80016ca:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 80016cc:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80016d2:	2221      	movs	r2, #33	; 0x21
 80016d4:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80016d8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80016dc:	6801      	ldr	r1, [r0, #0]
 80016de:	68ca      	ldr	r2, [r1, #12]
 80016e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016e4:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 80016e6:	4618      	mov	r0, r3
 80016e8:	4770      	bx	lr
    return HAL_BUSY;
 80016ea:	2002      	movs	r0, #2
 80016ec:	4770      	bx	lr
      return HAL_ERROR;
 80016ee:	2001      	movs	r0, #1
 80016f0:	4770      	bx	lr
 80016f2:	2001      	movs	r0, #1
 80016f4:	4770      	bx	lr
    __HAL_LOCK(huart);
 80016f6:	2002      	movs	r0, #2
}
 80016f8:	4770      	bx	lr

080016fa <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80016fa:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	2b20      	cmp	r3, #32
 8001702:	d120      	bne.n	8001746 <HAL_UART_Receive_IT+0x4c>
    if ((pData == NULL) || (Size == 0U))
 8001704:	b309      	cbz	r1, 800174a <HAL_UART_Receive_IT+0x50>
 8001706:	b312      	cbz	r2, 800174e <HAL_UART_Receive_IT+0x54>
    __HAL_LOCK(huart);
 8001708:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800170c:	2b01      	cmp	r3, #1
 800170e:	d020      	beq.n	8001752 <HAL_UART_Receive_IT+0x58>
    huart->pRxBuffPtr = pData;
 8001710:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8001712:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001714:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001716:	2300      	movs	r3, #0
 8001718:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800171a:	2222      	movs	r2, #34	; 0x22
 800171c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UNLOCK(huart);
 8001720:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001724:	6801      	ldr	r1, [r0, #0]
 8001726:	68ca      	ldr	r2, [r1, #12]
 8001728:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800172c:	60ca      	str	r2, [r1, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800172e:	6801      	ldr	r1, [r0, #0]
 8001730:	694a      	ldr	r2, [r1, #20]
 8001732:	f042 0201 	orr.w	r2, r2, #1
 8001736:	614a      	str	r2, [r1, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001738:	6801      	ldr	r1, [r0, #0]
 800173a:	68ca      	ldr	r2, [r1, #12]
 800173c:	f042 0220 	orr.w	r2, r2, #32
 8001740:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8001742:	4618      	mov	r0, r3
 8001744:	4770      	bx	lr
    return HAL_BUSY;
 8001746:	2002      	movs	r0, #2
 8001748:	4770      	bx	lr
      return HAL_ERROR;
 800174a:	2001      	movs	r0, #1
 800174c:	4770      	bx	lr
 800174e:	2001      	movs	r0, #1
 8001750:	4770      	bx	lr
    __HAL_LOCK(huart);
 8001752:	2002      	movs	r0, #2
}
 8001754:	4770      	bx	lr

08001756 <HAL_UART_TxCpltCallback>:
}
 8001756:	4770      	bx	lr

08001758 <UART_EndTransmit_IT>:
{
 8001758:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800175a:	6801      	ldr	r1, [r0, #0]
 800175c:	68cb      	ldr	r3, [r1, #12]
 800175e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001762:	60cb      	str	r3, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001764:	2320      	movs	r3, #32
 8001766:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800176a:	f7ff fff4 	bl	8001756 <HAL_UART_TxCpltCallback>
}
 800176e:	2000      	movs	r0, #0
 8001770:	bd08      	pop	{r3, pc}

08001772 <UART_Receive_IT>:
{
 8001772:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001774:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001778:	b2db      	uxtb	r3, r3
 800177a:	2b22      	cmp	r3, #34	; 0x22
 800177c:	d145      	bne.n	800180a <UART_Receive_IT+0x98>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800177e:	6883      	ldr	r3, [r0, #8]
 8001780:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001784:	d00e      	beq.n	80017a4 <UART_Receive_IT+0x32>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001786:	6903      	ldr	r3, [r0, #16]
 8001788:	bb03      	cbnz	r3, 80017cc <UART_Receive_IT+0x5a>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800178a:	6803      	ldr	r3, [r0, #0]
 800178c:	685a      	ldr	r2, [r3, #4]
 800178e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001790:	1c59      	adds	r1, r3, #1
 8001792:	6281      	str	r1, [r0, #40]	; 0x28
 8001794:	701a      	strb	r2, [r3, #0]
    if (--huart->RxXferCount == 0U)
 8001796:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8001798:	3b01      	subs	r3, #1
 800179a:	b29b      	uxth	r3, r3
 800179c:	85c3      	strh	r3, [r0, #46]	; 0x2e
 800179e:	b1f3      	cbz	r3, 80017de <UART_Receive_IT+0x6c>
    return HAL_OK;
 80017a0:	2000      	movs	r0, #0
 80017a2:	e033      	b.n	800180c <UART_Receive_IT+0x9a>
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80017a4:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 80017a6:	6903      	ldr	r3, [r0, #16]
 80017a8:	b943      	cbnz	r3, 80017bc <UART_Receive_IT+0x4a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80017aa:	6803      	ldr	r3, [r0, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017b2:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 2U;
 80017b4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80017b6:	3302      	adds	r3, #2
 80017b8:	6283      	str	r3, [r0, #40]	; 0x28
 80017ba:	e7ec      	b.n	8001796 <UART_Receive_IT+0x24>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80017bc:	6803      	ldr	r3, [r0, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 1U;
 80017c4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80017c6:	3301      	adds	r3, #1
 80017c8:	6283      	str	r3, [r0, #40]	; 0x28
 80017ca:	e7e4      	b.n	8001796 <UART_Receive_IT+0x24>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80017cc:	6803      	ldr	r3, [r0, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80017d2:	1c51      	adds	r1, r2, #1
 80017d4:	6281      	str	r1, [r0, #40]	; 0x28
 80017d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80017da:	7013      	strb	r3, [r2, #0]
 80017dc:	e7db      	b.n	8001796 <UART_Receive_IT+0x24>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80017de:	6802      	ldr	r2, [r0, #0]
 80017e0:	68d3      	ldr	r3, [r2, #12]
 80017e2:	f023 0320 	bic.w	r3, r3, #32
 80017e6:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80017e8:	6802      	ldr	r2, [r0, #0]
 80017ea:	68d3      	ldr	r3, [r2, #12]
 80017ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017f0:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80017f2:	6802      	ldr	r2, [r0, #0]
 80017f4:	6953      	ldr	r3, [r2, #20]
 80017f6:	f023 0301 	bic.w	r3, r3, #1
 80017fa:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80017fc:	2320      	movs	r3, #32
 80017fe:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001802:	f000 fac9 	bl	8001d98 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8001806:	2000      	movs	r0, #0
 8001808:	e000      	b.n	800180c <UART_Receive_IT+0x9a>
    return HAL_BUSY;
 800180a:	2002      	movs	r0, #2
}
 800180c:	bd08      	pop	{r3, pc}

0800180e <HAL_UART_ErrorCallback>:
}
 800180e:	4770      	bx	lr

08001810 <HAL_UART_IRQHandler>:
{
 8001810:	b510      	push	{r4, lr}
 8001812:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001814:	6802      	ldr	r2, [r0, #0]
 8001816:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001818:	68d1      	ldr	r1, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800181a:	6952      	ldr	r2, [r2, #20]
  if (errorflags == RESET)
 800181c:	f013 000f 	ands.w	r0, r3, #15
 8001820:	d105      	bne.n	800182e <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001822:	f013 0f20 	tst.w	r3, #32
 8001826:	d002      	beq.n	800182e <HAL_UART_IRQHandler+0x1e>
 8001828:	f011 0f20 	tst.w	r1, #32
 800182c:	d153      	bne.n	80018d6 <HAL_UART_IRQHandler+0xc6>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800182e:	2800      	cmp	r0, #0
 8001830:	d067      	beq.n	8001902 <HAL_UART_IRQHandler+0xf2>
 8001832:	f012 0201 	ands.w	r2, r2, #1
 8001836:	d102      	bne.n	800183e <HAL_UART_IRQHandler+0x2e>
 8001838:	f411 7f90 	tst.w	r1, #288	; 0x120
 800183c:	d061      	beq.n	8001902 <HAL_UART_IRQHandler+0xf2>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800183e:	f013 0f01 	tst.w	r3, #1
 8001842:	d006      	beq.n	8001852 <HAL_UART_IRQHandler+0x42>
 8001844:	f411 7f80 	tst.w	r1, #256	; 0x100
 8001848:	d003      	beq.n	8001852 <HAL_UART_IRQHandler+0x42>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800184a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800184c:	f040 0001 	orr.w	r0, r0, #1
 8001850:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001852:	f013 0f04 	tst.w	r3, #4
 8001856:	d004      	beq.n	8001862 <HAL_UART_IRQHandler+0x52>
 8001858:	b11a      	cbz	r2, 8001862 <HAL_UART_IRQHandler+0x52>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800185a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800185c:	f040 0002 	orr.w	r0, r0, #2
 8001860:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001862:	f013 0f02 	tst.w	r3, #2
 8001866:	d004      	beq.n	8001872 <HAL_UART_IRQHandler+0x62>
 8001868:	b11a      	cbz	r2, 8001872 <HAL_UART_IRQHandler+0x62>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800186a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800186c:	f040 0004 	orr.w	r0, r0, #4
 8001870:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001872:	f013 0f08 	tst.w	r3, #8
 8001876:	d004      	beq.n	8001882 <HAL_UART_IRQHandler+0x72>
 8001878:	b11a      	cbz	r2, 8001882 <HAL_UART_IRQHandler+0x72>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800187a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800187c:	f042 0208 	orr.w	r2, r2, #8
 8001880:	63e2      	str	r2, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001882:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001884:	2a00      	cmp	r2, #0
 8001886:	d048      	beq.n	800191a <HAL_UART_IRQHandler+0x10a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001888:	f013 0f20 	tst.w	r3, #32
 800188c:	d002      	beq.n	8001894 <HAL_UART_IRQHandler+0x84>
 800188e:	f011 0f20 	tst.w	r1, #32
 8001892:	d124      	bne.n	80018de <HAL_UART_IRQHandler+0xce>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001894:	6823      	ldr	r3, [r4, #0]
 8001896:	695b      	ldr	r3, [r3, #20]
 8001898:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800189c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800189e:	f012 0f08 	tst.w	r2, #8
 80018a2:	d100      	bne.n	80018a6 <HAL_UART_IRQHandler+0x96>
 80018a4:	b33b      	cbz	r3, 80018f6 <HAL_UART_IRQHandler+0xe6>
        UART_EndRxTransfer(huart);
 80018a6:	4620      	mov	r0, r4
 80018a8:	f7ff fe2c 	bl	8001504 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018ac:	6823      	ldr	r3, [r4, #0]
 80018ae:	695a      	ldr	r2, [r3, #20]
 80018b0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80018b4:	d01b      	beq.n	80018ee <HAL_UART_IRQHandler+0xde>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80018b6:	695a      	ldr	r2, [r3, #20]
 80018b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018bc:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80018be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80018c0:	b18b      	cbz	r3, 80018e6 <HAL_UART_IRQHandler+0xd6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80018c2:	4a1a      	ldr	r2, [pc, #104]	; (800192c <HAL_UART_IRQHandler+0x11c>)
 80018c4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80018c6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80018c8:	f7fe fdaa 	bl	8000420 <HAL_DMA_Abort_IT>
 80018cc:	b328      	cbz	r0, 800191a <HAL_UART_IRQHandler+0x10a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80018ce:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80018d0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80018d2:	4798      	blx	r3
 80018d4:	e021      	b.n	800191a <HAL_UART_IRQHandler+0x10a>
      UART_Receive_IT(huart);
 80018d6:	4620      	mov	r0, r4
 80018d8:	f7ff ff4b 	bl	8001772 <UART_Receive_IT>
      return;
 80018dc:	e01d      	b.n	800191a <HAL_UART_IRQHandler+0x10a>
        UART_Receive_IT(huart);
 80018de:	4620      	mov	r0, r4
 80018e0:	f7ff ff47 	bl	8001772 <UART_Receive_IT>
 80018e4:	e7d6      	b.n	8001894 <HAL_UART_IRQHandler+0x84>
            HAL_UART_ErrorCallback(huart);
 80018e6:	4620      	mov	r0, r4
 80018e8:	f7ff ff91 	bl	800180e <HAL_UART_ErrorCallback>
 80018ec:	e015      	b.n	800191a <HAL_UART_IRQHandler+0x10a>
          HAL_UART_ErrorCallback(huart);
 80018ee:	4620      	mov	r0, r4
 80018f0:	f7ff ff8d 	bl	800180e <HAL_UART_ErrorCallback>
 80018f4:	e011      	b.n	800191a <HAL_UART_IRQHandler+0x10a>
        HAL_UART_ErrorCallback(huart);
 80018f6:	4620      	mov	r0, r4
 80018f8:	f7ff ff89 	bl	800180e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018fc:	2300      	movs	r3, #0
 80018fe:	63e3      	str	r3, [r4, #60]	; 0x3c
 8001900:	e00b      	b.n	800191a <HAL_UART_IRQHandler+0x10a>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001902:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001906:	d002      	beq.n	800190e <HAL_UART_IRQHandler+0xfe>
 8001908:	f011 0f80 	tst.w	r1, #128	; 0x80
 800190c:	d106      	bne.n	800191c <HAL_UART_IRQHandler+0x10c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800190e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001912:	d002      	beq.n	800191a <HAL_UART_IRQHandler+0x10a>
 8001914:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001918:	d104      	bne.n	8001924 <HAL_UART_IRQHandler+0x114>
}
 800191a:	bd10      	pop	{r4, pc}
    UART_Transmit_IT(huart);
 800191c:	4620      	mov	r0, r4
 800191e:	f7ff fdff 	bl	8001520 <UART_Transmit_IT>
    return;
 8001922:	e7fa      	b.n	800191a <HAL_UART_IRQHandler+0x10a>
    UART_EndTransmit_IT(huart);
 8001924:	4620      	mov	r0, r4
 8001926:	f7ff ff17 	bl	8001758 <UART_EndTransmit_IT>
    return;
 800192a:	e7f6      	b.n	800191a <HAL_UART_IRQHandler+0x10a>
 800192c:	08001931 	.word	0x08001931

08001930 <UART_DMAAbortOnError>:
{
 8001930:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001932:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8001934:	2300      	movs	r3, #0
 8001936:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001938:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800193a:	f7ff ff68 	bl	800180e <HAL_UART_ErrorCallback>
}
 800193e:	bd08      	pop	{r3, pc}

08001940 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001940:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001944:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001946:	2400      	movs	r4, #0
 8001948:	9404      	str	r4, [sp, #16]
 800194a:	9405      	str	r4, [sp, #20]
 800194c:	9406      	str	r4, [sp, #24]
 800194e:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001950:	4b40      	ldr	r3, [pc, #256]	; (8001a54 <MX_GPIO_Init+0x114>)
 8001952:	699a      	ldr	r2, [r3, #24]
 8001954:	f042 0210 	orr.w	r2, r2, #16
 8001958:	619a      	str	r2, [r3, #24]
 800195a:	699a      	ldr	r2, [r3, #24]
 800195c:	f002 0210 	and.w	r2, r2, #16
 8001960:	9200      	str	r2, [sp, #0]
 8001962:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001964:	699a      	ldr	r2, [r3, #24]
 8001966:	f042 0220 	orr.w	r2, r2, #32
 800196a:	619a      	str	r2, [r3, #24]
 800196c:	699a      	ldr	r2, [r3, #24]
 800196e:	f002 0220 	and.w	r2, r2, #32
 8001972:	9201      	str	r2, [sp, #4]
 8001974:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001976:	699a      	ldr	r2, [r3, #24]
 8001978:	f042 0208 	orr.w	r2, r2, #8
 800197c:	619a      	str	r2, [r3, #24]
 800197e:	699a      	ldr	r2, [r3, #24]
 8001980:	f002 0208 	and.w	r2, r2, #8
 8001984:	9202      	str	r2, [sp, #8]
 8001986:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001988:	699a      	ldr	r2, [r3, #24]
 800198a:	f042 0204 	orr.w	r2, r2, #4
 800198e:	619a      	str	r2, [r3, #24]
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	f003 0304 	and.w	r3, r3, #4
 8001996:	9303      	str	r3, [sp, #12]
 8001998:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED13_Pin|LED14_Pin|LED15_Pin|LED6_Pin 
 800199a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8001a60 <MX_GPIO_Init+0x120>
 800199e:	4622      	mov	r2, r4
 80019a0:	f64f 71c0 	movw	r1, #65472	; 0xffc0
 80019a4:	4640      	mov	r0, r8
 80019a6:	f7ff f85f 	bl	8000a68 <HAL_GPIO_WritePin>
                          |LED7_Pin|LED8_Pin|LED9_Pin|LED10_Pin 
                          |LED11_Pin|LED12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 80019aa:	4e2b      	ldr	r6, [pc, #172]	; (8001a58 <MX_GPIO_Init+0x118>)
 80019ac:	4622      	mov	r2, r4
 80019ae:	f24f 0104 	movw	r1, #61444	; 0xf004
 80019b2:	4630      	mov	r0, r6
 80019b4:	f7ff f858 	bl	8000a68 <HAL_GPIO_WritePin>
                          |LED5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 80019b8:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8001a64 <MX_GPIO_Init+0x124>
 80019bc:	4622      	mov	r2, r4
 80019be:	2104      	movs	r1, #4
 80019c0:	4648      	mov	r0, r9
 80019c2:	f7ff f851 	bl	8000a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED13_Pin LED14_Pin LED15_Pin LED6_Pin 
                           LED7_Pin LED8_Pin LED9_Pin LED10_Pin 
                           LED11_Pin LED12_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED14_Pin|LED15_Pin|LED6_Pin 
 80019c6:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 80019ca:	9304      	str	r3, [sp, #16]
                          |LED7_Pin|LED8_Pin|LED9_Pin|LED10_Pin 
                          |LED11_Pin|LED12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019cc:	2501      	movs	r5, #1
 80019ce:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2702      	movs	r7, #2
 80019d4:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019d6:	a904      	add	r1, sp, #16
 80019d8:	4640      	mov	r0, r8
 80019da:	f7fe ff4b 	bl	8000874 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin 
                           LED5_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 80019de:	f24f 0304 	movw	r3, #61444	; 0xf004
 80019e2:	9304      	str	r3, [sp, #16]
                          |LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e4:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e8:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ea:	a904      	add	r1, sp, #16
 80019ec:	4630      	mov	r0, r6
 80019ee:	f7fe ff41 	bl	8000874 <HAL_GPIO_Init>

  /*Configure GPIO pin : key1_Pin */
  GPIO_InitStruct.Pin = key1_Pin;
 80019f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019f6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019f8:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8001a68 <MX_GPIO_Init+0x128>
 80019fc:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a00:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(key1_GPIO_Port, &GPIO_InitStruct);
 8001a02:	a904      	add	r1, sp, #16
 8001a04:	4815      	ldr	r0, [pc, #84]	; (8001a5c <MX_GPIO_Init+0x11c>)
 8001a06:	f7fe ff35 	bl	8000874 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED16_Pin */
  GPIO_InitStruct.Pin = LED16_Pin;
 8001a0a:	2304      	movs	r3, #4
 8001a0c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0e:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a12:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(LED16_GPIO_Port, &GPIO_InitStruct);
 8001a14:	a904      	add	r1, sp, #16
 8001a16:	4648      	mov	r0, r9
 8001a18:	f7fe ff2c 	bl	8000874 <HAL_GPIO_Init>

  /*Configure GPIO pin : key2_Pin */
  GPIO_InitStruct.Pin = key2_Pin;
 8001a1c:	2308      	movs	r3, #8
 8001a1e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a20:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a24:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(key2_GPIO_Port, &GPIO_InitStruct);
 8001a26:	a904      	add	r1, sp, #16
 8001a28:	4630      	mov	r0, r6
 8001a2a:	f7fe ff23 	bl	8000874 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001a2e:	4622      	mov	r2, r4
 8001a30:	4621      	mov	r1, r4
 8001a32:	2009      	movs	r0, #9
 8001a34:	f7fe fc50 	bl	80002d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001a38:	2009      	movs	r0, #9
 8001a3a:	f7fe fc81 	bl	8000340 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a3e:	4622      	mov	r2, r4
 8001a40:	4621      	mov	r1, r4
 8001a42:	2028      	movs	r0, #40	; 0x28
 8001a44:	f7fe fc48 	bl	80002d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a48:	2028      	movs	r0, #40	; 0x28
 8001a4a:	f7fe fc79 	bl	8000340 <HAL_NVIC_EnableIRQ>

}
 8001a4e:	b009      	add	sp, #36	; 0x24
 8001a50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a54:	40021000 	.word	0x40021000
 8001a58:	40010c00 	.word	0x40010c00
 8001a5c:	40010800 	.word	0x40010800
 8001a60:	40011000 	.word	0x40011000
 8001a64:	40011400 	.word	0x40011400
 8001a68:	10110000 	.word	0x10110000

08001a6c <MX_DMA_Init>:
{
 8001a6c:	b500      	push	{lr}
 8001a6e:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a70:	4b0e      	ldr	r3, [pc, #56]	; (8001aac <MX_DMA_Init+0x40>)
 8001a72:	695a      	ldr	r2, [r3, #20]
 8001a74:	f042 0201 	orr.w	r2, r2, #1
 8001a78:	615a      	str	r2, [r3, #20]
 8001a7a:	695b      	ldr	r3, [r3, #20]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	9301      	str	r3, [sp, #4]
 8001a82:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001a84:	2200      	movs	r2, #0
 8001a86:	4611      	mov	r1, r2
 8001a88:	200c      	movs	r0, #12
 8001a8a:	f7fe fc25 	bl	80002d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001a8e:	200c      	movs	r0, #12
 8001a90:	f7fe fc56 	bl	8000340 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001a94:	2200      	movs	r2, #0
 8001a96:	4611      	mov	r1, r2
 8001a98:	200d      	movs	r0, #13
 8001a9a:	f7fe fc1d 	bl	80002d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001a9e:	200d      	movs	r0, #13
 8001aa0:	f7fe fc4e 	bl	8000340 <HAL_NVIC_EnableIRQ>
}
 8001aa4:	b003      	add	sp, #12
 8001aa6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001aaa:	bf00      	nop
 8001aac:	40021000 	.word	0x40021000

08001ab0 <MX_TIM2_Init>:
{
 8001ab0:	b530      	push	{r4, r5, lr}
 8001ab2:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ab4:	2400      	movs	r4, #0
 8001ab6:	9402      	str	r4, [sp, #8]
 8001ab8:	9403      	str	r4, [sp, #12]
 8001aba:	9404      	str	r4, [sp, #16]
 8001abc:	9405      	str	r4, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001abe:	9400      	str	r4, [sp, #0]
 8001ac0:	9401      	str	r4, [sp, #4]
  htim2.Instance = TIM2;
 8001ac2:	4d10      	ldr	r5, [pc, #64]	; (8001b04 <MX_TIM2_Init+0x54>)
 8001ac4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ac8:	602b      	str	r3, [r5, #0]
  htim2.Init.Prescaler = 8;
 8001aca:	2308      	movs	r3, #8
 8001acc:	606b      	str	r3, [r5, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ace:	60ac      	str	r4, [r5, #8]
  htim2.Init.Period = 999;
 8001ad0:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001ad4:	60eb      	str	r3, [r5, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad6:	612c      	str	r4, [r5, #16]
  htim2.Init.RepetitionCounter = 0;
 8001ad8:	616c      	str	r4, [r5, #20]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ada:	2380      	movs	r3, #128	; 0x80
 8001adc:	61ab      	str	r3, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ade:	4628      	mov	r0, r5
 8001ae0:	f7ff fc5a 	bl	8001398 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ae8:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001aea:	a902      	add	r1, sp, #8
 8001aec:	4628      	mov	r0, r5
 8001aee:	f7ff fc77 	bl	80013e0 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af2:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af4:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001af6:	4669      	mov	r1, sp
 8001af8:	4628      	mov	r0, r5
 8001afa:	f7ff fcde 	bl	80014ba <HAL_TIMEx_MasterConfigSynchronization>
}
 8001afe:	b007      	add	sp, #28
 8001b00:	bd30      	pop	{r4, r5, pc}
 8001b02:	bf00      	nop
 8001b04:	20000110 	.word	0x20000110

08001b08 <MX_USART3_UART_Init>:
{
 8001b08:	b508      	push	{r3, lr}
  huart3.Instance = USART3;
 8001b0a:	4808      	ldr	r0, [pc, #32]	; (8001b2c <MX_USART3_UART_Init+0x24>)
 8001b0c:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <MX_USART3_UART_Init+0x28>)
 8001b0e:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 8001b10:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001b14:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b16:	2300      	movs	r3, #0
 8001b18:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b1a:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b1c:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b1e:	220c      	movs	r2, #12
 8001b20:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b22:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b24:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b26:	f7ff fd95 	bl	8001654 <HAL_UART_Init>
}
 8001b2a:	bd08      	pop	{r3, pc}
 8001b2c:	20000074 	.word	0x20000074
 8001b30:	40004800 	.word	0x40004800

08001b34 <SystemClock_Config>:
{
 8001b34:	b510      	push	{r4, lr}
 8001b36:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b38:	2224      	movs	r2, #36	; 0x24
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	a807      	add	r0, sp, #28
 8001b3e:	f000 fac1 	bl	80020c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b42:	2400      	movs	r4, #0
 8001b44:	9401      	str	r4, [sp, #4]
 8001b46:	9402      	str	r4, [sp, #8]
 8001b48:	9403      	str	r4, [sp, #12]
 8001b4a:	9404      	str	r4, [sp, #16]
 8001b4c:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b52:	2301      	movs	r3, #1
 8001b54:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b56:	2310      	movs	r3, #16
 8001b58:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b5a:	a806      	add	r0, sp, #24
 8001b5c:	f7fe ffb6 	bl	8000acc <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b60:	230f      	movs	r3, #15
 8001b62:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b64:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b66:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b68:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b6a:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b6c:	4621      	mov	r1, r4
 8001b6e:	a801      	add	r0, sp, #4
 8001b70:	f7ff f9ec 	bl	8000f4c <HAL_RCC_ClockConfig>
}
 8001b74:	b010      	add	sp, #64	; 0x40
 8001b76:	bd10      	pop	{r4, pc}

08001b78 <main>:
{
 8001b78:	b508      	push	{r3, lr}
  HAL_Init();
 8001b7a:	f7fe fb77 	bl	800026c <HAL_Init>
  SystemClock_Config();
 8001b7e:	f7ff ffd9 	bl	8001b34 <SystemClock_Config>
  MX_GPIO_Init();
 8001b82:	f7ff fedd 	bl	8001940 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b86:	f7ff ff71 	bl	8001a6c <MX_DMA_Init>
  MX_TIM2_Init();
 8001b8a:	f7ff ff91 	bl	8001ab0 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8001b8e:	f7ff ffbb 	bl	8001b08 <MX_USART3_UART_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8001b92:	4870      	ldr	r0, [pc, #448]	; (8001d54 <main+0x1dc>)
 8001b94:	f7ff fae1 	bl	800115a <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart3, &uart3_conv,1);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	496f      	ldr	r1, [pc, #444]	; (8001d58 <main+0x1e0>)
 8001b9c:	486f      	ldr	r0, [pc, #444]	; (8001d5c <main+0x1e4>)
 8001b9e:	f7ff fdac 	bl	80016fa <HAL_UART_Receive_IT>
 8001ba2:	e027      	b.n	8001bf4 <main+0x7c>
		  pressed2=0;//reset key2
 8001ba4:	4b6e      	ldr	r3, [pc, #440]	; (8001d60 <main+0x1e8>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	701a      	strb	r2, [r3, #0]
 8001baa:	e028      	b.n	8001bfe <main+0x86>
		  state=0;//reset LED state, turn it off
 8001bac:	4b6c      	ldr	r3, [pc, #432]	; (8001d60 <main+0x1e8>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	709a      	strb	r2, [r3, #2]
		  pressed1 = 0;//reset key1
 8001bb2:	705a      	strb	r2, [r3, #1]
 8001bb4:	e028      	b.n	8001c08 <main+0x90>
	  				HAL_GPIO_TogglePin(LED8_GPIO_Port, LED8_Pin);
 8001bb6:	4c6b      	ldr	r4, [pc, #428]	; (8001d64 <main+0x1ec>)
 8001bb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bbc:	4620      	mov	r0, r4
 8001bbe:	f7fe ff59 	bl	8000a74 <HAL_GPIO_TogglePin>
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_SET);
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f44f 4109 	mov.w	r1, #35072	; 0x8900
 8001bc8:	4620      	mov	r0, r4
 8001bca:	f7fe ff4d 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001bce:	4d66      	ldr	r5, [pc, #408]	; (8001d68 <main+0x1f0>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bd6:	4628      	mov	r0, r5
 8001bd8:	f7fe ff46 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f44f 4109 	mov.w	r1, #35072	; 0x8900
 8001be2:	4620      	mov	r0, r4
 8001be4:	f7fe ff40 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001be8:	2200      	movs	r2, #0
 8001bea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bee:	4628      	mov	r0, r5
 8001bf0:	f7fe ff3a 	bl	8000a68 <HAL_GPIO_WritePin>
	  if(pressed2==1){//if key2 is pressed
 8001bf4:	4b5a      	ldr	r3, [pc, #360]	; (8001d60 <main+0x1e8>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d0d2      	beq.n	8001ba4 <main+0x2c>
	  if(pressed1==1){//if key2 is pressed
 8001bfe:	4b58      	ldr	r3, [pc, #352]	; (8001d60 <main+0x1e8>)
 8001c00:	785b      	ldrb	r3, [r3, #1]
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d0d1      	beq.n	8001bac <main+0x34>
	  switch(state){
 8001c08:	4b55      	ldr	r3, [pc, #340]	; (8001d60 <main+0x1e8>)
 8001c0a:	789b      	ldrb	r3, [r3, #2]
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b04      	cmp	r3, #4
 8001c10:	d8f0      	bhi.n	8001bf4 <main+0x7c>
 8001c12:	a201      	add	r2, pc, #4	; (adr r2, 8001c18 <main+0xa0>)
 8001c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c18:	08001ce5 	.word	0x08001ce5
 8001c1c:	08001bb7 	.word	0x08001bb7
 8001c20:	08001c2d 	.word	0x08001c2d
 8001c24:	08001c63 	.word	0x08001c63
 8001c28:	08001caf 	.word	0x08001caf
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_SET);
 8001c2c:	4d4d      	ldr	r5, [pc, #308]	; (8001d64 <main+0x1ec>)
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001c34:	4628      	mov	r0, r5
 8001c36:	f7fe ff17 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15|GPIO_PIN_2, GPIO_PIN_SET);
 8001c3a:	4c4b      	ldr	r4, [pc, #300]	; (8001d68 <main+0x1f0>)
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f248 0104 	movw	r1, #32772	; 0x8004
 8001c42:	4620      	mov	r0, r4
 8001c44:	f7fe ff10 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001c4e:	4628      	mov	r0, r5
 8001c50:	f7fe ff0a 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15|GPIO_PIN_2, GPIO_PIN_RESET);
 8001c54:	2200      	movs	r2, #0
 8001c56:	f248 0104 	movw	r1, #32772	; 0x8004
 8001c5a:	4620      	mov	r0, r4
 8001c5c:	f7fe ff04 	bl	8000a68 <HAL_GPIO_WritePin>
	  				break;
 8001c60:	e7c8      	b.n	8001bf4 <main+0x7c>
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_14, GPIO_PIN_SET);
 8001c62:	4e40      	ldr	r6, [pc, #256]	; (8001d64 <main+0x1ec>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	f244 0140 	movw	r1, #16448	; 0x4040
 8001c6a:	4630      	mov	r0, r6
 8001c6c:	f7fe fefc 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001c70:	4d3d      	ldr	r5, [pc, #244]	; (8001d68 <main+0x1f0>)
 8001c72:	2201      	movs	r2, #1
 8001c74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c78:	4628      	mov	r0, r5
 8001c7a:	f7fe fef5 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8001c7e:	4c3b      	ldr	r4, [pc, #236]	; (8001d6c <main+0x1f4>)
 8001c80:	2201      	movs	r2, #1
 8001c82:	2104      	movs	r1, #4
 8001c84:	4620      	mov	r0, r4
 8001c86:	f7fe feef 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_14, GPIO_PIN_RESET);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f244 0140 	movw	r1, #16448	; 0x4040
 8001c90:	4630      	mov	r0, r6
 8001c92:	f7fe fee9 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001c96:	2200      	movs	r2, #0
 8001c98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c9c:	4628      	mov	r0, r5
 8001c9e:	f7fe fee3 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2104      	movs	r1, #4
 8001ca6:	4620      	mov	r0, r4
 8001ca8:	f7fe fede 	bl	8000a68 <HAL_GPIO_WritePin>
	  				break;
 8001cac:	e7a2      	b.n	8001bf4 <main+0x7c>
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_13|GPIO_PIN_12, GPIO_PIN_SET);
 8001cae:	4d2d      	ldr	r5, [pc, #180]	; (8001d64 <main+0x1ec>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f44f 5142 	mov.w	r1, #12416	; 0x3080
 8001cb6:	4628      	mov	r0, r5
 8001cb8:	f7fe fed6 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001cbc:	4c2a      	ldr	r4, [pc, #168]	; (8001d68 <main+0x1f0>)
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cc4:	4620      	mov	r0, r4
 8001cc6:	f7fe fecf 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_13|GPIO_PIN_12, GPIO_PIN_RESET);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f44f 5142 	mov.w	r1, #12416	; 0x3080
 8001cd0:	4628      	mov	r0, r5
 8001cd2:	f7fe fec9 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cdc:	4620      	mov	r0, r4
 8001cde:	f7fe fec3 	bl	8000a68 <HAL_GPIO_WritePin>
	  				break;
 8001ce2:	e787      	b.n	8001bf4 <main+0x7c>
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 8001ce4:	4d1f      	ldr	r5, [pc, #124]	; (8001d64 <main+0x1ec>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f44f 4109 	mov.w	r1, #35072	; 0x8900
 8001cec:	4628      	mov	r0, r5
 8001cee:	f7fe febb 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001cf2:	4c1d      	ldr	r4, [pc, #116]	; (8001d68 <main+0x1f0>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cfa:	4620      	mov	r0, r4
 8001cfc:	f7fe feb4 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8001d00:	2200      	movs	r2, #0
 8001d02:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001d06:	4628      	mov	r0, r5
 8001d08:	f7fe feae 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15|GPIO_PIN_2, GPIO_PIN_RESET);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f248 0104 	movw	r1, #32772	; 0x8004
 8001d12:	4620      	mov	r0, r4
 8001d14:	f7fe fea8 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_14, GPIO_PIN_RESET);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f244 0140 	movw	r1, #16448	; 0x4040
 8001d1e:	4628      	mov	r0, r5
 8001d20:	f7fe fea2 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001d24:	2200      	movs	r2, #0
 8001d26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d2a:	4620      	mov	r0, r4
 8001d2c:	f7fe fe9c 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001d30:	2200      	movs	r2, #0
 8001d32:	2104      	movs	r1, #4
 8001d34:	480d      	ldr	r0, [pc, #52]	; (8001d6c <main+0x1f4>)
 8001d36:	f7fe fe97 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_13|GPIO_PIN_12, GPIO_PIN_RESET);
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f44f 5142 	mov.w	r1, #12416	; 0x3080
 8001d40:	4628      	mov	r0, r5
 8001d42:	f7fe fe91 	bl	8000a68 <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d46:	2200      	movs	r2, #0
 8001d48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d4c:	4620      	mov	r0, r4
 8001d4e:	f7fe fe8b 	bl	8000a68 <HAL_GPIO_WritePin>
	  				break;
 8001d52:	e74f      	b.n	8001bf4 <main+0x7c>
 8001d54:	20000110 	.word	0x20000110
 8001d58:	200000f8 	.word	0x200000f8
 8001d5c:	20000074 	.word	0x20000074
 8001d60:	20000028 	.word	0x20000028
 8001d64:	40011000 	.word	0x40011000
 8001d68:	40010c00 	.word	0x40010c00
 8001d6c:	40011400 	.word	0x40011400

08001d70 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
//after pressed, turn on timer
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
	if(htim->Instance==TIM2){//if timer source is tim2
 8001d70:	6803      	ldr	r3, [r0, #0]
 8001d72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d76:	d000      	beq.n	8001d7a <HAL_TIM_PeriodElapsedCallback+0xa>
		state++;//increase state one by one, makes row blink one by one
		if(state>=5)
			state=1;//repeat LED state

	}
}
 8001d78:	4770      	bx	lr
		state++;//increase state one by one, makes row blink one by one
 8001d7a:	4a06      	ldr	r2, [pc, #24]	; (8001d94 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001d7c:	7893      	ldrb	r3, [r2, #2]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	7093      	strb	r3, [r2, #2]
		if(state>=5)
 8001d84:	7893      	ldrb	r3, [r2, #2]
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	2b04      	cmp	r3, #4
 8001d8a:	d9f5      	bls.n	8001d78 <HAL_TIM_PeriodElapsedCallback+0x8>
			state=1;//repeat LED state
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	2201      	movs	r2, #1
 8001d90:	709a      	strb	r2, [r3, #2]
}
 8001d92:	e7f1      	b.n	8001d78 <HAL_TIM_PeriodElapsedCallback+0x8>
 8001d94:	20000028 	.word	0x20000028

08001d98 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d98:	b510      	push	{r4, lr}
/* Prevent unused argument(s) compilation warning */
	UNUSED(huart);//reset
/* NOTE : This function should not be modified, when the callback is needed,the HAL_UART_RxCpltCallback can be implemented in the user file*/
	UNUSED(huart);
	uart3_read_buffers[uart3_read_cnt]=uart3_conv;
 8001d9a:	4a0d      	ldr	r2, [pc, #52]	; (8001dd0 <HAL_UART_RxCpltCallback+0x38>)
 8001d9c:	78d3      	ldrb	r3, [r2, #3]
 8001d9e:	4c0d      	ldr	r4, [pc, #52]	; (8001dd4 <HAL_UART_RxCpltCallback+0x3c>)
 8001da0:	7820      	ldrb	r0, [r4, #0]
 8001da2:	490d      	ldr	r1, [pc, #52]	; (8001dd8 <HAL_UART_RxCpltCallback+0x40>)
 8001da4:	54c8      	strb	r0, [r1, r3]
	uart3_read_cnt++;
 8001da6:	3301      	adds	r3, #1
 8001da8:	70d3      	strb	r3, [r2, #3]
	HAL_UART_Receive_IT (&huart3,&uart3_conv,1);
 8001daa:	2201      	movs	r2, #1
 8001dac:	4621      	mov	r1, r4
 8001dae:	480b      	ldr	r0, [pc, #44]	; (8001ddc <HAL_UART_RxCpltCallback+0x44>)
 8001db0:	f7ff fca3 	bl	80016fa <HAL_UART_Receive_IT>
	if (uart3_conv==0x0a){
 8001db4:	7823      	ldrb	r3, [r4, #0]
 8001db6:	2b0a      	cmp	r3, #10
 8001db8:	d000      	beq.n	8001dbc <HAL_UART_RxCpltCallback+0x24>

	//HAL_UART_Transmit(&huart3, (uint8_t *)aRxBuffer, 10,0xFFFF);
	//HAL_UART_Transmit(&huart3, aRxBuffer, 8,0xFFFF);
	//HAL_UART_Receive_IT(&huart3,aRxBuffer, 10);

}
 8001dba:	bd10      	pop	{r4, pc}
		HAL_UART_Transmit_IT (&huart3,uart3_read_buffers,uart3_read_cnt);
 8001dbc:	4c04      	ldr	r4, [pc, #16]	; (8001dd0 <HAL_UART_RxCpltCallback+0x38>)
 8001dbe:	78e2      	ldrb	r2, [r4, #3]
 8001dc0:	4905      	ldr	r1, [pc, #20]	; (8001dd8 <HAL_UART_RxCpltCallback+0x40>)
 8001dc2:	4806      	ldr	r0, [pc, #24]	; (8001ddc <HAL_UART_RxCpltCallback+0x44>)
 8001dc4:	f7ff fc75 	bl	80016b2 <HAL_UART_Transmit_IT>
		 uart3_read_cnt=0;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	70e3      	strb	r3, [r4, #3]
}
 8001dcc:	e7f5      	b.n	8001dba <HAL_UART_RxCpltCallback+0x22>
 8001dce:	bf00      	nop
 8001dd0:	20000028 	.word	0x20000028
 8001dd4:	200000f8 	.word	0x200000f8
 8001dd8:	20000150 	.word	0x20000150
 8001ddc:	20000074 	.word	0x20000074

08001de0 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001de0:	4770      	bx	lr
	...

08001de4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001de4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001de6:	4b0e      	ldr	r3, [pc, #56]	; (8001e20 <HAL_MspInit+0x3c>)
 8001de8:	699a      	ldr	r2, [r3, #24]
 8001dea:	f042 0201 	orr.w	r2, r2, #1
 8001dee:	619a      	str	r2, [r3, #24]
 8001df0:	699a      	ldr	r2, [r3, #24]
 8001df2:	f002 0201 	and.w	r2, r2, #1
 8001df6:	9200      	str	r2, [sp, #0]
 8001df8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dfa:	69da      	ldr	r2, [r3, #28]
 8001dfc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e00:	61da      	str	r2, [r3, #28]
 8001e02:	69db      	ldr	r3, [r3, #28]
 8001e04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e08:	9301      	str	r3, [sp, #4]
 8001e0a:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e0c:	4a05      	ldr	r2, [pc, #20]	; (8001e24 <HAL_MspInit+0x40>)
 8001e0e:	6853      	ldr	r3, [r2, #4]
 8001e10:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e14:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e1a:	b002      	add	sp, #8
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	40021000 	.word	0x40021000
 8001e24:	40010000 	.word	0x40010000

08001e28 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8001e28:	6803      	ldr	r3, [r0, #0]
 8001e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e2e:	d000      	beq.n	8001e32 <HAL_TIM_Base_MspInit+0xa>
 8001e30:	4770      	bx	lr
{
 8001e32:	b500      	push	{lr}
 8001e34:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e36:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001e3a:	69da      	ldr	r2, [r3, #28]
 8001e3c:	f042 0201 	orr.w	r2, r2, #1
 8001e40:	61da      	str	r2, [r3, #28]
 8001e42:	69db      	ldr	r3, [r3, #28]
 8001e44:	f003 0301 	and.w	r3, r3, #1
 8001e48:	9301      	str	r3, [sp, #4]
 8001e4a:	9b01      	ldr	r3, [sp, #4]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	4611      	mov	r1, r2
 8001e50:	201c      	movs	r0, #28
 8001e52:	f7fe fa41 	bl	80002d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e56:	201c      	movs	r0, #28
 8001e58:	f7fe fa72 	bl	8000340 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e5c:	b003      	add	sp, #12
 8001e5e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001e64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e64:	b570      	push	{r4, r5, r6, lr}
 8001e66:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e68:	2300      	movs	r3, #0
 8001e6a:	9302      	str	r3, [sp, #8]
 8001e6c:	9303      	str	r3, [sp, #12]
 8001e6e:	9304      	str	r3, [sp, #16]
 8001e70:	9305      	str	r3, [sp, #20]
  if(huart->Instance==USART3)
 8001e72:	6802      	ldr	r2, [r0, #0]
 8001e74:	4b2d      	ldr	r3, [pc, #180]	; (8001f2c <HAL_UART_MspInit+0xc8>)
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d001      	beq.n	8001e7e <HAL_UART_MspInit+0x1a>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001e7a:	b006      	add	sp, #24
 8001e7c:	bd70      	pop	{r4, r5, r6, pc}
 8001e7e:	4604      	mov	r4, r0
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e80:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8001e84:	69da      	ldr	r2, [r3, #28]
 8001e86:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001e8a:	61da      	str	r2, [r3, #28]
 8001e8c:	69da      	ldr	r2, [r3, #28]
 8001e8e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8001e92:	9200      	str	r2, [sp, #0]
 8001e94:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e96:	699a      	ldr	r2, [r3, #24]
 8001e98:	f042 0208 	orr.w	r2, r2, #8
 8001e9c:	619a      	str	r2, [r3, #24]
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	f003 0308 	and.w	r3, r3, #8
 8001ea4:	9301      	str	r3, [sp, #4]
 8001ea6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ea8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001eac:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eae:	2302      	movs	r3, #2
 8001eb0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb6:	4e1e      	ldr	r6, [pc, #120]	; (8001f30 <HAL_UART_MspInit+0xcc>)
 8001eb8:	a902      	add	r1, sp, #8
 8001eba:	4630      	mov	r0, r6
 8001ebc:	f7fe fcda 	bl	8000874 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001ec0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ec4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ec6:	2500      	movs	r5, #0
 8001ec8:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ecc:	a902      	add	r1, sp, #8
 8001ece:	4630      	mov	r0, r6
 8001ed0:	f7fe fcd0 	bl	8000874 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8001ed4:	4817      	ldr	r0, [pc, #92]	; (8001f34 <HAL_UART_MspInit+0xd0>)
 8001ed6:	4b18      	ldr	r3, [pc, #96]	; (8001f38 <HAL_UART_MspInit+0xd4>)
 8001ed8:	6003      	str	r3, [r0, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001eda:	6045      	str	r5, [r0, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001edc:	6085      	str	r5, [r0, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ede:	2380      	movs	r3, #128	; 0x80
 8001ee0:	60c3      	str	r3, [r0, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ee2:	6105      	str	r5, [r0, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ee4:	6145      	str	r5, [r0, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001ee6:	6185      	str	r5, [r0, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ee8:	61c5      	str	r5, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001eea:	f7fe fa4d 	bl	8000388 <HAL_DMA_Init>
 8001eee:	b9b0      	cbnz	r0, 8001f1e <HAL_UART_MspInit+0xba>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001ef0:	4b10      	ldr	r3, [pc, #64]	; (8001f34 <HAL_UART_MspInit+0xd0>)
 8001ef2:	6363      	str	r3, [r4, #52]	; 0x34
 8001ef4:	625c      	str	r4, [r3, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001ef6:	4811      	ldr	r0, [pc, #68]	; (8001f3c <HAL_UART_MspInit+0xd8>)
 8001ef8:	4b11      	ldr	r3, [pc, #68]	; (8001f40 <HAL_UART_MspInit+0xdc>)
 8001efa:	6003      	str	r3, [r0, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001efc:	2310      	movs	r3, #16
 8001efe:	6043      	str	r3, [r0, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f00:	2300      	movs	r3, #0
 8001f02:	6083      	str	r3, [r0, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f04:	2280      	movs	r2, #128	; 0x80
 8001f06:	60c2      	str	r2, [r0, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f08:	6103      	str	r3, [r0, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f0a:	6143      	str	r3, [r0, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001f0c:	6183      	str	r3, [r0, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f0e:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001f10:	f7fe fa3a 	bl	8000388 <HAL_DMA_Init>
 8001f14:	b930      	cbnz	r0, 8001f24 <HAL_UART_MspInit+0xc0>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001f16:	4b09      	ldr	r3, [pc, #36]	; (8001f3c <HAL_UART_MspInit+0xd8>)
 8001f18:	6323      	str	r3, [r4, #48]	; 0x30
 8001f1a:	625c      	str	r4, [r3, #36]	; 0x24
}
 8001f1c:	e7ad      	b.n	8001e7a <HAL_UART_MspInit+0x16>
      Error_Handler();
 8001f1e:	f7ff ff5f 	bl	8001de0 <Error_Handler>
 8001f22:	e7e5      	b.n	8001ef0 <HAL_UART_MspInit+0x8c>
      Error_Handler();
 8001f24:	f7ff ff5c 	bl	8001de0 <Error_Handler>
 8001f28:	e7f5      	b.n	8001f16 <HAL_UART_MspInit+0xb2>
 8001f2a:	bf00      	nop
 8001f2c:	40004800 	.word	0x40004800
 8001f30:	40010c00 	.word	0x40010c00
 8001f34:	20000030 	.word	0x20000030
 8001f38:	40020030 	.word	0x40020030
 8001f3c:	200000b4 	.word	0x200000b4
 8001f40:	4002001c 	.word	0x4002001c

08001f44 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f44:	4770      	bx	lr

08001f46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f46:	e7fe      	b.n	8001f46 <HardFault_Handler>

08001f48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f48:	e7fe      	b.n	8001f48 <MemManage_Handler>

08001f4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f4a:	e7fe      	b.n	8001f4a <BusFault_Handler>

08001f4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f4c:	e7fe      	b.n	8001f4c <UsageFault_Handler>

08001f4e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f4e:	4770      	bx	lr

08001f50 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f50:	4770      	bx	lr

08001f52 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f52:	4770      	bx	lr

08001f54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f56:	f7fe f99b 	bl	8000290 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f5a:	bd08      	pop	{r3, pc}

08001f5c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001f5c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_3)){
 8001f5e:	4b06      	ldr	r3, [pc, #24]	; (8001f78 <EXTI3_IRQHandler+0x1c>)
 8001f60:	695b      	ldr	r3, [r3, #20]
 8001f62:	f013 0f08 	tst.w	r3, #8
 8001f66:	d002      	beq.n	8001f6e <EXTI3_IRQHandler+0x12>
		pressed2 = 1;//if key2 is pressed??????????
 8001f68:	4b04      	ldr	r3, [pc, #16]	; (8001f7c <EXTI3_IRQHandler+0x20>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	701a      	strb	r2, [r3, #0]
	}

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001f6e:	2008      	movs	r0, #8
 8001f70:	f7fe fd88 	bl	8000a84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001f74:	bd08      	pop	{r3, pc}
 8001f76:	bf00      	nop
 8001f78:	40010400 	.word	0x40010400
 8001f7c:	20000028 	.word	0x20000028

08001f80 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001f80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001f82:	4802      	ldr	r0, [pc, #8]	; (8001f8c <DMA1_Channel2_IRQHandler+0xc>)
 8001f84:	f7fe fb00 	bl	8000588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001f88:	bd08      	pop	{r3, pc}
 8001f8a:	bf00      	nop
 8001f8c:	200000b4 	.word	0x200000b4

08001f90 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001f90:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001f92:	4802      	ldr	r0, [pc, #8]	; (8001f9c <DMA1_Channel3_IRQHandler+0xc>)
 8001f94:	f7fe faf8 	bl	8000588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001f98:	bd08      	pop	{r3, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000030 	.word	0x20000030

08001fa0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001fa0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001fa2:	4802      	ldr	r0, [pc, #8]	; (8001fac <TIM2_IRQHandler+0xc>)
 8001fa4:	f7ff f8ee 	bl	8001184 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001fa8:	bd08      	pop	{r3, pc}
 8001faa:	bf00      	nop
 8001fac:	20000110 	.word	0x20000110

08001fb0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001fb0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001fb2:	4802      	ldr	r0, [pc, #8]	; (8001fbc <USART3_IRQHandler+0xc>)
 8001fb4:	f7ff fc2c 	bl	8001810 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001fb8:	bd08      	pop	{r3, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000074 	.word	0x20000074

08001fc0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001fc0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_15)){
 8001fc2:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <EXTI15_10_IRQHandler+0x1c>)
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001fca:	d002      	beq.n	8001fd2 <EXTI15_10_IRQHandler+0x12>
		pressed1 = 1;//if key? is pressed??????????
 8001fcc:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <EXTI15_10_IRQHandler+0x20>)
 8001fce:	2201      	movs	r2, #1
 8001fd0:	701a      	strb	r2, [r3, #0]
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001fd2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001fd6:	f7fe fd55 	bl	8000a84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fda:	bd08      	pop	{r3, pc}
 8001fdc:	40010400 	.word	0x40010400
 8001fe0:	20000029 	.word	0x20000029

08001fe4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001fe4:	4b0f      	ldr	r3, [pc, #60]	; (8002024 <SystemInit+0x40>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	f042 0201 	orr.w	r2, r2, #1
 8001fec:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001fee:	6859      	ldr	r1, [r3, #4]
 8001ff0:	4a0d      	ldr	r2, [pc, #52]	; (8002028 <SystemInit+0x44>)
 8001ff2:	400a      	ands	r2, r1
 8001ff4:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001ffc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002000:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002008:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800200a:	685a      	ldr	r2, [r3, #4]
 800200c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002010:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002012:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002016:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002018:	4b04      	ldr	r3, [pc, #16]	; (800202c <SystemInit+0x48>)
 800201a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800201e:	609a      	str	r2, [r3, #8]
#endif 
}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	40021000 	.word	0x40021000
 8002028:	f8ff0000 	.word	0xf8ff0000
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <Reset_Handler>:
 8002030:	2100      	movs	r1, #0
 8002032:	e003      	b.n	800203c <LoopCopyDataInit>

08002034 <CopyDataInit>:
 8002034:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <LoopFillZerobss+0x14>)
 8002036:	585b      	ldr	r3, [r3, r1]
 8002038:	5043      	str	r3, [r0, r1]
 800203a:	3104      	adds	r1, #4

0800203c <LoopCopyDataInit>:
 800203c:	480a      	ldr	r0, [pc, #40]	; (8002068 <LoopFillZerobss+0x18>)
 800203e:	4b0b      	ldr	r3, [pc, #44]	; (800206c <LoopFillZerobss+0x1c>)
 8002040:	1842      	adds	r2, r0, r1
 8002042:	429a      	cmp	r2, r3
 8002044:	d3f6      	bcc.n	8002034 <CopyDataInit>
 8002046:	4a0a      	ldr	r2, [pc, #40]	; (8002070 <LoopFillZerobss+0x20>)
 8002048:	e002      	b.n	8002050 <LoopFillZerobss>

0800204a <FillZerobss>:
 800204a:	2300      	movs	r3, #0
 800204c:	f842 3b04 	str.w	r3, [r2], #4

08002050 <LoopFillZerobss>:
 8002050:	4b08      	ldr	r3, [pc, #32]	; (8002074 <LoopFillZerobss+0x24>)
 8002052:	429a      	cmp	r2, r3
 8002054:	d3f9      	bcc.n	800204a <FillZerobss>
 8002056:	f7ff ffc5 	bl	8001fe4 <SystemInit>
 800205a:	f000 f80f 	bl	800207c <__libc_init_array>
 800205e:	f7ff fd8b 	bl	8001b78 <main>
 8002062:	4770      	bx	lr
 8002064:	08002120 	.word	0x08002120
 8002068:	20000000 	.word	0x20000000
 800206c:	2000000c 	.word	0x2000000c
 8002070:	2000000c 	.word	0x2000000c
 8002074:	20000158 	.word	0x20000158

08002078 <ADC1_2_IRQHandler>:
 8002078:	e7fe      	b.n	8002078 <ADC1_2_IRQHandler>
	...

0800207c <__libc_init_array>:
 800207c:	b570      	push	{r4, r5, r6, lr}
 800207e:	2500      	movs	r5, #0
 8002080:	4e0c      	ldr	r6, [pc, #48]	; (80020b4 <__libc_init_array+0x38>)
 8002082:	4c0d      	ldr	r4, [pc, #52]	; (80020b8 <__libc_init_array+0x3c>)
 8002084:	1ba4      	subs	r4, r4, r6
 8002086:	10a4      	asrs	r4, r4, #2
 8002088:	42a5      	cmp	r5, r4
 800208a:	d109      	bne.n	80020a0 <__libc_init_array+0x24>
 800208c:	f000 f822 	bl	80020d4 <_init>
 8002090:	2500      	movs	r5, #0
 8002092:	4e0a      	ldr	r6, [pc, #40]	; (80020bc <__libc_init_array+0x40>)
 8002094:	4c0a      	ldr	r4, [pc, #40]	; (80020c0 <__libc_init_array+0x44>)
 8002096:	1ba4      	subs	r4, r4, r6
 8002098:	10a4      	asrs	r4, r4, #2
 800209a:	42a5      	cmp	r5, r4
 800209c:	d105      	bne.n	80020aa <__libc_init_array+0x2e>
 800209e:	bd70      	pop	{r4, r5, r6, pc}
 80020a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80020a4:	4798      	blx	r3
 80020a6:	3501      	adds	r5, #1
 80020a8:	e7ee      	b.n	8002088 <__libc_init_array+0xc>
 80020aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80020ae:	4798      	blx	r3
 80020b0:	3501      	adds	r5, #1
 80020b2:	e7f2      	b.n	800209a <__libc_init_array+0x1e>
 80020b4:	08002118 	.word	0x08002118
 80020b8:	08002118 	.word	0x08002118
 80020bc:	08002118 	.word	0x08002118
 80020c0:	0800211c 	.word	0x0800211c

080020c4 <memset>:
 80020c4:	4603      	mov	r3, r0
 80020c6:	4402      	add	r2, r0
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d100      	bne.n	80020ce <memset+0xa>
 80020cc:	4770      	bx	lr
 80020ce:	f803 1b01 	strb.w	r1, [r3], #1
 80020d2:	e7f9      	b.n	80020c8 <memset+0x4>

080020d4 <_init>:
 80020d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020d6:	bf00      	nop
 80020d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020da:	bc08      	pop	{r3}
 80020dc:	469e      	mov	lr, r3
 80020de:	4770      	bx	lr

080020e0 <_fini>:
 80020e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020e2:	bf00      	nop
 80020e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020e6:	bc08      	pop	{r3}
 80020e8:	469e      	mov	lr, r3
 80020ea:	4770      	bx	lr
