

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 1000 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               200f3ff8827e85c83ff3eefb99f59c8c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting PTX file and ptxas options    1: lbm.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: lbm.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting specific PTX file named lbm.1.sm_70.ptx 
Extracting specific PTX file named lbm.2.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm2PfS_ : hostFun 0x0x405bab, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lbm.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.1.sm_70.ptx
GPGPU-Sim PTX: Parsing lbm.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmgPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmiPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm3PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm4PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm5PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm6PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z27performStreamCollide_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmoPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmwPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmqPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmuPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmbPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmjPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmdPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmlPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm1PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm2PfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lbm.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lbm.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm2PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm1PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmlPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmdPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmjPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmbPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmuPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmqPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmwPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmoPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z27performStreamCollide_kernelPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm6PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm5PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm4PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm3PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmiPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmgPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm1PfS_ : hostFun 0x0x405a6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmlPfS_ : hostFun 0x0x40592b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmdPfS_ : hostFun 0x0x4057eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmjPfS_ : hostFun 0x0x4056ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmbPfS_ : hostFun 0x0x40556b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmuPfS_ : hostFun 0x0x40542b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmqPfS_ : hostFun 0x0x4052eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmwPfS_ : hostFun 0x0x4051ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmoPfS_ : hostFun 0x0x40506b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z27performStreamCollide_kernelPfS_ : hostFun 0x0x404f2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm6PfS_ : hostFun 0x0x404deb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm5PfS_ : hostFun 0x0x404cab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm4PfS_ : hostFun 0x0x404b6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm3PfS_ : hostFun 0x0x404a2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmiPfS_ : hostFun 0x0x4048eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmgPfS_ : hostFun 0x0x4047ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f380; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460f380; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
LBM_allocateGrid: allocated 185.2 MByte
MAIN_printInfo:
	grid size      : 120 x 120 x 150 = 2.16 * 10^6 Cells
	nTimeSteps     : 3000
	result file    : /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/run/long/reference.dat
	action         : store
	simulation type: lid-driven cavity
	obstacle file  : /home/pli11/Videos/parboil_benchmark/parboil/datasets/lbm/long/input/120_120_150_ldc.of

LBM_allocateGrid: allocated 185.2 MByte
LBM_allocateGrid: allocated 185.2 MByte
LBM_showGridStatistics:
	nObstacleCells:  343321 nAccelCells:   26912 nFluidCells: 1789767
	minRho:   1.0000 maxRho:   1.0000 mass: 2.160000e+06
	minU: 0.000000e+00 maxU: 0.000000e+00

event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80526268..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80526260..

GPGPU-Sim PTX: cudaLaunch for 0x0x404cab (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z32performStreamCollide_kernel_nvm5PfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z32performStreamCollide_kernel_nvm5PfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32performStreamCollide_kernel_nvm5PfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32performStreamCollide_kernel_nvm5PfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32performStreamCollide_kernel_nvm5PfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32performStreamCollide_kernel_nvm5PfS_'...
GPGPU-Sim PTX: reconvergence points for _Z32performStreamCollide_kernel_nvm5PfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e90 (lbm.2.sm_70.ptx:2037) @%p2 bra BB4_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3428 (lbm.2.sm_70.ptx:2222) mov.u32 %r13, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e98 (lbm.2.sm_70.ptx:2038) bra.uni BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef0 (lbm.2.sm_70.ptx:2053) add.f32 %f58, %f219, %f217;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2ee8 (lbm.2.sm_70.ptx:2050) bra.uni BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3428 (lbm.2.sm_70.ptx:2222) mov.u32 %r13, %ntid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3470 (lbm.2.sm_70.ptx:2231) @%p4 bra BB4_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34e8 (lbm.2.sm_70.ptx:2255) setp.eq.s32%p1, %r7, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3870 (lbm.2.sm_70.ptx:2408) @!%p1 bra BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (lbm.2.sm_70.ptx:2433) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3878 (lbm.2.sm_70.ptx:2409) bra.uni BB4_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3880 (lbm.2.sm_70.ptx:2412) mov.u32 %r80, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32performStreamCollide_kernel_nvm5PfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32performStreamCollide_kernel_nvm5PfS_'.
GPGPU-Sim PTX: pushing kernel '_Z32performStreamCollide_kernel_nvm5PfS_' to stream 0, gridDim= (120,150,1) blockDim = (120,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: CTA/core = 11, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm5PfS_'
kernel_name = _Z32performStreamCollide_kernel_nvm5PfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 64428
gpu_sim_insn = 54956966
gpu_ipc =     852.9982
gpu_tot_sim_cycle = 64428
gpu_tot_sim_insn = 54956966
gpu_tot_ipc =     852.9982
gpu_tot_issued_cta = 1880
gpu_occupancy = 65.5361% 
gpu_tot_occupancy = 65.5361% 
max_total_param_size = 0
gpu_stall_dramfull = 1531604
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      21.0606
partiton_level_parallism_total  =      21.0606
partiton_level_parallism_util =      25.6128
partiton_level_parallism_util_total  =      25.6128
L2_BW  =     754.4586 GB/Sec
L2_BW_total  =     754.4586 GB/Sec
gpu_total_sim_rate=93623
############## bottleneck_stats #############
cycles: core 64428, icnt 64428, l2 64428, dram 48378
gpu_ipc	852.998
gpu_tot_issued_cta = 1880, average cycles = 34
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 513287 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 87670 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.093	80
L1D data util	0.746	80	0.872	16
L1D tag util	0.480	80	0.578	44
L2 data util	0.642	64	0.692	49
L2 tag util	0.328	64	0.368	49
n_l2_access	 1353878
icnt s2m util	0.000	0	0.000	49	flits per packet: -nan
icnt m2s util	0.000	0	0.000	49	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.524	32	0.561	14

latency_l2_hit:	912881205, num_l2_reqs:	413097
L2 hit latency:	2209
latency_dram:	-1321325399, num_dram_reqs:	928420
DRAM latency:	3202

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.945
smem size	0.000
thread slot	0.688
TB slot    	0.344
L1I tag util	0.190	80	0.222	16

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.070	80	0.083	16
sp pipe util	0.065	80	0.077	51
sfu pipe util	0.003	80	0.004	51
ldst mem cycle	0.086	80	0.102	15

smem port	0.000	0

n_reg_bank	16
reg port	0.052	16	0.060	2
L1D tag util	0.480	80	0.578	44
L1D fill util	0.099	80	0.121	16
n_l1d_mshr	4096
L1D mshr util	0.096	80
n_l1d_missq	16
L1D missq util	0.435	80
L1D hit rate	0.000
L1D miss rate	0.388
L1D rsfail rate	0.612
L2 tag util	0.328	64	0.368	49
L2 fill util	0.124	64	0.134	33
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.563	64	0.652	33
L2 missq util	0.006	64	0.007	16
L2 hit rate	0.305
L2 miss rate	0.692
L2 rsfail rate	0.003

dram activity	0.817	32	0.856	2

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 17148000, load_transaction_bytes 17148000, icnt_m2s_bytes 0
n_gmem_load_insns 142910, n_gmem_load_accesses 535875
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.348

run 0.020, fetch 0.001, sync 0.456, control 0.000, data 0.481, struct 0.043
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12131, Miss = 12131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17684
	L1D_cache_core[1]: Access = 13363, Miss = 13363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14672
	L1D_cache_core[2]: Access = 11569, Miss = 11569, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16762
	L1D_cache_core[3]: Access = 12272, Miss = 12272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20010
	L1D_cache_core[4]: Access = 11529, Miss = 11529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16973
	L1D_cache_core[5]: Access = 11585, Miss = 11585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20955
	L1D_cache_core[6]: Access = 13233, Miss = 13233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23140
	L1D_cache_core[7]: Access = 12407, Miss = 12407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16902
	L1D_cache_core[8]: Access = 12819, Miss = 12819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15363
	L1D_cache_core[9]: Access = 11738, Miss = 11738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19914
	L1D_cache_core[10]: Access = 11374, Miss = 11374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17833
	L1D_cache_core[11]: Access = 11303, Miss = 11303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19228
	L1D_cache_core[12]: Access = 13345, Miss = 13345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16373
	L1D_cache_core[13]: Access = 9430, Miss = 9430, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17050
	L1D_cache_core[14]: Access = 12284, Miss = 12284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20948
	L1D_cache_core[15]: Access = 13213, Miss = 13213, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18562
	L1D_cache_core[16]: Access = 14043, Miss = 14043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17940
	L1D_cache_core[17]: Access = 13256, Miss = 13256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16093
	L1D_cache_core[18]: Access = 13219, Miss = 13219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17894
	L1D_cache_core[19]: Access = 10848, Miss = 10848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22255
	L1D_cache_core[20]: Access = 11216, Miss = 11216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23316
	L1D_cache_core[21]: Access = 12318, Miss = 12318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20299
	L1D_cache_core[22]: Access = 12131, Miss = 12131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17977
	L1D_cache_core[23]: Access = 11625, Miss = 11625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17331
	L1D_cache_core[24]: Access = 11533, Miss = 11533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23466
	L1D_cache_core[25]: Access = 11026, Miss = 11026, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18775
	L1D_cache_core[26]: Access = 11830, Miss = 11830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18576
	L1D_cache_core[27]: Access = 11855, Miss = 11855, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18539
	L1D_cache_core[28]: Access = 11689, Miss = 11689, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21539
	L1D_cache_core[29]: Access = 10277, Miss = 10277, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18201
	L1D_cache_core[30]: Access = 11429, Miss = 11429, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16318
	L1D_cache_core[31]: Access = 13094, Miss = 13094, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18168
	L1D_cache_core[32]: Access = 11327, Miss = 11327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20061
	L1D_cache_core[33]: Access = 11821, Miss = 11821, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17819
	L1D_cache_core[34]: Access = 11342, Miss = 11342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21276
	L1D_cache_core[35]: Access = 11423, Miss = 11423, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21334
	L1D_cache_core[36]: Access = 11967, Miss = 11967, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19530
	L1D_cache_core[37]: Access = 13422, Miss = 13422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17984
	L1D_cache_core[38]: Access = 11885, Miss = 11885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19002
	L1D_cache_core[39]: Access = 11993, Miss = 11993, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22315
	L1D_cache_core[40]: Access = 11018, Miss = 11018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19567
	L1D_cache_core[41]: Access = 11636, Miss = 11636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20144
	L1D_cache_core[42]: Access = 11368, Miss = 11368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19349
	L1D_cache_core[43]: Access = 13103, Miss = 13103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20475
	L1D_cache_core[44]: Access = 12377, Miss = 12377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24878
	L1D_cache_core[45]: Access = 12051, Miss = 12051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16699
	L1D_cache_core[46]: Access = 12889, Miss = 12889, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18971
	L1D_cache_core[47]: Access = 11829, Miss = 11829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19126
	L1D_cache_core[48]: Access = 12131, Miss = 12131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19770
	L1D_cache_core[49]: Access = 12709, Miss = 12709, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17160
	L1D_cache_core[50]: Access = 13394, Miss = 13394, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13510
	L1D_cache_core[51]: Access = 12912, Miss = 12912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15703
	L1D_cache_core[52]: Access = 11309, Miss = 11309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20343
	L1D_cache_core[53]: Access = 11539, Miss = 11539, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14881
	L1D_cache_core[54]: Access = 11181, Miss = 11181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16709
	L1D_cache_core[55]: Access = 11368, Miss = 11368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20935
	L1D_cache_core[56]: Access = 11054, Miss = 11054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20717
	L1D_cache_core[57]: Access = 10789, Miss = 10789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18336
	L1D_cache_core[58]: Access = 11893, Miss = 11893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20970
	L1D_cache_core[59]: Access = 11287, Miss = 11287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17595
	L1D_cache_core[60]: Access = 12339, Miss = 12339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18666
	L1D_cache_core[61]: Access = 12015, Miss = 12015, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16019
	L1D_cache_core[62]: Access = 12922, Miss = 12922, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21266
	L1D_cache_core[63]: Access = 12607, Miss = 12607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23214
	L1D_cache_core[64]: Access = 12896, Miss = 12896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17798
	L1D_cache_core[65]: Access = 11805, Miss = 11805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19352
	L1D_cache_core[66]: Access = 12999, Miss = 12999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15477
	L1D_cache_core[67]: Access = 11396, Miss = 11396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19485
	L1D_cache_core[68]: Access = 11342, Miss = 11342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19551
	L1D_cache_core[69]: Access = 11787, Miss = 11787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18683
	L1D_cache_core[70]: Access = 11508, Miss = 11508, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21053
	L1D_cache_core[71]: Access = 12836, Miss = 12836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22889
	L1D_cache_core[72]: Access = 11928, Miss = 11928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17270
	L1D_cache_core[73]: Access = 10963, Miss = 10963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16839
	L1D_cache_core[74]: Access = 12106, Miss = 12106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18218
	L1D_cache_core[75]: Access = 12588, Miss = 12588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20399
	L1D_cache_core[76]: Access = 12107, Miss = 12107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18985
	L1D_cache_core[77]: Access = 11915, Miss = 11915, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17651
	L1D_cache_core[78]: Access = 11997, Miss = 11997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18639
	L1D_cache_core[79]: Access = 13082, Miss = 13082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17763
	L1D_total_cache_accesses = 961139
	L1D_total_cache_misses = 961139
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1513432
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.108
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 534916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1110400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 403032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 534916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 426223

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1110400
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 403032
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 
distro:
599, 533, 533, 543, 566, 500, 500, 510, 717, 655, 655, 675, 565, 500, 500, 510, 717, 656, 656, 676, 605, 545, 545, 565, 397, 387, 387, 397, 400, 387, 387, 397, 400, 362, 387, 387, 232, 282, 306, 204, 400, 362, 362, 372, 
gpgpu_n_tot_thrd_icount = 61309440
gpgpu_n_tot_w_icount = 1915920
gpgpu_n_stall_shd_mem = 4110393
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 534746
gpgpu_n_mem_write_global = 870940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4281408
gpgpu_n_store_insn = 5778002
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 450064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1940779
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 349438
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15681133	W0_Idle:16378	W0_Scoreboard:1395375	W1:64156	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:239749	W24:226931	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:227493	W32:1165425
single_issue_nums: WS0:500887	WS1:468212	WS2:473011	WS3:481644	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4277968 {8:534746,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20595072 {8:445079,40:425861,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20471360 {40:511784,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6638160 {8:829770,}
maxmflatency = 13077 
max_icnt2mem_latency = 12125 
maxmrqlatency = 1450 
max_icnt2sh_latency = 744 
averagemflatency = 2900 
avg_icnt2mem_latency = 2269 
avg_mrq_latency = 140 
avg_icnt2sh_latency = 21 
mrq_lat_table:26247 	21273 	12455 	18702 	38788 	88000 	136540 	170417 	70652 	16057 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1095 	6584 	75110 	458961 	492764 	299059 	7953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	1 	3 	933 	2707 	7659 	17240 	22114 	285491 	395316 	453683 	169983 	1750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	829579 	163390 	102351 	76631 	59144 	44990 	39288 	24699 	1454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	19 	60 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        19        18        24        20        20        16        16        18        16        63        67        77        77        12        12 
dram[1]:        60        15        12        16        15        12        14        12        12        12        25        28        70        62        14        15 
dram[2]:        63        28        28        15        20        20        24        16        18        16        28        46        42        47        21        18 
dram[3]:        91        21        17        18        18        12        21        12        12        12        26        35        39        43        14        17 
dram[4]:        43        19        26        24        20        20        16        16        18        16        65        64        72        47        12        12 
dram[5]:        46        16        16        14        15        14        14        12        12        12        27        34        52        35        25        13 
dram[6]:        52        20        18        19        20        20        16        16        18        16        38        47        76        68        16        12 
dram[7]:        53        16        14        21        18        14        14        14        12        12        27        18        61        60        12        15 
dram[8]:        45        12        25        19        20        20        16        16        18        16        62        62        50        59        13        16 
dram[9]:        27        15        13        17        21        14        14        14        12        12        35        24        48        51        15        13 
dram[10]:        19        12        18        16        20        20        16        16        18        16        64        65        75        66        17        12 
dram[11]:        14        14        12        19        15        17        14        21        12        12        23        27        57        59        12        15 
dram[12]:        20        15        18        20        24        20        16        16        18        16        57        55        77        48        15        15 
dram[13]:        18        16        18        18        21        12        14        18        12        15        24        26        66        45        18        17 
dram[14]:        14        14        19        16        20        20        16        16        18        16        52        49        42        56        17        16 
dram[15]:        11        11        14        12        15        12        14        14        12        12        44        45        32        48        14         9 
dram[16]:        19        18        32        12        20        20        16        16        18        16        64        75        69        65        12        16 
dram[17]:        15        11        12        12        15        14        14        21        12        15        28        25        48        55        14        16 
dram[18]:        12        16        18        20        20        20        20        16        18        16        47        56        62        56        12        11 
dram[19]:        17        11        15        17        15        14        21        14        12        12        19        25        51        40        14        13 
dram[20]:        14        14        20        12        20        20        16        16        18        16        47        47        53        67        19        19 
dram[21]:        24        11        21        14        15        14        21        14        12        14        32        26        45        60        17        17 
dram[22]:        12        19        18        13        20        20        16        16        18        16        47        46        68        68        12        12 
dram[23]:        11        16        12        18        15        14        12        14        12        12        23        37        43        59        11        12 
dram[24]:        12        25        22        19        20        20        16        16        18        16        45        45        80        66        17        12 
dram[25]:        13        15        22        16        15        12        14        14        12        12        39        28        69        62        15        12 
dram[26]:        16        12        19        16        20        20        16        16        18        16        46        54        78        69        13        22 
dram[27]:        11        14        25        19        15        14        12        14        12        14        19        25        67        63        11        19 
dram[28]:        26        34        18        24        20        20        16        16        18        16        44        47        49        65        27        14 
dram[29]:        17        12        14        21        15        12        14        14        15        14        23        25        44        59        15        19 
dram[30]:        20        14        20        20        20        20        16        16        18        16        44        36        63        70        12        16 
dram[31]:        23        11        21        14        15        14        12        12        12        12        31        25        61        61        16        11 
maximum service time to same row:
dram[0]:     30780     24245     24835     24910     13460     14402     10437     12481      8226      8145      7389      7500     13518     14024     17411     16885 
dram[1]:     15995     23885     28806     27422     13060     14543     11298     16030      6140      6200      7255      7259     11419     12017     16982     17460 
dram[2]:     18705     22350     25253     29492     15386     13895     13967     12265      6104      6140      6959      6955     13518     14024     17411     16885 
dram[3]:     20728     22199     28439     31049     14661     13347     14084     14580      6140      6200      7255      7259     11419     12017     17028     17063 
dram[4]:     22008     22964     22239     24131     15393     13322     14413     14950      7457      6452      6959      6955     13518     14024     17411     16885 
dram[5]:     21824     23141     25691     27663     14907     13462     15094     15915      6140      6200      7255      7259     11419     12017     17031     17050 
dram[6]:     20362     24437     23421     27850     12002     14314     14174     13383      6753      6824      6959      6955     13518     14024     17411     16885 
dram[7]:     22181     24299     26787     29856     13688     13178     15193     14197      6140      6200      7255      7259     11419     12017     16977     17000 
dram[8]:     22521     22317     24623     23782     12250     14838     14011     14262      6181      6215      6959      6955     13518     14024     17411     16885 
dram[9]:     22252     22166     27905     28040     12861     14624     16575     16573      6140      6200      7255      7259     11419     12017     17055     17086 
dram[10]:     22991     23619     23398     26098     11937     14334     16833     16280      7234      7202      6959      6955     13518     14024     17411     16885 
dram[11]:     23115     23363     26676     29638     13984     14076     17214     15731      6140      6200      7255      7259     11419     12017     17043     17068 
dram[12]:     29636     23977     24656     24323     11721     13012     15537     11586      6275      6267      6959      6955     13518     14024     17411     16885 
dram[13]:     29603     23984     28557     28798     13037     13070     14266     13701      6140      6200      7255      7259     11419     12017     16967     17002 
dram[14]:     28800     22303     23378     26774     13053     14437     14304     16402      6104      6140      6959      6955     13518     14024     17411     16885 
dram[15]:     28827     22115     26789     28564     14768     14089     16535     17738      6140      6200      7255      7259     11419     12017     17062     17086 
dram[16]:     28877     23927     26147     24887     12351     14117     12943     14421      7152      7001      6959      6955     13518     14024     17411     16885 
dram[17]:     28523     23359     28246     27287     13250     13513     15732     16247      6140      6200      7255      7259     11419     12017     16913     16950 
dram[18]:     29849     24196     24450     26929     11842     13325     14333     16170      6104      6188      6959      6955     13518     14024     17163     16966 
dram[19]:     29524     24748     27469     29023     14226     14267     15636     16944      6140      6200      7255      7259     11419     12017     17051     17003 
dram[20]:     29654     23971     26153     29822     15183     13711     11895     14970      6335      6263      6959      6955     13518     14024     17163     16966 
dram[21]:     29349     23788     27797     31444     14935     13435     18131     17553      6140      6200      7255      7259     11419     12017     17019     16999 
dram[22]:     29202     23809     25655     28061     13037     13878     15531     15426      6455      6140      6959      6955     13518     14024     17163     16966 
dram[23]:     28416     24230     28516     30994     15217     14488     16949     15747      6140      6200      7255      7259     11419     12017     17010     16947 
dram[24]:     29596     23935     26043     29506     11910     13457     15034     15692      6869      6802      6959      6955     13518     14024     17163     16966 
dram[25]:     29487     23946     28450     30194     13669     14198     16755     17024      6140      6200      7255      7259     11419     12017     17110     17036 
dram[26]:     28877     23239     24531     27467     11637     12892     17602     16322      6494      6140      6959      6955     13518     14024     17163     16966 
dram[27]:     28916     23379     27637     30909     15466     14548     18101     17536      6140      6200      7255      7259     11419     12017     17050     17010 
dram[28]:     28785     23149     25860     23914     13198     13868     12266     15706      6334      6190      6959      6955     13518     14024     17163     16966 
dram[29]:     28500     22972     27896     28150     14805     13135     14002     17012      6140      6200      7255      7259     11419     12017     17055     16999 
dram[30]:     29294     23675     27046     28354     12088     15254     20319     19273      6104      6140      6959      6955     13518     14024     17162     17020 
dram[31]:     29439     23681     29181     29690     13157     16916     20211     20272      6140      6200      7255      7259     11419     12017     16727     16743 
average row accesses per activate:
dram[0]:  4.231372  4.477179  5.239521  5.410714  5.428571  5.478788  4.323651  4.344262  3.869565  4.073864  3.943069  3.830549  3.745192  3.800487  3.865753  4.011300 
dram[1]:  4.369748  4.225108  4.630682  5.145570  5.131579  5.273334  4.096916  3.978903  3.730205  3.639205  3.567164  3.555556  3.493797  3.560914  3.554017  3.628242 
dram[2]:  4.584677  4.411017  5.357576  5.333333  5.371951  5.500000  4.395061  4.436214  3.933702  3.972299  3.902439  3.665904  3.697400  3.687204  3.909348  3.956012 
dram[3]:  4.313253  3.845528  4.779762  5.018868  4.925926  4.956522  4.004202  4.129310  3.708455  3.660000  3.706186  3.591022  3.517588  3.446913  3.599424  3.610465 
dram[4]:  4.226277  4.050193  4.656250  4.775956  5.023669  5.391304  4.276423  4.454545  4.103746  4.028090  3.935961  3.825359  3.762590  3.716667  3.888889  3.742548 
dram[5]:  4.259259  4.052402  4.924528  5.140940  5.074324  5.000000  4.057269  4.012658  3.719298  3.588235  3.608040  3.653944  3.386473  3.534177  3.392473  3.595930 
dram[6]:  4.231884  4.254098  4.994253  5.083832  5.481013  5.655629  4.206349  4.349594  3.944598  3.824000  3.816667  3.741176  3.648837  3.759036  4.014409  3.930836 
dram[7]:  3.977528  3.983122  4.664634  4.842767  5.170068  5.241611  4.008474  4.068669  3.676301  3.568245  3.367682  3.508558  3.359036  3.426829  3.560694  3.564470 
dram[8]:  4.121528  4.147860  5.205883  5.154286  5.382716  5.623377  4.276423  4.639131  4.011268  4.144509  3.811456  3.782506  3.905000  3.803398  3.830189  3.793566 
dram[9]:  3.867383  3.991632  4.680473  5.037736  5.032467  5.153333  4.047619  4.104348  3.655172  3.548476  3.333333  3.568238  3.415648  3.419118  3.525140  3.590395 
dram[10]:  4.075602  4.146245  4.877778  4.994350  5.177914  5.358490  4.286307  4.468085  3.807487  4.016807  3.672769  3.769412  3.752998  3.804878  3.936288  3.994350 
dram[11]:  3.801370  3.779923  4.674286  5.036145  5.139241  5.335526  4.095652  4.012658  3.697675  3.618644  3.551724  3.531863  3.342043  3.351675  3.461333  3.535714 
dram[12]:  4.253572  4.408333  5.128655  5.271084  5.541401  5.607843  4.291498  4.553192  4.011268  4.016807  3.924205  3.900000  3.792771  3.870647  3.980282  3.962319 
dram[13]:  3.886121  3.983607  4.722543  4.885542  5.084415  4.944099  4.021186  4.113445  3.763314  3.681035  3.551724  3.731266  3.360190  3.428921  3.560906  3.450276 
dram[14]:  4.202847  4.438016  5.096591  5.085714  5.386503  5.490683  4.207171  4.438016  3.988796  3.966851  3.775943  3.928921  3.691765  3.796610  4.112717  3.782842 
dram[15]:  3.686411  3.820717  4.660819  4.624278  4.893750  4.975000  4.118943  4.152838  3.634286  3.676218  3.413302  3.589552  3.465686  3.400966  3.460705  3.429348 
dram[16]:  4.062069  4.044610  4.910614  4.793478  5.263803  5.588957  4.160643  4.369295  4.080229  4.016760  3.668966  3.943489  3.809291  3.805353  3.870968  3.963989 
dram[17]:  3.720690  3.792593  4.551352  4.462766  5.073620  4.801136  4.077253  4.160870  3.553073  3.629944  3.370023  3.523114  3.304245  3.225287  3.331633  3.460106 
dram[18]:  4.190299  4.388664  5.173410  5.052326  5.503030  5.759494  4.305221  4.324111  3.977654  3.945205  3.654462  3.814286  3.652482  3.764706  3.873950  4.020290 
dram[19]:  3.693950  3.613139  4.586592  4.377778  4.880952  5.012195  3.906504  4.104602  3.697675  3.459677  3.539409  3.566832  3.357488  3.407408  3.369565  3.565714 
dram[20]:  4.248032  4.456067  4.848837  4.954286  5.554054  5.385093  4.336134  4.353909  3.848649  3.956044  3.771765  3.639640  3.672941  3.830882  3.887640  4.031339 
dram[21]:  3.899614  3.919355  4.688235  4.828221  4.919255  4.919753  4.095652  4.063830  3.730205  3.565097  3.533170  3.565111  3.452323  3.527778  3.573034  3.758112 
dram[22]:  4.403292  4.443965  5.295181  5.416667  5.594594  5.653595  4.244898  4.502128  3.988796  4.022346  3.839713  3.791962  3.779661  3.662763  4.020173  3.822034 
dram[23]:  4.109649  4.199074  5.303448  5.507246  5.145833  4.941936  4.092920  4.200893  3.665706  3.526027  3.558025  3.585608  3.590206  3.590206  3.542857  3.671687 
dram[24]:  4.278884  4.311741  5.294117  5.244186  5.402516  5.569697  4.381743  4.489626  3.890710  3.799472  3.644647  3.631461  3.782609  3.687059  4.043478  4.042857 
dram[25]:  3.963115  4.100437  4.876543  4.801242  4.849057  4.890244  4.213333  4.165217  3.634286  3.635593  3.610553  3.654912  3.500000  3.466667  3.783537  3.635838 
dram[26]:  4.208333  4.269710  5.237500  5.248447  5.798561  5.957143  4.229508  4.248996  3.807487  3.870968  3.755868  3.806604  3.628770  3.567873  3.985714  4.101191 
dram[27]:  4.126168  4.100000  4.841060  5.013793  5.303030  5.171429  4.044248  4.145374  3.676301  3.615169  3.581047  3.598015  3.549618  3.439024  3.667656  3.662651 
dram[28]:  4.247012  4.197531  4.947674  5.061728  5.637584  5.643312  4.344262  4.315790  3.922865  3.809524  3.806683  3.675799  3.742789  3.648456  3.970930  3.907514 
dram[29]:  4.120172  3.951965  4.476191  4.986301  5.013423  4.961783  4.131579  4.051282  3.565826  3.645892  3.410926  3.612500  3.304965  3.481108  3.696429  3.558140 
dram[30]:  4.344978  4.248909  5.012346  5.224359  5.421769  5.781690  4.320675  4.289796  3.896175  3.945205  3.780142  3.746512  3.745192  3.747596  3.948424  4.005988 
dram[31]:  4.062222  3.901786  4.705128  4.861842  5.013793  5.088435  4.158371  4.047210  3.660919  3.645892  3.601504  3.570024  3.339668  3.501259  3.714715  3.712121 
average row locality = 599463/150294 = 3.988602
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       977       988       832       848       832       864       928       944      1216      1224      1280      1280      1276      1276      1228      1240 
dram[1]:       877       876       768       754       744       751       816       826      1064      1071      1120      1120      1120      1120      1089      1072 
dram[2]:       952       932       820       810       840       840       952       960      1216      1224      1280      1280      1280      1272      1194      1184 
dram[3]:       876       839       741       748       761       764       837       840      1064      1071      1120      1120      1117      1117      1062      1066 
dram[4]:       940       932       812       824       816       822       936       960      1216      1224      1280      1280      1280      1280      1216      1192 
dram[5]:       819       812       714       707       707       714       805       833      1064      1071      1120      1120      1120      1120      1071      1043 
dram[6]:       964       920       828       804       832       812       944       952      1216      1224      1280      1280      1280      1280      1208      1188 
dram[7]:       848       838       725       732       729       726       830       830      1064      1071      1120      1120      1120      1120      1062      1061 
dram[8]:       964       960       836       840       832       840       936       959      1216      1224      1280      1280      1280      1280      1224      1216 
dram[9]:       861       844       737       740       736       735       819       826      1064      1071      1120      1120      1120      1120      1071      1074 
dram[10]:       980       944       828       831       808       816       919       933      1216      1224      1280      1280      1280      1280      1224      1220 
dram[11]:       890       866       756       770       770       770       826       833      1064      1071      1120      1120      1120      1120      1097      1092 
dram[12]:       993       945       836       816       836       822       944       952      1216      1224      1280      1280      1280      1272      1216      1188 
dram[13]:       869       859       753       746       749       756       833       861      1064      1071      1120      1120      1120      1113      1072      1058 
dram[14]:       980       956       844       833       844       844       940       956      1216      1224      1280      1280      1280      1280      1224      1224 
dram[15]:       868       840       742       742       749       756       819       833      1064      1071      1120      1120      1120      1120      1078      1079 
dram[16]:      1004       974       829       864       824       876       920       936      1216      1224      1280      1280      1276      1276      1240      1248 
dram[17]:       936       906       795       792       792       803       834       837      1064      1071      1120      1120      1120      1120      1106      1110 
dram[18]:       968       964       840       825       864       868       956       972      1216      1224      1280      1280      1256      1256      1188      1192 
dram[19]:       869       866       768       747       783       785       848       862      1064      1071      1120      1120      1099      1099      1041      1044 
dram[20]:       936       956       788       824       788       829       916       936      1216      1224      1280      1280      1280      1280      1204      1232 
dram[21]:       869       859       753       754       749       757       826       833      1064      1071      1120      1120      1120      1120      1083      1089 
dram[22]:       944       928       816       800       792       816       924       936      1216      1224      1280      1280      1276      1280      1204      1172 
dram[23]:       838       820       722       712       699       723       809       820      1064      1071      1120      1120      1118      1120      1058      1037 
dram[24]:       968       980       832       848       832       860       940       960      1216      1224      1280      1280      1280      1280      1208      1224 
dram[25]:       872       845       738       737       737       744       832       836      1064      1071      1120      1120      1120      1120      1057      1071 
dram[26]:       900       904       792       772       772       780       916       936      1216      1224      1280      1280      1280      1280      1205      1184 
dram[27]:       777       784       686       665       665       672       798       819      1064      1071      1120      1120      1120      1120      1051      1029 
dram[28]:       948       912       800       780       796       844       944       944      1216      1224      1280      1280      1276      1264      1184      1190 
dram[29]:       848       805       719       693       708       742       826       826      1064      1071      1120      1120      1120      1116      1061      1050 
dram[30]:       904       869       757       752       752       768       908       928      1216      1224      1280      1280      1280      1280      1204      1192 
dram[31]:       812       784       686       686       686       700       805       819      1064      1071      1120      1120      1120      1120      1057      1050 
total dram reads = 513287
bank skew: 1280/665 = 1.92
chip skew: 17267/14561 = 1.19
number of total write accesses:
dram[0]:       305       307       118       157       151       160       456       464       832       840      1146      1187      1003      1009       639       644 
dram[1]:       473       281       112       126       136       143       421       430       777       785      1070      1097       968       940       644       616 
dram[2]:       623       348       166       164       155       160       464       472       832       840      1169      1185      1018      1005       655       617 
dram[3]:       624       338       144       117       139       143       429       437       777       785      1089      1098       961       954       602       578 
dram[4]:       673       350       210       141       148       172       464       472       832       840      1158      1170      1025       990       644       660 
dram[5]:       644       324       159       143       145       171       429       437       777       785      1072      1084       949       923       593       602 
dram[6]:       725       341       115       114       136       162       464       472       832       840      1181      1123      1028      1021       653       617 
dram[7]:       672       313        93        92       122       176       429       437       777       785      1086      1074       923       957       586       614 
dram[8]:       709       349       133       161       157       160       464       472       832       840      1167      1178       985      1011       652       672 
dram[9]:       668       310       128       143       139       147       429       437       777       785      1093      1096       923       923       597       630 
dram[10]:       612       329       137       160       157       168       464       472       832       840      1186      1173      1007       987       655       637 
dram[11]:       625       324       143       147       140       147       429       437       777       785      1096      1102       970       940       637       617 
dram[12]:       682       340       104       149       136       160       464       472       832       840      1180      1169      1033      1002       664       627 
dram[13]:       773       354       149       158       121       143       429       437       777       785      1093      1101      1002       964       609       611 
dram[14]:       667       359       142       153       136       160       464       472       832       848      1170      1190      1047      1032       687       644 
dram[15]:       604       333       137       133       121       143       429       437       777       792      1082      1094       991       974       627       569 
dram[16]:       591       362       134        86       136       168       464       480       832       856      1156      1177       994      1022       658       608 
dram[17]:       582       344       115       110       122       150       429       444       777       800      1088      1106       940       947       661       595 
dram[18]:       524       377       139       122       158       168       464       488       832       864      1159      1172      1028       985       665       661 
dram[19]:       558       360       140       127       139       150       429       451       777       807      1087      1088       980       953       636       651 
dram[20]:       481       340       119       102       136       168       464       488       832       864      1182      1217      1038       997       624       644 
dram[21]:       434       307       138       103       139       151       429       451       777       807      1087      1124       991       950       593       626 
dram[22]:       346       290       154       143       147       190       464       488       832       864      1186      1176      1002       998       629       609 
dram[23]:       298       263       129       118       148       169       429       451       777       807      1096      1102       931       913       574       566 
dram[24]:       348       332       167       137       136       211       464       488       832       864      1173      1221      1006      1019       612       642 
dram[25]:       328       308       129       118       121       184       429       451       777       807      1089      1130       939       950       583       581 
dram[26]:       316       374       118       173       136       198       464       488       832       864      1179      1216       996      1047       634       646 
dram[27]:       290       327       105       137       122       174       429       451       777       807      1080      1120       922       965       578       578 
dram[28]:       360       342       145       106       158       168       464       488       832       864      1160      1204       989       973       635       597 
dram[29]:       315       304       135        86       138       151       429       451       778       807      1079      1109       935       908       584       556 
dram[30]:       307       304       137       149       167       197       464       496       840       864      1172      1207       981       971       595       563 
dram[31]:       285       278       110       119       150       174       429       459       785       807      1086      1131       967       903       588       540 
total dram writes = 301335
bank skew: 1221/86 = 14.20
chip skew: 10003/8765 = 1.14
average mf latency per bank:
dram[0]:       8888      8322      6020      6554      4025      3695      3896      3770      3829      3746      5376      4984      5640      5408      9158      8174
dram[1]:       6238      6989      4556      5566      2962      2892      2664      2633      2737      2745      4130      4007      4637      4765      7390      6987
dram[2]:       5761      8816      5684      5957      3725      3720      3793      3744      3762      3725      5203      5009      5066      5572      7559      8751
dram[3]:       5124      6882      5110      5143      2846      2736      2603      2574      2649      2642      4098      3782      4382      4500      7289      7087
dram[4]:       6154      9291      5619      6176      3639      3986      3688      3637      3639      3657      4793      4739      4575      5119      6263      7595
dram[5]:       5288      7022      5027      4687      2781      3008      2619      2561      2625      2687      4010      3923      4042      4374      6133      6931
dram[6]:       5927      7358      5331      5006      3689      4138      3783      3838      3749      3677      5103      4833      4848      5021      7283      7326
dram[7]:       6147      6617      4899      4878      2888      3115      2653      2674      2691      2618      4201      3829      4592      4473      7534      6777
dram[8]:       6777      8661      6208      7929      4126      3884      3799      3676      3764      3637      5149      4626      5036      4819      7378      6642
dram[9]:       5890      7649      5654      6906      3358      2990      2642      2582      2609      2591      3860      3718      4176      4267      6441      6336
dram[10]:       9811      9945      8932      8058      5075      4311      3848      3766      3798      3736      5266      4840      5618      5318      8692      7946
dram[11]:       7455      7375      6753      6060      3620      3222      2674      2628      2689      2696      4012      3861      4525      4568      7128      7008
dram[12]:       5851      6519      4731      5754      3422      3485      3709      3659      3656      3657      4975      4482      4803      4682      7329      6767
dram[13]:       4907      5740      4523      4667      2688      2603      2620      2563      2674      2693      4067      3752      4280      4378      7369      6790
dram[14]:       5974      6265      5000      4831      3411      3507      3713      3722      3626      3707      4874      4533      4905      4693      7043      6572
dram[15]:       5111      5547      4158      4156      2566      2621      2614      2584      2624      2650      3877      3605      4137      4154      6033      6157
dram[16]:       6287      8143      6370      5178      3611      3546      3662      3675      3630      3681      4737      5212      5028      5188      7036      8002
dram[17]:       4869      5838      4496      3873      2673      2511      2541      2513      2572      2606      3689      3989      4243      4168      5975      6113
dram[18]:       6125      6434      5928      5314      3995      3671      3733      3768      3620      3727      4743      4981      4636      4725      6350      5894
dram[19]:       4883      5785      4290      4095      2893      2653      2501      2503      2525      2590      3689      3840      4072      4160      5791      5637
dram[20]:       6848      7063      6322      4955      4007      3618      3711      3745      3664      3757      4708      5178      4819      5104      7214      8031
dram[21]:       5921      6466      5502      4612      3340      2893      2569      2546      2526      2631      3622      4126      3921      4368      6042      6918
dram[22]:       7097      7835      5976      5535      4293      3714      3704      3717      3652      3692      4722      5136      4836      5405      6453      8338
dram[23]:       6431      6644      5389      4863      3093      2808      2561      2538      2564      2612      3692      4112      4277      5136      5583      7992
dram[24]:       9270      8347      8568      5630      3987      3988      3736      3773      3632      3765      4716      5456      4757      5778      7221      9920
dram[25]:       7313      6833      6553      4772      2808      2931      2532      2502      2509      2561      3682      4064      4133      4598      6377      8235
dram[26]:       7935      6694      6871      5762      3769      3890      3782      3771      3734      3726      4952      5102      5305      5018      7847      7898
dram[27]:       6685      6728      5816      5840      2896      3100      2553      2533      2553      2601      3671      3989      4330      4555      6294      8141
dram[28]:       6575      6863      5344      5568      4031      3619      3719      3775      3659      3744      4801      5055      4984      4969      6475      7197
dram[29]:       5608      5814      5083      5178      3347      2786      2589      2545      2516      2612      3590      3967      4099      4530      5407      6542
dram[30]:       6555      7060      4919      4653      3600      3948      3764      3816      3692      3766      4744      5228      4770      4984      6282      7569
dram[31]:       6293      6611      4890      4397      2756      3167      2537      2558      2561      2592      3666      3985      4095      4360      5934      6791
maximum mf latency per bank:
dram[0]:       9889      9353      9247      9081      6719      6719      6859      7006      7778      7927     10010     10106      9415      9976     11029     10263
dram[1]:       9946     10005      9754      8073      5035      5648      4866      4943      7822      8101      9762      9870      9972      9994     10000      9905
dram[2]:       9124     10510      9318     10098      6719      6719      6859      7006      7463      8325      8718      9765      9855      9770      9145     10085
dram[3]:       9635      9571      8538      8168      4708      4679      4866      4943      6204      6293      8115      8343      9198      8290      9624      9573
dram[4]:       8252      9506      8335      7543      6719      6719      6859      7006      8646      8327      8319     10098      8314      9292      8424      9302
dram[5]:       8604      9358      8039      6655      4708      4679      4866      4943      6495      7323      8632      9836      8675      9340      8605      9681
dram[6]:       9377      9220      7880      7456      6719      6719      6859      7006      7215      8531      8766      9499      9242      9080      9202      9213
dram[7]:       8882      8136      7692      7201      5310      5643      4866      4943      8772      7413      9056      8570      9541      8603      8991      8087
dram[8]:       9858      8750      9213      8544      6719      6719      6859      7006      9485      8535     11481     10478     11472     10436     10249      9536
dram[9]:       8948      8894      8361      8362      6332      6863      6624      4943      7802      8193     10140     10142     10176     10174      9972     10051
dram[10]:      11774     10132      8208      7876      8019      7977      6859      7006      8198      9299     10841     10117     10865      9734     11025     10136
dram[11]:      11011     11513      6617      6787      6074      5336      5019      5011      9219     10867     10565     11357     10513     11296     10947     11519
dram[12]:       9362      8733      7632      8667      7648      8306      6859      7006      7717      8220      8548      9053      9603      8480      9867      8912
dram[13]:       8961      8861      7182      7160      4708      4679      4866      4943      6781      8118      8662      8948      8829      8567      8592      8552
dram[14]:      13077     10053     10541     12173      6719      6719      6859      7006      9525      8861      9655     10102     10664     10139     11029     10442
dram[15]:       9610      9672      8700      9418      4708      4679      4866      4943      4894      5704      9657      9781      9917      9869      9719      9622
dram[16]:       8235      9001      8137      8818      6719      6719      6859      7006      6694      7463      8111     11473      9727     10252      8069      8666
dram[17]:       8511      8866      7016      6646      4708      4679      4866      4943      5810      5791      7405      8579      8786      8631      7987      8742
dram[18]:       8380      8245      6062      6107      6719      6719      6859      7006      7073      6984      9343      8826      8726      8280      8483      8494
dram[19]:       7730      6834      5577      5485      4708      4679      4866      4943      7176      6996      9346      6874      7831      7487      7779      7094
dram[20]:       9851     10489      7402      8457      6719      6719      6859      7006      8673     10051      9629      9747      9331      9987      9647     10507
dram[21]:       8239      9752      7528      7147      5475      5261      4866      4943      6578      8288      7854      9149      8010      9347      7980      9676
dram[22]:       8001      8775      7169      7683      6719      6719      6859      7006      8389      8789      8401      9421      8090      8274      8033      8787
dram[23]:       7510      8921      6650      8678      5223      4679      4866      4943      6262      7202      7546      9158      7325      9498      7290     11077
dram[24]:       8456     10959      8356     10312      6719      6719      6859      7006      7313      9227      9191     11622      9882     11423      8953     12407
dram[25]:       7838      8487      7323      8497      4708      4679      4866      4943      5247      6349      8761      9352      8746      9362      8409     10229
dram[26]:      10587     10167      9764      9120      7157      6719      6859      7006      9794      9426     12144     11899     12115     11580     11732     11224
dram[27]:       8814      9738      8080      8298      5969      6136      4866      4943      7045      7095      9900     10837     10084     10059      9545      9942
dram[28]:      10065      9633      6016      6271      6719      6719      6859      7006      9499      9910     10391      9835     10627     10647     10773     10243
dram[29]:       6288      6971      5670      6310      5678      5741      5505      4943      7763      8124      7823      8798      8149      8158      7564      8622
dram[30]:       8583      9291      6429      8305      6719      6719      6859      7006      6931      8685      8240      9504      8241      9329      8471      9178
dram[31]:       7693      8332      6177      6842      5591      5594      4866      4943      7737      7626      7425      7770      7715      8204      8018      9414
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 173): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=18362 n_act=4729 n_pre=4714 n_ref_event=0 n_req=19893 n_rd=17181 n_rd_L2_A=0 n_write=0 n_wr_bk=9342 bw_util=0.5482
n_activity=40225 dram_eff=0.6594
bk0: 969a 32135i bk1: 972a 32809i bk2: 828a 38560i bk3: 840a 38587i bk4: 832a 40382i bk5: 864a 39536i bk6: 928a 35349i bk7: 944a 34274i bk8: 1216a 27604i bk9: 1224a 27492i bk10: 1280a 22573i bk11: 1280a 22152i bk12: 1276a 23520i bk13: 1276a 22714i bk14: 1220a 27420i bk15: 1232a 26368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761410
Row_Buffer_Locality_read = 0.811231
Row_Buffer_Locality_write = 0.437595
Bank_Level_Parallism = 7.615276
Bank_Level_Parallism_Col = 5.261483
Bank_Level_Parallism_Ready = 1.978811
write_to_read_ratio_blp_rw_average = 0.396561
GrpLevelPara = 3.235666 

BW Util details:
bwutil = 0.548245 
total_CMD = 48378 
util_bw = 26523 
Wasted_Col = 12812 
Wasted_Row = 374 
Idle = 8669 

BW Util Bottlenecks: 
RCDc_limit = 14464 
RCDWRc_limit = 4723 
WTRc_limit = 10170 
RTWc_limit = 31805 
CCDLc_limit = 10635 
rwq = 0 
CCDLc_limit_alone = 6969 
WTRc_limit_alone = 9063 
RTWc_limit_alone = 29246 

Commands details: 
total_CMD = 48378 
n_nop = 18362 
Read = 17181 
Write = 0 
L2_Alloc = 0 
L2_WB = 9342 
n_act = 4729 
n_pre = 4714 
n_ref = 0 
n_req = 19893 
total_req = 26523 

Dual Bus Interface Util: 
issued_total_row = 9443 
issued_total_col = 26523 
Row_Bus_Util =  0.195192 
CoL_Bus_Util = 0.548245 
Either_Row_CoL_Bus_Util = 0.620447 
Issued_on_Two_Bus_Simul_Util = 0.122990 
issued_two_Eff = 0.198228 
queue_avg = 43.869610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.8696
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 216): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=20416 n_act=4573 n_pre=4558 n_ref_event=0 n_req=17900 n_rd=15163 n_rd_L2_A=0 n_write=0 n_wr_bk=8969 bw_util=0.4988
n_activity=40172 dram_eff=0.6007
bk0: 877a 34421i bk1: 870a 34789i bk2: 766a 39471i bk3: 751a 40600i bk4: 737a 40844i bk5: 751a 40349i bk6: 816a 36859i bk7: 826a 35475i bk8: 1064a 29208i bk9: 1071a 27899i bk10: 1120a 25210i bk11: 1120a 24138i bk12: 1120a 25099i bk13: 1120a 24619i bk14: 1082a 27885i bk15: 1072a 28999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744012
Row_Buffer_Locality_read = 0.795727
Row_Buffer_Locality_write = 0.453738
Bank_Level_Parallism = 7.055618
Bank_Level_Parallism_Col = 4.814185
Bank_Level_Parallism_Ready = 1.861056
write_to_read_ratio_blp_rw_average = 0.429234
GrpLevelPara = 3.038280 

BW Util details:
bwutil = 0.498822 
total_CMD = 48378 
util_bw = 24132 
Wasted_Col = 13958 
Wasted_Row = 1034 
Idle = 9254 

BW Util Bottlenecks: 
RCDc_limit = 14446 
RCDWRc_limit = 5647 
WTRc_limit = 8585 
RTWc_limit = 28951 
CCDLc_limit = 10655 
rwq = 0 
CCDLc_limit_alone = 7316 
WTRc_limit_alone = 7655 
RTWc_limit_alone = 26542 

Commands details: 
total_CMD = 48378 
n_nop = 20416 
Read = 15163 
Write = 0 
L2_Alloc = 0 
L2_WB = 8969 
n_act = 4573 
n_pre = 4558 
n_ref = 0 
n_req = 17900 
total_req = 24132 

Dual Bus Interface Util: 
issued_total_row = 9131 
issued_total_col = 24132 
Row_Bus_Util =  0.188743 
CoL_Bus_Util = 0.498822 
Either_Row_CoL_Bus_Util = 0.577990 
Issued_on_Two_Bus_Simul_Util = 0.109575 
issued_two_Eff = 0.189579 
queue_avg = 36.262993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.263
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 172): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=17891 n_act=4733 n_pre=4717 n_ref_event=0 n_req=19822 n_rd=16980 n_rd_L2_A=0 n_write=0 n_wr_bk=9812 bw_util=0.5538
n_activity=42022 dram_eff=0.6376
bk0: 948a 30658i bk1: 920a 34117i bk2: 820a 39553i bk3: 808a 39349i bk4: 836a 40015i bk5: 840a 39955i bk6: 952a 35633i bk7: 960a 35533i bk8: 1216a 27978i bk9: 1224a 26531i bk10: 1280a 23311i bk11: 1280a 21728i bk12: 1276a 22598i bk13: 1272a 22554i bk14: 1184a 27032i bk15: 1164a 26916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760451
Row_Buffer_Locality_read = 0.806417
Row_Buffer_Locality_write = 0.478904
Bank_Level_Parallism = 7.248564
Bank_Level_Parallism_Col = 5.024565
Bank_Level_Parallism_Ready = 1.890863
write_to_read_ratio_blp_rw_average = 0.419006
GrpLevelPara = 3.139797 

BW Util details:
bwutil = 0.553805 
total_CMD = 48378 
util_bw = 26792 
Wasted_Col = 14007 
Wasted_Row = 635 
Idle = 6944 

BW Util Bottlenecks: 
RCDc_limit = 15369 
RCDWRc_limit = 4808 
WTRc_limit = 9487 
RTWc_limit = 32231 
CCDLc_limit = 11552 
rwq = 0 
CCDLc_limit_alone = 7665 
WTRc_limit_alone = 8521 
RTWc_limit_alone = 29310 

Commands details: 
total_CMD = 48378 
n_nop = 17891 
Read = 16980 
Write = 0 
L2_Alloc = 0 
L2_WB = 9812 
n_act = 4733 
n_pre = 4717 
n_ref = 0 
n_req = 19822 
total_req = 26792 

Dual Bus Interface Util: 
issued_total_row = 9450 
issued_total_col = 26792 
Row_Bus_Util =  0.195337 
CoL_Bus_Util = 0.553805 
Either_Row_CoL_Bus_Util = 0.630183 
Issued_on_Two_Bus_Simul_Util = 0.118959 
issued_two_Eff = 0.188769 
queue_avg = 44.377712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.3777
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 183): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=20260 n_act=4590 n_pre=4574 n_ref_event=0 n_req=17910 n_rd=15092 n_rd_L2_A=0 n_write=0 n_wr_bk=9142 bw_util=0.5009
n_activity=40013 dram_eff=0.6057
bk0: 859a 32549i bk1: 827a 34109i bk2: 741a 39554i bk3: 744a 40204i bk4: 757a 40139i bk5: 757a 40486i bk6: 837a 35316i bk7: 840a 35437i bk8: 1064a 29127i bk9: 1071a 29209i bk10: 1120a 25900i bk11: 1120a 25238i bk12: 1117a 24475i bk13: 1117a 25634i bk14: 1059a 28598i bk15: 1062a 28999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742743
Row_Buffer_Locality_read = 0.792117
Row_Buffer_Locality_write = 0.471828
Bank_Level_Parallism = 7.115242
Bank_Level_Parallism_Col = 4.811171
Bank_Level_Parallism_Ready = 1.822027
write_to_read_ratio_blp_rw_average = 0.416624
GrpLevelPara = 3.038572 

BW Util details:
bwutil = 0.500930 
total_CMD = 48378 
util_bw = 24234 
Wasted_Col = 13843 
Wasted_Row = 841 
Idle = 9460 

BW Util Bottlenecks: 
RCDc_limit = 15084 
RCDWRc_limit = 5392 
WTRc_limit = 9137 
RTWc_limit = 27948 
CCDLc_limit = 10801 
rwq = 0 
CCDLc_limit_alone = 7434 
WTRc_limit_alone = 8123 
RTWc_limit_alone = 25595 

Commands details: 
total_CMD = 48378 
n_nop = 20260 
Read = 15092 
Write = 0 
L2_Alloc = 0 
L2_WB = 9142 
n_act = 4590 
n_pre = 4574 
n_ref = 0 
n_req = 17910 
total_req = 24234 

Dual Bus Interface Util: 
issued_total_row = 9164 
issued_total_col = 24234 
Row_Bus_Util =  0.189425 
CoL_Bus_Util = 0.500930 
Either_Row_CoL_Bus_Util = 0.581215 
Issued_on_Two_Bus_Simul_Util = 0.109141 
issued_two_Eff = 0.187780 
queue_avg = 36.971329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.9713
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 203): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=17714 n_act=4816 n_pre=4803 n_ref_event=0 n_req=19825 n_rd=16974 n_rd_L2_A=0 n_write=0 n_wr_bk=9913 bw_util=0.5558
n_activity=41256 dram_eff=0.6517
bk0: 936a 31144i bk1: 928a 33261i bk2: 812a 38424i bk3: 816a 39071i bk4: 812a 39605i bk5: 822a 39671i bk6: 936a 35421i bk7: 960a 35425i bk8: 1216a 28439i bk9: 1224a 27950i bk10: 1280a 23868i bk11: 1280a 22519i bk12: 1280a 22676i bk13: 1280a 22973i bk14: 1208a 26957i bk15: 1184a 26393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756469
Row_Buffer_Locality_read = 0.801696
Row_Buffer_Locality_write = 0.483090
Bank_Level_Parallism = 7.356766
Bank_Level_Parallism_Col = 5.030154
Bank_Level_Parallism_Ready = 1.908208
write_to_read_ratio_blp_rw_average = 0.401041
GrpLevelPara = 3.131272 

BW Util details:
bwutil = 0.555769 
total_CMD = 48378 
util_bw = 26887 
Wasted_Col = 13354 
Wasted_Row = 542 
Idle = 7595 

BW Util Bottlenecks: 
RCDc_limit = 15161 
RCDWRc_limit = 4825 
WTRc_limit = 9560 
RTWc_limit = 29534 
CCDLc_limit = 10933 
rwq = 0 
CCDLc_limit_alone = 7520 
WTRc_limit_alone = 8644 
RTWc_limit_alone = 27037 

Commands details: 
total_CMD = 48378 
n_nop = 17714 
Read = 16974 
Write = 0 
L2_Alloc = 0 
L2_WB = 9913 
n_act = 4816 
n_pre = 4803 
n_ref = 0 
n_req = 19825 
total_req = 26887 

Dual Bus Interface Util: 
issued_total_row = 9619 
issued_total_col = 26887 
Row_Bus_Util =  0.198830 
CoL_Bus_Util = 0.555769 
Either_Row_CoL_Bus_Util = 0.633842 
Issued_on_Two_Bus_Simul_Util = 0.120757 
issued_two_Eff = 0.190517 
queue_avg = 44.239243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2392
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 15): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=20523 n_act=4559 n_pre=4543 n_ref_event=0 n_req=17624 n_rd=14840 n_rd_L2_A=0 n_write=0 n_wr_bk=9229 bw_util=0.4975
n_activity=40144 dram_eff=0.5996
bk0: 819a 33934i bk1: 812a 35652i bk2: 714a 40097i bk3: 707a 40831i bk4: 707a 40962i bk5: 714a 40727i bk6: 805a 36532i bk7: 833a 35924i bk8: 1064a 29279i bk9: 1071a 28914i bk10: 1120a 25430i bk11: 1120a 25517i bk12: 1120a 24501i bk13: 1120a 25717i bk14: 1071a 28532i bk15: 1043a 28620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741233
Row_Buffer_Locality_read = 0.789623
Row_Buffer_Locality_write = 0.483106
Bank_Level_Parallism = 6.924686
Bank_Level_Parallism_Col = 4.716072
Bank_Level_Parallism_Ready = 1.820807
write_to_read_ratio_blp_rw_average = 0.418982
GrpLevelPara = 3.009141 

BW Util details:
bwutil = 0.497520 
total_CMD = 48378 
util_bw = 24069 
Wasted_Col = 13794 
Wasted_Row = 1200 
Idle = 9315 

BW Util Bottlenecks: 
RCDc_limit = 14679 
RCDWRc_limit = 5265 
WTRc_limit = 9259 
RTWc_limit = 26069 
CCDLc_limit = 10849 
rwq = 0 
CCDLc_limit_alone = 7727 
WTRc_limit_alone = 8243 
RTWc_limit_alone = 23963 

Commands details: 
total_CMD = 48378 
n_nop = 20523 
Read = 14840 
Write = 0 
L2_Alloc = 0 
L2_WB = 9229 
n_act = 4559 
n_pre = 4543 
n_ref = 0 
n_req = 17624 
total_req = 24069 

Dual Bus Interface Util: 
issued_total_row = 9102 
issued_total_col = 24069 
Row_Bus_Util =  0.188143 
CoL_Bus_Util = 0.497520 
Either_Row_CoL_Bus_Util = 0.575778 
Issued_on_Two_Bus_Simul_Util = 0.109885 
issued_two_Eff = 0.190845 
queue_avg = 35.924099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.9241
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 182): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=18091 n_act=4785 n_pre=4769 n_ref_event=0 n_req=19775 n_rd=16960 n_rd_L2_A=0 n_write=0 n_wr_bk=9752 bw_util=0.5522
n_activity=40844 dram_eff=0.654
bk0: 940a 29944i bk1: 920a 33268i bk2: 824a 39158i bk3: 804a 39493i bk4: 832a 40308i bk5: 812a 40810i bk6: 944a 35154i bk7: 952a 35001i bk8: 1216a 27685i bk9: 1224a 26694i bk10: 1280a 23172i bk11: 1280a 22546i bk12: 1280a 22720i bk13: 1272a 21894i bk14: 1200a 26424i bk15: 1180a 27013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757090
Row_Buffer_Locality_read = 0.807404
Row_Buffer_Locality_write = 0.446507
Bank_Level_Parallism = 7.512145
Bank_Level_Parallism_Col = 5.186243
Bank_Level_Parallism_Ready = 1.955601
write_to_read_ratio_blp_rw_average = 0.412047
GrpLevelPara = 3.180658 

BW Util details:
bwutil = 0.552152 
total_CMD = 48378 
util_bw = 26712 
Wasted_Col = 12940 
Wasted_Row = 612 
Idle = 8114 

BW Util Bottlenecks: 
RCDc_limit = 14579 
RCDWRc_limit = 5035 
WTRc_limit = 9380 
RTWc_limit = 30563 
CCDLc_limit = 10893 
rwq = 0 
CCDLc_limit_alone = 7335 
WTRc_limit_alone = 8352 
RTWc_limit_alone = 28033 

Commands details: 
total_CMD = 48378 
n_nop = 18091 
Read = 16960 
Write = 0 
L2_Alloc = 0 
L2_WB = 9752 
n_act = 4785 
n_pre = 4769 
n_ref = 0 
n_req = 19775 
total_req = 26712 

Dual Bus Interface Util: 
issued_total_row = 9554 
issued_total_col = 26712 
Row_Bus_Util =  0.197486 
CoL_Bus_Util = 0.552152 
Either_Row_CoL_Bus_Util = 0.626049 
Issued_on_Two_Bus_Simul_Util = 0.123589 
issued_two_Eff = 0.197411 
queue_avg = 43.205009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.205
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 179): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=20509 n_act=4649 n_pre=4636 n_ref_event=0 n_req=17736 n_rd=14952 n_rd_L2_A=0 n_write=0 n_wr_bk=9056 bw_util=0.4963
n_activity=39599 dram_eff=0.6063
bk0: 837a 31345i bk1: 830a 34413i bk2: 725a 39594i bk3: 727a 40597i bk4: 725a 40777i bk5: 726a 40150i bk6: 830a 35270i bk7: 830a 35467i bk8: 1064a 28601i bk9: 1071a 27975i bk10: 1120a 24919i bk11: 1120a 24550i bk12: 1120a 23937i bk13: 1120a 25203i bk14: 1050a 29079i bk15: 1057a 28855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736777
Row_Buffer_Locality_read = 0.788618
Row_Buffer_Locality_write = 0.452075
Bank_Level_Parallism = 7.300992
Bank_Level_Parallism_Col = 4.969021
Bank_Level_Parallism_Ready = 1.899534
write_to_read_ratio_blp_rw_average = 0.419418
GrpLevelPara = 3.061368 

BW Util details:
bwutil = 0.496259 
total_CMD = 48378 
util_bw = 24008 
Wasted_Col = 13408 
Wasted_Row = 1070 
Idle = 9892 

BW Util Bottlenecks: 
RCDc_limit = 15195 
RCDWRc_limit = 5415 
WTRc_limit = 8729 
RTWc_limit = 28525 
CCDLc_limit = 10645 
rwq = 0 
CCDLc_limit_alone = 7363 
WTRc_limit_alone = 7736 
RTWc_limit_alone = 26236 

Commands details: 
total_CMD = 48378 
n_nop = 20509 
Read = 14952 
Write = 0 
L2_Alloc = 0 
L2_WB = 9056 
n_act = 4649 
n_pre = 4636 
n_ref = 0 
n_req = 17736 
total_req = 24008 

Dual Bus Interface Util: 
issued_total_row = 9285 
issued_total_col = 24008 
Row_Bus_Util =  0.191926 
CoL_Bus_Util = 0.496259 
Either_Row_CoL_Bus_Util = 0.576068 
Issued_on_Two_Bus_Simul_Util = 0.112117 
issued_two_Eff = 0.194625 
queue_avg = 38.334076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3341
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 171): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=17734 n_act=4778 n_pre=4763 n_ref_event=0 n_req=19981 n_rd=17106 n_rd_L2_A=0 n_write=0 n_wr_bk=9882 bw_util=0.5579
n_activity=41058 dram_eff=0.6573
bk0: 956a 30972i bk1: 949a 33878i bk2: 832a 39352i bk3: 832a 38805i bk4: 828a 40068i bk5: 825a 39514i bk6: 936a 35380i bk7: 948a 34677i bk8: 1216a 27747i bk9: 1224a 27686i bk10: 1280a 23648i bk11: 1280a 23157i bk12: 1280a 25053i bk13: 1280a 23109i bk14: 1224a 27328i bk15: 1216a 26921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759954
Row_Buffer_Locality_read = 0.806393
Row_Buffer_Locality_write = 0.476649
Bank_Level_Parallism = 7.339931
Bank_Level_Parallism_Col = 5.007172
Bank_Level_Parallism_Ready = 1.923966
write_to_read_ratio_blp_rw_average = 0.392256
GrpLevelPara = 3.142341 

BW Util details:
bwutil = 0.557857 
total_CMD = 48378 
util_bw = 26988 
Wasted_Col = 12961 
Wasted_Row = 468 
Idle = 7961 

BW Util Bottlenecks: 
RCDc_limit = 14858 
RCDWRc_limit = 4862 
WTRc_limit = 9133 
RTWc_limit = 27857 
CCDLc_limit = 10607 
rwq = 0 
CCDLc_limit_alone = 7304 
WTRc_limit_alone = 8108 
RTWc_limit_alone = 25579 

Commands details: 
total_CMD = 48378 
n_nop = 17734 
Read = 17106 
Write = 0 
L2_Alloc = 0 
L2_WB = 9882 
n_act = 4778 
n_pre = 4763 
n_ref = 0 
n_req = 19981 
total_req = 26988 

Dual Bus Interface Util: 
issued_total_row = 9541 
issued_total_col = 26988 
Row_Bus_Util =  0.197218 
CoL_Bus_Util = 0.557857 
Either_Row_CoL_Bus_Util = 0.633428 
Issued_on_Two_Bus_Simul_Util = 0.121646 
issued_two_Eff = 0.192044 
queue_avg = 44.291683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2917
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 218): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=20209 n_act=4680 n_pre=4667 n_ref_event=0 n_req=17833 n_rd=15034 n_rd_L2_A=0 n_write=0 n_wr_bk=9190 bw_util=0.5007
n_activity=40124 dram_eff=0.6037
bk0: 855a 32217i bk1: 841a 34334i bk2: 737a 40065i bk3: 737a 40053i bk4: 731a 41258i bk5: 731a 40677i bk6: 819a 36869i bk7: 826a 35756i bk8: 1064a 29413i bk9: 1071a 28741i bk10: 1120a 24696i bk11: 1120a 25098i bk12: 1120a 25245i bk13: 1120a 25252i bk14: 1071a 28859i bk15: 1071a 27448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736972
Row_Buffer_Locality_read = 0.789600
Row_Buffer_Locality_write = 0.451264
Bank_Level_Parallism = 7.052510
Bank_Level_Parallism_Col = 4.728407
Bank_Level_Parallism_Ready = 1.843502
write_to_read_ratio_blp_rw_average = 0.425465
GrpLevelPara = 3.012136 

BW Util details:
bwutil = 0.500723 
total_CMD = 48378 
util_bw = 24224 
Wasted_Col = 13889 
Wasted_Row = 1003 
Idle = 9262 

BW Util Bottlenecks: 
RCDc_limit = 14939 
RCDWRc_limit = 5833 
WTRc_limit = 8718 
RTWc_limit = 27022 
CCDLc_limit = 10516 
rwq = 0 
CCDLc_limit_alone = 7443 
WTRc_limit_alone = 7832 
RTWc_limit_alone = 24835 

Commands details: 
total_CMD = 48378 
n_nop = 20209 
Read = 15034 
Write = 0 
L2_Alloc = 0 
L2_WB = 9190 
n_act = 4680 
n_pre = 4667 
n_ref = 0 
n_req = 17833 
total_req = 24224 

Dual Bus Interface Util: 
issued_total_row = 9347 
issued_total_col = 24224 
Row_Bus_Util =  0.193208 
CoL_Bus_Util = 0.500723 
Either_Row_CoL_Bus_Util = 0.582269 
Issued_on_Two_Bus_Simul_Util = 0.111662 
issued_two_Eff = 0.191771 
queue_avg = 37.050270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.0503
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 172): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=17916 n_act=4828 n_pre=4817 n_ref_event=0 n_req=19865 n_rd=16999 n_rd_L2_A=0 n_write=0 n_wr_bk=9788 bw_util=0.5537
n_activity=40553 dram_eff=0.6605
bk0: 968a 29947i bk1: 936a 33089i bk2: 816a 37982i bk3: 818a 37993i bk4: 800a 39223i bk5: 809a 39557i bk6: 916a 35077i bk7: 932a 34525i bk8: 1216a 27468i bk9: 1224a 26986i bk10: 1280a 22950i bk11: 1280a 21727i bk12: 1280a 22695i bk13: 1280a 23052i bk14: 1224a 25963i bk15: 1220a 26084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755871
Row_Buffer_Locality_read = 0.806328
Row_Buffer_Locality_write = 0.449249
Bank_Level_Parallism = 7.724004
Bank_Level_Parallism_Col = 5.315751
Bank_Level_Parallism_Ready = 1.975548
write_to_read_ratio_blp_rw_average = 0.395009
GrpLevelPara = 3.227545 

BW Util details:
bwutil = 0.553702 
total_CMD = 48378 
util_bw = 26787 
Wasted_Col = 12900 
Wasted_Row = 386 
Idle = 8305 

BW Util Bottlenecks: 
RCDc_limit = 14795 
RCDWRc_limit = 4877 
WTRc_limit = 10368 
RTWc_limit = 31852 
CCDLc_limit = 10925 
rwq = 0 
CCDLc_limit_alone = 7263 
WTRc_limit_alone = 9332 
RTWc_limit_alone = 29226 

Commands details: 
total_CMD = 48378 
n_nop = 17916 
Read = 16999 
Write = 0 
L2_Alloc = 0 
L2_WB = 9788 
n_act = 4828 
n_pre = 4817 
n_ref = 0 
n_req = 19865 
total_req = 26787 

Dual Bus Interface Util: 
issued_total_row = 9645 
issued_total_col = 26787 
Row_Bus_Util =  0.199367 
CoL_Bus_Util = 0.553702 
Either_Row_CoL_Bus_Util = 0.629666 
Issued_on_Two_Bus_Simul_Util = 0.123403 
issued_two_Eff = 0.195982 
queue_avg = 45.344227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.3442
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 251): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=19802 n_act=4758 n_pre=4743 n_ref_event=0 n_req=18092 n_rd=15280 n_rd_L2_A=0 n_write=0 n_wr_bk=9312 bw_util=0.5083
n_activity=39999 dram_eff=0.6148
bk0: 890a 30366i bk1: 862a 32785i bk2: 756a 38455i bk3: 770a 38835i bk4: 770a 40171i bk5: 770a 40067i bk6: 826a 35717i bk7: 833a 35237i bk8: 1064a 28745i bk9: 1071a 28180i bk10: 1120a 25562i bk11: 1120a 24729i bk12: 1120a 23730i bk13: 1120a 24426i bk14: 1096a 27394i bk15: 1092a 27637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736897
Row_Buffer_Locality_read = 0.787790
Row_Buffer_Locality_write = 0.459729
Bank_Level_Parallism = 7.429837
Bank_Level_Parallism_Col = 5.029096
Bank_Level_Parallism_Ready = 1.922414
write_to_read_ratio_blp_rw_average = 0.407251
GrpLevelPara = 3.106694 

BW Util details:
bwutil = 0.508330 
total_CMD = 48378 
util_bw = 24592 
Wasted_Col = 13696 
Wasted_Row = 757 
Idle = 9333 

BW Util Bottlenecks: 
RCDc_limit = 15670 
RCDWRc_limit = 5342 
WTRc_limit = 10455 
RTWc_limit = 29240 
CCDLc_limit = 10910 
rwq = 0 
CCDLc_limit_alone = 7400 
WTRc_limit_alone = 9299 
RTWc_limit_alone = 26886 

Commands details: 
total_CMD = 48378 
n_nop = 19802 
Read = 15280 
Write = 0 
L2_Alloc = 0 
L2_WB = 9312 
n_act = 4758 
n_pre = 4743 
n_ref = 0 
n_req = 18092 
total_req = 24592 

Dual Bus Interface Util: 
issued_total_row = 9501 
issued_total_col = 24592 
Row_Bus_Util =  0.196391 
CoL_Bus_Util = 0.508330 
Either_Row_CoL_Bus_Util = 0.590682 
Issued_on_Two_Bus_Simul_Util = 0.114039 
issued_two_Eff = 0.193064 
queue_avg = 39.674625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6746
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 191): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=18122 n_act=4693 n_pre=4677 n_ref_event=0 n_req=19889 n_rd=17049 n_rd_L2_A=0 n_write=0 n_wr_bk=9797 bw_util=0.5549
n_activity=40611 dram_eff=0.6611
bk0: 964a 29936i bk1: 940a 34658i bk2: 836a 38957i bk3: 812a 39827i bk4: 836a 39838i bk5: 817a 40460i bk6: 944a 34945i bk7: 952a 34766i bk8: 1216a 27542i bk9: 1224a 27765i bk10: 1280a 22699i bk11: 1280a 22663i bk12: 1280a 22303i bk13: 1272a 23247i bk14: 1216a 26586i bk15: 1180a 27870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763149
Row_Buffer_Locality_read = 0.810521
Row_Buffer_Locality_write = 0.472472
Bank_Level_Parallism = 7.486803
Bank_Level_Parallism_Col = 5.190502
Bank_Level_Parallism_Ready = 1.917604
write_to_read_ratio_blp_rw_average = 0.408107
GrpLevelPara = 3.177754 

BW Util details:
bwutil = 0.554922 
total_CMD = 48378 
util_bw = 26846 
Wasted_Col = 12686 
Wasted_Row = 513 
Idle = 8333 

BW Util Bottlenecks: 
RCDc_limit = 13908 
RCDWRc_limit = 4693 
WTRc_limit = 9025 
RTWc_limit = 30790 
CCDLc_limit = 10950 
rwq = 0 
CCDLc_limit_alone = 7431 
WTRc_limit_alone = 8168 
RTWc_limit_alone = 28128 

Commands details: 
total_CMD = 48378 
n_nop = 18122 
Read = 17049 
Write = 0 
L2_Alloc = 0 
L2_WB = 9797 
n_act = 4693 
n_pre = 4677 
n_ref = 0 
n_req = 19889 
total_req = 26846 

Dual Bus Interface Util: 
issued_total_row = 9370 
issued_total_col = 26846 
Row_Bus_Util =  0.193683 
CoL_Bus_Util = 0.554922 
Either_Row_CoL_Bus_Util = 0.625408 
Issued_on_Two_Bus_Simul_Util = 0.123196 
issued_two_Eff = 0.196986 
queue_avg = 43.254372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.2544
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 60): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=20050 n_act=4677 n_pre=4661 n_ref_event=0 n_req=18005 n_rd=15128 n_rd_L2_A=0 n_write=0 n_wr_bk=9466 bw_util=0.5084
n_activity=39584 dram_eff=0.6213
bk0: 861a 30939i bk1: 847a 34543i bk2: 753a 38013i bk3: 742a 39355i bk4: 749a 40514i bk5: 756a 40168i bk6: 833a 35328i bk7: 861a 35300i bk8: 1064a 29431i bk9: 1071a 27628i bk10: 1120a 25152i bk11: 1120a 24497i bk12: 1120a 24355i bk13: 1113a 24282i bk14: 1064a 27815i bk15: 1054a 27530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739602
Row_Buffer_Locality_read = 0.790218
Row_Buffer_Locality_write = 0.469092
Bank_Level_Parallism = 7.435948
Bank_Level_Parallism_Col = 5.057342
Bank_Level_Parallism_Ready = 1.906603
write_to_read_ratio_blp_rw_average = 0.417042
GrpLevelPara = 3.113358 

BW Util details:
bwutil = 0.508372 
total_CMD = 48378 
util_bw = 24594 
Wasted_Col = 13201 
Wasted_Row = 822 
Idle = 9761 

BW Util Bottlenecks: 
RCDc_limit = 14880 
RCDWRc_limit = 5182 
WTRc_limit = 8379 
RTWc_limit = 29190 
CCDLc_limit = 10640 
rwq = 0 
CCDLc_limit_alone = 7313 
WTRc_limit_alone = 7482 
RTWc_limit_alone = 26760 

Commands details: 
total_CMD = 48378 
n_nop = 20050 
Read = 15128 
Write = 0 
L2_Alloc = 0 
L2_WB = 9466 
n_act = 4677 
n_pre = 4661 
n_ref = 0 
n_req = 18005 
total_req = 24594 

Dual Bus Interface Util: 
issued_total_row = 9338 
issued_total_col = 24594 
Row_Bus_Util =  0.193022 
CoL_Bus_Util = 0.508372 
Either_Row_CoL_Bus_Util = 0.585555 
Issued_on_Two_Bus_Simul_Util = 0.115838 
issued_two_Eff = 0.197825 
queue_avg = 39.062695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.0627
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 195): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=17713 n_act=4799 n_pre=4783 n_ref_event=0 n_req=20011 n_rd=17168 n_rd_L2_A=0 n_write=0 n_wr_bk=9956 bw_util=0.5607
n_activity=41125 dram_eff=0.6596
bk0: 969a 30839i bk1: 952a 33163i bk2: 840a 38245i bk3: 828a 38967i bk4: 843a 39199i bk5: 844a 39935i bk6: 940a 34894i bk7: 956a 34578i bk8: 1216a 27610i bk9: 1224a 27013i bk10: 1280a 22894i bk11: 1280a 23087i bk12: 1280a 22671i bk13: 1280a 23278i bk14: 1218a 26520i bk15: 1218a 26656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759678
Row_Buffer_Locality_read = 0.810051
Row_Buffer_Locality_write = 0.450286
Bank_Level_Parallism = 7.501996
Bank_Level_Parallism_Col = 5.183288
Bank_Level_Parallism_Ready = 1.962211
write_to_read_ratio_blp_rw_average = 0.399726
GrpLevelPara = 3.207406 

BW Util details:
bwutil = 0.560668 
total_CMD = 48378 
util_bw = 27124 
Wasted_Col = 12927 
Wasted_Row = 533 
Idle = 7794 

BW Util Bottlenecks: 
RCDc_limit = 14472 
RCDWRc_limit = 4759 
WTRc_limit = 9226 
RTWc_limit = 31355 
CCDLc_limit = 10990 
rwq = 0 
CCDLc_limit_alone = 7248 
WTRc_limit_alone = 8247 
RTWc_limit_alone = 28592 

Commands details: 
total_CMD = 48378 
n_nop = 17713 
Read = 17168 
Write = 0 
L2_Alloc = 0 
L2_WB = 9956 
n_act = 4799 
n_pre = 4783 
n_ref = 0 
n_req = 20011 
total_req = 27124 

Dual Bus Interface Util: 
issued_total_row = 9582 
issued_total_col = 27124 
Row_Bus_Util =  0.198065 
CoL_Bus_Util = 0.560668 
Either_Row_CoL_Bus_Util = 0.633862 
Issued_on_Two_Bus_Simul_Util = 0.124871 
issued_two_Eff = 0.197000 
queue_avg = 44.344433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.3444
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 239): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=20168 n_act=4738 n_pre=4722 n_ref_event=0 n_req=17888 n_rd=15120 n_rd_L2_A=0 n_write=0 n_wr_bk=9199 bw_util=0.5027
n_activity=39642 dram_eff=0.6135
bk0: 868a 32213i bk1: 840a 34265i bk2: 742a 39079i bk3: 742a 39625i bk4: 749a 40606i bk5: 756a 39819i bk6: 819a 35880i bk7: 833a 36012i bk8: 1064a 29139i bk9: 1071a 28424i bk10: 1120a 24302i bk11: 1120a 24673i bk12: 1120a 25089i bk13: 1120a 23728i bk14: 1078a 27803i bk15: 1078a 28093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734881
Row_Buffer_Locality_read = 0.785596
Row_Buffer_Locality_write = 0.456427
Bank_Level_Parallism = 7.273774
Bank_Level_Parallism_Col = 4.910960
Bank_Level_Parallism_Ready = 1.850652
write_to_read_ratio_blp_rw_average = 0.411717
GrpLevelPara = 3.077468 

BW Util details:
bwutil = 0.502687 
total_CMD = 48378 
util_bw = 24319 
Wasted_Col = 13738 
Wasted_Row = 873 
Idle = 9448 

BW Util Bottlenecks: 
RCDc_limit = 15483 
RCDWRc_limit = 5378 
WTRc_limit = 9752 
RTWc_limit = 27619 
CCDLc_limit = 10951 
rwq = 0 
CCDLc_limit_alone = 7500 
WTRc_limit_alone = 8658 
RTWc_limit_alone = 25262 

Commands details: 
total_CMD = 48378 
n_nop = 20168 
Read = 15120 
Write = 0 
L2_Alloc = 0 
L2_WB = 9199 
n_act = 4738 
n_pre = 4722 
n_ref = 0 
n_req = 17888 
total_req = 24319 

Dual Bus Interface Util: 
issued_total_row = 9460 
issued_total_col = 24319 
Row_Bus_Util =  0.195543 
CoL_Bus_Util = 0.502687 
Either_Row_CoL_Bus_Util = 0.583116 
Issued_on_Two_Bus_Simul_Util = 0.115114 
issued_two_Eff = 0.197412 
queue_avg = 36.749245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.7492
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 171): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=17808 n_act=4836 n_pre=4822 n_ref_event=0 n_req=20005 n_rd=17203 n_rd_L2_A=0 n_write=0 n_wr_bk=9688 bw_util=0.5559
n_activity=40481 dram_eff=0.6643
bk0: 988a 30678i bk1: 965a 32941i bk2: 819a 38539i bk3: 847a 37900i bk4: 824a 39387i bk5: 868a 38941i bk6: 920a 34461i bk7: 932a 34394i bk8: 1216a 28737i bk9: 1224a 27722i bk10: 1280a 23077i bk11: 1280a 22849i bk12: 1276a 22412i bk13: 1276a 21937i bk14: 1240a 25846i bk15: 1248a 26642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757284
Row_Buffer_Locality_read = 0.806347
Row_Buffer_Locality_write = 0.448629
Bank_Level_Parallism = 7.674495
Bank_Level_Parallism_Col = 5.261162
Bank_Level_Parallism_Ready = 1.965565
write_to_read_ratio_blp_rw_average = 0.394001
GrpLevelPara = 3.237665 

BW Util details:
bwutil = 0.555852 
total_CMD = 48378 
util_bw = 26891 
Wasted_Col = 12835 
Wasted_Row = 344 
Idle = 8308 

BW Util Bottlenecks: 
RCDc_limit = 14739 
RCDWRc_limit = 4831 
WTRc_limit = 9829 
RTWc_limit = 31307 
CCDLc_limit = 10965 
rwq = 0 
CCDLc_limit_alone = 7405 
WTRc_limit_alone = 8810 
RTWc_limit_alone = 28766 

Commands details: 
total_CMD = 48378 
n_nop = 17808 
Read = 17203 
Write = 0 
L2_Alloc = 0 
L2_WB = 9688 
n_act = 4836 
n_pre = 4822 
n_ref = 0 
n_req = 20005 
total_req = 26891 

Dual Bus Interface Util: 
issued_total_row = 9658 
issued_total_col = 26891 
Row_Bus_Util =  0.199636 
CoL_Bus_Util = 0.555852 
Either_Row_CoL_Bus_Util = 0.631899 
Issued_on_Two_Bus_Simul_Util = 0.123589 
issued_two_Eff = 0.195584 
queue_avg = 45.708237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.7082
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 179): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=19670 n_act=4911 n_pre=4895 n_ref_event=0 n_req=18282 n_rd=15467 n_rd_L2_A=0 n_write=0 n_wr_bk=9171 bw_util=0.5093
n_activity=39961 dram_eff=0.6166
bk0: 894a 31799i bk1: 901a 33644i bk2: 789a 39415i bk3: 792a 39003i bk4: 792a 39911i bk5: 803a 39097i bk6: 834a 36022i bk7: 837a 35545i bk8: 1064a 28679i bk9: 1071a 28437i bk10: 1120a 23927i bk11: 1120a 24122i bk12: 1120a 24049i bk13: 1120a 23096i bk14: 1100a 26281i bk15: 1110a 26961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730377
Row_Buffer_Locality_read = 0.783632
Row_Buffer_Locality_write = 0.430702
Bank_Level_Parallism = 7.446395
Bank_Level_Parallism_Col = 4.976391
Bank_Level_Parallism_Ready = 1.873245
write_to_read_ratio_blp_rw_average = 0.405313
GrpLevelPara = 3.115522 

BW Util details:
bwutil = 0.509281 
total_CMD = 48378 
util_bw = 24638 
Wasted_Col = 13872 
Wasted_Row = 740 
Idle = 9128 

BW Util Bottlenecks: 
RCDc_limit = 15852 
RCDWRc_limit = 5644 
WTRc_limit = 9861 
RTWc_limit = 29815 
CCDLc_limit = 10395 
rwq = 0 
CCDLc_limit_alone = 7143 
WTRc_limit_alone = 8822 
RTWc_limit_alone = 27602 

Commands details: 
total_CMD = 48378 
n_nop = 19670 
Read = 15467 
Write = 0 
L2_Alloc = 0 
L2_WB = 9171 
n_act = 4911 
n_pre = 4895 
n_ref = 0 
n_req = 18282 
total_req = 24638 

Dual Bus Interface Util: 
issued_total_row = 9806 
issued_total_col = 24638 
Row_Bus_Util =  0.202695 
CoL_Bus_Util = 0.509281 
Either_Row_CoL_Bus_Util = 0.593410 
Issued_on_Two_Bus_Simul_Util = 0.118566 
issued_two_Eff = 0.199805 
queue_avg = 37.737526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.7375
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 202): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=17848 n_act=4794 n_pre=4781 n_ref_event=0 n_req=19907 n_rd=17116 n_rd_L2_A=0 n_write=0 n_wr_bk=9767 bw_util=0.5557
n_activity=40661 dram_eff=0.6611
bk0: 956a 31713i bk1: 956a 33205i bk2: 840a 38983i bk3: 820a 39680i bk4: 864a 40455i bk5: 868a 40776i bk6: 956a 34974i bk7: 972a 34069i bk8: 1216a 29279i bk9: 1224a 27275i bk10: 1280a 22443i bk11: 1280a 23157i bk12: 1256a 23268i bk13: 1256a 22518i bk14: 1184a 27693i bk15: 1188a 27763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758518
Row_Buffer_Locality_read = 0.806169
Row_Buffer_Locality_write = 0.462014
Bank_Level_Parallism = 7.374832
Bank_Level_Parallism_Col = 5.020845
Bank_Level_Parallism_Ready = 1.919987
write_to_read_ratio_blp_rw_average = 0.400967
GrpLevelPara = 3.171296 

BW Util details:
bwutil = 0.555686 
total_CMD = 48378 
util_bw = 26883 
Wasted_Col = 12865 
Wasted_Row = 478 
Idle = 8152 

BW Util Bottlenecks: 
RCDc_limit = 14771 
RCDWRc_limit = 4727 
WTRc_limit = 8368 
RTWc_limit = 29211 
CCDLc_limit = 10244 
rwq = 0 
CCDLc_limit_alone = 7085 
WTRc_limit_alone = 7589 
RTWc_limit_alone = 26831 

Commands details: 
total_CMD = 48378 
n_nop = 17848 
Read = 17116 
Write = 0 
L2_Alloc = 0 
L2_WB = 9767 
n_act = 4794 
n_pre = 4781 
n_ref = 0 
n_req = 19907 
total_req = 26883 

Dual Bus Interface Util: 
issued_total_row = 9575 
issued_total_col = 26883 
Row_Bus_Util =  0.197921 
CoL_Bus_Util = 0.555686 
Either_Row_CoL_Bus_Util = 0.631072 
Issued_on_Two_Bus_Simul_Util = 0.122535 
issued_two_Eff = 0.194170 
queue_avg = 43.839264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.8393
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 43): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=20002 n_act=4788 n_pre=4776 n_ref_event=0 n_req=17978 n_rd=15137 n_rd_L2_A=0 n_write=0 n_wr_bk=9233 bw_util=0.5037
n_activity=40077 dram_eff=0.6081
bk0: 863a 31545i bk1: 863a 32653i bk2: 762a 38941i bk3: 734a 39451i bk4: 776a 40529i bk5: 779a 40101i bk6: 844a 35771i bk7: 858a 35704i bk8: 1064a 30156i bk9: 1071a 28616i bk10: 1120a 25489i bk11: 1120a 25751i bk12: 1099a 24149i bk13: 1099a 25156i bk14: 1041a 27579i bk15: 1044a 27737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732418
Row_Buffer_Locality_read = 0.783978
Row_Buffer_Locality_write = 0.450973
Bank_Level_Parallism = 7.197443
Bank_Level_Parallism_Col = 4.811084
Bank_Level_Parallism_Ready = 1.850144
write_to_read_ratio_blp_rw_average = 0.412029
GrpLevelPara = 3.060082 

BW Util details:
bwutil = 0.503741 
total_CMD = 48378 
util_bw = 24370 
Wasted_Col = 13926 
Wasted_Row = 971 
Idle = 9111 

BW Util Bottlenecks: 
RCDc_limit = 15382 
RCDWRc_limit = 5676 
WTRc_limit = 9355 
RTWc_limit = 27558 
CCDLc_limit = 10397 
rwq = 0 
CCDLc_limit_alone = 7239 
WTRc_limit_alone = 8377 
RTWc_limit_alone = 25378 

Commands details: 
total_CMD = 48378 
n_nop = 20002 
Read = 15137 
Write = 0 
L2_Alloc = 0 
L2_WB = 9233 
n_act = 4788 
n_pre = 4776 
n_ref = 0 
n_req = 17978 
total_req = 24370 

Dual Bus Interface Util: 
issued_total_row = 9564 
issued_total_col = 24370 
Row_Bus_Util =  0.197693 
CoL_Bus_Util = 0.503741 
Either_Row_CoL_Bus_Util = 0.586548 
Issued_on_Two_Bus_Simul_Util = 0.114887 
issued_two_Eff = 0.195870 
queue_avg = 37.489395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.4894
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 185): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=18184 n_act=4771 n_pre=4756 n_ref_event=0 n_req=19692 n_rd=16918 n_rd_L2_A=0 n_write=0 n_wr_bk=9616 bw_util=0.5485
n_activity=40711 dram_eff=0.6518
bk0: 920a 32232i bk1: 944a 32993i bk2: 786a 39074i bk3: 824a 39479i bk4: 788a 41180i bk5: 824a 40136i bk6: 916a 35791i bk7: 936a 35069i bk8: 1216a 27745i bk9: 1224a 27216i bk10: 1280a 22689i bk11: 1280a 21623i bk12: 1276a 22831i bk13: 1280a 23785i bk14: 1200a 27515i bk15: 1224a 27111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756852
Row_Buffer_Locality_read = 0.804515
Row_Buffer_Locality_write = 0.459010
Bank_Level_Parallism = 7.399293
Bank_Level_Parallism_Col = 5.045834
Bank_Level_Parallism_Ready = 1.919462
write_to_read_ratio_blp_rw_average = 0.403018
GrpLevelPara = 3.164359 

BW Util details:
bwutil = 0.548472 
total_CMD = 48378 
util_bw = 26534 
Wasted_Col = 13115 
Wasted_Row = 517 
Idle = 8212 

BW Util Bottlenecks: 
RCDc_limit = 14914 
RCDWRc_limit = 4820 
WTRc_limit = 8360 
RTWc_limit = 30000 
CCDLc_limit = 10989 
rwq = 0 
CCDLc_limit_alone = 7586 
WTRc_limit_alone = 7442 
RTWc_limit_alone = 27515 

Commands details: 
total_CMD = 48378 
n_nop = 18184 
Read = 16918 
Write = 0 
L2_Alloc = 0 
L2_WB = 9616 
n_act = 4771 
n_pre = 4756 
n_ref = 0 
n_req = 19692 
total_req = 26534 

Dual Bus Interface Util: 
issued_total_row = 9527 
issued_total_col = 26534 
Row_Bus_Util =  0.196928 
CoL_Bus_Util = 0.548472 
Either_Row_CoL_Bus_Util = 0.624127 
Issued_on_Two_Bus_Simul_Util = 0.121274 
issued_two_Eff = 0.194310 
queue_avg = 45.103703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.1037
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 175): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=20387 n_act=4639 n_pre=4626 n_ref_event=0 n_req=17919 n_rd=15149 n_rd_L2_A=0 n_write=0 n_wr_bk=8999 bw_util=0.4992
n_activity=39636 dram_eff=0.6092
bk0: 861a 33330i bk1: 859a 34909i bk2: 746a 39466i bk3: 746a 40131i bk4: 749a 40807i bk5: 753a 39874i bk6: 826a 36218i bk7: 833a 35728i bk8: 1064a 29194i bk9: 1071a 28498i bk10: 1120a 24956i bk11: 1120a 24716i bk12: 1120a 24026i bk13: 1120a 25493i bk14: 1083a 27843i bk15: 1078a 28119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739905
Row_Buffer_Locality_read = 0.791895
Row_Buffer_Locality_write = 0.448595
Bank_Level_Parallism = 7.227015
Bank_Level_Parallism_Col = 4.880864
Bank_Level_Parallism_Ready = 1.879079
write_to_read_ratio_blp_rw_average = 0.408167
GrpLevelPara = 3.082171 

BW Util details:
bwutil = 0.499153 
total_CMD = 48378 
util_bw = 24148 
Wasted_Col = 13458 
Wasted_Row = 942 
Idle = 9830 

BW Util Bottlenecks: 
RCDc_limit = 14781 
RCDWRc_limit = 5444 
WTRc_limit = 9359 
RTWc_limit = 28034 
CCDLc_limit = 10341 
rwq = 0 
CCDLc_limit_alone = 7083 
WTRc_limit_alone = 8359 
RTWc_limit_alone = 25776 

Commands details: 
total_CMD = 48378 
n_nop = 20387 
Read = 15149 
Write = 0 
L2_Alloc = 0 
L2_WB = 8999 
n_act = 4639 
n_pre = 4626 
n_ref = 0 
n_req = 17919 
total_req = 24148 

Dual Bus Interface Util: 
issued_total_row = 9265 
issued_total_col = 24148 
Row_Bus_Util =  0.191513 
CoL_Bus_Util = 0.499153 
Either_Row_CoL_Bus_Util = 0.578589 
Issued_on_Two_Bus_Simul_Util = 0.112076 
issued_two_Eff = 0.193705 
queue_avg = 38.489769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4898
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 132): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=18402 n_act=4672 n_pre=4659 n_ref_event=0 n_req=19586 n_rd=16868 n_rd_L2_A=0 n_write=0 n_wr_bk=9475 bw_util=0.5445
n_activity=40770 dram_eff=0.6461
bk0: 944a 34439i bk1: 928a 34933i bk2: 816a 39977i bk3: 788a 40638i bk4: 788a 41010i bk5: 812a 40293i bk6: 924a 35302i bk7: 936a 35608i bk8: 1216a 28901i bk9: 1224a 27374i bk10: 1280a 23308i bk11: 1280a 23230i bk12: 1276a 24546i bk13: 1280a 23362i bk14: 1204a 28687i bk15: 1172a 27832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761016
Row_Buffer_Locality_read = 0.808002
Row_Buffer_Locality_write = 0.466568
Bank_Level_Parallism = 7.066572
Bank_Level_Parallism_Col = 4.838005
Bank_Level_Parallism_Ready = 1.881031
write_to_read_ratio_blp_rw_average = 0.403923
GrpLevelPara = 3.091556 

BW Util details:
bwutil = 0.544524 
total_CMD = 48378 
util_bw = 26343 
Wasted_Col = 13114 
Wasted_Row = 755 
Idle = 8166 

BW Util Bottlenecks: 
RCDc_limit = 14563 
RCDWRc_limit = 5038 
WTRc_limit = 7872 
RTWc_limit = 26574 
CCDLc_limit = 10304 
rwq = 0 
CCDLc_limit_alone = 7276 
WTRc_limit_alone = 7127 
RTWc_limit_alone = 24291 

Commands details: 
total_CMD = 48378 
n_nop = 18402 
Read = 16868 
Write = 0 
L2_Alloc = 0 
L2_WB = 9475 
n_act = 4672 
n_pre = 4659 
n_ref = 0 
n_req = 19586 
total_req = 26343 

Dual Bus Interface Util: 
issued_total_row = 9331 
issued_total_col = 26343 
Row_Bus_Util =  0.192877 
CoL_Bus_Util = 0.544524 
Either_Row_CoL_Bus_Util = 0.619621 
Issued_on_Two_Bus_Simul_Util = 0.117781 
issued_two_Eff = 0.190085 
queue_avg = 41.065876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.0659
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 173): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=21052 n_act=4452 n_pre=4437 n_ref_event=0 n_req=17500 n_rd=14791 n_rd_L2_A=0 n_write=0 n_wr_bk=8734 bw_util=0.4863
n_activity=40180 dram_eff=0.5855
bk0: 827a 36009i bk1: 807a 36263i bk2: 709a 40519i bk3: 705a 41007i bk4: 696a 40918i bk5: 713a 39760i bk6: 809a 36095i bk7: 819a 35585i bk8: 1064a 28463i bk9: 1071a 27348i bk10: 1120a 25259i bk11: 1120a 25050i bk12: 1116a 25062i bk13: 1120a 26177i bk14: 1058a 30012i bk15: 1037a 30130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744551
Row_Buffer_Locality_read = 0.794362
Row_Buffer_Locality_write = 0.465759
Bank_Level_Parallism = 6.857158
Bank_Level_Parallism_Col = 4.749685
Bank_Level_Parallism_Ready = 1.797364
write_to_read_ratio_blp_rw_average = 0.428177
GrpLevelPara = 2.991607 

BW Util details:
bwutil = 0.486275 
total_CMD = 48378 
util_bw = 23525 
Wasted_Col = 13937 
Wasted_Row = 1595 
Idle = 9321 

BW Util Bottlenecks: 
RCDc_limit = 14692 
RCDWRc_limit = 5385 
WTRc_limit = 7995 
RTWc_limit = 27344 
CCDLc_limit = 10646 
rwq = 0 
CCDLc_limit_alone = 7377 
WTRc_limit_alone = 7042 
RTWc_limit_alone = 25028 

Commands details: 
total_CMD = 48378 
n_nop = 21052 
Read = 14791 
Write = 0 
L2_Alloc = 0 
L2_WB = 8734 
n_act = 4452 
n_pre = 4437 
n_ref = 0 
n_req = 17500 
total_req = 23525 

Dual Bus Interface Util: 
issued_total_row = 8889 
issued_total_col = 23525 
Row_Bus_Util =  0.183741 
CoL_Bus_Util = 0.486275 
Either_Row_CoL_Bus_Util = 0.564844 
Issued_on_Two_Bus_Simul_Util = 0.105172 
issued_two_Eff = 0.186196 
queue_avg = 35.589977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.59
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 172): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=17934 n_act=4806 n_pre=4793 n_ref_event=0 n_req=19944 n_rd=17149 n_rd_L2_A=0 n_write=0 n_wr_bk=9620 bw_util=0.5533
n_activity=40635 dram_eff=0.6588
bk0: 954a 32514i bk1: 947a 32255i bk2: 829a 37921i bk3: 845a 38781i bk4: 825a 39733i bk5: 857a 39148i bk6: 940a 35565i bk7: 960a 34545i bk8: 1216a 27182i bk9: 1224a 25885i bk10: 1280a 23134i bk11: 1280a 20996i bk12: 1280a 23713i bk13: 1280a 23220i bk14: 1208a 27480i bk15: 1224a 28067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758099
Row_Buffer_Locality_read = 0.805340
Row_Buffer_Locality_write = 0.460946
Bank_Level_Parallism = 7.553384
Bank_Level_Parallism_Col = 5.169156
Bank_Level_Parallism_Ready = 1.906945
write_to_read_ratio_blp_rw_average = 0.391065
GrpLevelPara = 3.213453 

BW Util details:
bwutil = 0.553330 
total_CMD = 48378 
util_bw = 26769 
Wasted_Col = 13008 
Wasted_Row = 441 
Idle = 8160 

BW Util Bottlenecks: 
RCDc_limit = 15051 
RCDWRc_limit = 4735 
WTRc_limit = 9964 
RTWc_limit = 30062 
CCDLc_limit = 11124 
rwq = 0 
CCDLc_limit_alone = 7292 
WTRc_limit_alone = 8796 
RTWc_limit_alone = 27398 

Commands details: 
total_CMD = 48378 
n_nop = 17934 
Read = 17149 
Write = 0 
L2_Alloc = 0 
L2_WB = 9620 
n_act = 4806 
n_pre = 4793 
n_ref = 0 
n_req = 19944 
total_req = 26769 

Dual Bus Interface Util: 
issued_total_row = 9599 
issued_total_col = 26769 
Row_Bus_Util =  0.198417 
CoL_Bus_Util = 0.553330 
Either_Row_CoL_Bus_Util = 0.629294 
Issued_on_Two_Bus_Simul_Util = 0.122452 
issued_two_Eff = 0.194587 
queue_avg = 45.227375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.2274
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 183): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=20681 n_act=4547 n_pre=4533 n_ref_event=0 n_req=17762 n_rd=15020 n_rd_L2_A=0 n_write=0 n_wr_bk=8904 bw_util=0.4945
n_activity=39421 dram_eff=0.6069
bk0: 850a 34326i bk1: 826a 33691i bk2: 731a 39942i bk3: 721a 39793i bk4: 737a 40907i bk5: 744a 39721i bk6: 832a 36063i bk7: 836a 36542i bk8: 1064a 28806i bk9: 1071a 28317i bk10: 1120a 25460i bk11: 1120a 24307i bk12: 1120a 25161i bk13: 1120a 25398i bk14: 1057a 30057i bk15: 1071a 29082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742796
Row_Buffer_Locality_read = 0.790735
Row_Buffer_Locality_write = 0.473448
Bank_Level_Parallism = 7.142742
Bank_Level_Parallism_Col = 4.852075
Bank_Level_Parallism_Ready = 1.848604
write_to_read_ratio_blp_rw_average = 0.403444
GrpLevelPara = 3.066039 

BW Util details:
bwutil = 0.494522 
total_CMD = 48378 
util_bw = 23924 
Wasted_Col = 13484 
Wasted_Row = 976 
Idle = 9994 

BW Util Bottlenecks: 
RCDc_limit = 14875 
RCDWRc_limit = 4955 
WTRc_limit = 9172 
RTWc_limit = 26274 
CCDLc_limit = 10418 
rwq = 0 
CCDLc_limit_alone = 7341 
WTRc_limit_alone = 8242 
RTWc_limit_alone = 24127 

Commands details: 
total_CMD = 48378 
n_nop = 20681 
Read = 15020 
Write = 0 
L2_Alloc = 0 
L2_WB = 8904 
n_act = 4547 
n_pre = 4533 
n_ref = 0 
n_req = 17762 
total_req = 23924 

Dual Bus Interface Util: 
issued_total_row = 9080 
issued_total_col = 23924 
Row_Bus_Util =  0.187689 
CoL_Bus_Util = 0.494522 
Either_Row_CoL_Bus_Util = 0.572512 
Issued_on_Two_Bus_Simul_Util = 0.109699 
issued_two_Eff = 0.191609 
queue_avg = 36.243477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.2435
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 140): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=18368 n_act=4727 n_pre=4713 n_ref_event=0 n_req=19444 n_rd=16720 n_rd_L2_A=0 n_write=0 n_wr_bk=9677 bw_util=0.5456
n_activity=40675 dram_eff=0.649
bk0: 900a 33458i bk1: 904a 33032i bk2: 792a 39372i bk3: 772a 39274i bk4: 772a 41229i bk5: 780a 40472i bk6: 916a 35468i bk7: 936a 33714i bk8: 1216a 27543i bk9: 1224a 26325i bk10: 1280a 22445i bk11: 1280a 23394i bk12: 1280a 23980i bk13: 1280a 22403i bk14: 1204a 28568i bk15: 1184a 28587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756789
Row_Buffer_Locality_read = 0.804198
Row_Buffer_Locality_write = 0.465663
Bank_Level_Parallism = 7.342617
Bank_Level_Parallism_Col = 5.024148
Bank_Level_Parallism_Ready = 1.872220
write_to_read_ratio_blp_rw_average = 0.393677
GrpLevelPara = 3.151105 

BW Util details:
bwutil = 0.545641 
total_CMD = 48378 
util_bw = 26397 
Wasted_Col = 13102 
Wasted_Row = 572 
Idle = 8307 

BW Util Bottlenecks: 
RCDc_limit = 14852 
RCDWRc_limit = 4800 
WTRc_limit = 9718 
RTWc_limit = 27838 
CCDLc_limit = 10987 
rwq = 0 
CCDLc_limit_alone = 7609 
WTRc_limit_alone = 8716 
RTWc_limit_alone = 25462 

Commands details: 
total_CMD = 48378 
n_nop = 18368 
Read = 16720 
Write = 0 
L2_Alloc = 0 
L2_WB = 9677 
n_act = 4727 
n_pre = 4713 
n_ref = 0 
n_req = 19444 
total_req = 26397 

Dual Bus Interface Util: 
issued_total_row = 9440 
issued_total_col = 26397 
Row_Bus_Util =  0.195130 
CoL_Bus_Util = 0.545641 
Either_Row_CoL_Bus_Util = 0.620323 
Issued_on_Two_Bus_Simul_Util = 0.120447 
issued_two_Eff = 0.194169 
queue_avg = 43.734406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.7344
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 164): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=21267 n_act=4431 n_pre=4417 n_ref_event=0 n_req=17224 n_rd=14560 n_rd_L2_A=0 n_write=0 n_wr_bk=8859 bw_util=0.4841
n_activity=39311 dram_eff=0.5957
bk0: 777a 36993i bk1: 784a 35218i bk2: 686a 40304i bk3: 665a 40842i bk4: 665a 41737i bk5: 672a 41041i bk6: 798a 36717i bk7: 819a 35110i bk8: 1064a 28561i bk9: 1071a 28985i bk10: 1120a 24823i bk11: 1120a 25737i bk12: 1120a 26113i bk13: 1120a 25493i bk14: 1050a 30483i bk15: 1029a 30191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742627
Row_Buffer_Locality_read = 0.792185
Row_Buffer_Locality_write = 0.471649
Bank_Level_Parallism = 6.918454
Bank_Level_Parallism_Col = 4.687726
Bank_Level_Parallism_Ready = 1.806567
write_to_read_ratio_blp_rw_average = 0.421224
GrpLevelPara = 2.985362 

BW Util details:
bwutil = 0.484084 
total_CMD = 48378 
util_bw = 23419 
Wasted_Col = 13477 
Wasted_Row = 1107 
Idle = 10375 

BW Util Bottlenecks: 
RCDc_limit = 14355 
RCDWRc_limit = 5271 
WTRc_limit = 8080 
RTWc_limit = 25411 
CCDLc_limit = 10194 
rwq = 0 
CCDLc_limit_alone = 7109 
WTRc_limit_alone = 7171 
RTWc_limit_alone = 23235 

Commands details: 
total_CMD = 48378 
n_nop = 21267 
Read = 14560 
Write = 0 
L2_Alloc = 0 
L2_WB = 8859 
n_act = 4431 
n_pre = 4417 
n_ref = 0 
n_req = 17224 
total_req = 23419 

Dual Bus Interface Util: 
issued_total_row = 8848 
issued_total_col = 23419 
Row_Bus_Util =  0.182893 
CoL_Bus_Util = 0.484084 
Either_Row_CoL_Bus_Util = 0.560399 
Issued_on_Two_Bus_Simul_Util = 0.106577 
issued_two_Eff = 0.190181 
queue_avg = 35.499836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.4998
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 176): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=18436 n_act=4748 n_pre=4734 n_ref_event=0 n_req=19552 n_rd=16834 n_rd_L2_A=0 n_write=0 n_wr_bk=9389 bw_util=0.542
n_activity=40757 dram_eff=0.6434
bk0: 942a 34004i bk1: 904a 34811i bk2: 792a 38910i bk3: 776a 39442i bk4: 796a 40602i bk5: 844a 40327i bk6: 944a 35353i bk7: 944a 34548i bk8: 1216a 28472i bk9: 1224a 27778i bk10: 1280a 24637i bk11: 1280a 23259i bk12: 1276a 23866i bk13: 1264a 23686i bk14: 1176a 29265i bk15: 1176a 28291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756273
Row_Buffer_Locality_read = 0.803112
Row_Buffer_Locality_write = 0.458899
Bank_Level_Parallism = 7.118485
Bank_Level_Parallism_Col = 4.823069
Bank_Level_Parallism_Ready = 1.850055
write_to_read_ratio_blp_rw_average = 0.386527
GrpLevelPara = 3.083652 

BW Util details:
bwutil = 0.542044 
total_CMD = 48378 
util_bw = 26223 
Wasted_Col = 13345 
Wasted_Row = 648 
Idle = 8162 

BW Util Bottlenecks: 
RCDc_limit = 15337 
RCDWRc_limit = 4735 
WTRc_limit = 9101 
RTWc_limit = 25965 
CCDLc_limit = 10400 
rwq = 0 
CCDLc_limit_alone = 7467 
WTRc_limit_alone = 8257 
RTWc_limit_alone = 23876 

Commands details: 
total_CMD = 48378 
n_nop = 18436 
Read = 16834 
Write = 0 
L2_Alloc = 0 
L2_WB = 9389 
n_act = 4748 
n_pre = 4734 
n_ref = 0 
n_req = 19552 
total_req = 26223 

Dual Bus Interface Util: 
issued_total_row = 9482 
issued_total_col = 26223 
Row_Bus_Util =  0.195998 
CoL_Bus_Util = 0.542044 
Either_Row_CoL_Bus_Util = 0.618918 
Issued_on_Two_Bus_Simul_Util = 0.119124 
issued_two_Eff = 0.192472 
queue_avg = 41.450806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.4508
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 172): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=20946 n_act=4573 n_pre=4558 n_ref_event=0 n_req=17512 n_rd=14840 n_rd_L2_A=0 n_write=0 n_wr_bk=8691 bw_util=0.4864
n_activity=39941 dram_eff=0.5891
bk0: 844a 35422i bk1: 795a 35450i bk2: 707a 39627i bk3: 690a 41016i bk4: 704a 40727i bk5: 735a 40487i bk6: 826a 35999i bk7: 826a 35418i bk8: 1064a 29416i bk9: 1071a 29035i bk10: 1120a 24994i bk11: 1120a 24366i bk12: 1120a 24650i bk13: 1113a 26156i bk14: 1055a 29637i bk15: 1050a 29402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737792
Row_Buffer_Locality_read = 0.788563
Row_Buffer_Locality_write = 0.448117
Bank_Level_Parallism = 6.971461
Bank_Level_Parallism_Col = 4.699535
Bank_Level_Parallism_Ready = 1.806766
write_to_read_ratio_blp_rw_average = 0.414478
GrpLevelPara = 3.004676 

BW Util details:
bwutil = 0.486399 
total_CMD = 48378 
util_bw = 23531 
Wasted_Col = 14011 
Wasted_Row = 1142 
Idle = 9694 

BW Util Bottlenecks: 
RCDc_limit = 15270 
RCDWRc_limit = 5487 
WTRc_limit = 8699 
RTWc_limit = 27010 
CCDLc_limit = 10760 
rwq = 0 
CCDLc_limit_alone = 7564 
WTRc_limit_alone = 7694 
RTWc_limit_alone = 24819 

Commands details: 
total_CMD = 48378 
n_nop = 20946 
Read = 14840 
Write = 0 
L2_Alloc = 0 
L2_WB = 8691 
n_act = 4573 
n_pre = 4558 
n_ref = 0 
n_req = 17512 
total_req = 23531 

Dual Bus Interface Util: 
issued_total_row = 9131 
issued_total_col = 23531 
Row_Bus_Util =  0.188743 
CoL_Bus_Util = 0.486399 
Either_Row_CoL_Bus_Util = 0.567035 
Issued_on_Two_Bus_Simul_Util = 0.108107 
issued_two_Eff = 0.190653 
queue_avg = 36.298153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.2982
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 188): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=18848 n_act=4642 n_pre=4628 n_ref_event=0 n_req=19258 n_rd=16534 n_rd_L2_A=0 n_write=0 n_wr_bk=9382 bw_util=0.5357
n_activity=41020 dram_eff=0.6318
bk0: 884a 33954i bk1: 868a 34622i bk2: 756a 40281i bk3: 752a 40322i bk4: 752a 41372i bk5: 764a 41169i bk6: 908a 36144i bk7: 926a 35550i bk8: 1216a 28487i bk9: 1224a 27455i bk10: 1280a 22901i bk11: 1280a 21740i bk12: 1280a 24175i bk13: 1280a 22478i bk14: 1196a 27680i bk15: 1168a 28553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757983
Row_Buffer_Locality_read = 0.804281
Row_Buffer_Locality_write = 0.469902
Bank_Level_Parallism = 7.101882
Bank_Level_Parallism_Col = 4.888170
Bank_Level_Parallism_Ready = 1.866878
write_to_read_ratio_blp_rw_average = 0.399554
GrpLevelPara = 3.104673 

BW Util details:
bwutil = 0.535698 
total_CMD = 48378 
util_bw = 25916 
Wasted_Col = 13592 
Wasted_Row = 813 
Idle = 8057 

BW Util Bottlenecks: 
RCDc_limit = 14795 
RCDWRc_limit = 4820 
WTRc_limit = 8746 
RTWc_limit = 28669 
CCDLc_limit = 10901 
rwq = 0 
CCDLc_limit_alone = 7487 
WTRc_limit_alone = 7823 
RTWc_limit_alone = 26178 

Commands details: 
total_CMD = 48378 
n_nop = 18848 
Read = 16534 
Write = 0 
L2_Alloc = 0 
L2_WB = 9382 
n_act = 4642 
n_pre = 4628 
n_ref = 0 
n_req = 19258 
total_req = 25916 

Dual Bus Interface Util: 
issued_total_row = 9270 
issued_total_col = 25916 
Row_Bus_Util =  0.191616 
CoL_Bus_Util = 0.535698 
Either_Row_CoL_Bus_Util = 0.610401 
Issued_on_Two_Bus_Simul_Util = 0.116913 
issued_two_Eff = 0.191534 
queue_avg = 42.562901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.5629
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 205): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48378 n_nop=21191 n_act=4485 n_pre=4475 n_ref_event=0 n_req=17343 n_rd=14677 n_rd_L2_A=0 n_write=0 n_wr_bk=8729 bw_util=0.4838
n_activity=39127 dram_eff=0.5982
bk0: 810a 35462i bk1: 778a 35633i bk2: 683a 40277i bk3: 686a 40498i bk4: 680a 41484i bk5: 697a 41072i bk6: 802a 36521i bk7: 819a 35739i bk8: 1064a 28746i bk9: 1071a 28588i bk10: 1120a 24758i bk11: 1120a 24729i bk12: 1120a 24292i bk13: 1120a 25865i bk14: 1057a 29393i bk15: 1050a 29541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740510
Row_Buffer_Locality_read = 0.789538
Row_Buffer_Locality_write = 0.466286
Bank_Level_Parallism = 7.098656
Bank_Level_Parallism_Col = 4.832603
Bank_Level_Parallism_Ready = 1.853627
write_to_read_ratio_blp_rw_average = 0.426511
GrpLevelPara = 3.030670 

BW Util details:
bwutil = 0.483815 
total_CMD = 48378 
util_bw = 23406 
Wasted_Col = 13243 
Wasted_Row = 1210 
Idle = 10519 

BW Util Bottlenecks: 
RCDc_limit = 14518 
RCDWRc_limit = 5100 
WTRc_limit = 7403 
RTWc_limit = 26778 
CCDLc_limit = 10178 
rwq = 0 
CCDLc_limit_alone = 7053 
WTRc_limit_alone = 6552 
RTWc_limit_alone = 24504 

Commands details: 
total_CMD = 48378 
n_nop = 21191 
Read = 14677 
Write = 0 
L2_Alloc = 0 
L2_WB = 8729 
n_act = 4485 
n_pre = 4475 
n_ref = 0 
n_req = 17343 
total_req = 23406 

Dual Bus Interface Util: 
issued_total_row = 8960 
issued_total_col = 23406 
Row_Bus_Util =  0.185208 
CoL_Bus_Util = 0.483815 
Either_Row_CoL_Bus_Util = 0.561970 
Issued_on_Two_Bus_Simul_Util = 0.107053 
issued_two_Eff = 0.190495 
queue_avg = 35.468643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.4686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21717, Miss = 15123, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[1]: Access = 22241, Miss = 15279, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 20285, Miss = 14130, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 857
L2_cache_bank[3]: Access = 20348, Miss = 14025, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 682
L2_cache_bank[4]: Access = 22577, Miss = 15538, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 324
L2_cache_bank[5]: Access = 22289, Miss = 15254, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 373
L2_cache_bank[6]: Access = 20431, Miss = 14183, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20166, Miss = 13944, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[8]: Access = 22542, Miss = 15514, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 22156, Miss = 15300, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20309, Miss = 14018, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 19946, Miss = 13837, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 22033, Miss = 15324, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[13]: Access = 21584, Miss = 15162, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 724
L2_cache_bank[14]: Access = 19848, Miss = 13935, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 19734, Miss = 13959, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 22163, Miss = 15356, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[17]: Access = 22399, Miss = 15436, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 20263, Miss = 14104, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 20357, Miss = 14063, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[20]: Access = 22276, Miss = 15369, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 21955, Miss = 15246, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 20698, Miss = 14315, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 20501, Miss = 14215, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[24]: Access = 21680, Miss = 15286, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 21855, Miss = 15064, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20040, Miss = 14046, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 20101, Miss = 13925, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 21989, Miss = 15430, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21991, Miss = 15327, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 20113, Miss = 14145, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 20030, Miss = 14001, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22036, Miss = 15200, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 21656, Miss = 15251, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[34]: Access = 20494, Miss = 14312, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 20060, Miss = 14150, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22141, Miss = 15379, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 22130, Miss = 15347, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 67
L2_cache_bank[38]: Access = 20183, Miss = 14032, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 20085, Miss = 13992, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 21545, Miss = 15134, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 22083, Miss = 15334, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 106
L2_cache_bank[42]: Access = 20182, Miss = 14182, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 20091, Miss = 14052, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22348, Miss = 15300, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[45]: Access = 22188, Miss = 15206, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 20101, Miss = 13957, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 20185, Miss = 13964, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 200
L2_cache_bank[48]: Access = 22220, Miss = 15294, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 22927, Miss = 15629, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 753
L2_cache_bank[50]: Access = 20169, Miss = 14008, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 20502, Miss = 14121, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 21258, Miss = 14920, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 22435, Miss = 15239, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 19285, Miss = 13571, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 20257, Miss = 13857, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 21706, Miss = 15025, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 21678, Miss = 15075, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 19819, Miss = 13764, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 47
L2_cache_bank[59]: Access = 19614, Miss = 13701, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 21731, Miss = 14914, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 22021, Miss = 15052, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 19870, Miss = 13737, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 20059, Miss = 13807, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1349676
L2_total_cache_misses = 936359
L2_total_cache_miss_rate = 0.6938
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 4202
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 138576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 380984
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 413317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 97416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 319383
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 519560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 830116
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4202
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.124

icnt_total_pkts_mem_to_simt=1341554
icnt_total_pkts_simt_to_mem=1405686
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1405686
Req_Network_cycles = 64428
Req_Network_injected_packets_per_cycle =      21.8179 
Req_Network_conflicts_per_cycle =      47.5567
Req_Network_conflicts_per_cycle_util =      51.7093
Req_Bank_Level_Parallism =      23.0593
Req_Network_in_buffer_full_per_cycle =      64.0006
Req_Network_in_buffer_avg_util =     447.9825
Req_Network_out_buffer_full_per_cycle =       6.4051
Req_Network_out_buffer_avg_util =     165.8739

Reply_Network_injected_packets_num = 1341880
Reply_Network_cycles = 64428
Reply_Network_injected_packets_per_cycle =       20.8276
Reply_Network_conflicts_per_cycle =        7.6276
Reply_Network_conflicts_per_cycle_util =       8.7795
Reply_Bank_Level_Parallism =      23.9676
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.3115
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2603
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 47 sec (587 sec)
gpgpu_simulation_rate = 93623 (inst/sec)
gpgpu_simulation_rate = 109 (cycle/sec)
gpgpu_silicon_slowdown = 10385321x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
