=====
SETUP
-2.245
13.136
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n173_s1
12.566
13.136
u_fault_detect_top/u_fft_wrapper/amp_o_0_s0
13.136
=====
SETUP
-2.167
13.058
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n158_s1
12.488
13.058
u_fault_detect_top/u_fft_wrapper/amp_o_15_s0
13.058
=====
SETUP
-2.146
13.037
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n172_s1
12.488
13.037
u_fault_detect_top/u_fft_wrapper/amp_o_1_s0
13.037
=====
SETUP
-2.061
12.951
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n159_s1
12.489
12.951
u_fault_detect_top/u_fft_wrapper/amp_o_14_s0
12.951
=====
SETUP
-2.045
12.936
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n168_s1
12.565
12.936
u_fault_detect_top/u_fft_wrapper/amp_o_5_s0
12.936
=====
SETUP
-2.003
12.893
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n171_s1
12.323
12.893
u_fault_detect_top/u_fft_wrapper/amp_o_2_s0
12.893
=====
SETUP
-1.982
12.872
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n165_s1
12.323
12.872
u_fault_detect_top/u_fft_wrapper/amp_o_8_s0
12.872
=====
SETUP
-1.865
12.756
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n170_s1
12.294
12.756
u_fault_detect_top/u_fft_wrapper/amp_o_3_s0
12.756
=====
SETUP
-1.802
12.693
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n162_s1
12.322
12.693
u_fault_detect_top/u_fft_wrapper/amp_o_11_s0
12.693
=====
SETUP
-1.802
12.693
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n160_s1
12.322
12.693
u_fault_detect_top/u_fft_wrapper/amp_o_13_s0
12.693
=====
SETUP
-1.775
12.666
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n169_s1
12.295
12.666
u_fault_detect_top/u_fft_wrapper/amp_o_4_s0
12.666
=====
SETUP
-1.775
12.666
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n167_s1
12.295
12.666
u_fault_detect_top/u_fft_wrapper/amp_o_6_s0
12.666
=====
SETUP
-1.775
12.666
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n163_s1
12.295
12.666
u_fault_detect_top/u_fft_wrapper/amp_o_10_s0
12.666
=====
SETUP
-1.775
12.666
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n161_s1
12.295
12.666
u_fault_detect_top/u_fft_wrapper/amp_o_12_s0
12.666
=====
SETUP
-1.774
12.665
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n166_s1
12.294
12.665
u_fault_detect_top/u_fft_wrapper/amp_o_7_s0
12.665
=====
SETUP
-1.774
12.665
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n164_s1
12.294
12.665
u_fault_detect_top/u_fft_wrapper/amp_o_9_s0
12.665
=====
SETUP
-1.727
12.618
10.891
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10
4.115
4.486
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s
4.733
5.282
u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1
5.465
6.035
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1
6.210
6.672
u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0
6.848
7.365
u_fault_detect_top/u_fft_wrapper/n123_s4
8.025
11.805
u_fault_detect_top/u_fft_wrapper/n157_s1
12.247
12.618
u_fault_detect_top/u_fft_wrapper/amp_o_16_s0
12.618
=====
SETUP
0.268
6.652
6.920
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s
4.141
4.594
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s
5.112
5.667
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18
6.652
=====
SETUP
0.268
6.652
6.920
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s
4.141
4.594
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s
5.112
5.667
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18
6.652
=====
SETUP
0.268
6.652
6.920
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s
4.141
4.594
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s
5.112
5.667
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18
6.652
=====
SETUP
0.278
6.642
6.920
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s
4.141
4.594
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s
5.112
5.667
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18
6.642
=====
SETUP
0.278
6.642
6.920
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s
4.141
4.594
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s
5.112
5.667
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18
6.642
=====
SETUP
0.278
6.642
6.920
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s
4.141
4.594
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s
5.112
5.667
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18
6.642
=====
SETUP
0.283
6.636
6.920
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s
4.141
4.594
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s
5.112
5.667
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18
6.636
=====
SETUP
0.302
6.618
6.920
clk_i_ibuf
0.000
0.683
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s
0.926
3.186
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s
4.141
4.594
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s
5.112
5.667
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18
6.618
=====
HOLD
-0.795
5.239
6.033
u_mic_interface/u_data_conv/n153_s2
5.007
5.239
u_mic_interface/u_mic_driver/ws_o_s2
5.239
=====
HOLD
-0.671
0.234
0.906
u_mic_interface/u_mic_driver/n10_s2
0.002
0.234
u_mic_interface/u_mic_driver/sck_o_s1
0.234
=====
HOLD
0.005
6.439
6.434
u_FIFO/fifo_inst/reset_w_1_s1
5.838
6.040
u_FIFO/fifo_inst/wfull_val1_s4
6.439
=====
HOLD
0.204
1.115
0.911
u_mic_interface/u_data_conv/ws_t1_sck_s0
1.115
=====
HOLD
0.210
1.115
0.906
u_mic_interface/u_data_conv/ws_t1_s0
1.115
=====
HOLD
0.211
1.072
0.861
u_FIFO/fifo_inst/Equal.wbin_10_s0
0.743
0.945
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s
1.072
=====
HOLD
0.212
1.073
0.861
u_FIFO/fifo_inst/Equal.wbin_7_s0
0.743
0.945
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s
1.073
=====
HOLD
0.333
1.194
0.861
u_FIFO/fifo_inst/Equal.wbin_1_s0
0.743
0.945
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s
1.194
=====
HOLD
0.335
1.313
0.978
clk_i_ibuf
0.000
0.675
u_FIFO/fifo_inst/rbin_num_7_s0
0.860
1.062
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s
1.313
=====
HOLD
0.339
1.200
0.861
u_FIFO/fifo_inst/Equal.wbin_6_s0
0.743
0.945
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s
1.200
=====
HOLD
0.341
1.202
0.861
u_FIFO/fifo_inst/Equal.wbin_11_s0
0.743
0.945
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s
1.202
=====
HOLD
0.348
1.326
0.978
clk_i_ibuf
0.000
0.675
u_FIFO/fifo_inst/rbin_num_0_s0
0.860
1.062
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s
1.326
=====
HOLD
0.349
1.210
0.861
u_FIFO/fifo_inst/Equal.wbin_5_s0
0.743
0.945
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s
1.210
=====
HOLD
0.361
1.339
0.978
clk_i_ibuf
0.000
0.675
u_FIFO/fifo_inst/rbin_num_8_s0
0.860
1.062
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s
1.339
=====
HOLD
0.361
1.339
0.978
clk_i_ibuf
0.000
0.675
u_FIFO/fifo_inst/rbin_num_5_s0
0.860
1.062
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s
1.339
=====
HOLD
0.361
1.339
0.978
clk_i_ibuf
0.000
0.675
u_FIFO/fifo_inst/rbin_num_9_s0
0.860
1.062
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s
1.339
=====
HOLD
0.361
1.222
0.861
u_FIFO/fifo_inst/Equal.wbin_9_s0
0.743
0.945
u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s
1.222
=====
HOLD
0.366
1.344
0.978
clk_i_ibuf
0.000
0.675
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_11_s1
0.860
1.062
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s
1.344
=====
HOLD
0.366
1.344
0.978
clk_i_ibuf
0.000
0.675
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_11_s1
0.860
1.062
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_2_s
1.344
=====
HOLD
0.380
1.358
0.978
clk_i_ibuf
0.000
0.675
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_0_s1
0.860
1.062
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s
1.358
=====
HOLD
0.425
1.296
0.871
clk_i_ibuf
0.000
0.675
u_motor_ctrl/delay_cnt_20_s0
0.860
1.062
u_motor_ctrl/n389_s1
1.064
1.296
u_motor_ctrl/delay_cnt_20_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_i_ibuf
0.000
0.675
u_motor_ctrl/delay_cnt_29_s0
0.860
1.062
u_motor_ctrl/n380_s1
1.064
1.296
u_motor_ctrl/delay_cnt_29_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_i_ibuf
0.000
0.675
u_motor_ctrl/pwm_cnt_13_s0
0.860
1.062
u_motor_ctrl/n79_s1
1.064
1.296
u_motor_ctrl/pwm_cnt_13_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_i_ibuf
0.000
0.675
u_motor_ctrl/pwm_cnt_24_s0
0.860
1.062
u_motor_ctrl/n68_s1
1.064
1.296
u_motor_ctrl/pwm_cnt_24_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_i_ibuf
0.000
0.675
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_3_s1
0.860
1.062
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/n167_s0
1.064
1.296
u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_3_s1
1.296
