============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 20:12:14 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_reset', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(499)
HDL-7007 CRITICAL-WARNING: 'sdcard_rd_reset' is already implicitly declared on line 499 in ../../../rtl/CortexM0_SoC.v(741)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.322144s wall, 0.593750s user + 0.078125s system = 0.671875s CPU (50.8%)

RUN-1004 : used memory is 270 MB, reserved memory is 246 MB, peak memory is 275 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95816425406464"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4282082394112"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4273492459520"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95816425406464"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85199266250752"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4273492459520"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 76 trigger nets, 76 data nets.
KIT-1004 : Chipwatcher code = 0001101011110111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=190) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=190) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=190)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=190)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13961/22 useful/useless nets, 11648/8 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 13506/16 useful/useless nets, 12241/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 589 better
SYN-1014 : Optimize round 2
SYN-1032 : 13039/60 useful/useless nets, 11774/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.117733s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (64.3%)

RUN-1004 : used memory is 282 MB, reserved memory is 256 MB, peak memory is 284 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 76 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 13712/2 useful/useless nets, 12455/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 55658, tnet num: 13712, tinst num: 12454, tnode num: 68555, tedge num: 90119.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13712 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 336 (3.16), #lev = 7 (1.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 336 (3.16), #lev = 7 (1.48)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 681 instances into 336 LUTs, name keeping = 74%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 552 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.989376s wall, 1.250000s user + 0.078125s system = 1.328125s CPU (66.8%)

RUN-1004 : used memory is 305 MB, reserved memory is 291 MB, peak memory is 428 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.232792s wall, 1.968750s user + 0.125000s system = 2.093750s CPU (64.8%)

RUN-1004 : used memory is 305 MB, reserved memory is 291 MB, peak memory is 428 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (401 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11116 instances
RUN-0007 : 6613 luts, 3507 seqs, 569 mslices, 286 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 12406 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7240 nets have 2 pins
RUN-1001 : 3793 nets have [3 - 5] pins
RUN-1001 : 819 nets have [6 - 10] pins
RUN-1001 : 315 nets have [11 - 20] pins
RUN-1001 : 212 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1492     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     976     
RUN-1001 :   Yes  |  Yes  |  No   |     40      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  62   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 84
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11114 instances, 6613 luts, 3507 seqs, 855 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52863, tnet num: 12404, tinst num: 11114, tnode num: 64720, tedge num: 86435.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.031746s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (66.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.88053e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11114.
PHY-3001 : Level 1 #clusters 1639.
PHY-3001 : End clustering;  0.117513s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 852153, overlap = 316.219
PHY-3002 : Step(2): len = 747403, overlap = 370.031
PHY-3002 : Step(3): len = 556977, overlap = 503.094
PHY-3002 : Step(4): len = 490048, overlap = 548.562
PHY-3002 : Step(5): len = 387626, overlap = 620.25
PHY-3002 : Step(6): len = 350498, overlap = 646.875
PHY-3002 : Step(7): len = 279246, overlap = 728.781
PHY-3002 : Step(8): len = 248832, overlap = 764.094
PHY-3002 : Step(9): len = 219801, overlap = 794
PHY-3002 : Step(10): len = 199310, overlap = 810.125
PHY-3002 : Step(11): len = 181040, overlap = 823.062
PHY-3002 : Step(12): len = 162275, overlap = 835.781
PHY-3002 : Step(13): len = 153631, overlap = 858.594
PHY-3002 : Step(14): len = 145460, overlap = 873.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.26874e-06
PHY-3002 : Step(15): len = 166694, overlap = 838.281
PHY-3002 : Step(16): len = 209625, overlap = 723.469
PHY-3002 : Step(17): len = 219454, overlap = 680.062
PHY-3002 : Step(18): len = 224183, overlap = 653.156
PHY-3002 : Step(19): len = 214278, overlap = 629.438
PHY-3002 : Step(20): len = 210370, overlap = 630.219
PHY-3002 : Step(21): len = 202162, overlap = 629.688
PHY-3002 : Step(22): len = 199132, overlap = 635.625
PHY-3002 : Step(23): len = 196009, overlap = 646.562
PHY-3002 : Step(24): len = 194398, overlap = 659.094
PHY-3002 : Step(25): len = 191833, overlap = 668.844
PHY-3002 : Step(26): len = 190206, overlap = 679.906
PHY-3002 : Step(27): len = 188896, overlap = 703.562
PHY-3002 : Step(28): len = 187222, overlap = 712.5
PHY-3002 : Step(29): len = 186079, overlap = 720.688
PHY-3002 : Step(30): len = 185068, overlap = 685.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.53748e-06
PHY-3002 : Step(31): len = 191794, overlap = 692
PHY-3002 : Step(32): len = 205807, overlap = 652.781
PHY-3002 : Step(33): len = 212716, overlap = 623.5
PHY-3002 : Step(34): len = 216612, overlap = 594.062
PHY-3002 : Step(35): len = 217532, overlap = 563.875
PHY-3002 : Step(36): len = 217572, overlap = 557.031
PHY-3002 : Step(37): len = 216806, overlap = 564.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.07497e-06
PHY-3002 : Step(38): len = 228288, overlap = 545.406
PHY-3002 : Step(39): len = 246012, overlap = 538.406
PHY-3002 : Step(40): len = 254215, overlap = 488.969
PHY-3002 : Step(41): len = 256761, overlap = 475.844
PHY-3002 : Step(42): len = 255869, overlap = 470.625
PHY-3002 : Step(43): len = 254848, overlap = 461
PHY-3002 : Step(44): len = 253819, overlap = 453.031
PHY-3002 : Step(45): len = 253636, overlap = 447.062
PHY-3002 : Step(46): len = 252568, overlap = 455.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.81499e-05
PHY-3002 : Step(47): len = 266168, overlap = 443.844
PHY-3002 : Step(48): len = 282347, overlap = 401.438
PHY-3002 : Step(49): len = 291898, overlap = 373.938
PHY-3002 : Step(50): len = 296427, overlap = 371.375
PHY-3002 : Step(51): len = 297672, overlap = 382.594
PHY-3002 : Step(52): len = 298983, overlap = 369.406
PHY-3002 : Step(53): len = 297385, overlap = 357.281
PHY-3002 : Step(54): len = 297107, overlap = 354.781
PHY-3002 : Step(55): len = 296744, overlap = 339.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.62999e-05
PHY-3002 : Step(56): len = 311260, overlap = 330.844
PHY-3002 : Step(57): len = 325600, overlap = 285.875
PHY-3002 : Step(58): len = 331099, overlap = 252.438
PHY-3002 : Step(59): len = 335022, overlap = 244.469
PHY-3002 : Step(60): len = 337090, overlap = 228.656
PHY-3002 : Step(61): len = 338675, overlap = 230.031
PHY-3002 : Step(62): len = 336862, overlap = 241.031
PHY-3002 : Step(63): len = 336899, overlap = 256.312
PHY-3002 : Step(64): len = 335657, overlap = 255.094
PHY-3002 : Step(65): len = 335359, overlap = 257.969
PHY-3002 : Step(66): len = 333856, overlap = 267.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.25997e-05
PHY-3002 : Step(67): len = 350207, overlap = 237.125
PHY-3002 : Step(68): len = 362555, overlap = 220.719
PHY-3002 : Step(69): len = 366459, overlap = 205.438
PHY-3002 : Step(70): len = 369454, overlap = 192.125
PHY-3002 : Step(71): len = 373720, overlap = 196.375
PHY-3002 : Step(72): len = 376288, overlap = 195.156
PHY-3002 : Step(73): len = 375008, overlap = 201.031
PHY-3002 : Step(74): len = 375617, overlap = 186.594
PHY-3002 : Step(75): len = 376625, overlap = 185.5
PHY-3002 : Step(76): len = 378140, overlap = 191
PHY-3002 : Step(77): len = 377034, overlap = 177.312
PHY-3002 : Step(78): len = 378228, overlap = 185.156
PHY-3002 : Step(79): len = 379145, overlap = 180.875
PHY-3002 : Step(80): len = 379645, overlap = 181.219
PHY-3002 : Step(81): len = 377118, overlap = 180.031
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000145199
PHY-3002 : Step(82): len = 390295, overlap = 159.625
PHY-3002 : Step(83): len = 396576, overlap = 153.844
PHY-3002 : Step(84): len = 396714, overlap = 153.531
PHY-3002 : Step(85): len = 398016, overlap = 148.5
PHY-3002 : Step(86): len = 401734, overlap = 145.188
PHY-3002 : Step(87): len = 403867, overlap = 143.938
PHY-3002 : Step(88): len = 402380, overlap = 140.688
PHY-3002 : Step(89): len = 402072, overlap = 139.719
PHY-3002 : Step(90): len = 403921, overlap = 145.156
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000290399
PHY-3002 : Step(91): len = 412771, overlap = 127.031
PHY-3002 : Step(92): len = 417515, overlap = 122.188
PHY-3002 : Step(93): len = 418374, overlap = 120.344
PHY-3002 : Step(94): len = 420668, overlap = 120.375
PHY-3002 : Step(95): len = 425734, overlap = 105.312
PHY-3002 : Step(96): len = 429300, overlap = 113.562
PHY-3002 : Step(97): len = 427837, overlap = 93.8438
PHY-3002 : Step(98): len = 427845, overlap = 95.3438
PHY-3002 : Step(99): len = 429639, overlap = 101.5
PHY-3002 : Step(100): len = 430410, overlap = 111.719
PHY-3002 : Step(101): len = 428663, overlap = 113.938
PHY-3002 : Step(102): len = 428612, overlap = 115.75
PHY-3002 : Step(103): len = 430272, overlap = 115.562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000580798
PHY-3002 : Step(104): len = 435442, overlap = 116.125
PHY-3002 : Step(105): len = 439939, overlap = 103.594
PHY-3002 : Step(106): len = 440647, overlap = 101.219
PHY-3002 : Step(107): len = 441674, overlap = 100.281
PHY-3002 : Step(108): len = 444359, overlap = 95.4688
PHY-3002 : Step(109): len = 446241, overlap = 93.7812
PHY-3002 : Step(110): len = 445654, overlap = 88.4062
PHY-3002 : Step(111): len = 445841, overlap = 88.0312
PHY-3002 : Step(112): len = 448186, overlap = 87.5312
PHY-3002 : Step(113): len = 449219, overlap = 86.5625
PHY-3002 : Step(114): len = 448302, overlap = 85.5
PHY-3002 : Step(115): len = 448321, overlap = 85.0625
PHY-3002 : Step(116): len = 449651, overlap = 87.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00113762
PHY-3002 : Step(117): len = 452433, overlap = 82.6875
PHY-3002 : Step(118): len = 455204, overlap = 83.1875
PHY-3002 : Step(119): len = 456021, overlap = 89.0938
PHY-3002 : Step(120): len = 457553, overlap = 89.5938
PHY-3002 : Step(121): len = 459311, overlap = 86.5312
PHY-3002 : Step(122): len = 460758, overlap = 86.9062
PHY-3002 : Step(123): len = 460576, overlap = 91.7812
PHY-3002 : Step(124): len = 460971, overlap = 95.4375
PHY-3002 : Step(125): len = 462469, overlap = 93
PHY-3002 : Step(126): len = 465110, overlap = 95.75
PHY-3002 : Step(127): len = 465065, overlap = 93.75
PHY-3002 : Step(128): len = 465284, overlap = 91.7812
PHY-3002 : Step(129): len = 466073, overlap = 79.25
PHY-3002 : Step(130): len = 466613, overlap = 85.2188
PHY-3002 : Step(131): len = 466019, overlap = 87.7812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00189699
PHY-3002 : Step(132): len = 467713, overlap = 92.4688
PHY-3002 : Step(133): len = 469243, overlap = 93.2812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023933s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12406.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 623136, over cnt = 1397(3%), over = 7646, worst = 48
PHY-1001 : End global iterations;  0.344621s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (27.2%)

PHY-1001 : Congestion index: top1 = 82.37, top5 = 63.60, top10 = 54.11, top15 = 47.84.
PHY-3001 : End congestion estimation;  0.469459s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (26.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.440025s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (71.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000192953
PHY-3002 : Step(134): len = 518841, overlap = 24.8438
PHY-3002 : Step(135): len = 521496, overlap = 25.5938
PHY-3002 : Step(136): len = 521142, overlap = 23.7812
PHY-3002 : Step(137): len = 521858, overlap = 20.25
PHY-3002 : Step(138): len = 523023, overlap = 17.6562
PHY-3002 : Step(139): len = 528567, overlap = 19.2188
PHY-3002 : Step(140): len = 526289, overlap = 20.125
PHY-3002 : Step(141): len = 523116, overlap = 20.5625
PHY-3002 : Step(142): len = 519709, overlap = 20.1875
PHY-3002 : Step(143): len = 516566, overlap = 16.25
PHY-3002 : Step(144): len = 512645, overlap = 19.8438
PHY-3002 : Step(145): len = 509694, overlap = 21.0938
PHY-3002 : Step(146): len = 507419, overlap = 22.1562
PHY-3002 : Step(147): len = 505927, overlap = 27.4375
PHY-3002 : Step(148): len = 505927, overlap = 30.75
PHY-3002 : Step(149): len = 504521, overlap = 34.1875
PHY-3002 : Step(150): len = 503946, overlap = 34.0938
PHY-3002 : Step(151): len = 502840, overlap = 33.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000385905
PHY-3002 : Step(152): len = 504919, overlap = 32.4062
PHY-3002 : Step(153): len = 508175, overlap = 32.7812
PHY-3002 : Step(154): len = 509728, overlap = 33.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000771811
PHY-3002 : Step(155): len = 514850, overlap = 26.25
PHY-3002 : Step(156): len = 526256, overlap = 23.8438
PHY-3002 : Step(157): len = 528120, overlap = 20.6875
PHY-3002 : Step(158): len = 529675, overlap = 16.6562
PHY-3002 : Step(159): len = 531851, overlap = 13.125
PHY-3002 : Step(160): len = 532904, overlap = 11.875
PHY-3002 : Step(161): len = 534952, overlap = 11.3438
PHY-3002 : Step(162): len = 536685, overlap = 8.9375
PHY-3002 : Step(163): len = 535536, overlap = 7.21875
PHY-3002 : Step(164): len = 533835, overlap = 7.28125
PHY-3002 : Step(165): len = 531607, overlap = 6.90625
PHY-3002 : Step(166): len = 530214, overlap = 7.46875
PHY-3002 : Step(167): len = 528846, overlap = 7.9375
PHY-3002 : Step(168): len = 527691, overlap = 8.9375
PHY-3002 : Step(169): len = 526744, overlap = 9.21875
PHY-3002 : Step(170): len = 526089, overlap = 12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00154362
PHY-3002 : Step(171): len = 526885, overlap = 11.6562
PHY-3002 : Step(172): len = 528759, overlap = 11.75
PHY-3002 : Step(173): len = 530541, overlap = 11.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00249758
PHY-3002 : Step(174): len = 531272, overlap = 11.8438
PHY-3002 : Step(175): len = 533144, overlap = 11.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 152/12406.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 633888, over cnt = 1979(5%), over = 8807, worst = 51
PHY-1001 : End global iterations;  0.393216s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (43.7%)

PHY-1001 : Congestion index: top1 = 77.48, top5 = 61.49, top10 = 53.46, top15 = 48.32.
PHY-3001 : End congestion estimation;  0.526547s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (53.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439648s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (78.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000142166
PHY-3002 : Step(176): len = 533000, overlap = 107.969
PHY-3002 : Step(177): len = 531910, overlap = 89.4688
PHY-3002 : Step(178): len = 527126, overlap = 85.1875
PHY-3002 : Step(179): len = 522384, overlap = 81.875
PHY-3002 : Step(180): len = 517220, overlap = 78.6875
PHY-3002 : Step(181): len = 513521, overlap = 76.1562
PHY-3002 : Step(182): len = 508729, overlap = 75.5312
PHY-3002 : Step(183): len = 505931, overlap = 69.5
PHY-3002 : Step(184): len = 502962, overlap = 62.875
PHY-3002 : Step(185): len = 500412, overlap = 66.9688
PHY-3002 : Step(186): len = 498663, overlap = 70.3125
PHY-3002 : Step(187): len = 496493, overlap = 77.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000284332
PHY-3002 : Step(188): len = 499146, overlap = 68.7188
PHY-3002 : Step(189): len = 503636, overlap = 61.1562
PHY-3002 : Step(190): len = 504561, overlap = 58.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000568663
PHY-3002 : Step(191): len = 508892, overlap = 51.7812
PHY-3002 : Step(192): len = 516076, overlap = 51.4688
PHY-3002 : Step(193): len = 518351, overlap = 50.2812
PHY-3002 : Step(194): len = 518721, overlap = 50.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52863, tnet num: 12404, tinst num: 11114, tnode num: 64720, tedge num: 86435.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 284.66 peak overflow 2.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 414/12406.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634096, over cnt = 2156(6%), over = 7258, worst = 23
PHY-1001 : End global iterations;  0.474640s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (62.5%)

PHY-1001 : Congestion index: top1 = 67.03, top5 = 53.32, top10 = 47.07, top15 = 43.35.
PHY-1001 : End incremental global routing;  0.604248s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (69.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.438705s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (49.9%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11002 has valid locations, 67 needs to be replaced
PHY-3001 : design contains 11172 instances, 6636 luts, 3542 seqs, 855 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 523261
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10491/12464.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639456, over cnt = 2173(6%), over = 7299, worst = 23
PHY-1001 : End global iterations;  0.085135s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (73.4%)

PHY-1001 : Congestion index: top1 = 67.28, top5 = 53.57, top10 = 47.28, top15 = 43.55.
PHY-3001 : End congestion estimation;  0.243459s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (83.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 53095, tnet num: 12462, tinst num: 11172, tnode num: 65057, tedge num: 86783.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12462 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.268221s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (54.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(195): len = 522929, overlap = 0
PHY-3002 : Step(196): len = 522803, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10513/12464.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 638832, over cnt = 2171(6%), over = 7295, worst = 23
PHY-1001 : End global iterations;  0.078272s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (79.8%)

PHY-1001 : Congestion index: top1 = 67.22, top5 = 53.49, top10 = 47.24, top15 = 43.52.
PHY-3001 : End congestion estimation;  0.237215s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (79.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12462 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.470861s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (66.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000936344
PHY-3002 : Step(197): len = 522812, overlap = 51.1875
PHY-3002 : Step(198): len = 522920, overlap = 51
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00187269
PHY-3002 : Step(199): len = 523025, overlap = 50.9375
PHY-3002 : Step(200): len = 523127, overlap = 50.8438
PHY-3001 : Final: Len = 523127, Over = 50.8438
PHY-3001 : End incremental placement;  2.571463s wall, 1.531250s user + 0.109375s system = 1.640625s CPU (63.8%)

OPT-1001 : Total overflow 286.19 peak overflow 2.19
OPT-1001 : End high-fanout net optimization;  3.877482s wall, 2.296875s user + 0.140625s system = 2.437500s CPU (62.9%)

OPT-1001 : Current memory(MB): used = 534, reserve = 516, peak = 545.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10514/12464.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639528, over cnt = 2173(6%), over = 7200, worst = 23
PHY-1002 : len = 677232, over cnt = 1375(3%), over = 3084, worst = 22
PHY-1002 : len = 698992, over cnt = 365(1%), over = 717, worst = 14
PHY-1002 : len = 701480, over cnt = 217(0%), over = 423, worst = 14
PHY-1002 : len = 704360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.750631s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (64.5%)

PHY-1001 : Congestion index: top1 = 54.68, top5 = 47.62, top10 = 43.67, top15 = 41.09.
OPT-1001 : End congestion update;  0.908708s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (68.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12462 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.385758s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (64.8%)

OPT-0007 : Start: WNS -3361 TNS -171740 NUM_FEPS 352
OPT-0007 : Iter 1: improved WNS -3361 TNS -170074 NUM_FEPS 352 with 28 cells processed and 650 slack improved
OPT-0007 : Iter 2: improved WNS -3361 TNS -169958 NUM_FEPS 352 with 9 cells processed and 116 slack improved
OPT-0007 : Iter 3: improved WNS -3361 TNS -169724 NUM_FEPS 352 with 4 cells processed and 234 slack improved
OPT-0007 : Iter 4: improved WNS -3361 TNS -169724 NUM_FEPS 352 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.313411s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (66.6%)

OPT-1001 : Current memory(MB): used = 535, reserve = 517, peak = 545.
OPT-1001 : End physical optimization;  6.343216s wall, 3.937500s user + 0.187500s system = 4.125000s CPU (65.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6636 LUT to BLE ...
SYN-4008 : Packed 6636 LUT and 1247 SEQ to BLE.
SYN-4003 : Packing 2295 remaining SEQ's ...
SYN-4005 : Packed 1774 SEQ with LUT/SLICE
SYN-4006 : 3749 single LUT's are left
SYN-4006 : 521 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7157/8753 primitive instances ...
PHY-3001 : End packing;  0.520533s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (57.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4946 instances
RUN-1001 : 2403 mslices, 2402 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 11418 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5975 nets have 2 pins
RUN-1001 : 3901 nets have [3 - 5] pins
RUN-1001 : 925 nets have [6 - 10] pins
RUN-1001 : 354 nets have [11 - 20] pins
RUN-1001 : 244 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 4944 instances, 4805 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 536644, Over = 108.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5905/11418.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 693616, over cnt = 1296(3%), over = 2028, worst = 7
PHY-1002 : len = 698688, over cnt = 752(2%), over = 1042, worst = 6
PHY-1002 : len = 708632, over cnt = 212(0%), over = 267, worst = 4
PHY-1002 : len = 711056, over cnt = 46(0%), over = 55, worst = 3
PHY-1002 : len = 712240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.863177s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (74.2%)

PHY-1001 : Congestion index: top1 = 54.68, top5 = 47.43, top10 = 43.31, top15 = 40.77.
PHY-3001 : End congestion estimation;  1.095661s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (78.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49684, tnet num: 11416, tinst num: 4944, tnode num: 58916, tedge num: 83835.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11416 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.427088s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (65.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.84867e-05
PHY-3002 : Step(201): len = 527506, overlap = 116.5
PHY-3002 : Step(202): len = 520525, overlap = 118
PHY-3002 : Step(203): len = 516818, overlap = 124.25
PHY-3002 : Step(204): len = 514343, overlap = 126
PHY-3002 : Step(205): len = 512518, overlap = 128.75
PHY-3002 : Step(206): len = 511202, overlap = 135
PHY-3002 : Step(207): len = 510581, overlap = 134
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136973
PHY-3002 : Step(208): len = 516976, overlap = 122.75
PHY-3002 : Step(209): len = 523785, overlap = 111.5
PHY-3002 : Step(210): len = 524343, overlap = 108.75
PHY-3002 : Step(211): len = 525183, overlap = 112.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000273947
PHY-3002 : Step(212): len = 532423, overlap = 97.75
PHY-3002 : Step(213): len = 539224, overlap = 85.25
PHY-3002 : Step(214): len = 543886, overlap = 73.75
PHY-3002 : Step(215): len = 545218, overlap = 76.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.858852s wall, 0.203125s user + 0.328125s system = 0.531250s CPU (61.9%)

PHY-3001 : Trial Legalized: Len = 582117
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 766/11418.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709856, over cnt = 1682(4%), over = 2764, worst = 7
PHY-1002 : len = 720056, over cnt = 1000(2%), over = 1410, worst = 6
PHY-1002 : len = 731792, over cnt = 292(0%), over = 389, worst = 5
PHY-1002 : len = 735848, over cnt = 99(0%), over = 133, worst = 5
PHY-1002 : len = 737896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.085153s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (66.2%)

PHY-1001 : Congestion index: top1 = 52.35, top5 = 46.65, top10 = 43.49, top15 = 41.21.
PHY-3001 : End congestion estimation;  1.357172s wall, 0.796875s user + 0.093750s system = 0.890625s CPU (65.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11416 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.472970s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (76.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000184035
PHY-3002 : Step(216): len = 566839, overlap = 14.5
PHY-3002 : Step(217): len = 558792, overlap = 22
PHY-3002 : Step(218): len = 553181, overlap = 31
PHY-3002 : Step(219): len = 548247, overlap = 42
PHY-3002 : Step(220): len = 544977, overlap = 51.75
PHY-3002 : Step(221): len = 543356, overlap = 56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000368069
PHY-3002 : Step(222): len = 550723, overlap = 45
PHY-3002 : Step(223): len = 554132, overlap = 41.25
PHY-3002 : Step(224): len = 556381, overlap = 40.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000736139
PHY-3002 : Step(225): len = 561753, overlap = 41
PHY-3002 : Step(226): len = 570364, overlap = 34
PHY-3002 : Step(227): len = 577351, overlap = 35
PHY-3002 : Step(228): len = 576254, overlap = 38.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011152s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (140.1%)

PHY-3001 : Legalized: Len = 587777, Over = 0
PHY-3001 : Spreading special nets. 52 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032376s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (144.8%)

PHY-3001 : 76 instances has been re-located, deltaX = 6, deltaY = 48, maxDist = 2.
PHY-3001 : Final: Len = 588441, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49684, tnet num: 11416, tinst num: 4944, tnode num: 58916, tedge num: 83835.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.068876s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (64.3%)

RUN-1004 : used memory is 495 MB, reserved memory is 477 MB, peak memory is 558 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3106/11418.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730048, over cnt = 1623(4%), over = 2507, worst = 6
PHY-1002 : len = 738184, over cnt = 861(2%), over = 1219, worst = 6
PHY-1002 : len = 748968, over cnt = 222(0%), over = 301, worst = 6
PHY-1002 : len = 751592, over cnt = 44(0%), over = 63, worst = 5
PHY-1002 : len = 752280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.017496s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (79.9%)

PHY-1001 : Congestion index: top1 = 50.69, top5 = 45.09, top10 = 41.82, top15 = 39.73.
PHY-1001 : End incremental global routing;  1.237111s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (78.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11416 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.459281s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (74.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.969047s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (79.4%)

OPT-1001 : Current memory(MB): used = 541, reserve = 528, peak = 558.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10478/11418.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 752280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.078538s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (79.6%)

PHY-1001 : Congestion index: top1 = 50.69, top5 = 45.09, top10 = 41.82, top15 = 39.73.
OPT-1001 : End congestion update;  0.300120s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (62.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11416 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.386722s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (72.7%)

OPT-0007 : Start: WNS -3517 TNS -107149 NUM_FEPS 228
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4841 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4944 instances, 4805 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 599899, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027823s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 5, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 599973, Over = 0
PHY-3001 : End incremental legalization;  0.213076s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (66.0%)

OPT-0007 : Iter 1: improved WNS -3467 TNS -89168 NUM_FEPS 201 with 73 cells processed and 24984 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4841 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4944 instances, 4805 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 601967, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029016s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.7%)

PHY-3001 : 10 instances has been re-located, deltaX = 4, deltaY = 5, maxDist = 2.
PHY-3001 : Final: Len = 602163, Over = 0
PHY-3001 : End incremental legalization;  0.229920s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.1%)

OPT-0007 : Iter 2: improved WNS -3417 TNS -110564 NUM_FEPS 220 with 44 cells processed and 6151 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4841 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4944 instances, 4805 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 605847, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028431s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.0%)

PHY-3001 : 12 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 605989, Over = 0
PHY-3001 : End incremental legalization;  0.230500s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (74.6%)

OPT-0007 : Iter 3: improved WNS -3417 TNS -110873 NUM_FEPS 225 with 43 cells processed and 7112 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4841 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4944 instances, 4805 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 611275, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029932s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.4%)

PHY-3001 : 6 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 2.
PHY-3001 : Final: Len = 611251, Over = 0
PHY-3001 : End incremental legalization;  0.215030s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (72.7%)

OPT-0007 : Iter 4: improved WNS -3417 TNS -126842 NUM_FEPS 265 with 42 cells processed and 11120 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4841 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4944 instances, 4805 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 613527, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030475s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.5%)

PHY-3001 : 18 instances has been re-located, deltaX = 2, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 613657, Over = 0
PHY-3001 : End incremental legalization;  0.223810s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (76.8%)

OPT-0007 : Iter 5: improved WNS -3417 TNS -120766 NUM_FEPS 256 with 33 cells processed and 8098 slack improved
OPT-0007 : Iter 6: improved WNS -3417 TNS -120766 NUM_FEPS 256 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  2.352968s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (74.4%)

OPT-1001 : Current memory(MB): used = 560, reserve = 547, peak = 562.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11416 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.389906s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (68.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9907/11418.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 777024, over cnt = 189(0%), over = 266, worst = 4
PHY-1002 : len = 777816, over cnt = 93(0%), over = 104, worst = 3
PHY-1002 : len = 778696, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 778872, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 778952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.604545s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (59.4%)

PHY-1001 : Congestion index: top1 = 50.75, top5 = 45.71, top10 = 42.59, top15 = 40.47.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11416 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.380158s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (82.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3417 TNS -122766 NUM_FEPS 256
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.413793
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3417ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11418 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11418 nets
OPT-1001 : End physical optimization;  7.184220s wall, 5.125000s user + 0.093750s system = 5.218750s CPU (72.6%)

RUN-1003 : finish command "place" in  28.519852s wall, 15.750000s user + 1.140625s system = 16.890625s CPU (59.2%)

RUN-1004 : used memory is 470 MB, reserved memory is 449 MB, peak memory is 562 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.223146s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (103.5%)

RUN-1004 : used memory is 474 MB, reserved memory is 454 MB, peak memory is 562 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4946 instances
RUN-1001 : 2403 mslices, 2402 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 11418 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5975 nets have 2 pins
RUN-1001 : 3901 nets have [3 - 5] pins
RUN-1001 : 925 nets have [6 - 10] pins
RUN-1001 : 354 nets have [11 - 20] pins
RUN-1001 : 244 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49684, tnet num: 11416, tinst num: 4944, tnode num: 58916, tedge num: 83835.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2403 mslices, 2402 lslices, 100 pads, 33 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11416 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 737752, over cnt = 1657(4%), over = 2769, worst = 7
PHY-1002 : len = 749216, over cnt = 877(2%), over = 1257, worst = 6
PHY-1002 : len = 760832, over cnt = 241(0%), over = 338, worst = 5
PHY-1002 : len = 764784, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 764768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.931410s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (65.4%)

PHY-1001 : Congestion index: top1 = 51.23, top5 = 45.25, top10 = 42.23, top15 = 40.04.
PHY-1001 : End global routing;  1.126956s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (70.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 570, reserve = 554, peak = 570.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 824, reserve = 811, peak = 824.
PHY-1001 : End build detailed router design. 2.819337s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (64.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 141896, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.451625s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (64.6%)

PHY-1001 : Current memory(MB): used = 859, reserve = 847, peak = 859.
PHY-1001 : End phase 1; 1.458220s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (64.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.99081e+06, over cnt = 1011(0%), over = 1018, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 863, reserve = 850, peak = 863.
PHY-1001 : End initial routed; 29.001550s wall, 14.218750s user + 0.218750s system = 14.437500s CPU (49.8%)

PHY-1001 : Update timing.....
PHY-1001 : 375/10664(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.624   |  -885.402  |  425  
RUN-1001 :   Hold   |   0.067   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.735029s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (49.5%)

PHY-1001 : Current memory(MB): used = 876, reserve = 864, peak = 876.
PHY-1001 : End phase 2; 30.736649s wall, 15.078125s user + 0.218750s system = 15.296875s CPU (49.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 35 pins with SWNS -3.450ns STNS -881.165ns FEP 425.
PHY-1001 : End OPT Iter 1; 0.240511s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (13.0%)

PHY-1022 : len = 1.99084e+06, over cnt = 1033(0%), over = 1040, worst = 2, crit = 1
PHY-1001 : End optimize timing; 0.374014s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (25.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.96206e+06, over cnt = 314(0%), over = 314, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.211389s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (67.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.95802e+06, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.444944s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (45.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.95832e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.179851s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (78.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.95839e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.140779s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (44.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.95835e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.153890s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (20.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.95835e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.193852s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (80.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.95835e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.318172s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (29.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.95832e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.110271s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (85.0%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.95834e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.114722s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (68.1%)

PHY-1001 : Update timing.....
PHY-1001 : 380/10664(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.105   |  -883.714  |  425  
RUN-1001 :   Hold   |   0.067   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.718097s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (53.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 304 feed throughs used by 196 nets
PHY-1001 : End commit to database; 1.226654s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (49.7%)

PHY-1001 : Current memory(MB): used = 947, reserve = 938, peak = 947.
PHY-1001 : End phase 3; 6.403207s wall, 3.437500s user + 0.000000s system = 3.437500s CPU (53.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 38 pins with SWNS -3.321ns STNS -880.348ns FEP 425.
PHY-1001 : End OPT Iter 1; 0.229638s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (47.6%)

PHY-1022 : len = 1.9585e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.368208s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (33.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.321ns, -880.348ns, 425}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.95836e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.107263s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (58.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.95842e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.136156s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (57.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.95839e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.104726s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 380/10664(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.411   |  -881.871  |  425  
RUN-1001 :   Hold   |   0.067   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.722592s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (59.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 308 feed throughs used by 200 nets
PHY-1001 : End commit to database; 1.303735s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (58.7%)

PHY-1001 : Current memory(MB): used = 952, reserve = 943, peak = 952.
PHY-1001 : End phase 4; 3.780345s wall, 2.046875s user + 0.015625s system = 2.062500s CPU (54.6%)

PHY-1003 : Routed, final wirelength = 1.95839e+06
PHY-1001 : Current memory(MB): used = 954, reserve = 946, peak = 954.
PHY-1001 : End export database. 0.033582s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.1%)

PHY-1001 : End detail routing;  45.478648s wall, 23.421875s user + 0.265625s system = 23.687500s CPU (52.1%)

RUN-1003 : finish command "route" in  48.080909s wall, 25.265625s user + 0.296875s system = 25.562500s CPU (53.2%)

RUN-1004 : used memory is 947 MB, reserved memory is 939 MB, peak memory is 954 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8748   out of  19600   44.63%
#reg                     3671   out of  19600   18.73%
#le                      9262
  #lut only              5591   out of   9262   60.36%
  #reg only               514   out of   9262    5.55%
  #lut&reg               3157   out of   9262   34.09%
#dsp                        3   out of     29   10.34%
#bram                      25   out of     64   39.06%
  #bram9k                  25
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1706
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    260
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    242
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               231
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 76
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9262   |7893    |855     |3683    |33      |3       |
|  ISP                               |AHBISP                                        |1321   |746     |339     |772     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |580    |280     |145     |331     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |79     |35      |18      |52      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |9      |8       |0       |9       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |63     |33      |18      |35      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |7       |0       |7       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |60     |30      |18      |35      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |5      |4       |0       |5       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |67     |30      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |9      |5       |0       |9       |2       |0       |
|    u_bypass                        |bypass                                        |139    |99      |40      |39      |0       |0       |
|    u_demosaic                      |demosaic                                      |426    |206     |142     |280     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |106    |38      |31      |77      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |80     |33      |27      |52      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |82     |44      |27      |52      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |82     |40      |33      |61      |0       |0       |
|    u_gamma                         |gamma                                         |16     |16      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |17     |13      |4       |5       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |6      |6       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |11     |7       |4       |5       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |15     |6       |0       |9       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |38     |38      |0       |19      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |6      |6       |0       |2       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |2      |2       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |4      |4       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |36     |8       |0       |35      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |4      |4       |0       |3       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |12     |12      |0       |6       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |139    |86      |18      |113     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |11     |11      |0       |11      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |41     |29      |0       |41      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |31     |26      |0       |31      |0       |0       |
|  kb                                |Keyboard                                      |108    |92      |16      |48      |0       |0       |
|  sd_reader                         |sd_reader                                     |693    |597     |94      |321     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |294    |259     |34      |151     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |813    |628     |121     |399     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |420    |281     |75      |277     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |159    |100     |21      |120     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |15     |7       |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |40     |33      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |24      |0       |34      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |174    |118     |30      |129     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |29     |14      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |32      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |40     |36      |0       |37      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |393    |347     |46      |122     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |65     |53      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |67     |67      |0       |13      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |44     |40      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |128    |110     |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |89     |77      |12      |28      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5053   |4994    |51      |1387    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |151    |86      |65      |25      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |825    |552     |141     |520     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |825    |552     |141     |520     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |393    |270     |0       |376     |0       |0       |
|        reg_inst                    |register                                      |391    |268     |0       |374     |0       |0       |
|        tap_inst                    |tap                                           |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                       |432    |282     |141     |144     |0       |0       |
|        bus_inst                    |bus_top                                       |216    |130     |84      |55      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |16     |10      |6       |7       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |27     |15      |10      |11      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |90     |56      |34      |22      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |83     |49      |34      |15      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |110    |81      |29      |56      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5930  
    #2          2       2353  
    #3          3       923   
    #4          4       625   
    #5        5-10      996   
    #6        11-50     507   
    #7       51-100      18   
    #8       101-500     5    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.438717s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (92.3%)

RUN-1004 : used memory is 942 MB, reserved memory is 934 MB, peak memory is 1001 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49684, tnet num: 11416, tinst num: 4944, tnode num: 58916, tedge num: 83835.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11416 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: eda9d1ed32b6ada17e5b8bda1d755481f488caa904615a3c3c51cbe0ed6c67dd -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4944
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11418, pip num: 129891
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 308
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3187 valid insts, and 351587 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010111010001101011110111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.440492s wall, 90.718750s user + 1.125000s system = 91.843750s CPU (498.1%)

RUN-1004 : used memory is 961 MB, reserved memory is 961 MB, peak memory is 1130 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_201214.log"
