============================================================
   Tang Dynasty, V4.6.12906
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.12906/bin/td.exe
   Built at =   18:22:35 Jun 26 2019
   Run by =     dell
   Run Date =   Fri Jul 26 17:44:24 2019

   Run on =     ANLOGIC-SUYANG
============================================================
RUN-1002 : start command "open_project seg_4.al"
GUI-8003 ERROR: seg_4.v is missing!
GUI-8003 ERROR: rst.v is missing!
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/seg_4.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: seg_4.v is missing!
GUI-8003 ERROR: rst.v is missing!
HDL-1007 : analyze verilog file sources/rtl/seg_4.v
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/seg_4.v
RUN-1002 : start command "elaborate -top seg4"
HDL-8007 ERROR: cannot find port 'sclk' on this module in sources/rtl/seg_4.v(51)
HDL-1007 : 'rst_n' is declared here in sources/rtl/rst.v(14)
HDL-5007 WARNING: port 'clk' is not connected on this instance in sources/rtl/seg_4.v(53)
GUI-8003 ERROR: seg_4.v is missing!
GUI-8003 ERROR: rst.v is missing!
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/seg_4.v
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/seg_4.v
RUN-1002 : start command "elaborate -top seg4"
HDL-1007 : elaborate module seg4 in sources/rtl/seg_4.v(14)
HDL-1007 : elaborate module rst_n in sources/rtl/rst.v(14)
HDL-1200 : Current top model is seg4
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/seg_pin.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "rst_n"
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model rst_n
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 249/0 useful/useless nets, 192/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 5 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 32 better
SYN-1014 : Optimize round 2
SYN-1032 : 233/26 useful/useless nets, 176/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file seg_4_rtl.area"
RUN-1001 : standard
***Report Model: seg4***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           89
  #and                 11
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 72
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ               9
#MACRO_MUX             69

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |seg4   |17     |72     |16     |
+-----------------------------------------+

RUN-1002 : start command "export_db seg_4_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea seg_4_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 254/1 useful/useless nets, 198/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 350/0 useful/useless nets, 294/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 85 better
SYN-2501 : Optimize round 2
SYN-1032 : 344/0 useful/useless nets, 288/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 422/0 useful/useless nets, 366/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 101 (2.59), #lev = 4 (3.11)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 101 (2.59), #lev = 4 (3.11)
SYN-2581 : Mapping with K=4, #lut = 101 (2.59), #lev = 4 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 199 instances into 101 LUTs, name keeping = 79%.
SYN-1001 : Packing model "seg4" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 317/0 useful/useless nets, 261/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 25 adder to BLE ...
SYN-4008 : Packed 25 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 43 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "seg4" (AL_USER_NORMAL) with 107/150 primitive instances ...
RUN-1002 : start command "report_area -file seg_4_gate.area"
RUN-1001 : standard
***Report Model: seg4***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  161   out of  19600    0.82%
#reg                   68   out of  19600    0.35%
#le                   161
  #lut only            93   out of    161   57.76%
  #reg only             0   out of    161    0.00%
  #lut&reg             68   out of    161   42.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |seg4   |161   |161   |68    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model seg4
RUN-1002 : start command "export_db seg_4_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4024 : Net "clk_24m_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 97 instances
RUN-1001 : 41 mslices, 40 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 207 nets
RUN-1001 : 124 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 5 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 95 instances, 81 slices, 7 macros(27 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model seg4.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 704, tnet num: 205, tinst num: 95, tnode num: 882, tedge num: 1194.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 96 clock pins, and constraint 178 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018300s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (256.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 56622.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 37347.3, overlap = 0
PHY-3002 : Step(2): len = 30878.6, overlap = 0
PHY-3002 : Step(3): len = 27685.3, overlap = 0
PHY-3002 : Step(4): len = 25584.2, overlap = 0
PHY-3002 : Step(5): len = 23680.2, overlap = 0
PHY-3002 : Step(6): len = 22046.4, overlap = 0
PHY-3002 : Step(7): len = 19756.9, overlap = 0
PHY-3002 : Step(8): len = 18206.1, overlap = 0
PHY-3002 : Step(9): len = 16696.2, overlap = 0
PHY-3002 : Step(10): len = 14824.4, overlap = 0
PHY-3002 : Step(11): len = 13396.9, overlap = 0
PHY-3002 : Step(12): len = 12533.5, overlap = 0
PHY-3002 : Step(13): len = 11400, overlap = 0
PHY-3002 : Step(14): len = 10494.4, overlap = 0
PHY-3002 : Step(15): len = 9963.1, overlap = 0
PHY-3002 : Step(16): len = 8624.7, overlap = 0
PHY-3002 : Step(17): len = 7855.9, overlap = 0
PHY-3002 : Step(18): len = 7448.5, overlap = 0
PHY-3002 : Step(19): len = 6610.1, overlap = 0
PHY-3002 : Step(20): len = 6120, overlap = 0
PHY-3002 : Step(21): len = 5874, overlap = 0
PHY-3002 : Step(22): len = 5222.4, overlap = 0
PHY-3002 : Step(23): len = 5068.3, overlap = 0
PHY-3002 : Step(24): len = 5026.1, overlap = 0
PHY-3002 : Step(25): len = 5095, overlap = 0
PHY-3002 : Step(26): len = 4864.8, overlap = 0
PHY-3002 : Step(27): len = 4806.9, overlap = 0
PHY-3002 : Step(28): len = 4657.6, overlap = 0
PHY-3002 : Step(29): len = 4600.4, overlap = 0
PHY-3002 : Step(30): len = 4610.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003440s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(31): len = 4507.8, overlap = 0
PHY-3002 : Step(32): len = 4486.7, overlap = 0
PHY-3002 : Step(33): len = 4484.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.89383e-05
PHY-3002 : Step(34): len = 4500.8, overlap = 4.25
PHY-3002 : Step(35): len = 4550.6, overlap = 4
PHY-3002 : Step(36): len = 4733.4, overlap = 3.25
PHY-3002 : Step(37): len = 4666.9, overlap = 3
PHY-3002 : Step(38): len = 4686.1, overlap = 2.75
PHY-3002 : Step(39): len = 4691.4, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000117877
PHY-3002 : Step(40): len = 4645.9, overlap = 3.5
PHY-3002 : Step(41): len = 4664.3, overlap = 4
PHY-3002 : Step(42): len = 4649, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000235753
PHY-3002 : Step(43): len = 4569.4, overlap = 3.75
PHY-3002 : Step(44): len = 4576.4, overlap = 3.75
PHY-3002 : Step(45): len = 4581, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017020s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (183.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(46): len = 6285.5, overlap = 0.75
PHY-3002 : Step(47): len = 5584.8, overlap = 0.75
PHY-3002 : Step(48): len = 5321.1, overlap = 1.25
PHY-3002 : Step(49): len = 5099.5, overlap = 2
PHY-3002 : Step(50): len = 4981.3, overlap = 3
PHY-3002 : Step(51): len = 4888.7, overlap = 2.75
PHY-3002 : Step(52): len = 4857.1, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000976618
PHY-3002 : Step(53): len = 4799.1, overlap = 2
PHY-3002 : Step(54): len = 4799.1, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00195324
PHY-3002 : Step(55): len = 4766.4, overlap = 2
PHY-3002 : Step(56): len = 4766.4, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005781s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5988.2, Over = 0
PHY-3001 : Final: Len = 5988.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 7672, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 7800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009952s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (314.0%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 62
PHY-1001 : Pin misalignment score is improved from 62 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 61
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 97 instances
RUN-1001 : 41 mslices, 40 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 207 nets
RUN-1001 : 124 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 5 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 7672, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 7800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009184s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.075455s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (145.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003967s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 83% nets.
PHY-1002 : len = 14192, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.161170s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (135.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 14200, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14200
PHY-1001 : End DR Iter 1; 0.007669s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (407.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.037624s wall, 5.968750s user + 0.421875s system = 6.390625s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.202179s wall, 6.171875s user + 0.421875s system = 6.593750s CPU (106.3%)

RUN-1004 : used memory is 224 MB, reserved memory is 197 MB, peak memory is 657 MB
RUN-1002 : start command "report_area -io_info -file seg_4_phy.area"
RUN-1001 : standard
***Report Model: seg4***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  161   out of  19600    0.82%
#reg                   68   out of  19600    0.35%
#le                   161
  #lut only            93   out of    161   57.76%
  #reg only             0   out of    161    0.00%
  #lut&reg             68   out of    161   42.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db seg_4_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit seg_4.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 97
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 207, pip num: 1362
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 200 valid insts, and 4409 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file seg_4.bit.
RUN-1002 : start command "download -bit ..\2_Buttons&LED\Buttons&LED.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../2_Buttons&LED/Buttons&LED.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../2_Buttons&LED/Buttons&LED.bit" in  1.490759s wall, 1.468750s user + 0.093750s system = 1.562500s CPU (104.8%)

RUN-1004 : used memory is 367 MB, reserved memory is 343 MB, peak memory is 657 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.677747s wall, 0.515625s user + 0.218750s system = 0.734375s CPU (11.0%)

RUN-1004 : used memory is 394 MB, reserved memory is 370 MB, peak memory is 657 MB
RUN-1003 : finish command "download -bit ..\2_Buttons&LED\Buttons&LED.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.737815s wall, 2.156250s user + 0.359375s system = 2.515625s CPU (28.8%)

RUN-1004 : used memory is 252 MB, reserved memory is 223 MB, peak memory is 657 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit seg_4.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit seg_4.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit seg_4.bit" in  1.662429s wall, 1.671875s user + 0.078125s system = 1.750000s CPU (105.3%)

RUN-1004 : used memory is 392 MB, reserved memory is 354 MB, peak memory is 657 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.473225s wall, 0.375000s user + 0.140625s system = 0.515625s CPU (8.0%)

RUN-1004 : used memory is 419 MB, reserved memory is 382 MB, peak memory is 657 MB
RUN-1003 : finish command "download -bit seg_4.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.656433s wall, 2.140625s user + 0.281250s system = 2.421875s CPU (28.0%)

RUN-1004 : used memory is 277 MB, reserved memory is 233 MB, peak memory is 657 MB
GUI-1001 : Download success!
GUI-8003 ERROR: seg_4.v is missing!
GUI-8003 ERROR: rst.v is missing!
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/seg_4.v
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/seg_4.v
RUN-1002 : start command "elaborate -top seg4"
HDL-1007 : elaborate module seg4 in sources/rtl/seg_4.v(14)
HDL-1007 : elaborate module rst_n in sources/rtl/rst.v(14)
HDL-1200 : Current top model is seg4
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/seg_pin.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "rst_n"
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model rst_n
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 249/0 useful/useless nets, 192/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 5 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 32 better
SYN-1014 : Optimize round 2
SYN-1032 : 233/26 useful/useless nets, 176/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file seg_4_rtl.area"
RUN-1001 : standard
***Report Model: seg4***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Gate Statistics
#Basic gates           89
  #and                 11
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 72
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ               9
#MACRO_MUX             69

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |seg4   |17     |72     |16     |
+-----------------------------------------+

RUN-1002 : start command "export_db seg_4_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea seg_4_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 254/1 useful/useless nets, 198/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 350/0 useful/useless nets, 294/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 85 better
SYN-2501 : Optimize round 2
SYN-1032 : 344/0 useful/useless nets, 288/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 422/0 useful/useless nets, 366/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 101 (2.59), #lev = 4 (3.11)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 101 (2.59), #lev = 4 (3.11)
SYN-2581 : Mapping with K=4, #lut = 101 (2.59), #lev = 4 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 199 instances into 101 LUTs, name keeping = 79%.
SYN-1001 : Packing model "seg4" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 317/0 useful/useless nets, 261/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 25 adder to BLE ...
SYN-4008 : Packed 25 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 43 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "seg4" (AL_USER_NORMAL) with 107/150 primitive instances ...
RUN-1002 : start command "report_area -file seg_4_gate.area"
RUN-1001 : standard
***Report Model: seg4***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  161   out of  19600    0.82%
#reg                   68   out of  19600    0.35%
#le                   161
  #lut only            93   out of    161   57.76%
  #reg only             0   out of    161    0.00%
  #lut&reg             68   out of    161   42.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |seg4   |161   |161   |68    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model seg4
RUN-1002 : start command "export_db seg_4_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4024 : Net "clk_24m_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 97 instances
RUN-1001 : 41 mslices, 40 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 207 nets
RUN-1001 : 124 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 5 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 95 instances, 81 slices, 7 macros(27 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model seg4.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 704, tnet num: 205, tinst num: 95, tnode num: 882, tedge num: 1194.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 96 clock pins, and constraint 178 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021383s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 56622.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(57): len = 37347.3, overlap = 0
PHY-3002 : Step(58): len = 30878.6, overlap = 0
PHY-3002 : Step(59): len = 27685.3, overlap = 0
PHY-3002 : Step(60): len = 25584.2, overlap = 0
PHY-3002 : Step(61): len = 23680.2, overlap = 0
PHY-3002 : Step(62): len = 22046.4, overlap = 0
PHY-3002 : Step(63): len = 19756.9, overlap = 0
PHY-3002 : Step(64): len = 18206.1, overlap = 0
PHY-3002 : Step(65): len = 16696.2, overlap = 0
PHY-3002 : Step(66): len = 14824.4, overlap = 0
PHY-3002 : Step(67): len = 13396.9, overlap = 0
PHY-3002 : Step(68): len = 12533.5, overlap = 0
PHY-3002 : Step(69): len = 11400, overlap = 0
PHY-3002 : Step(70): len = 10494.4, overlap = 0
PHY-3002 : Step(71): len = 9963.1, overlap = 0
PHY-3002 : Step(72): len = 8624.7, overlap = 0
PHY-3002 : Step(73): len = 7855.9, overlap = 0
PHY-3002 : Step(74): len = 7448.5, overlap = 0
PHY-3002 : Step(75): len = 6610.1, overlap = 0
PHY-3002 : Step(76): len = 6120, overlap = 0
PHY-3002 : Step(77): len = 5874, overlap = 0
PHY-3002 : Step(78): len = 5222.4, overlap = 0
PHY-3002 : Step(79): len = 5068.3, overlap = 0
PHY-3002 : Step(80): len = 5026.1, overlap = 0
PHY-3002 : Step(81): len = 5095, overlap = 0
PHY-3002 : Step(82): len = 4864.8, overlap = 0
PHY-3002 : Step(83): len = 4806.9, overlap = 0
PHY-3002 : Step(84): len = 4657.6, overlap = 0
PHY-3002 : Step(85): len = 4600.4, overlap = 0
PHY-3002 : Step(86): len = 4610.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003546s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(87): len = 4507.8, overlap = 0
PHY-3002 : Step(88): len = 4486.7, overlap = 0
PHY-3002 : Step(89): len = 4484.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.89383e-05
PHY-3002 : Step(90): len = 4500.8, overlap = 4.25
PHY-3002 : Step(91): len = 4550.6, overlap = 4
PHY-3002 : Step(92): len = 4733.4, overlap = 3.25
PHY-3002 : Step(93): len = 4666.9, overlap = 3
PHY-3002 : Step(94): len = 4686.1, overlap = 2.75
PHY-3002 : Step(95): len = 4691.4, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000117877
PHY-3002 : Step(96): len = 4645.9, overlap = 3.5
PHY-3002 : Step(97): len = 4664.3, overlap = 4
PHY-3002 : Step(98): len = 4649, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000235753
PHY-3002 : Step(99): len = 4569.4, overlap = 3.75
PHY-3002 : Step(100): len = 4576.4, overlap = 3.75
PHY-3002 : Step(101): len = 4581, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022196s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (211.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(102): len = 6285.5, overlap = 0.75
PHY-3002 : Step(103): len = 5584.8, overlap = 0.75
PHY-3002 : Step(104): len = 5321.1, overlap = 1.25
PHY-3002 : Step(105): len = 5099.5, overlap = 2
PHY-3002 : Step(106): len = 4981.3, overlap = 3
PHY-3002 : Step(107): len = 4888.7, overlap = 2.75
PHY-3002 : Step(108): len = 4857.1, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000976618
PHY-3002 : Step(109): len = 4799.1, overlap = 2
PHY-3002 : Step(110): len = 4799.1, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00195324
PHY-3002 : Step(111): len = 4766.4, overlap = 2
PHY-3002 : Step(112): len = 4766.4, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005762s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5988.2, Over = 0
PHY-3001 : Final: Len = 5988.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 7672, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 7800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012891s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1003 : finish command "place" in  1.114251s wall, 1.312500s user + 0.671875s system = 1.984375s CPU (178.1%)

RUN-1004 : used memory is 272 MB, reserved memory is 231 MB, peak memory is 657 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 62
PHY-1001 : Pin misalignment score is improved from 62 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 61
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 97 instances
RUN-1001 : 41 mslices, 40 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 207 nets
RUN-1001 : 124 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 5 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 7672, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 7800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010410s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.074532s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (125.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.004859s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 83% nets.
PHY-1002 : len = 14192, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.169425s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (129.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 14200, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14200
PHY-1001 : End DR Iter 1; 0.007600s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.253450s wall, 2.031250s user + 0.281250s system = 2.312500s CPU (102.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.414475s wall, 2.203125s user + 0.296875s system = 2.500000s CPU (103.5%)

RUN-1004 : used memory is 278 MB, reserved memory is 236 MB, peak memory is 703 MB
RUN-1002 : start command "report_area -io_info -file seg_4_phy.area"
RUN-1001 : standard
***Report Model: seg4***

IO Statistics
#IO                    13
  #input                1
  #output              12
  #inout                0

Utilization Statistics
#lut                  161   out of  19600    0.82%
#reg                   68   out of  19600    0.35%
#le                   161
  #lut only            93   out of    161   57.76%
  #reg only             0   out of    161    0.00%
  #lut&reg             68   out of    161   42.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   13   out of    188    6.91%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db seg_4_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit seg_4.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 97
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 207, pip num: 1362
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 200 valid insts, and 4409 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file seg_4.bit.
