// Seed: 3570483681
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4 ^ 1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wand id_5,
    output tri id_6,
    output supply1 id_7,
    input supply0 id_8
    , id_16,
    input wor id_9
    , id_17, id_18, id_19,
    input wire id_10,
    input supply0 id_11,
    input wor id_12,
    input tri0 id_13,
    input tri0 id_14
);
  assign id_16[1] = 1;
  wire id_20;
  wire id_21;
  module_0(
      id_21, id_20, id_21, id_20
  ); id_22(
      .id_0(id_2),
      .id_1(),
      .id_2({1 <= id_11, 1, 1, 1 & 1'd0} == (1)),
      .id_3((1 == 1)),
      .id_4(1),
      .sum(id_12),
      .id_5(id_4)
  );
endmodule
