$date
	Tue Jul 14 19:09:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 10 ! o [9:0] $end
$var reg 4 " d [3:0] $end
$var reg 10 # i0 [9:0] $end
$var reg 10 $ i1 [9:0] $end
$var reg 10 % i2 [9:0] $end
$var reg 10 & i3 [9:0] $end
$scope module cbsel $end
$var wire 4 ' d [3:0] $end
$var wire 10 ( i0 [9:0] $end
$var wire 10 ) i1 [9:0] $end
$var wire 10 * i2 [9:0] $end
$var wire 10 + i3 [9:0] $end
$var reg 10 , o [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
b0 !
$end
#2
b0 "
b0 '
b0 &
b0 +
b0 %
b0 *
b0 $
b0 )
b0 #
b0 (
#4
b10001100 !
b10001100 ,
b10001100 &
b10001100 +
b1000 "
b1000 '
#6
b1111 !
b1111 ,
b1111 %
b1111 *
b100 "
b100 '
#8
b1100 !
b1100 ,
b1100 $
b1100 )
b10 "
b10 '
#10
b10010 !
b10010 ,
b10010 #
b10010 (
b1 "
b1 '
#12
b10010 !
b10010 ,
b1111 "
b1111 '
