{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652699523470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652699523470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 19:12:03 2022 " "Processing started: Mon May 16 19:12:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652699523470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652699523470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Average -c Average " "Command: quartus_map --read_settings_files=on --write_settings_files=off Average -c Average" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652699523470 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652699523829 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "testfixture.v(68) " "Verilog HDL information at testfixture.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "../testfixture.v" "" { Text "C:/Users/user/Documents/JenFu/DigitalDesign/0516HW5/testfixture.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1652699523876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/jenfu/digitaldesign/0516hw5/testfixture.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/jenfu/digitaldesign/0516hw5/testfixture.v" { { "Info" "ISGN_ENTITY_NAME" "1 testfixture " "Found entity 1: testfixture" {  } { { "../testfixture.v" "" { Text "C:/Users/user/Documents/JenFu/DigitalDesign/0516HW5/testfixture.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652699523876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652699523876 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Average.v(11) " "Verilog HDL information at Average.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../Average.v" "" { Text "C:/Users/user/Documents/JenFu/DigitalDesign/0516HW5/Average.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1652699523876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/jenfu/digitaldesign/0516hw5/average.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/jenfu/digitaldesign/0516hw5/average.v" { { "Info" "ISGN_ENTITY_NAME" "1 Average " "Found entity 1: Average" {  } { { "../Average.v" "" { Text "C:/Users/user/Documents/JenFu/DigitalDesign/0516HW5/Average.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652699523876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652699523876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Average " "Elaborating entity \"Average\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652699523923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Average.v(33) " "Verilog HDL assignment warning at Average.v(33): truncated value with size 9 to match size of target (8)" {  } { { "../Average.v" "" { Text "C:/Users/user/Documents/JenFu/DigitalDesign/0516HW5/Average.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652699523939 "|Average"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/JenFu/DigitalDesign/0516HW5/forQuartus/output_files/Average.map.smsg " "Generated suppressed messages file C:/Users/user/Documents/JenFu/DigitalDesign/0516HW5/forQuartus/output_files/Average.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1652699528173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652699528329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652699528329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2119 " "Implemented 2119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652699528485 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652699528485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2100 " "Implemented 2100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652699528485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652699528485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652699528517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 19:12:08 2022 " "Processing ended: Mon May 16 19:12:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652699528517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652699528517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652699528517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652699528517 ""}
