// Seed: 917031922
module module_0 (
    output wand id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  assign module_1.id_5 = 0;
  assign id_0 = id_1;
  assign id_0 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input supply1 id_10,
    output wand id_11,
    output wor id_12,
    input wor id_13,
    input uwire id_14,
    input supply1 id_15,
    input tri1 id_16,
    output wor id_17,
    input supply0 id_18,
    output tri1 id_19,
    input wand id_20
    , id_26,
    output uwire id_21,
    output tri0 id_22,
    output wor id_23,
    input supply1 id_24
);
  assign id_8 = id_15 ? 1 : 1;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_4
  );
endmodule
