.ALIASES
V_V1            V1(+=N00683 -=0 ) CN @TEST AD549.SCHEMATIC1(sch_1):INS63@SOURCE.VDC.Normal(chips)
V_V2            V2(+=0 -=N00200 ) CN @TEST AD549.SCHEMATIC1(sch_1):INS81@SOURCE.VDC.Normal(chips)
I_I1            I1(+=N00183 -=N00176 ) CN @TEST AD549.SCHEMATIC1(sch_1):INS160@SOURCE.IDC.Normal(chips)
C_C1            C1(1=N00183 2=N00395 ) CN @TEST AD549.SCHEMATIC1(sch_1):INS788@ANALOG.C.Normal(chips)
R_R1            R1(1=N00183 2=N00395 ) CN @TEST AD549.SCHEMATIC1(sch_1):INS768@ANALOG.R.Normal(chips)
X_U2            U2(1=N00395 2=N01083 3=N01152 4=N01227 5=N01083 ) CN @TEST
+AD549.SCHEMATIC1(sch_1):INS1061@LM358.LM358.Normal(chips)
V_V3            V3(+=N01152 -=0 ) CN @TEST AD549.SCHEMATIC1(sch_1):INS1126@SOURCE.VDC.Normal(chips)
V_V4            V4(+=0 -=N01227 ) CN @TEST AD549.SCHEMATIC1(sch_1):INS1193@SOURCE.VDC.Normal(chips)
X_U3            U3(1=N00183 2=N00176 3=N00683 4=N00200 5=N00395 ) CN @TEST
+AD549.SCHEMATIC1(sch_1):INS1581@OPA124.OPA124.Normal(chips)
.ENDALIASES
