<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › dw_dmac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>dw_dmac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for the Synopsys DesignWare DMA Controller (aka DMACA on</span>
<span class="cm"> * AVR32 systems.)</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2008 Atmel Corporation</span>
<span class="cm"> * Copyright (C) 2010-2011 ST Microelectronics</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &quot;dw_dmac_regs.h&quot;</span>
<span class="cp">#include &quot;dmaengine.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * This supports the Synopsys &quot;DesignWare AHB Central DMA Controller&quot;,</span>
<span class="cm"> * (DW_ahb_dmac) which is used with various AMBA 2.0 systems (not all</span>
<span class="cm"> * of which use ARM any more).  See the &quot;Databook&quot; from Synopsys for</span>
<span class="cm"> * information beyond what licensees probably provide.</span>
<span class="cm"> *</span>
<span class="cm"> * The driver has currently been tested only with the Atmel AT32AP7000,</span>
<span class="cm"> * which does not support descriptor writeback.</span>
<span class="cm"> */</span>

<span class="cp">#define DWC_DEFAULT_CTLLO(_chan) ({				\</span>
<span class="cp">		struct dw_dma_slave *__slave = (_chan-&gt;private);	\</span>
<span class="cp">		struct dw_dma_chan *_dwc = to_dw_dma_chan(_chan);	\</span>
<span class="cp">		struct dma_slave_config	*_sconfig = &amp;_dwc-&gt;dma_sconfig;	\</span>
<span class="cp">		int _dms = __slave ? __slave-&gt;dst_master : 0;	\</span>
<span class="cp">		int _sms = __slave ? __slave-&gt;src_master : 1;	\</span>
<span class="cp">		u8 _smsize = __slave ? _sconfig-&gt;src_maxburst :	\</span>
<span class="cp">			DW_DMA_MSIZE_16;			\</span>
<span class="cp">		u8 _dmsize = __slave ? _sconfig-&gt;dst_maxburst :	\</span>
<span class="cp">			DW_DMA_MSIZE_16;			\</span>
<span class="cp">								\</span>
<span class="cp">		(DWC_CTLL_DST_MSIZE(_dmsize)			\</span>
<span class="cp">		 | DWC_CTLL_SRC_MSIZE(_smsize)			\</span>
<span class="cp">		 | DWC_CTLL_LLP_D_EN				\</span>
<span class="cp">		 | DWC_CTLL_LLP_S_EN				\</span>
<span class="cp">		 | DWC_CTLL_DMS(_dms)				\</span>
<span class="cp">		 | DWC_CTLL_SMS(_sms));				\</span>
<span class="cp">	})</span>

<span class="cm">/*</span>
<span class="cm"> * This is configuration-dependent and usually a funny size like 4095.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that this is a transfer count, i.e. if we transfer 32-bit</span>
<span class="cm"> * words, we can do 16380 bytes per descriptor.</span>
<span class="cm"> *</span>
<span class="cm"> * This parameter is also system-specific.</span>
<span class="cm"> */</span>
<span class="cp">#define DWC_MAX_COUNT	4095U</span>

<span class="cm">/*</span>
<span class="cm"> * Number of descriptors to allocate for each channel. This should be</span>
<span class="cm"> * made configurable somehow; preferably, the clients (at least the</span>
<span class="cm"> * ones using slave transfers) should be able to give us a hint.</span>
<span class="cm"> */</span>
<span class="cp">#define NR_DESCS_PER_CHANNEL	64</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="cm">/*</span>
<span class="cm"> * Because we&#39;re not relying on writeback from the controller (it may not</span>
<span class="cm"> * even be configured into the core!) we don&#39;t need to use dma_pool.  These</span>
<span class="cm"> * descriptors -- and associated data -- are cacheable.  We do need to make</span>
<span class="cm"> * sure their dcache entries are written back before handing them off to</span>
<span class="cm"> * the controller, though.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="nf">chan2dev</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="nf">chan2parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">.</span><span class="n">parent</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="nf">dwc_first_active</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_desc</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="nf">dwc_desc_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">ret</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">async_tx_test_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;desc %p not ACKed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;scanned %u descriptors on freelist</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwc_sync_desc_for_cpu</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>	<span class="o">*</span><span class="n">child</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span>
		<span class="n">dma_sync_single_for_cpu</span><span class="p">(</span><span class="n">chan2parent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
				<span class="n">child</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">),</span>
				<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
	<span class="n">dma_sync_single_for_cpu</span><span class="p">(</span><span class="n">chan2parent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">),</span>
			<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Move a descriptor, including any children, to the free list.</span>
<span class="cm"> * `desc&#39; must not be on any lists.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwc_desc_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">child</span><span class="p">;</span>

		<span class="n">dwc_sync_desc_for_cpu</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span>
			<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
					<span class="s">&quot;moving child desc %p to freelist</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">child</span><span class="p">);</span>
		<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
		<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;moving desc %p to freelist</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
		<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwc_initialize</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma</span> <span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">to_dw_dma</span><span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma_slave</span> <span class="o">*</span><span class="n">dws</span> <span class="o">=</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cfghi</span> <span class="o">=</span> <span class="n">DWC_CFGH_FIFO_MODE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cfglo</span> <span class="o">=</span> <span class="n">DWC_CFGL_CH_PRIOR</span><span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">priority</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">initialized</span> <span class="o">==</span> <span class="nb">true</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dws</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * We need controller-specific data to set up slave</span>
<span class="cm">		 * transfers.</span>
<span class="cm">		 */</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">dma_dev</span> <span class="o">||</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">dma_dev</span> <span class="o">!=</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">dev</span><span class="p">);</span>

		<span class="n">cfghi</span> <span class="o">=</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">cfg_hi</span><span class="p">;</span>
		<span class="n">cfglo</span> <span class="o">|=</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">cfg_lo</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DWC_CFGL_CH_PRIOR_MASK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CFG_LO</span><span class="p">,</span> <span class="n">cfglo</span><span class="p">);</span>
	<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CFG_HI</span><span class="p">,</span> <span class="n">cfghi</span><span class="p">);</span>

	<span class="cm">/* Enable interrupts */</span>
	<span class="n">channel_set_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">channel_set_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>

	<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">initialized</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="cm">/* Called with dwc-&gt;lock held and bh disabled */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwc_dostart</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">first</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>	<span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">to_dw_dma</span><span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>

	<span class="cm">/* ASSERT:  channel is idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="s">&quot;BUG: Attempted to start non-idle channel</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="s">&quot;  SAR: 0x%x DAR: 0x%x LLP: 0x%x CTL: 0x%x:%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">SAR</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">DAR</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">LLP</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_HI</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_LO</span><span class="p">));</span>

		<span class="cm">/* The tasklet will hopefully advance the queue... */</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dwc_initialize</span><span class="p">(</span><span class="n">dwc</span><span class="p">);</span>

	<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">LLP</span><span class="p">,</span> <span class="n">first</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">);</span>
	<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_LO</span><span class="p">,</span>
			<span class="n">DWC_CTLL_LLP_D_EN</span> <span class="o">|</span> <span class="n">DWC_CTLL_LLP_S_EN</span><span class="p">);</span>
	<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">channel_set_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dwc_descriptor_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
		<span class="n">bool</span> <span class="n">callback_required</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dma_async_tx_callback</span>		<span class="n">callback</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">void</span>				<span class="o">*</span><span class="n">param</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span>	<span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>			<span class="o">*</span><span class="n">child</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">flags</span><span class="p">;</span>

	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;descriptor %u complete</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">cookie</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">dma_cookie_complete</span><span class="p">(</span><span class="n">txd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">callback_required</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">callback</span> <span class="o">=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">callback</span><span class="p">;</span>
		<span class="n">param</span> <span class="o">=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">callback_param</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dwc_sync_desc_for_cpu</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>

	<span class="cm">/* async_tx_ack */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span>
		<span class="n">async_tx_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">);</span>
	<span class="n">async_tx_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">);</span>

	<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
	<span class="n">list_move</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">private</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">parent</span> <span class="o">=</span> <span class="n">chan2parent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_COMPL_SKIP_DEST_UNMAP</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_COMPL_DEST_UNMAP_SINGLE</span><span class="p">)</span>
				<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">dar</span><span class="p">,</span>
						<span class="n">desc</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">dma_unmap_page</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">dar</span><span class="p">,</span>
						<span class="n">desc</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_COMPL_SKIP_SRC_UNMAP</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_COMPL_SRC_UNMAP_SINGLE</span><span class="p">)</span>
				<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">sar</span><span class="p">,</span>
						<span class="n">desc</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">dma_unmap_page</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">sar</span><span class="p">,</span>
						<span class="n">desc</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">callback_required</span> <span class="o">&amp;&amp;</span> <span class="n">callback</span><span class="p">)</span>
		<span class="n">callback</span><span class="p">(</span><span class="n">param</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwc_complete_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma</span> <span class="o">*</span><span class="n">dw</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_desc</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">list</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="s">&quot;BUG: XFER bit set, but channel not idle!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* Try to continue after resetting the channel... */</span>
		<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span>
			<span class="n">cpu_relax</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Submit queued descriptors ASAP, i.e. before we go through</span>
<span class="cm">	 * the completed ones.</span>
<span class="cm">	 */</span>
	<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">list_move</span><span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">);</span>
		<span class="n">dwc_dostart</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">dwc_first_active</span><span class="p">(</span><span class="n">dwc</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span>
		<span class="n">dwc_descriptor_complete</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">desc</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwc_scan_descriptors</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma</span> <span class="o">*</span><span class="n">dw</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dma_addr_t</span> <span class="n">llp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">child</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status_xfer</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">llp</span> <span class="o">=</span> <span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">LLP</span><span class="p">);</span>
	<span class="n">status_xfer</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">RAW</span><span class="p">.</span><span class="n">XFER</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status_xfer</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Everything we&#39;ve submitted is done */</span>
		<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">dwc_complete_all</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">dwc</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;scan_descriptors: llp=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">llp</span><span class="p">);</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* check first descriptors addr */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span> <span class="o">==</span> <span class="n">llp</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* check first descriptors llp */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">llp</span> <span class="o">==</span> <span class="n">llp</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* This one is currently in progress */</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">llp</span> <span class="o">==</span> <span class="n">llp</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* Currently in progress */</span>
				<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
				<span class="k">return</span><span class="p">;</span>
			<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * No descriptors so far seem to be in progress, i.e.</span>
<span class="cm">		 * this one must be done.</span>
<span class="cm">		 */</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">dwc_descriptor_complete</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">desc</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
		<span class="s">&quot;BUG: All descriptors done, but channel not idle!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Try to continue after resetting the channel... */</span>
	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">list_move</span><span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">);</span>
		<span class="n">dwc_dostart</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">dwc_first_active</span><span class="p">(</span><span class="n">dwc</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwc_dump_lli</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_lli</span> <span class="o">*</span><span class="n">lli</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_CRIT</span><span class="p">,</span> <span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="s">&quot;  desc: s0x%x d0x%x l0x%x c0x%x:%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">lli</span><span class="o">-&gt;</span><span class="n">sar</span><span class="p">,</span> <span class="n">lli</span><span class="o">-&gt;</span><span class="n">dar</span><span class="p">,</span> <span class="n">lli</span><span class="o">-&gt;</span><span class="n">llp</span><span class="p">,</span>
			<span class="n">lli</span><span class="o">-&gt;</span><span class="n">ctlhi</span><span class="p">,</span> <span class="n">lli</span><span class="o">-&gt;</span><span class="n">ctllo</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwc_handle_error</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma</span> <span class="o">*</span><span class="n">dw</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">bad_desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="n">child</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">dwc_scan_descriptors</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">dwc</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * The descriptor currently at the head of the active list is</span>
<span class="cm">	 * borked. Since we don&#39;t have any way to report errors, we&#39;ll</span>
<span class="cm">	 * just have to scream loudly and try to carry on.</span>
<span class="cm">	 */</span>
	<span class="n">bad_desc</span> <span class="o">=</span> <span class="n">dwc_first_active</span><span class="p">(</span><span class="n">dwc</span><span class="p">);</span>
	<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bad_desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">);</span>
	<span class="n">list_move</span><span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">.</span><span class="n">prev</span><span class="p">);</span>

	<span class="cm">/* Clear the error flag and try to restart the controller */</span>
	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">))</span>
		<span class="n">dwc_dostart</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">dwc_first_active</span><span class="p">(</span><span class="n">dwc</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * KERN_CRITICAL may seem harsh, but since this only happens</span>
<span class="cm">	 * when someone submits a bad physical address in a</span>
<span class="cm">	 * descriptor, we should consider ourselves lucky that the</span>
<span class="cm">	 * controller flagged an error instead of scribbling over</span>
<span class="cm">	 * random memory locations.</span>
<span class="cm">	 */</span>
	<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_CRIT</span><span class="p">,</span> <span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="s">&quot;Bad descriptor submitted for DMA!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_CRIT</span><span class="p">,</span> <span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="s">&quot;  cookie: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bad_desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">cookie</span><span class="p">);</span>
	<span class="n">dwc_dump_lli</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bad_desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">);</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bad_desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span>
		<span class="n">dwc_dump_lli</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Pretend the descriptor completed successfully */</span>
	<span class="n">dwc_descriptor_complete</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">bad_desc</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* --------------------- Cyclic DMA API extensions -------------------- */</span>

<span class="kr">inline</span> <span class="n">dma_addr_t</span> <span class="nf">dw_dma_get_src_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">SAR</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dw_dma_get_src_addr</span><span class="p">);</span>

<span class="kr">inline</span> <span class="n">dma_addr_t</span> <span class="nf">dw_dma_get_dst_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">DAR</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dw_dma_get_dst_addr</span><span class="p">);</span>

<span class="cm">/* called with dwc-&gt;lock held and all DMAC interrupts disabled */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwc_handle_cyclic</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma</span> <span class="o">*</span><span class="n">dw</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">,</span>
		<span class="n">u32</span> <span class="n">status_err</span><span class="p">,</span> <span class="n">u32</span> <span class="n">status_xfer</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">callback</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">param</span><span class="p">);</span>
		<span class="kt">void</span> <span class="o">*</span><span class="n">callback_param</span><span class="p">;</span>

		<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;new cyclic period llp 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">LLP</span><span class="p">));</span>

		<span class="n">callback</span> <span class="o">=</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">period_callback</span><span class="p">;</span>
		<span class="n">callback_param</span> <span class="o">=</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">period_callback_param</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">callback</span><span class="p">)</span>
			<span class="n">callback</span><span class="p">(</span><span class="n">callback_param</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Error and transfer complete are highly unlikely, and will most</span>
<span class="cm">	 * likely be due to a configuration error by the user.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">status_err</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span> <span class="o">||</span>
			<span class="n">unlikely</span><span class="p">(</span><span class="n">status_xfer</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;cyclic DMA unexpected %s &quot;</span>
				<span class="s">&quot;interrupt, stopping DMA transfer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">status_xfer</span> <span class="o">?</span> <span class="s">&quot;xfer&quot;</span> <span class="o">:</span> <span class="s">&quot;error&quot;</span><span class="p">);</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="s">&quot;  SAR: 0x%x DAR: 0x%x LLP: 0x%x CTL: 0x%x:%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">SAR</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">DAR</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">LLP</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_HI</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_LO</span><span class="p">));</span>

		<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span>
			<span class="n">cpu_relax</span><span class="p">();</span>

		<span class="cm">/* make sure DMA does not restart by loading a new list */</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">LLP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_LO</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
		<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">periods</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">dwc_dump_lli</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">);</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* ------------------------------------------------------------------------- */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dw_dma_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma</span> <span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status_xfer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status_err</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">status_xfer</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">RAW</span><span class="p">.</span><span class="n">XFER</span><span class="p">);</span>
	<span class="n">status_err</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">RAW</span><span class="p">.</span><span class="n">ERROR</span><span class="p">);</span>

	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tasklet: status_err=%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">status_err</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">chancnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">DW_DMA_IS_CYCLIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span>
			<span class="n">dwc_handle_cyclic</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">dwc</span><span class="p">,</span> <span class="n">status_err</span><span class="p">,</span> <span class="n">status_xfer</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">status_err</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">))</span>
			<span class="n">dwc_handle_error</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">dwc</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">status_xfer</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">))</span>
			<span class="n">dwc_scan_descriptors</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">dwc</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Re-enable interrupts.</span>
<span class="cm">	 */</span>
	<span class="n">channel_set_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
	<span class="n">channel_set_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">dw_dma_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma</span> <span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;interrupt: status=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">STATUS_INT</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Just disable the interrupts. We&#39;ll turn them back on in the</span>
<span class="cm">	 * softirq handler.</span>
<span class="cm">	 */</span>
	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">STATUS_INT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;BUG: Unexpected interrupts pending: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">status</span><span class="p">);</span>

		<span class="cm">/* Try to recover */</span>
		<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">SRC_TRAN</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">DST_TRAN</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="k">static</span> <span class="n">dma_cookie_t</span> <span class="nf">dwc_tx_submit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>		<span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">txd_to_dw_desc</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
	<span class="n">dma_cookie_t</span>		<span class="n">cookie</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">cookie</span> <span class="o">=</span> <span class="n">dma_cookie_assign</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * REVISIT: We should attempt to chain as many descriptors as</span>
<span class="cm">	 * possible, perhaps even appending to those already submitted</span>
<span class="cm">	 * for DMA. But this is hard to do in a race-free manner.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;tx_submit: started %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">cookie</span><span class="p">);</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">);</span>
		<span class="n">dwc_dostart</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">dwc_first_active</span><span class="p">(</span><span class="n">dwc</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;tx_submit: queued %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">cookie</span><span class="p">);</span>

		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">cookie</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">dwc_prep_dma_memcpy</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">dest</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">src</span><span class="p">,</span>
		<span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>		<span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>		<span class="o">*</span><span class="n">first</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>		<span class="o">*</span><span class="n">prev</span><span class="p">;</span>
	<span class="kt">size_t</span>			<span class="n">xfer_count</span><span class="p">;</span>
	<span class="kt">size_t</span>			<span class="n">offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">src_width</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">dst_width</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">ctllo</span><span class="p">;</span>

	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;prep_dma_memcpy d0x%x s0x%x l0x%zx f0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dest</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">len</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;prep_dma_memcpy: length is zero!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * We can be a lot more clever here, but this should take care</span>
<span class="cm">	 * of the most common optimization.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">src</span> <span class="o">|</span> <span class="n">dest</span>  <span class="o">|</span> <span class="n">len</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">))</span>
		<span class="n">src_width</span> <span class="o">=</span> <span class="n">dst_width</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">src</span> <span class="o">|</span> <span class="n">dest</span>  <span class="o">|</span> <span class="n">len</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">))</span>
		<span class="n">src_width</span> <span class="o">=</span> <span class="n">dst_width</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">src</span> <span class="o">|</span> <span class="n">dest</span> <span class="o">|</span> <span class="n">len</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span>
		<span class="n">src_width</span> <span class="o">=</span> <span class="n">dst_width</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">src_width</span> <span class="o">=</span> <span class="n">dst_width</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ctllo</span> <span class="o">=</span> <span class="n">DWC_DEFAULT_CTLLO</span><span class="p">(</span><span class="n">chan</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">DWC_CTLL_DST_WIDTH</span><span class="p">(</span><span class="n">dst_width</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">DWC_CTLL_SRC_WIDTH</span><span class="p">(</span><span class="n">src_width</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">DWC_CTLL_DST_INC</span>
			<span class="o">|</span> <span class="n">DWC_CTLL_SRC_INC</span>
			<span class="o">|</span> <span class="n">DWC_CTLL_FC_M2M</span><span class="p">;</span>
	<span class="n">prev</span> <span class="o">=</span> <span class="n">first</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">offset</span> <span class="o">&lt;</span> <span class="n">len</span><span class="p">;</span> <span class="n">offset</span> <span class="o">+=</span> <span class="n">xfer_count</span> <span class="o">&lt;&lt;</span> <span class="n">src_width</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">xfer_count</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="p">(</span><span class="n">len</span> <span class="o">-</span> <span class="n">offset</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">src_width</span><span class="p">,</span>
				<span class="n">DWC_MAX_COUNT</span><span class="p">);</span>

		<span class="n">desc</span> <span class="o">=</span> <span class="n">dwc_desc_get</span><span class="p">(</span><span class="n">dwc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err_desc_get</span><span class="p">;</span>

		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">sar</span> <span class="o">=</span> <span class="n">src</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">dar</span> <span class="o">=</span> <span class="n">dest</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctllo</span> <span class="o">=</span> <span class="n">ctllo</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctlhi</span> <span class="o">=</span> <span class="n">xfer_count</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">first</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">first</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">llp</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">;</span>
			<span class="n">dma_sync_single_for_device</span><span class="p">(</span><span class="n">chan2parent</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
					<span class="n">prev</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">),</span>
					<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
			<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">prev</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
	<span class="p">}</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">)</span>
		<span class="cm">/* Trigger interrupt after last block */</span>
		<span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctllo</span> <span class="o">|=</span> <span class="n">DWC_CTLL_INT_EN</span><span class="p">;</span>

	<span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">llp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dma_sync_single_for_device</span><span class="p">(</span><span class="n">chan2parent</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
			<span class="n">prev</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">),</span>
			<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>

	<span class="n">first</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">first</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>

<span class="nl">err_desc_get:</span>
	<span class="n">dwc_desc_put</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">first</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">dwc_prep_slave_sg</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sgl</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sg_len</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dma_transfer_direction</span> <span class="n">direction</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">context</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma_slave</span>	<span class="o">*</span><span class="n">dws</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_slave_config</span>	<span class="o">*</span><span class="n">sconfig</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">dma_sconfig</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>		<span class="o">*</span><span class="n">prev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>		<span class="o">*</span><span class="n">first</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">ctllo</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>		<span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">reg_width</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">mem_width</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span>	<span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="kt">size_t</span>			<span class="n">total_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;prep_dma_slave</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">dws</span> <span class="o">||</span> <span class="o">!</span><span class="n">sg_len</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">prev</span> <span class="o">=</span> <span class="n">first</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">direction</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA_MEM_TO_DEV</span>:
		<span class="n">reg_width</span> <span class="o">=</span> <span class="n">__fls</span><span class="p">(</span><span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">dst_addr_width</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">dst_addr</span><span class="p">;</span>
		<span class="n">ctllo</span> <span class="o">=</span> <span class="p">(</span><span class="n">DWC_DEFAULT_CTLLO</span><span class="p">(</span><span class="n">chan</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">DWC_CTLL_DST_WIDTH</span><span class="p">(</span><span class="n">reg_width</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">DWC_CTLL_DST_FIX</span>
				<span class="o">|</span> <span class="n">DWC_CTLL_SRC_INC</span><span class="p">);</span>

		<span class="n">ctllo</span> <span class="o">|=</span> <span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">device_fc</span> <span class="o">?</span> <span class="n">DWC_CTLL_FC</span><span class="p">(</span><span class="n">DW_DMA_FC_P_M2P</span><span class="p">)</span> <span class="o">:</span>
			<span class="n">DWC_CTLL_FC</span><span class="p">(</span><span class="n">DW_DMA_FC_D_M2P</span><span class="p">);</span>

		<span class="n">for_each_sg</span><span class="p">(</span><span class="n">sgl</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">sg_len</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">dw_desc</span>	<span class="o">*</span><span class="n">desc</span><span class="p">;</span>
			<span class="n">u32</span>		<span class="n">len</span><span class="p">,</span> <span class="n">dlen</span><span class="p">,</span> <span class="n">mem</span><span class="p">;</span>

			<span class="n">mem</span> <span class="o">=</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
			<span class="n">len</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">mem</span> <span class="o">|</span> <span class="n">len</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">))</span>
				<span class="n">mem_width</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">mem</span> <span class="o">|</span> <span class="n">len</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">))</span>
				<span class="n">mem_width</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">mem</span> <span class="o">|</span> <span class="n">len</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span>
				<span class="n">mem_width</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">mem_width</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">slave_sg_todev_fill_desc:</span>
			<span class="n">desc</span> <span class="o">=</span> <span class="n">dwc_desc_get</span><span class="p">(</span><span class="n">dwc</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
					<span class="s">&quot;not enough descriptors available</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">err_desc_get</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">sar</span> <span class="o">=</span> <span class="n">mem</span><span class="p">;</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">dar</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctllo</span> <span class="o">=</span> <span class="n">ctllo</span> <span class="o">|</span> <span class="n">DWC_CTLL_SRC_WIDTH</span><span class="p">(</span><span class="n">mem_width</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">len</span> <span class="o">&gt;&gt;</span> <span class="n">mem_width</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">DWC_MAX_COUNT</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dlen</span> <span class="o">=</span> <span class="n">DWC_MAX_COUNT</span> <span class="o">&lt;&lt;</span> <span class="n">mem_width</span><span class="p">;</span>
				<span class="n">mem</span> <span class="o">+=</span> <span class="n">dlen</span><span class="p">;</span>
				<span class="n">len</span> <span class="o">-=</span> <span class="n">dlen</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">dlen</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
				<span class="n">len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctlhi</span> <span class="o">=</span> <span class="n">dlen</span> <span class="o">&gt;&gt;</span> <span class="n">mem_width</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">first</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">first</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">llp</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">;</span>
				<span class="n">dma_sync_single_for_device</span><span class="p">(</span><span class="n">chan2parent</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
						<span class="n">prev</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span>
						<span class="k">sizeof</span><span class="p">(</span><span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">),</span>
						<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
				<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">prev</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
			<span class="n">total_len</span> <span class="o">+=</span> <span class="n">dlen</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span>
				<span class="k">goto</span> <span class="n">slave_sg_todev_fill_desc</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DMA_DEV_TO_MEM</span>:
		<span class="n">reg_width</span> <span class="o">=</span> <span class="n">__fls</span><span class="p">(</span><span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">src_addr_width</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">src_addr</span><span class="p">;</span>
		<span class="n">ctllo</span> <span class="o">=</span> <span class="p">(</span><span class="n">DWC_DEFAULT_CTLLO</span><span class="p">(</span><span class="n">chan</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">DWC_CTLL_SRC_WIDTH</span><span class="p">(</span><span class="n">reg_width</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">DWC_CTLL_DST_INC</span>
				<span class="o">|</span> <span class="n">DWC_CTLL_SRC_FIX</span><span class="p">);</span>

		<span class="n">ctllo</span> <span class="o">|=</span> <span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">device_fc</span> <span class="o">?</span> <span class="n">DWC_CTLL_FC</span><span class="p">(</span><span class="n">DW_DMA_FC_P_P2M</span><span class="p">)</span> <span class="o">:</span>
			<span class="n">DWC_CTLL_FC</span><span class="p">(</span><span class="n">DW_DMA_FC_D_P2M</span><span class="p">);</span>

		<span class="n">for_each_sg</span><span class="p">(</span><span class="n">sgl</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">sg_len</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">dw_desc</span>	<span class="o">*</span><span class="n">desc</span><span class="p">;</span>
			<span class="n">u32</span>		<span class="n">len</span><span class="p">,</span> <span class="n">dlen</span><span class="p">,</span> <span class="n">mem</span><span class="p">;</span>

			<span class="n">mem</span> <span class="o">=</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
			<span class="n">len</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">mem</span> <span class="o">|</span> <span class="n">len</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">))</span>
				<span class="n">mem_width</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">mem</span> <span class="o">|</span> <span class="n">len</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">))</span>
				<span class="n">mem_width</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">mem</span> <span class="o">|</span> <span class="n">len</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span>
				<span class="n">mem_width</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">mem_width</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">slave_sg_fromdev_fill_desc:</span>
			<span class="n">desc</span> <span class="o">=</span> <span class="n">dwc_desc_get</span><span class="p">(</span><span class="n">dwc</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
						<span class="s">&quot;not enough descriptors available</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">err_desc_get</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">sar</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">dar</span> <span class="o">=</span> <span class="n">mem</span><span class="p">;</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctllo</span> <span class="o">=</span> <span class="n">ctllo</span> <span class="o">|</span> <span class="n">DWC_CTLL_DST_WIDTH</span><span class="p">(</span><span class="n">mem_width</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">len</span> <span class="o">&gt;&gt;</span> <span class="n">reg_width</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">DWC_MAX_COUNT</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dlen</span> <span class="o">=</span> <span class="n">DWC_MAX_COUNT</span> <span class="o">&lt;&lt;</span> <span class="n">reg_width</span><span class="p">;</span>
				<span class="n">mem</span> <span class="o">+=</span> <span class="n">dlen</span><span class="p">;</span>
				<span class="n">len</span> <span class="o">-=</span> <span class="n">dlen</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">dlen</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
				<span class="n">len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctlhi</span> <span class="o">=</span> <span class="n">dlen</span> <span class="o">&gt;&gt;</span> <span class="n">reg_width</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">first</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">first</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">llp</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">;</span>
				<span class="n">dma_sync_single_for_device</span><span class="p">(</span><span class="n">chan2parent</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
						<span class="n">prev</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span>
						<span class="k">sizeof</span><span class="p">(</span><span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">),</span>
						<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
				<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">prev</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
			<span class="n">total_len</span> <span class="o">+=</span> <span class="n">dlen</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span>
				<span class="k">goto</span> <span class="n">slave_sg_fromdev_fill_desc</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">)</span>
		<span class="cm">/* Trigger interrupt after last block */</span>
		<span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctllo</span> <span class="o">|=</span> <span class="n">DWC_CTLL_INT_EN</span><span class="p">;</span>

	<span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">llp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dma_sync_single_for_device</span><span class="p">(</span><span class="n">chan2parent</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
			<span class="n">prev</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">prev</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">),</span>
			<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>

	<span class="n">first</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">total_len</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>

<span class="nl">err_desc_get:</span>
	<span class="n">dwc_desc_put</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">first</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Fix sconfig&#39;s burst size according to dw_dmac. We need to convert them as:</span>
<span class="cm"> * 1 -&gt; 0, 4 -&gt; 1, 8 -&gt; 2, 16 -&gt; 3.</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: burst size 2 is not supported by controller.</span>
<span class="cm"> *</span>
<span class="cm"> * This can be done by finding least significant bit set: n &amp; (n - 1)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">convert_burst</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">maxburst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">maxburst</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">*</span><span class="n">maxburst</span> <span class="o">=</span> <span class="n">fls</span><span class="p">(</span><span class="o">*</span><span class="n">maxburst</span><span class="p">)</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="o">*</span><span class="n">maxburst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">set_runtime_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="o">*</span><span class="n">sconfig</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="cm">/* Check if it is chan is configured for slave transfers */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">dma_sconfig</span><span class="p">,</span> <span class="n">sconfig</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">sconfig</span><span class="p">));</span>

	<span class="n">convert_burst</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">dma_sconfig</span><span class="p">.</span><span class="n">src_maxburst</span><span class="p">);</span>
	<span class="n">convert_burst</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">dma_sconfig</span><span class="p">.</span><span class="n">dst_maxburst</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dwc_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dma_ctrl_cmd</span> <span class="n">cmd</span><span class="p">,</span>
		       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>		<span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">to_dw_dma</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>		<span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_desc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">cfglo</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">list</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">DMA_PAUSE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">cfglo</span> <span class="o">=</span> <span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CFG_LO</span><span class="p">);</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CFG_LO</span><span class="p">,</span> <span class="n">cfglo</span> <span class="o">|</span> <span class="n">DWC_CFGL_CH_SUSP</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CFG_LO</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DWC_CFGL_FIFO_EMPTY</span><span class="p">))</span>
			<span class="n">cpu_relax</span><span class="p">();</span>

		<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">paused</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">DMA_RESUME</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">paused</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">cfglo</span> <span class="o">=</span> <span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CFG_LO</span><span class="p">);</span>
		<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CFG_LO</span><span class="p">,</span> <span class="n">cfglo</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DWC_CFGL_CH_SUSP</span><span class="p">);</span>
		<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">paused</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">DMA_TERMINATE_ALL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span>
			<span class="n">cpu_relax</span><span class="p">();</span>

		<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">paused</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

		<span class="cm">/* active_list entries will end up before queued entries */</span>
		<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">);</span>
		<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">);</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="cm">/* Flush all pending and queued descriptors */</span>
		<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span>
			<span class="n">dwc_descriptor_complete</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">desc</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">DMA_SLAVE_CONFIG</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">set_runtime_config</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="o">*</span><span class="p">)</span><span class="n">arg</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">dma_status</span>
<span class="nf">dwc_tx_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
	      <span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">,</span>
	      <span class="k">struct</span> <span class="n">dma_tx_state</span> <span class="o">*</span><span class="n">txstate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">enum</span> <span class="n">dma_status</span>		<span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">dma_cookie_status</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="n">txstate</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="n">DMA_SUCCESS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dwc_scan_descriptors</span><span class="p">(</span><span class="n">to_dw_dma</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">),</span> <span class="n">dwc</span><span class="p">);</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">dma_cookie_status</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="n">txstate</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="n">DMA_SUCCESS</span><span class="p">)</span>
		<span class="n">dma_set_residue</span><span class="p">(</span><span class="n">txstate</span><span class="p">,</span> <span class="n">dwc_first_active</span><span class="p">(</span><span class="n">dwc</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">paused</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">DMA_PAUSED</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwc_issue_pending</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">))</span>
		<span class="n">dwc_scan_descriptors</span><span class="p">(</span><span class="n">to_dw_dma</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">),</span> <span class="n">dwc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dwc_alloc_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>		<span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">to_dw_dma</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>		<span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>

	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;alloc_chan_resources</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* ASSERT:  channel is idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;DMA channel not idle?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dma_cookie_init</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * NOTE: some controllers may have additional features that we</span>
<span class="cm">	 * need to initialize here, like &quot;scatter-gather&quot; (which</span>
<span class="cm">	 * doesn&#39;t mean what you think it means), and status writeback.</span>
<span class="cm">	 */</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">i</span> <span class="o">=</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">descs_allocated</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">descs_allocated</span> <span class="o">&lt;</span> <span class="n">NR_DESCS_PER_CHANNEL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">desc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_desc</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_info</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
				<span class="s">&quot;only allocated %d descriptors</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">tx_list</span><span class="p">);</span>
		<span class="n">dma_async_tx_descriptor_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">tx_submit</span> <span class="o">=</span> <span class="n">dwc_tx_submit</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_CTRL_ACK</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="n">chan2parent</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">,</span>
				<span class="k">sizeof</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">),</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="n">dwc_desc_put</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">i</span> <span class="o">=</span> <span class="o">++</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">descs_allocated</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
		<span class="s">&quot;alloc_chan_resources allocated %d descriptors</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwc_free_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>		<span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">to_dw_dma</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>		<span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_desc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">list</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;free_chan_resources (descs allocated=%u)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">descs_allocated</span><span class="p">);</span>

	<span class="cm">/* ASSERT:  channel is idle */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">to_dw_dma</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">),</span> <span class="n">CH_EN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">);</span>
	<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">descs_allocated</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">initialized</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/* Disable interrupts */</span>
	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;  freeing descriptor %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
		<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">chan2parent</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span>
				<span class="k">sizeof</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">),</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;free_chan_resources done</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* --------------------- Cyclic DMA API extensions -------------------- */</span>

<span class="cm">/**</span>
<span class="cm"> * dw_dma_cyclic_start - start the cyclic DMA transfer</span>
<span class="cm"> * @chan: the DMA channel to start</span>
<span class="cm"> *</span>
<span class="cm"> * Must be called with soft interrupts disabled. Returns zero on success or</span>
<span class="cm"> * -errno on failure.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">dw_dma_cyclic_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>		<span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">to_dw_dma</span><span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">DW_DMA_IS_CYCLIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;missing prep for cyclic DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* assert channel is idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="s">&quot;BUG: Attempted to start non-idle channel</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
			<span class="s">&quot;  SAR: 0x%x DAR: 0x%x LLP: 0x%x CTL: 0x%x:%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">SAR</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">DAR</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">LLP</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_HI</span><span class="p">),</span>
			<span class="n">channel_readl</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_LO</span><span class="p">));</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>

	<span class="cm">/* setup DMAC channel registers */</span>
	<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">LLP</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">);</span>
	<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_LO</span><span class="p">,</span> <span class="n">DWC_CTLL_LLP_D_EN</span> <span class="o">|</span> <span class="n">DWC_CTLL_LLP_S_EN</span><span class="p">);</span>
	<span class="n">channel_writel</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">CTL_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">channel_set_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dw_dma_cyclic_start</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * dw_dma_cyclic_stop - stop the cyclic DMA transfer</span>
<span class="cm"> * @chan: the DMA channel to stop</span>
<span class="cm"> *</span>
<span class="cm"> * Must be called with soft interrupts disabled.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">dw_dma_cyclic_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>		<span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">to_dw_dma</span><span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dw_dma_cyclic_stop</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * dw_dma_cyclic_prep - prepare the cyclic DMA transfer</span>
<span class="cm"> * @chan: the DMA channel to prepare</span>
<span class="cm"> * @buf_addr: physical DMA address where the buffer starts</span>
<span class="cm"> * @buf_len: total number of bytes for the entire buffer</span>
<span class="cm"> * @period_len: number of bytes for each period</span>
<span class="cm"> * @direction: transfer direction, to or from device</span>
<span class="cm"> *</span>
<span class="cm"> * Must be called before trying to start the transfer. Returns a valid struct</span>
<span class="cm"> * dw_cyclic_desc if successful or an ERR_PTR(-errno) if not successful.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dw_cyclic_desc</span> <span class="o">*</span><span class="nf">dw_dma_cyclic_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
		<span class="n">dma_addr_t</span> <span class="n">buf_addr</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">buf_len</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">period_len</span><span class="p">,</span>
		<span class="k">enum</span> <span class="n">dma_transfer_direction</span> <span class="n">direction</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>		<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dma_slave_config</span>		<span class="o">*</span><span class="n">sconfig</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">dma_sconfig</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_cyclic_desc</span>		<span class="o">*</span><span class="n">cdesc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_cyclic_desc</span>		<span class="o">*</span><span class="n">retval</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>			<span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>			<span class="o">*</span><span class="n">last</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">was_cyclic</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>			<span class="n">reg_width</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>			<span class="n">periods</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>			<span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
				<span class="s">&quot;queue and/or active list are not empty</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">EBUSY</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">was_cyclic</span> <span class="o">=</span> <span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">DW_DMA_IS_CYCLIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">was_cyclic</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span>
				<span class="s">&quot;channel already prepared for cyclic DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">EBUSY</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">EINVAL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">direction</span> <span class="o">==</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">)</span>
		<span class="n">reg_width</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">dst_addr_width</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">reg_width</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">src_addr_width</span><span class="p">);</span>

	<span class="n">periods</span> <span class="o">=</span> <span class="n">buf_len</span> <span class="o">/</span> <span class="n">period_len</span><span class="p">;</span>

	<span class="cm">/* Check for too big/unaligned periods and unaligned DMA buffer. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">period_len</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">DWC_MAX_COUNT</span> <span class="o">&lt;&lt;</span> <span class="n">reg_width</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">period_len</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">reg_width</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)))</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">buf_addr</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">reg_width</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)))</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">direction</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DMA_MEM_TO_DEV</span> <span class="o">|</span> <span class="n">DMA_DEV_TO_MEM</span><span class="p">))))</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">periods</span> <span class="o">&gt;</span> <span class="n">NR_DESCS_PER_CHANNEL</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>

	<span class="n">cdesc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_cyclic_desc</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cdesc</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>

	<span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">desc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span><span class="p">)</span> <span class="o">*</span> <span class="n">periods</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out_err_alloc</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">periods</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">desc</span> <span class="o">=</span> <span class="n">dwc_desc_get</span><span class="p">(</span><span class="n">dwc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out_err_desc_get</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">direction</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">DMA_MEM_TO_DEV</span>:
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">dar</span> <span class="o">=</span> <span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">dst_addr</span><span class="p">;</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">sar</span> <span class="o">=</span> <span class="n">buf_addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">period_len</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctllo</span> <span class="o">=</span> <span class="p">(</span><span class="n">DWC_DEFAULT_CTLLO</span><span class="p">(</span><span class="n">chan</span><span class="p">)</span>
					<span class="o">|</span> <span class="n">DWC_CTLL_DST_WIDTH</span><span class="p">(</span><span class="n">reg_width</span><span class="p">)</span>
					<span class="o">|</span> <span class="n">DWC_CTLL_SRC_WIDTH</span><span class="p">(</span><span class="n">reg_width</span><span class="p">)</span>
					<span class="o">|</span> <span class="n">DWC_CTLL_DST_FIX</span>
					<span class="o">|</span> <span class="n">DWC_CTLL_SRC_INC</span>
					<span class="o">|</span> <span class="n">DWC_CTLL_INT_EN</span><span class="p">);</span>

			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctllo</span> <span class="o">|=</span> <span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">device_fc</span> <span class="o">?</span>
				<span class="n">DWC_CTLL_FC</span><span class="p">(</span><span class="n">DW_DMA_FC_P_M2P</span><span class="p">)</span> <span class="o">:</span>
				<span class="n">DWC_CTLL_FC</span><span class="p">(</span><span class="n">DW_DMA_FC_D_M2P</span><span class="p">);</span>

			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">DMA_DEV_TO_MEM</span>:
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">dar</span> <span class="o">=</span> <span class="n">buf_addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">period_len</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">sar</span> <span class="o">=</span> <span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">src_addr</span><span class="p">;</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctllo</span> <span class="o">=</span> <span class="p">(</span><span class="n">DWC_DEFAULT_CTLLO</span><span class="p">(</span><span class="n">chan</span><span class="p">)</span>
					<span class="o">|</span> <span class="n">DWC_CTLL_SRC_WIDTH</span><span class="p">(</span><span class="n">reg_width</span><span class="p">)</span>
					<span class="o">|</span> <span class="n">DWC_CTLL_DST_WIDTH</span><span class="p">(</span><span class="n">reg_width</span><span class="p">)</span>
					<span class="o">|</span> <span class="n">DWC_CTLL_DST_INC</span>
					<span class="o">|</span> <span class="n">DWC_CTLL_SRC_FIX</span>
					<span class="o">|</span> <span class="n">DWC_CTLL_INT_EN</span><span class="p">);</span>

			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctllo</span> <span class="o">|=</span> <span class="n">sconfig</span><span class="o">-&gt;</span><span class="n">device_fc</span> <span class="o">?</span>
				<span class="n">DWC_CTLL_FC</span><span class="p">(</span><span class="n">DW_DMA_FC_P_P2M</span><span class="p">)</span> <span class="o">:</span>
				<span class="n">DWC_CTLL_FC</span><span class="p">(</span><span class="n">DW_DMA_FC_D_P2M</span><span class="p">);</span>

			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctlhi</span> <span class="o">=</span> <span class="p">(</span><span class="n">period_len</span> <span class="o">&gt;&gt;</span> <span class="n">reg_width</span><span class="p">);</span>
		<span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">last</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">last</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">llp</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">;</span>
			<span class="n">dma_sync_single_for_device</span><span class="p">(</span><span class="n">chan2parent</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
					<span class="n">last</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">last</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">),</span>
					<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">last</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* lets make a cyclic list */</span>
	<span class="n">last</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">llp</span> <span class="o">=</span> <span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">;</span>
	<span class="n">dma_sync_single_for_device</span><span class="p">(</span><span class="n">chan2parent</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="n">last</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span>
			<span class="k">sizeof</span><span class="p">(</span><span class="n">last</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">),</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;cyclic prepared buf 0x%08x len %zu &quot;</span>
			<span class="s">&quot;period %zu periods %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">buf_addr</span><span class="p">,</span> <span class="n">buf_len</span><span class="p">,</span>
			<span class="n">period_len</span><span class="p">,</span> <span class="n">periods</span><span class="p">);</span>

	<span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">periods</span> <span class="o">=</span> <span class="n">periods</span><span class="p">;</span>
	<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">cdesc</span> <span class="o">=</span> <span class="n">cdesc</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">cdesc</span><span class="p">;</span>

<span class="nl">out_err_desc_get:</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">i</span><span class="o">--</span><span class="p">)</span>
		<span class="n">dwc_desc_put</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
<span class="nl">out_err_alloc:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">cdesc</span><span class="p">);</span>
<span class="nl">out_err:</span>
	<span class="n">clear_bit</span><span class="p">(</span><span class="n">DW_DMA_IS_CYCLIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dw_cyclic_desc</span> <span class="o">*</span><span class="p">)</span><span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dw_dma_cyclic_prep</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * dw_dma_cyclic_free - free a prepared cyclic DMA transfer</span>
<span class="cm"> * @chan: the DMA channel to free</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">dw_dma_cyclic_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="n">to_dw_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>		<span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">to_dw_dma</span><span class="p">(</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_cyclic_desc</span>	<span class="o">*</span><span class="n">cdesc</span> <span class="o">=</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">cdesc</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;cyclic free</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cdesc</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>

	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">periods</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dwc_desc_put</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">cdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">cdesc</span><span class="p">);</span>

	<span class="n">clear_bit</span><span class="p">(</span><span class="n">DW_DMA_IS_CYCLIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dw_dma_cyclic_free</span><span class="p">);</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dw_dma_off</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma</span> <span class="o">*</span><span class="n">dw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CFG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">SRC_TRAN</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">DST_TRAN</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CFG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DW_CFG_DMA_EN</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">chancnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dw</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">initialized</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">dw_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="o">*</span><span class="n">io</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>		<span class="o">*</span><span class="n">dw</span><span class="p">;</span>
	<span class="kt">size_t</span>			<span class="n">size</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">err</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">i</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">dev_get_platdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdata</span> <span class="o">||</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">nr_channels</span> <span class="o">&gt;</span> <span class="n">DW_DMA_MAX_NR_CHANNELS</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">io</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">io</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma</span><span class="p">);</span>
	<span class="n">size</span> <span class="o">+=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">nr_channels</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma_chan</span><span class="p">);</span>
	<span class="n">dw</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="n">size</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dw</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">io</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">DW_REGLEN</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_kfree</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">io</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">DW_REGLEN</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_release_r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_clk</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="cm">/* force dma off, just in case */</span>
	<span class="n">dw_dma_off</span><span class="p">(</span><span class="n">dw</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">dw_dma_interrupt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;dw_dmac&quot;</span><span class="p">,</span> <span class="n">dw</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">dw</span><span class="p">);</span>

	<span class="n">tasklet_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">,</span> <span class="n">dw_dma_tasklet</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dw</span><span class="p">);</span>

	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">nr_channels</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">channels</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">nr_channels</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>
		<span class="n">dma_cookie_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chan_allocation_order</span> <span class="o">==</span> <span class="n">CHAN_ALLOCATION_ASCENDING</span><span class="p">)</span>
			<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device_node</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">channels</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">channels</span><span class="p">);</span>

		<span class="cm">/* 7 is highest priority &amp; 0 is lowest. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chan_priority</span> <span class="o">==</span> <span class="n">CHAN_PRIORITY_ASCENDING</span><span class="p">)</span>
			<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">priority</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">nr_channels</span> <span class="o">-</span> <span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">priority</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">ch_regs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__dw_regs</span><span class="p">(</span><span class="n">dw</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">CHAN</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>

		<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Clear/disable all interrupts on all channels. */</span>
	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">SRC_TRAN</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">DST_TRAN</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CLEAR</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>

	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">XFER</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">SRC_TRAN</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">DST_TRAN</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>
	<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">MASK</span><span class="p">.</span><span class="n">ERROR</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">all_chan_mask</span><span class="p">);</span>

	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_MEMCPY</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">is_private</span><span class="p">)</span>
		<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_PRIVATE</span><span class="p">,</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_alloc_chan_resources</span> <span class="o">=</span> <span class="n">dwc_alloc_chan_resources</span><span class="p">;</span>
	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_free_chan_resources</span> <span class="o">=</span> <span class="n">dwc_free_chan_resources</span><span class="p">;</span>

	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_prep_dma_memcpy</span> <span class="o">=</span> <span class="n">dwc_prep_dma_memcpy</span><span class="p">;</span>

	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_prep_slave_sg</span> <span class="o">=</span> <span class="n">dwc_prep_slave_sg</span><span class="p">;</span>
	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_control</span> <span class="o">=</span> <span class="n">dwc_control</span><span class="p">;</span>

	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_tx_status</span> <span class="o">=</span> <span class="n">dwc_tx_status</span><span class="p">;</span>
	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">device_issue_pending</span> <span class="o">=</span> <span class="n">dwc_issue_pending</span><span class="p">;</span>

	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CFG</span><span class="p">,</span> <span class="n">DW_CFG_DMA_EN</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: DesignWare DMA Controller, %d channels</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">),</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">nr_channels</span><span class="p">);</span>

	<span class="n">dma_async_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_irq:</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="nl">err_clk:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="nl">err_release_r:</span>
	<span class="n">release_resource</span><span class="p">(</span><span class="n">io</span><span class="p">);</span>
<span class="nl">err_kfree:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">dw</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__exit</span> <span class="nf">dw_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>		<span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="o">*</span><span class="n">dwc</span><span class="p">,</span> <span class="o">*</span><span class="n">_dwc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="o">*</span><span class="n">io</span><span class="p">;</span>

	<span class="n">dw_dma_off</span><span class="p">(</span><span class="n">dw</span><span class="p">);</span>
	<span class="n">dma_async_device_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">);</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="n">dw</span><span class="p">);</span>
	<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">dwc</span><span class="p">,</span> <span class="n">_dwc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">channels</span><span class="p">,</span>
			<span class="n">chan</span><span class="p">.</span><span class="n">device_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dwc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device_node</span><span class="p">);</span>
		<span class="n">channel_clear_bit</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CH_EN</span><span class="p">,</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
	<span class="n">dw</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">io</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">io</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">DW_REGLEN</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">dw</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dw_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>	<span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">dw_dma_off</span><span class="p">(</span><span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">));</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dw_suspend_noirq</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_platform_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>	<span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">dw_dma_off</span><span class="p">(</span><span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">));</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dw_resume_noirq</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_platform_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dw_dma</span>	<span class="o">*</span><span class="n">dw</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">dw</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">dma_writel</span><span class="p">(</span><span class="n">dw</span><span class="p">,</span> <span class="n">CFG</span><span class="p">,</span> <span class="n">DW_CFG_DMA_EN</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dev_pm_ops</span> <span class="n">dw_dev_pm_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend_noirq</span> <span class="o">=</span> <span class="n">dw_suspend_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume_noirq</span> <span class="o">=</span> <span class="n">dw_resume_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">freeze_noirq</span> <span class="o">=</span> <span class="n">dw_suspend_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">thaw_noirq</span> <span class="o">=</span> <span class="n">dw_resume_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">restore_noirq</span> <span class="o">=</span> <span class="n">dw_resume_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">poweroff_noirq</span> <span class="o">=</span> <span class="n">dw_suspend_noirq</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_OF</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">dw_dma_id_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;snps,dma-spear1340&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">dw_dma_id_table</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">dw_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__exit_p</span><span class="p">(</span><span class="n">dw_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">shutdown</span>	<span class="o">=</span> <span class="n">dw_shutdown</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;dw_dmac&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pm</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dw_dev_pm_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">of_match_ptr</span><span class="p">(</span><span class="n">dw_dma_id_table</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">dw_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_probe</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dw_driver</span><span class="p">,</span> <span class="n">dw_probe</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">dw_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">dw_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dw_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">dw_exit</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Synopsys DesignWare DMA Controller driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Haavard Skinnemoen (Atmel)&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Viresh Kumar &lt;viresh.linux@gmail.com&gt;&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
