$date
	Wed Sep 10 16:33:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module priority_encoder_8_to_3_tb_small $end
$var wire 3 ! out [2:0] $end
$var wire 1 " valid $end
$var reg 8 # A [7:0] $end
$var reg 192 $ name [191:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 $
b0 #
0"
bx !
$end
#10
b0 !
b1 #
1"
#20
b1 !
b10 #
#30
b10 !
b100 #
#40
b11 !
b1000 #
#50
b100 !
b10000 #
#60
b101 !
b100000 #
#70
b110 !
b1000000 #
#80
b111 !
b10000000 #
#90
b0 !
b1 #
#100
b1 !
b11 #
#110
b10 !
b110 #
#120
b11 !
b1100 #
#130
b100 !
b10001 #
#140
b101 !
b101000 #
#150
b110 !
b1010000 #
#160
b111 !
b11111111 #
#170
