C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/cpu.v {1 {vlog -work work -stats=none C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/datapath_tb.v {1 {vlog -work work -stats=none C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/datapath_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath_tb

Top level modules:
	datapath_tb

} {} {}} C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/shifter.v {1 {vlog -work work -stats=none C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/shifter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/instr_reg.v {1 {vlog -work work -stats=none C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/instr_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instr_reg
-- Compiling module vDFFE_IR

Top level modules:
	instr_reg

} {} {}} C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/fsm_controller.v {1 {vlog -work work -stats=none C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/fsm_controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fsm_control
-- Compiling module vDFF_CNTRL

Top level modules:
	fsm_control

} {} {}} C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/cpu_tb.v {1 {vlog -work work -stats=none C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/cpu_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/regfile.v {1 {vlog -work work -stats=none C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/regfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile
-- Compiling module vDFFE
-- Compiling module mydec
-- Compiling module Mux8

Top level modules:
	regfile

} {} {}} C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/fsm_controller_tb.v {1 {vlog -work work -stats=none C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/fsm_controller_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fsm_control_tb

Top level modules:
	fsm_control_tb

} {} {}} C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/alu.v {1 {vlog -work work -stats=none C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/instr_dec.v {1 {vlog -work work -stats=none C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/instr_dec.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instr_dec
-- Compiling module nsel_mux
-- Compiling module sign_extend

Top level modules:
	instr_dec

} {} {}} C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/datapath.v {1 {vlog -work work -stats=none C:/Users/sstaj/Desktop/UBC/CPEN_211/CPEN_211_Lab7/datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath
-- Compiling module vDFFE_DP
-- Compiling module vselMux

Top level modules:
	datapath

} {} {}}
