INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/data1/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'millerca' on host 'gpetruc-firmware.cern.ch' (Linux_x86_64 version 3.10.0-1160.36.2.el7.x86_64) on Mon Mar 21 09:35:52 CET 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core) "
INFO: [HLS 200-10] In directory '/afs/cern.ch/user/m/millerca/vivado_hls'
Sourcing Tcl script '/afs/cern.ch/user/m/millerca/vivado_hls/proj/solution/csynth.tcl'
INFO: [HLS 200-10] Opening project '/afs/cern.ch/user/m/millerca/vivado_hls/proj'.
WARNING: [HLS 200-40] Cannot find design file 'func.cc'
WARNING: [HLS 200-40] Cannot find test bench file 'testbench.cc'
INFO: [HLS 200-10] Opening solution '/afs/cern.ch/user/m/millerca/vivado_hls/proj/solution'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.125ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2L-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file func.cc; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
    while executing
"source /afs/cern.ch/user/m/millerca/vivado_hls/proj/solution/csynth.tcl"
    invoked from within
"hls::main /afs/cern.ch/user/m/millerca/vivado_hls/proj/solution/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
