set_property SRC_FILE_INFO {cfile:/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_processing_system7_0_0/dijkstra_hw_processing_system7_0_0.xdc rfile:../dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_processing_system7_0_0/dijkstra_hw_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:dijkstra_hw_i/processing_system7_0/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.3
