Running: C:\Xilinx\13.1x\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/BENSI/ADD/ent1_tb2_isim_beh.exe -prj D:/BENSI/ADD/ent1_tb2_beh.prj work.ent1_tb2 
ISim O.40d (signature 0x79f3f3a8)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/BENSI/ADD/ENTIY1.vhd" into library work
Parsing VHDL file "D:/BENSI/ADD/ent1_tb2.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 139748 KB
Fuse CPU Usage: 124 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Compiling architecture behavioral of entity entity1 [entity1_default]
Compiling architecture behavior of entity ent1_tb2
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/BENSI/ADD/ent1_tb2_isim_beh.exe
Fuse Memory Usage: 145488 KB
Fuse CPU Usage: 124 ms
