#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Apr  1 14:07:39 2019
# Process ID: 24048
# Current directory: C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.runs/synth_1
# Command line: vivado.exe -log mix_columns.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mix_columns.tcl
# Log file: C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.runs/synth_1/mix_columns.vds
# Journal file: C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mix_columns.tcl -notrace
Command: synth_design -top mix_columns -part xc7a50tcsg325-1 -max_dsp 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 344.391 ; gain = 100.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mix_columns' [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/mix_columns.v:23]
INFO: [Synth 8-638] synthesizing module 'crypto_mul_32Bit_wrapper' [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/crypto_mul_32Bit_wrapper.v:23]
	Parameter a_row0 bound to: 33751297 - type: integer 
	Parameter a_row1 bound to: 16909057 - type: integer 
	Parameter a_row2 bound to: 16843267 - type: integer 
	Parameter a_row3 bound to: 50397442 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bit_32_crypto_mul' [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/bit_32_crypto_mul.v:23]
INFO: [Synth 8-638] synthesizing module 'bit_8_crypto_mul' [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/bit_8_crypto_mul.v:23]
	Parameter gnd bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/bit_8_crypto_mul.v:31]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/bit_8_crypto_mul.v:32]
INFO: [Synth 8-256] done synthesizing module 'bit_8_crypto_mul' (1#1) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/bit_8_crypto_mul.v:23]
INFO: [Synth 8-256] done synthesizing module 'bit_32_crypto_mul' (2#1) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/bit_32_crypto_mul.v:23]
INFO: [Synth 8-256] done synthesizing module 'crypto_mul_32Bit_wrapper' (3#1) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/crypto_mul_32Bit_wrapper.v:23]
INFO: [Synth 8-256] done synthesizing module 'mix_columns' (4#1) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/mix_columns.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 396.500 ; gain = 152.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 396.500 ; gain = 152.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg325-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/constrs_1/new/tim.xdc]
Finished Parsing XDC File [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/constrs_1/new/tim.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 733.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 733.688 ; gain = 490.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg325-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 733.688 ; gain = 490.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 733.688 ; gain = 490.035
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "delay_cntr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compute_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compute_3" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 733.688 ; gain = 490.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 192   
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 80    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 320   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 320   
	   4 Input      1 Bit        Muxes := 192   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mix_columns 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module bit_8_crypto_mul 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module bit_32_crypto_mul 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module crypto_mul_32Bit_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 733.688 ; gain = 490.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 733.688 ; gain = 490.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 739.148 ; gain = 495.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 756.508 ; gain = 512.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 756.508 ; gain = 512.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 756.508 ; gain = 512.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 756.508 ; gain = 512.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 756.508 ; gain = 512.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 756.508 ; gain = 512.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 756.508 ; gain = 512.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |   128|
|3     |LUT2 |     1|
|4     |LUT3 |    64|
|5     |LUT4 |   128|
|6     |LUT5 |   324|
|7     |LUT6 |   194|
|8     |FDRE |   901|
|9     |IBUF |   131|
|10    |OBUF |   128|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------------------+------+
|      |Instance |Module                     |Cells |
+------+---------+---------------------------+------+
|1     |top      |                           |  2000|
|2     |  i0     |crypto_mul_32Bit_wrapper   |   400|
|3     |    i0   |bit_32_crypto_mul_61       |    92|
|4     |      i0 |bit_8_crypto_mul_77        |    27|
|5     |      i1 |bit_8_crypto_mul_78        |    19|
|6     |      i2 |bit_8_crypto_mul_79        |    19|
|7     |      i3 |bit_8_crypto_mul_80        |    19|
|8     |    i1   |bit_32_crypto_mul_62       |    92|
|9     |      i0 |bit_8_crypto_mul_73        |    27|
|10    |      i1 |bit_8_crypto_mul_74        |    19|
|11    |      i2 |bit_8_crypto_mul_75        |    19|
|12    |      i3 |bit_8_crypto_mul_76        |    19|
|13    |    i2   |bit_32_crypto_mul_63       |    92|
|14    |      i0 |bit_8_crypto_mul_69        |    27|
|15    |      i1 |bit_8_crypto_mul_70        |    19|
|16    |      i2 |bit_8_crypto_mul_71        |    19|
|17    |      i3 |bit_8_crypto_mul_72        |    19|
|18    |    i3   |bit_32_crypto_mul_64       |    92|
|19    |      i0 |bit_8_crypto_mul_65        |    27|
|20    |      i1 |bit_8_crypto_mul_66        |    19|
|21    |      i2 |bit_8_crypto_mul_67        |    19|
|22    |      i3 |bit_8_crypto_mul_68        |    19|
|23    |  i1     |crypto_mul_32Bit_wrapper_0 |   400|
|24    |    i0   |bit_32_crypto_mul_41       |    92|
|25    |      i0 |bit_8_crypto_mul_57        |    19|
|26    |      i1 |bit_8_crypto_mul_58        |    27|
|27    |      i2 |bit_8_crypto_mul_59        |    19|
|28    |      i3 |bit_8_crypto_mul_60        |    19|
|29    |    i1   |bit_32_crypto_mul_42       |    92|
|30    |      i0 |bit_8_crypto_mul_53        |    19|
|31    |      i1 |bit_8_crypto_mul_54        |    27|
|32    |      i2 |bit_8_crypto_mul_55        |    19|
|33    |      i3 |bit_8_crypto_mul_56        |    19|
|34    |    i2   |bit_32_crypto_mul_43       |    92|
|35    |      i0 |bit_8_crypto_mul_49        |    19|
|36    |      i1 |bit_8_crypto_mul_50        |    27|
|37    |      i2 |bit_8_crypto_mul_51        |    19|
|38    |      i3 |bit_8_crypto_mul_52        |    19|
|39    |    i3   |bit_32_crypto_mul_44       |    92|
|40    |      i0 |bit_8_crypto_mul_45        |    19|
|41    |      i1 |bit_8_crypto_mul_46        |    27|
|42    |      i2 |bit_8_crypto_mul_47        |    19|
|43    |      i3 |bit_8_crypto_mul_48        |    19|
|44    |  i2     |crypto_mul_32Bit_wrapper_1 |   401|
|45    |    i0   |bit_32_crypto_mul_21       |    93|
|46    |      i0 |bit_8_crypto_mul_37        |    19|
|47    |      i1 |bit_8_crypto_mul_38        |    20|
|48    |      i2 |bit_8_crypto_mul_39        |    27|
|49    |      i3 |bit_8_crypto_mul_40        |    19|
|50    |    i1   |bit_32_crypto_mul_22       |    92|
|51    |      i0 |bit_8_crypto_mul_33        |    19|
|52    |      i1 |bit_8_crypto_mul_34        |    19|
|53    |      i2 |bit_8_crypto_mul_35        |    27|
|54    |      i3 |bit_8_crypto_mul_36        |    19|
|55    |    i2   |bit_32_crypto_mul_23       |    92|
|56    |      i0 |bit_8_crypto_mul_29        |    19|
|57    |      i1 |bit_8_crypto_mul_30        |    19|
|58    |      i2 |bit_8_crypto_mul_31        |    27|
|59    |      i3 |bit_8_crypto_mul_32        |    19|
|60    |    i3   |bit_32_crypto_mul_24       |    92|
|61    |      i0 |bit_8_crypto_mul_25        |    19|
|62    |      i1 |bit_8_crypto_mul_26        |    19|
|63    |      i2 |bit_8_crypto_mul_27        |    27|
|64    |      i3 |bit_8_crypto_mul_28        |    19|
|65    |  i3     |crypto_mul_32Bit_wrapper_2 |   400|
|66    |    i0   |bit_32_crypto_mul          |    92|
|67    |      i0 |bit_8_crypto_mul_17        |    19|
|68    |      i1 |bit_8_crypto_mul_18        |    19|
|69    |      i2 |bit_8_crypto_mul_19        |    19|
|70    |      i3 |bit_8_crypto_mul_20        |    27|
|71    |    i1   |bit_32_crypto_mul_3        |    92|
|72    |      i0 |bit_8_crypto_mul_13        |    19|
|73    |      i1 |bit_8_crypto_mul_14        |    19|
|74    |      i2 |bit_8_crypto_mul_15        |    19|
|75    |      i3 |bit_8_crypto_mul_16        |    27|
|76    |    i2   |bit_32_crypto_mul_4        |    92|
|77    |      i0 |bit_8_crypto_mul_9         |    19|
|78    |      i1 |bit_8_crypto_mul_10        |    19|
|79    |      i2 |bit_8_crypto_mul_11        |    19|
|80    |      i3 |bit_8_crypto_mul_12        |    27|
|81    |    i3   |bit_32_crypto_mul_5        |    92|
|82    |      i0 |bit_8_crypto_mul           |    19|
|83    |      i1 |bit_8_crypto_mul_6         |    19|
|84    |      i2 |bit_8_crypto_mul_7         |    19|
|85    |      i3 |bit_8_crypto_mul_8         |    27|
+------+---------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 756.508 ; gain = 512.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 756.508 ; gain = 175.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 756.508 ; gain = 512.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 756.508 ; gain = 525.805
INFO: [Common 17-1381] The checkpoint 'C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.runs/synth_1/mix_columns.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mix_columns_utilization_synth.rpt -pb bit_32_crypto_mul_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 756.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 14:08:31 2019...
