#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jan 23 15:57:56 2019
# Process ID: 26484
# Current directory: C:/Users/Mykho/Documents/repos/LineArrayZybo/axi_peripheral/axi_peripheral.runs/AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0_synth_1
# Command line: vivado.exe -log AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0.tcl
# Log file: C:/Users/Mykho/Documents/repos/LineArrayZybo/axi_peripheral/axi_peripheral.runs/AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0_synth_1/AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0.vds
# Journal file: C:/Users/Mykho/Documents/repos/LineArrayZybo/axi_peripheral/axi_peripheral.runs/AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 302.926 ; gain = 92.480
INFO: [Synth 8-638] synthesizing module 'AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0' [c:/Users/Mykho/Documents/repos/LineArrayZybo/axi_peripheral/axi_peripheral.srcs/sources_1/bd/AXI_Lite_test_v1_0_bfm_1/ip/AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0/synth/AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Mykho/Documents/repos/LineArrayZybo/axi_peripheral/axi_peripheral.srcs/sources_1/bd/AXI_Lite_test_v1_0_bfm_1/ip/AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [c:/Users/Mykho/Documents/repos/LineArrayZybo/axi_peripheral/axi_peripheral.srcs/sources_1/bd/AXI_Lite_test_v1_0_bfm_1/ip/AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0' (5#1) [c:/Users/Mykho/Documents/repos/LineArrayZybo/axi_peripheral/axi_peripheral.srcs/sources_1/bd/AXI_Lite_test_v1_0_bfm_1/ip/AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0/synth/AXI_Lite_test_v1_0_bfm_1_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 340.262 ; gain = 129.816
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 340.262 ; gain = 129.816
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.830 . Memory (MB): peak = 568.125 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:54 . Memory (MB): peak = 568.125 ; gain = 357.680
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:54 . Memory (MB): peak = 568.125 ; gain = 357.680
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 568.125 ; gain = 357.680
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 568.125 ; gain = 357.680
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 568.125 ; gain = 357.680
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 770.508 ; gain = 560.063
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 787.461 ; gain = 577.016
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 792.176 ; gain = 581.730
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 792.176 ; gain = 581.730
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 792.176 ; gain = 581.730
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 792.176 ; gain = 581.730
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 792.176 ; gain = 581.730
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 792.176 ; gain = 581.730
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 792.176 ; gain = 581.730

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 792.176 ; gain = 581.730
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 813.027 ; gain = 588.570
