Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (lin64) Build 5094488 Fri Jun 14 08:57:50 MDT 2024
| Date         : Tue Jul 16 14:50:43 2024
| Host         : vivobook running 64-bit Ubuntu 24.04 LTS
| Command      : report_control_sets -verbose -file LSTM_net_i32_control_sets_placed.rpt
| Design       : LSTM_net_i32
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             210 |           55 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             787 |          260 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+------------------------------+------------------+----------------+--------------+
|   Clock Signal   |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------+------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | u0/f1/gen_ff[20].dff/LSTM_do    | u0/f1/gen_ff[20].dff/q_reg_0 |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[20].dff/q_reg_1[0] | reset_IBUF                   |                7 |             19 |         2.71 |
|  clock_IBUF_BUFG | u1/f1/gen_ff[5].dff/E[0]        | reset_IBUF                   |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG | u1/f1/gen_ff[11].dff/q_reg_0[0] | reset_IBUF                   |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[20].dff/q_reg_4[0] | reset_IBUF                   |                7 |             32 |         4.57 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[20].dff/q_reg_2[0] | reset_IBUF                   |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[20].dff/q_reg_3[0] | reset_IBUF                   |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[20].dff/q_reg_5[0] | reset_IBUF                   |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[20].dff/q_reg_6[0] | reset_IBUF                   |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[20].dff/q_reg_7[0] | reset_IBUF                   |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | u1/f1/gen_ff[8].dff/q_reg_0[0]  | reset_IBUF                   |               20 |             32 |         1.60 |
|  clock_IBUF_BUFG | u1/f1/gen_ff[14].dff/q_reg_0[0] | reset_IBUF                   |               24 |             64 |         2.67 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[20].dff/E[0]       | reset_IBUF                   |               24 |             64 |         2.67 |
|  clock_IBUF_BUFG |                                 | reset_IBUF                   |               55 |            210 |         3.82 |
|  clock_IBUF_BUFG | u0/f1/gen_ff[20].dff/q_reg_0    | reset_IBUF                   |               96 |            352 |         3.67 |
+------------------+---------------------------------+------------------------------+------------------+----------------+--------------+


