Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r11_q_reg and net u_issue_u_regfile_REGFILE_x11_a1_w[23] Layer = M4 BBox=(96.2750,47.5300),(96.3250,47.6450)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r11_q_reg and net u_issue_u_regfile_REGFILE_x11_a1_w[23] Layer = M4 BBox=(96.2750,47.6450),(96.3250,47.7500)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r11_q_reg and net u_issue_u_regfile_REGFILE_x11_a1_w[23] Layer = M4 BBox=(96.2750,47.7500),(96.3250,47.7500)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r11_q_reg and net u_issue_u_regfile_REGFILE_x11_a1_w[23] Layer = M4 BBox=(96.2750,47.6750),(96.3250,47.7250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r3_q_reg and net u_issue_u_regfile_REGFILE_x11_a1_w[23] Layer = M3 BBox=(103.5150,47.2750),(103.7400,47.3250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r3_q_reg and net u_issue_u_regfile_REGFILE_x11_a1_w[23] Layer = M3 BBox=(103.7400,47.3500),(103.8500,47.3500)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r3_q_reg and net u_issue_u_regfile_REGFILE_x11_a1_w[23] Layer = M3 BBox=(103.7750,47.2750),(103.8250,47.3250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r3_q_reg and net u_issue_u_regfile_REGFILE_x11_a1_w[23] Layer = M3 BBox=(103.7400,47.2500),(103.8500,47.3500)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r3_q_reg and net u_issue_u_regfile_REGFILE_x11_a1_w[23] Layer = M3 BBox=(103.7700,47.2500),(103.8200,47.3500)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r3_q_reg and net u_issue_u_regfile_REGFILE_x11_a1_w[23] Layer = M3 BBox=(103.8500,47.2750),(103.8550,47.3250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r3_q_reg and net u_issue_u_regfile_REGFILE_x11_a1_w[23] Layer = M3 BBox=(103.7400,47.2500),(103.8500,47.2500)
Short between net ZCTSNET_73 and net place_optHFSNET_82 Layer = M3 BBox=(78.6750,55.4750),(78.7250,55.5250)
Short between net ZCTSNET_73 and net place_optHFSNET_82 Layer = M3 BBox=(78.6150,55.4750),(78.7450,55.5250)
Short between net ZCTSNET_73 and net place_optHFSNET_82 Layer = M3 BBox=(78.5100,55.4750),(78.8500,55.5250)
Short between net ZCTSNET_72 and net place_optHFSNET_82 Layer = M3 BBox=(100.9300,53.0500),(100.9800,53.0500)
Short between net ZCTSNET_72 and net place_optHFSNET_82 Layer = M3 BBox=(100.9300,52.9500),(100.9800,52.9500)
Short between net ZCTSNET_72 and net place_optHFSNET_82 Layer = M3 BBox=(97.4800,52.8750),(97.8200,52.9250)
Short between net ZCTSNET_72 and net place_optHFSNET_82 Layer = M3 BBox=(97.5850,52.8750),(97.7150,52.9250)
Short between net ZCTSNET_72 and net place_optHFSNET_82 Layer = M3 BBox=(100.9300,52.9500),(100.9800,53.0500)
Short between net ZCTSNET_72 and net place_optHFSNET_82 Layer = M3 BBox=(97.6750,52.8750),(97.7250,52.9250)
Short between net N5584 and net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r18_q_reg Layer = M3 BBox=(110.2500,66.2750),(110.2900,66.3250)
Short between net N5584 and net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r18_q_reg Layer = M3 BBox=(110.2500,66.2750),(110.2500,66.3250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r17_q_reg and net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r18_q_reg Layer = M4 BBox=(81.9500,42.6500),(81.9500,42.8200)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r18_q_reg and net phfnn_9008 Layer = M3 BBox=(110.5750,38.3750),(110.8500,38.4250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r18_q_reg and net phfnn_9008 Layer = M3 BBox=(110.5450,38.3750),(110.5750,38.4250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r18_q_reg and net phfnn_9008 Layer = M3 BBox=(110.8500,38.3750),(110.8500,38.4250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r18_q_reg and net phfnn_9008 Layer = M3 BBox=(110.7750,38.3750),(110.8250,38.4250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r18_q_reg and net phfnn_9008 Layer = M3 BBox=(110.5750,38.3750),(110.6250,38.4250)
Short between net place_optHFSNET_20 and net u_issue_pipe_opcode_e1_w_10_ Layer = M2 BBox=(75.9550,89.5450),(75.9550,89.5550)
Short between net place_optHFSNET_20 and net u_issue_pipe_opcode_e1_w_10_ Layer = M2 BBox=(75.9550,89.5550),(75.9600,89.5550)
Short between net place_optHFSNET_20 and net u_issue_pipe_opcode_e1_w_10_ Layer = M2 BBox=(75.9550,89.5450),(75.9600,89.5550)
Short between net place_optHFSNET_20 and net u_issue_pipe_opcode_e1_w_10_ Layer = M2 BBox=(75.9550,89.5450),(75.9600,89.5450)
Short between net place_optHFSNET_20 and net u_issue_pipe_opcode_e1_w_10_ Layer = M2 BBox=(75.9550,89.4450),(75.9600,89.5450)
Short between net place_optHFSNET_20 and net u_issue_pipe_opcode_e1_w_10_ Layer = M2 BBox=(75.9550,89.4750),(75.9600,89.5250)
Short between net place_optHFSNET_20 and net u_issue_pipe_opcode_e1_w_10_ Layer = M2 BBox=(75.9600,89.4450),(75.9600,89.5450)
Short between net u_issue_u_regfile_REGFILE_x24_s8_w[26] and net u_issue_u_regfile_REGFILE_x5_t0_w[1] Layer = M3 BBox=(88.1750,21.5750),(88.2350,21.6250)
Short between net u_issue_u_regfile_REGFILE_x24_s8_w[26] and net u_issue_u_regfile_REGFILE_x5_t0_w[1] Layer = M3 BBox=(88.1750,21.6250),(88.2350,21.6250)
Short between net u_issue_u_regfile_REGFILE_x24_s8_w[26] and net u_issue_u_regfile_REGFILE_x5_t0_w[1] Layer = M3 BBox=(88.0250,21.5750),(88.0550,21.6250)
Short between net u_issue_u_regfile_REGFILE_x24_s8_w[26] and net u_issue_u_regfile_REGFILE_x5_t0_w[1] Layer = M3 BBox=(88.0650,21.5750),(88.1950,21.6250)
Short between net u_issue_u_regfile_REGFILE_x24_s8_w[26] and net u_issue_u_regfile_REGFILE_x5_t0_w[1] Layer = M3 BBox=(88.0550,21.5750),(88.0550,21.6250)
Short between net u_issue_u_regfile_REGFILE_x24_s8_w[26] and net u_issue_u_regfile_REGFILE_x5_t0_w[1] Layer = M3 BBox=(88.0550,21.5750),(88.1750,21.6250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r29_q_reg and net ctmn_30634 Layer = M2 BBox=(88.0450,62.5600),(88.0450,62.8400)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r29_q_reg and net ctmn_30634 Layer = M2 BBox=(88.0250,62.6750),(88.0450,62.7250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r29_q_reg and net ctmn_30634 Layer = M2 BBox=(88.0250,62.5600),(88.0450,62.8400)
Short between net ctmn_30634 and net u_issue_u_regfile_N47 Layer = M5 BBox=(87.4750,61.9250),(87.5250,61.9250)
Short between net ctmn_30634 and net u_issue_u_regfile_N47 Layer = M5 BBox=(87.4750,61.8750),(87.5250,61.8750)
Short between net ctmn_30634 and net u_issue_u_regfile_N47 Layer = M5 BBox=(87.4750,61.8750),(87.5250,61.9250)
Short between net branch_csr_pc_w_26_ and net ctmn_32736 Layer = M2 BBox=(42.1200,99.6550),(42.1350,99.7050)
Short between net branch_csr_pc_w_26_ and net ctmn_32736 Layer = M2 BBox=(42.0850,99.6750),(42.1200,99.7250)
Short between net branch_csr_pc_w_26_ and net ctmn_32736 Layer = M2 BBox=(42.0850,99.6450),(42.0850,99.7550)
Short between net branch_csr_pc_w_26_ and net ctmn_32736 Layer = M2 BBox=(42.1350,99.6550),(42.1350,99.7050)
Short between net branch_csr_pc_w_26_ and net ctmn_32736 Layer = M2 BBox=(42.0850,99.6450),(42.1200,99.7550)
Short between net branch_csr_pc_w_26_ and net ctmn_32736 Layer = M2 BBox=(42.1200,99.6750),(42.1350,99.7050)
Short between net ctmn_30608 and net u_issue_u_regfile_REGFILE_x11_a1_w[4] Layer = M4 BBox=(92.5750,46.2750),(92.6250,46.3250)
Short between net ctmn_30608 and net u_issue_u_regfile_REGFILE_x11_a1_w[4] Layer = M4 BBox=(92.5750,46.2450),(92.6250,46.2750)
Short between net ctmn_30608 and net u_issue_u_regfile_REGFILE_x11_a1_w[4] Layer = M4 BBox=(92.5750,46.2750),(92.6250,46.2750)
Short between net ctmn_30608 and net u_issue_u_regfile_REGFILE_x11_a1_w[4] Layer = M4 BBox=(92.5750,46.4950),(92.5750,46.5450)
Short between net ctmn_30608 and net u_issue_u_regfile_REGFILE_x11_a1_w[4] Layer = M4 BBox=(92.5750,46.2750),(92.6250,46.5450)
Short between net N5584 and net ctmn_32055_CDR6 Layer = M2 BBox=(109.9750,66.3250),(110.0250,66.3250)
Short between net N5584 and net ctmn_32055_CDR6 Layer = M2 BBox=(109.9750,66.2750),(110.0250,66.2750)
Short between net N5584 and net ctmn_32055_CDR6 Layer = M2 BBox=(109.9750,66.2750),(110.0250,66.3250)
Short between net ctmn_30601 and net u_issue_u_regfile_REGFILE_x10_a0_w[5] Layer = M3 BBox=(100.0750,13.6750),(100.1250,13.7250)
Short between net ctmn_30601 and net u_issue_u_regfile_REGFILE_x10_a0_w[5] Layer = M3 BBox=(100.1250,13.6750),(100.1250,13.7250)
Short between net ctmn_30601 and net u_issue_u_regfile_REGFILE_x10_a0_w[5] Layer = M3 BBox=(100.1250,13.6750),(100.1550,13.7250)
Short between net ctmn_30601 and net u_issue_u_regfile_REGFILE_x10_a0_w[5] Layer = M3 BBox=(100.0150,13.6750),(100.1250,13.7250)
Short between net ctmn_31297_CDR6 and net u_issue_u_regfile_REGFILE_x21_s5_w[28] Layer = M2 BBox=(117.2650,66.5250),(117.3150,66.5550)
Short between net ctmn_31297_CDR6 and net u_issue_u_regfile_REGFILE_x21_s5_w[28] Layer = M2 BBox=(117.2650,66.4450),(117.3150,66.4750)
Short between net ctmn_31297_CDR6 and net u_issue_u_regfile_REGFILE_x21_s5_w[28] Layer = M2 BBox=(117.2650,66.4750),(117.3150,66.5250)
Short between net ctmn_31297_CDR6 and net u_issue_u_regfile_REGFILE_x21_s5_w[28] Layer = M2 BBox=(117.3150,66.4750),(117.3150,66.5250)
Short between net ZCTSNET_94 and net ctmn_133 of instance u_issue_u_regfile_REGFILE_reg_r10_q_reg_25_ of cell SDFQD0BWP30P140HVT Layer = M2 BBox=(91.7850,42.1250),(91.8000,42.1250)
Short between net ZCTSNET_94 and net ctmn_133 of instance u_issue_u_regfile_REGFILE_reg_r10_q_reg_25_ of cell SDFQD0BWP30P140HVT Layer = M2 BBox=(91.7850,42.0750),(91.8000,42.0750)
Short between net ZCTSNET_94 and net ctmn_133 of instance u_issue_u_regfile_REGFILE_reg_r10_q_reg_25_ of cell SDFQD0BWP30P140HVT Layer = M2 BBox=(91.7850,42.0750),(91.7850,42.1250)
Short between net ZCTSNET_94 and net ctmn_133 of instance u_issue_u_regfile_REGFILE_reg_r10_q_reg_25_ of cell SDFQD0BWP30P140HVT Layer = M2 BBox=(91.7850,42.0750),(91.8000,42.1250)
Short between net ctmn_131 and net ctmn_32147_CDR6 Layer = M4 BBox=(87.2750,50.3150),(87.3250,50.4250)
Short between net ctmn_131 and net ctmn_32147_CDR6 Layer = M4 BBox=(87.2750,50.3150),(87.3250,50.3150)
Short between net ctmn_131 and net ctmn_32147_CDR6 Layer = M4 BBox=(87.2750,50.4250),(87.3250,50.4550)
Short between net ctmn_131 and net ctmn_32147_CDR6 Layer = M4 BBox=(87.2750,50.3750),(87.3250,50.4250)
Short between net ctmn_31968_CDR5 and net u_issue_u_regfile_REGFILE_x1_ra_w[7] Layer = M2 BBox=(70.5000,39.1050),(70.5700,39.1050)
Short between net ctmn_31968_CDR5 and net u_issue_u_regfile_REGFILE_x1_ra_w[7] Layer = M2 BBox=(70.5000,39.0550),(70.5500,39.0850)
Short between net ctmn_31968_CDR5 and net u_issue_u_regfile_REGFILE_x1_ra_w[7] Layer = M2 BBox=(70.5000,39.0550),(70.5700,39.0550)
Short between net ctmn_31968_CDR5 and net u_issue_u_regfile_REGFILE_x1_ra_w[7] Layer = M2 BBox=(70.5000,39.0550),(70.5700,39.1050)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r8_q_reg and net ctmn_32510_CDR6 Layer = M2 BBox=(90.5350,53.0600),(90.5650,53.3400)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r8_q_reg and net ctmn_32510_CDR6 Layer = M2 BBox=(90.5350,53.0600),(90.5350,53.3400)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r8_q_reg and net ctmn_32510_CDR6 Layer = M2 BBox=(90.5350,53.0900),(90.5650,53.1400)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r8_q_reg and net ctmn_32510_CDR6 Layer = M2 BBox=(90.5350,53.1750),(90.5650,53.2250)
Short between net phfnn_8750 and net phfnn_9006 Layer = M2 BBox=(95.9350,48.5750),(95.9850,48.6250)
Short between net phfnn_8750 and net phfnn_9006 Layer = M2 BBox=(95.9350,48.5750),(95.9850,48.5750)
Short between net phfnn_8750 and net phfnn_9006 Layer = M2 BBox=(95.9350,48.6250),(95.9850,48.6250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r12_q_reg and net optlc_net_9520 of instance u_issue_u_regfile_REGFILE_reg_r12_q_reg_17_ of cell SDFQD0BWP30P140HVT Layer = M2 BBox=(67.6050,36.5250),(67.6550,36.5250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r12_q_reg and net optlc_net_9520 of instance u_issue_u_regfile_REGFILE_reg_r12_q_reg_17_ of cell SDFQD0BWP30P140HVT Layer = M2 BBox=(67.6050,36.4750),(67.6550,36.4750)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r12_q_reg and net optlc_net_9520 of instance u_issue_u_regfile_REGFILE_reg_r12_q_reg_17_ of cell SDFQD0BWP30P140HVT Layer = M2 BBox=(67.6050,36.4750),(67.6550,36.5250)
Short between net ctmn_31849_CDR5 and net phfnn_8739 Layer = M3 BBox=(109.0750,48.8750),(109.1250,48.8750)
Short between net ctmn_31849_CDR5 and net phfnn_8739 Layer = M3 BBox=(109.0750,48.8750),(109.1250,48.9250)
Short between net ctmn_31849_CDR5 and net phfnn_8739 Layer = M3 BBox=(109.0750,48.9250),(109.1250,48.9250)
Short between net opcode_rb_operand_w[30] and net snps_CMP_162_ctmn_33683 Layer = M2 BBox=(49.3600,88.8550),(49.4100,88.8550)
Short between net opcode_rb_operand_w[30] and net snps_CMP_162_ctmn_33683 Layer = M2 BBox=(49.3600,88.8450),(49.4100,88.8550)
Short between net opcode_rb_operand_w[30] and net snps_CMP_162_ctmn_33683 Layer = M2 BBox=(49.3600,88.8450),(49.3600,88.8550)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r21_q_reg and net ctmn_32377_CDR6 Layer = M3 BBox=(101.6750,17.0750),(101.7250,17.1250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r21_q_reg and net ctmn_32377_CDR6 Layer = M3 BBox=(101.4150,17.0750),(101.7550,17.1250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r21_q_reg and net ctmn_32377_CDR6 Layer = M3 BBox=(101.6550,17.0750),(101.7050,17.1250)
Short between net phfnn_1153 and net phfnn_8946 Layer = M3 BBox=(67.9900,75.9750),(67.9950,76.0250)
Short between net phfnn_1153 and net phfnn_8946 Layer = M3 BBox=(67.9900,75.9750),(68.0250,76.0250)
Short between net phfnn_1153 and net phfnn_8946 Layer = M3 BBox=(67.9900,75.9750),(67.9900,76.0250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r5_q_reg and net ctmn_30687 Layer = M3 BBox=(69.2200,18.6750),(69.5600,18.7250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r5_q_reg and net ctmn_30687 Layer = M3 BBox=(69.2500,18.6750),(69.3000,18.7250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r5_q_reg and net ctmn_30687 Layer = M3 BBox=(69.2750,18.6750),(69.3250,18.7250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r4_q_reg and net csr_writeback_exception_addr_w[12] Layer = M3 BBox=(110.4600,46.6750),(110.5100,46.7250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r4_q_reg and net csr_writeback_exception_addr_w[12] Layer = M3 BBox=(110.3200,46.6750),(110.6650,46.7250)
Short between net clk_i_clock_gate_u_issue_u_regfile_REGFILE_reg_r4_q_reg and net csr_writeback_exception_addr_w[12] Layer = M3 BBox=(110.4750,46.6750),(110.5250,46.7250)
Short between net ctmn_129 and net ctmn_32266_CDR6 Layer = M3 BBox=(118.4800,45.8750),(118.5300,45.8750)
Short between net ctmn_129 and net ctmn_32266_CDR6 Layer = M3 BBox=(118.4800,45.8750),(118.5300,45.9250)
Short between net ctmn_129 and net ctmn_32266_CDR6 Layer = M3 BBox=(118.4800,45.9250),(118.5300,45.9250)
Short between net csr_writeback_exception_addr_w[19] and net ctmn_30712 Layer = M4 BBox=(99.8750,53.6150),(99.9250,53.6250)
Short between net csr_writeback_exception_addr_w[19] and net ctmn_30712 Layer = M4 BBox=(99.8750,53.6250),(99.9250,53.6250)
Short between net ctmn_31170_CDR6 and net u_issue_u_regfile_REGFILE_x7_t2_w[5] Layer = M3 BBox=(101.3150,13.3750),(101.3300,13.4250)
Short between net ctmn_31170_CDR6 and net u_issue_u_regfile_REGFILE_x7_t2_w[5] Layer = M3 BBox=(101.3300,13.3750),(101.3300,13.4250)
