{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543817732380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543817732385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 00:15:32 2018 " "Processing started: Mon Dec 03 00:15:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543817732385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817732385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRL_RCC_Combo_Test -c IRL_RCC_Combo_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off IRL_RCC_Combo_Test -c IRL_RCC_Combo_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817732385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543817733041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543817733041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irl_rcc_combo_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file irl_rcc_combo_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_RCC_Combo_Test " "Found entity 1: IRL_RCC_Combo_Test" {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817740783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817740783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IRL_RCC_Combo_Test " "Elaborating entity \"IRL_RCC_Combo_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543817741018 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Out1\[6..0\] Out " "Bus \"Out1\[6..0\]\" found using same base name as \"Out\", which might lead to a name conflict." {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1543817741034 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Out " "Converted elements in bus name \"Out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Out\[6..0\] Out6..0 " "Converted element name(s) from \"Out\[6..0\]\" to \"Out6..0\"" {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1543817741034 ""}  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1543817741034 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Out1 " "Converted elements in bus name \"Out1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Out1\[6..0\] Out16..0 " "Converted element name(s) from \"Out1\[6..0\]\" to \"Out16..0\"" {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 296 944 1120 312 "Out1\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1543817741050 ""}  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 296 944 1120 312 "Out1\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1543817741050 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irl_rcc_combo.bdf 1 1 " "Using design file irl_rcc_combo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_RCC_Combo " "Found entity 1: IRL_RCC_Combo" {  } { { "irl_rcc_combo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_rcc_combo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817741271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817741271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRL_RCC_Combo IRL_RCC_Combo:inst " "Elaborating entity \"IRL_RCC_Combo\" for hierarchy \"IRL_RCC_Combo:inst\"" {  } { { "IRL_RCC_Combo_Test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 296 440 760 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817741271 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irl_machine.bdf 1 1 " "Using design file irl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_Machine " "Found entity 1: IRL_Machine" {  } { { "irl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817741568 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817741568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRL_Machine IRL_RCC_Combo:inst\|IRL_Machine:inst4 " "Elaborating entity \"IRL_Machine\" for hierarchy \"IRL_RCC_Combo:inst\|IRL_Machine:inst4\"" {  } { { "irl_rcc_combo.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_rcc_combo.bdf" { { 312 416 680 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817741583 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_3bit.v 1 1 " "Using design file bus_split_3bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_split_3bit " "Found entity 1: bus_split_3bit" {  } { { "bus_split_3bit.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/bus_split_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817741677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817741677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_3bit IRL_RCC_Combo:inst\|IRL_Machine:inst4\|bus_split_3bit:inst17 " "Elaborating entity \"bus_split_3bit\" for hierarchy \"IRL_RCC_Combo:inst\|IRL_Machine:inst4\|bus_split_3bit:inst17\"" {  } { { "irl_machine.bdf" "inst17" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_machine.bdf" { { 328 840 992 408 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817741693 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_irl.v 1 1 " "Using design file output_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_IRL " "Found entity 1: Output_Logic_IRL" {  } { { "output_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/output_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817741771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817741771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_IRL IRL_RCC_Combo:inst\|IRL_Machine:inst4\|Output_Logic_IRL:inst " "Elaborating entity \"Output_Logic_IRL\" for hierarchy \"IRL_RCC_Combo:inst\|IRL_Machine:inst4\|Output_Logic_IRL:inst\"" {  } { { "irl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_machine.bdf" { { 328 688 840 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817741786 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_irl.v 1 1 " "Using design file input_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_IRL " "Found entity 1: Input_Logic_IRL" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817741865 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817741865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_IRL IRL_RCC_Combo:inst\|IRL_Machine:inst4\|Input_Logic_IRL:inst13 " "Elaborating entity \"Input_Logic_IRL\" for hierarchy \"IRL_RCC_Combo:inst\|IRL_Machine:inst4\|Input_Logic_IRL:inst13\"" {  } { { "irl_machine.bdf" "inst13" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_machine.bdf" { { 296 376 528 408 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817741865 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d input_logic_irl.v(13) " "Verilog HDL Always Construct warning at input_logic_irl.v(13): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543817741880 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "input_logic_irl.v(80) " "Verilog HDL Case Statement warning at input_logic_irl.v(80): case item expression covers a value already covered by a previous case item" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 80 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "input_logic_irl.v(81) " "Verilog HDL Case Statement warning at input_logic_irl.v(81): case item expression covers a value already covered by a previous case item" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 81 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "input_logic_irl.v(82) " "Verilog HDL Case Statement warning at input_logic_irl.v(82): case item expression covers a value already covered by a previous case item" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 82 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "input_logic_irl.v(83) " "Verilog HDL Case Statement warning at input_logic_irl.v(83): case item expression covers a value already covered by a previous case item" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 83 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "input_logic_irl.v(84) " "Verilog HDL Case Statement warning at input_logic_irl.v(84): case item expression covers a value already covered by a previous case item" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 84 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "input_logic_irl.v(85) " "Verilog HDL Case Statement warning at input_logic_irl.v(85): case item expression covers a value already covered by a previous case item" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 85 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "input_logic_irl.v(86) " "Verilog HDL Case Statement warning at input_logic_irl.v(86): case item expression covers a value already covered by a previous case item" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 86 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "input_logic_irl.v(87) " "Verilog HDL Case Statement warning at input_logic_irl.v(87): case item expression covers a value already covered by a previous case item" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 87 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "input_logic_irl.v(13) " "Verilog HDL Case Statement warning at input_logic_irl.v(13): incomplete case statement has no default case item" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X input_logic_irl.v(10) " "Verilog HDL Always Construct warning at input_logic_irl.v(10): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] input_logic_irl.v(10) " "Inferred latch for \"X\[0\]\" at input_logic_irl.v(10)" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] input_logic_irl.v(10) " "Inferred latch for \"X\[1\]\" at input_logic_irl.v(10)" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] input_logic_irl.v(10) " "Inferred latch for \"X\[2\]\" at input_logic_irl.v(10)" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817741896 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13"}
{ "Warning" "WSGN_SEARCH_FILE" "w_irl.v 1 1 " "Using design file w_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 w_IRL " "Found entity 1: w_IRL" {  } { { "w_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/w_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817741974 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817741974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_IRL IRL_RCC_Combo:inst\|IRL_Machine:inst4\|w_IRL:inst12 " "Elaborating entity \"w_IRL\" for hierarchy \"IRL_RCC_Combo:inst\|IRL_Machine:inst4\|w_IRL:inst12\"" {  } { { "irl_machine.bdf" "inst12" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_machine.bdf" { { 296 216 352 376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817741974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lr_machine.bdf 1 1 " "Using design file lr_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LR_Machine " "Found entity 1: LR_Machine" {  } { { "lr_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/lr_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817742052 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817742052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LR_Machine IRL_RCC_Combo:inst\|IRL_Machine:inst4\|LR_Machine:klasdjf " "Elaborating entity \"LR_Machine\" for hierarchy \"IRL_RCC_Combo:inst\|IRL_Machine:inst4\|LR_Machine:klasdjf\"" {  } { { "irl_machine.bdf" "klasdjf" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_machine.bdf" { { 296 -8 184 392 "klasdjf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logic_lr.v 1 1 " "Using design file logic_lr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_LR " "Found entity 1: Logic_LR" {  } { { "logic_lr.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/logic_lr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817742146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817742146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_LR IRL_RCC_Combo:inst\|IRL_Machine:inst4\|LR_Machine:klasdjf\|Logic_LR:inst " "Elaborating entity \"Logic_LR\" for hierarchy \"IRL_RCC_Combo:inst\|IRL_Machine:inst4\|LR_Machine:klasdjf\|Logic_LR:inst\"" {  } { { "lr_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/lr_machine.bdf" { { 216 472 624 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4_4bit_register_file.bdf 1 1 " "Using design file 4_4bit_register_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_4bit_Register_File " "Found entity 1: 4_4bit_Register_File" {  } { { "4_4bit_register_file.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/4_4bit_register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817742240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817742240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_4bit_Register_File IRL_RCC_Combo:inst\|4_4bit_Register_File:inst " "Elaborating entity \"4_4bit_Register_File\" for hierarchy \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\"" {  } { { "irl_rcc_combo.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_rcc_combo.bdf" { { 448 1008 1320 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742255 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1.v 1 1 " "Using design file mux_4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "mux_4to1.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817742365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817742365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|Mux_4to1:inst1 " "Elaborating entity \"Mux_4to1\" for hierarchy \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|Mux_4to1:inst1\"" {  } { { "4_4bit_register_file.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/4_4bit_register_file.bdf" { { 592 872 1032 736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742365 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_register.bdf 1 1 " "Using design file 4bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Register " "Found entity 1: 4bit_Register" {  } { { "4bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/4bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817742461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817742461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_Register IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3 " "Elaborating entity \"4bit_Register\" for hierarchy \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\"" {  } { { "4_4bit_register_file.bdf" "Register3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/4_4bit_register_file.bdf" { { 256 664 808 384 "Register3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1bit_register.bdf 1 1 " "Using design file 1bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1bit_Register " "Found entity 1: 1bit_Register" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/1bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817742555 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817742555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bit_Register IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3 " "Elaborating entity \"1bit_Register\" for hierarchy \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\"" {  } { { "4bit_register.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/4bit_register.bdf" { { 344 944 1040 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Instantiated megafunction \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543817742633 ""}  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543817742633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817742774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817742774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_2to4.v 1 1 " "Using design file decoder_2to4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817742961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817742961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2to4 IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|Decoder_2to4:inst " "Elaborating entity \"Decoder_2to4\" for hierarchy \"IRL_RCC_Combo:inst\|4_4bit_Register_File:inst\|Decoder_2to4:inst\"" {  } { { "4_4bit_register_file.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/4_4bit_register_file.bdf" { { 656 416 568 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817742977 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_splitter_irl_rcc_combo.v 1 1 " "Using design file bus_splitter_irl_rcc_combo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_splitter_IRL_RCC_Combo " "Found entity 1: bus_splitter_IRL_RCC_Combo" {  } { { "bus_splitter_irl_rcc_combo.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/bus_splitter_irl_rcc_combo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817743324 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817743324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_splitter_IRL_RCC_Combo IRL_RCC_Combo:inst\|bus_splitter_IRL_RCC_Combo:inst13 " "Elaborating entity \"bus_splitter_IRL_RCC_Combo\" for hierarchy \"IRL_RCC_Combo:inst\|bus_splitter_IRL_RCC_Combo:inst13\"" {  } { { "irl_rcc_combo.bdf" "inst13" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_rcc_combo.bdf" { { 328 968 1144 408 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817743339 ""}
{ "Warning" "WSGN_SEARCH_FILE" "load_count_mux.v 1 1 " "Using design file load_count_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 load_count_mux " "Found entity 1: load_count_mux" {  } { { "load_count_mux.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/load_count_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817743433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817743433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_count_mux IRL_RCC_Combo:inst\|load_count_mux:inst12 " "Elaborating entity \"load_count_mux\" for hierarchy \"IRL_RCC_Combo:inst\|load_count_mux:inst12\"" {  } { { "irl_rcc_combo.bdf" "inst12" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_rcc_combo.bdf" { { 328 752 960 472 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817743433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlcf.bdf 1 1 " "Using design file tlcf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLCF " "Found entity 1: TLCF" {  } { { "tlcf.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlcf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817743543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817743543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLCF IRL_RCC_Combo:inst\|TLCF:inst3 " "Elaborating entity \"TLCF\" for hierarchy \"IRL_RCC_Combo:inst\|TLCF:inst3\"" {  } { { "irl_rcc_combo.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/irl_rcc_combo.bdf" { { 424 416 728 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817743543 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc_mk3.bdf 1 1 " "Using design file tlc_mk3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk3 " "Found entity 1: TLC_Mk3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817743652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817743652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC_Mk3 IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst " "Elaborating entity \"TLC_Mk3\" for hierarchy \"IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\"" {  } { { "tlcf.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlcf.bdf" { { 216 512 656 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817743668 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tlc_mk3.v 1 1 " "Using design file output_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TLC_Mk3 " "Found entity 1: Output_Logic_TLC_Mk3" {  } { { "output_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/output_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817743761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817743761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TLC_Mk3 IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Output_Logic_TLC_Mk3:inst " "Elaborating entity \"Output_Logic_TLC_Mk3\" for hierarchy \"IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Output_Logic_TLC_Mk3:inst\"" {  } { { "tlc_mk3.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 576 824 976 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817743761 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tlc_mk3.v 1 1 " "Using design file input_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLC_Mk3 " "Found entity 1: Input_Logic_TLC_Mk3" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817743886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817743886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TLC_Mk3 IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1 " "Elaborating entity \"Input_Logic_TLC_Mk3\" for hierarchy \"IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1\"" {  } { { "tlc_mk3.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 528 440 592 608 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817743886 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "input_logic_tlc_mk3.v(69) " "Verilog HDL Case Statement warning at input_logic_tlc_mk3.v(69): case item expression covers a value already covered by a previous case item" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 69 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543817743902 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "input_logic_tlc_mk3.v(10) " "Verilog HDL Case Statement warning at input_logic_tlc_mk3.v(10): incomplete case statement has no default case item" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543817743902 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X input_logic_tlc_mk3.v(8) " "Verilog HDL Always Construct warning at input_logic_tlc_mk3.v(8): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543817743902 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] input_logic_tlc_mk3.v(8) " "Inferred latch for \"X\[0\]\" at input_logic_tlc_mk3.v(8)" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817743902 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] input_logic_tlc_mk3.v(8) " "Inferred latch for \"X\[1\]\" at input_logic_tlc_mk3.v(8)" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817743902 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] input_logic_tlc_mk3.v(8) " "Inferred latch for \"X\[2\]\" at input_logic_tlc_mk3.v(8)" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817743902 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] input_logic_tlc_mk3.v(8) " "Inferred latch for \"X\[3\]\" at input_logic_tlc_mk3.v(8)" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817743902 "|IRL_RCC_Combo_Test|IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "bus_combiner_tlc_mk3.v 1 1 " "Using design file bus_combiner_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_combiner_TLC_Mk3 " "Found entity 1: bus_combiner_TLC_Mk3" {  } { { "bus_combiner_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/bus_combiner_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817743996 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817743996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_combiner_TLC_Mk3 IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|bus_combiner_TLC_Mk3:inst3 " "Elaborating entity \"bus_combiner_TLC_Mk3\" for hierarchy \"IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|bus_combiner_TLC_Mk3:inst3\"" {  } { { "tlc_mk3.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 528 264 416 640 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817743996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817744136 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543817744136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst2 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst2\"" {  } { { "IRL_RCC_Combo_Test.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 192 792 944 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817744136 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Out1 0 " "Ignored assignment(s) for \"Out1\[0\]\" because \"Out1\" is not a bus or array" {  } { { "IRL_RCC_Combo_Test.bdf" "Out1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out\[6..0\]" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1543817745121 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Out1 1 " "Ignored assignment(s) for \"Out1\[1\]\" because \"Out1\" is not a bus or array" {  } { { "IRL_RCC_Combo_Test.bdf" "Out1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out\[6..0\]" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1543817745121 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Out1 2 " "Ignored assignment(s) for \"Out1\[2\]\" because \"Out1\" is not a bus or array" {  } { { "IRL_RCC_Combo_Test.bdf" "Out1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out\[6..0\]" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1543817745121 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Out1 3 " "Ignored assignment(s) for \"Out1\[3\]\" because \"Out1\" is not a bus or array" {  } { { "IRL_RCC_Combo_Test.bdf" "Out1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out\[6..0\]" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1543817745121 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Out1 4 " "Ignored assignment(s) for \"Out1\[4\]\" because \"Out1\" is not a bus or array" {  } { { "IRL_RCC_Combo_Test.bdf" "Out1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out\[6..0\]" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1543817745121 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Out1 5 " "Ignored assignment(s) for \"Out1\[5\]\" because \"Out1\" is not a bus or array" {  } { { "IRL_RCC_Combo_Test.bdf" "Out1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out\[6..0\]" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1543817745121 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Out1 6 " "Ignored assignment(s) for \"Out1\[6\]\" because \"Out1\" is not a bus or array" {  } { { "IRL_RCC_Combo_Test.bdf" "Out1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out\[6..0\]" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1543817745121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|IRL_Machine:inst4\|Input_Logic_IRL:inst13\|X\[2\] " "Latch IRL_RCC_Combo:inst\|IRL_Machine:inst4\|Input_Logic_IRL:inst13\|X\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|IRL_Machine:inst4\|LR_Machine:klasdjf\|Logic_LR:inst\|W " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|IRL_Machine:inst4\|LR_Machine:klasdjf\|Logic_LR:inst\|W" {  } { { "logic_lr.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/logic_lr.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|IRL_Machine:inst4\|Input_Logic_IRL:inst13\|X\[1\] " "Latch IRL_RCC_Combo:inst\|IRL_Machine:inst4\|Input_Logic_IRL:inst13\|X\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_Select " "Ports D and ENA on the latch are fed by the same signal Input_Select" {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 352 272 440 368 "Input_Select" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|IRL_Machine:inst4\|Input_Logic_IRL:inst13\|X\[0\] " "Latch IRL_RCC_Combo:inst\|IRL_Machine:inst4\|Input_Logic_IRL:inst13\|X\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_Select " "Ports D and ENA on the latch are fed by the same signal Input_Select" {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 352 272 440 368 "Input_Select" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_irl.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|Input_Logic_TLC_Mk3:inst1\|X\[0\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|Input_Logic_TLC_Mk3:inst1\|X\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|DFF3 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|DFF3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 440 688 752 520 "DFF3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|Input_Logic_TLC_Mk3:inst1\|X\[0\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|Input_Logic_TLC_Mk3:inst1\|X\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|DFF3 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|DFF3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 440 688 752 520 "DFF3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1\|X\[0\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1\|X\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|DFF3 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|DFF3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 440 688 752 520 "DFF3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|Input_Logic_TLC_Mk3:inst1\|X\[0\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|Input_Logic_TLC_Mk3:inst1\|X\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|DFF3 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|DFF3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 440 688 752 520 "DFF3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|Input_Logic_TLC_Mk3:inst1\|X\[1\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|Input_Logic_TLC_Mk3:inst1\|X\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|DFF2 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|DFF2" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 312 688 752 392 "DFF2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|Input_Logic_TLC_Mk3:inst1\|X\[1\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|Input_Logic_TLC_Mk3:inst1\|X\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|DFF2 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|DFF2" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 312 688 752 392 "DFF2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1\|X\[1\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1\|X\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|DFF2 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|DFF2" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 312 688 752 392 "DFF2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|Input_Logic_TLC_Mk3:inst1\|X\[1\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|Input_Logic_TLC_Mk3:inst1\|X\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|DFF2 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|DFF2" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 312 688 752 392 "DFF2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|Input_Logic_TLC_Mk3:inst1\|X\[2\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|Input_Logic_TLC_Mk3:inst1\|X\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|DFF1 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|DFF1" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 184 688 752 264 "DFF1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|Input_Logic_TLC_Mk3:inst1\|X\[2\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|Input_Logic_TLC_Mk3:inst1\|X\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|DFF1 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|DFF1" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 184 688 752 264 "DFF1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1\|X\[2\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1\|X\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|DFF1 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|DFF1" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 184 688 752 264 "DFF1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|Input_Logic_TLC_Mk3:inst1\|X\[2\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|Input_Logic_TLC_Mk3:inst1\|X\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|DFF1 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|DFF1" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 184 688 752 264 "DFF1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|Input_Logic_TLC_Mk3:inst1\|X\[3\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|Input_Logic_TLC_Mk3:inst1\|X\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|DFF0 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst9\|DFF0" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 56 688 752 136 "DFF0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|Input_Logic_TLC_Mk3:inst1\|X\[3\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|Input_Logic_TLC_Mk3:inst1\|X\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|DFF0 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst10\|DFF0" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 56 688 752 136 "DFF0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1\|X\[3\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1\|X\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|DFF0 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst\|DFF0" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 56 688 752 136 "DFF0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|Input_Logic_TLC_Mk3:inst1\|X\[3\] " "Latch IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|Input_Logic_TLC_Mk3:inst1\|X\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|DFF0 " "Ports D and ENA on the latch are fed by the same signal IRL_RCC_Combo:inst\|TLCF:inst3\|TLC_Mk3:inst11\|DFF0" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/tlc_mk3.bdf" { { 56 688 752 136 "DFF0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543817745262 ""}  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/input_logic_tlc_mk3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543817745262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543817745371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543817746803 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543817746803 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543817747411 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543817747411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "191 " "Implemented 191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543817747411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543817747411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543817747630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 00:15:47 2018 " "Processing ended: Mon Dec 03 00:15:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543817747630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543817747630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543817747630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817747630 ""}
