
# AES on a RISC Pipeline

*A design space study of different ways to implement AES accelerator
 instructions in a RISC CPU pipeline, obeying a 2-read-1-write register
 file constraint.*

---


