{\rtf1\ansi\ansicpg1252\cocoartf2639
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fnil\fcharset0 Menlo-Regular;}
{\colortbl;\red255\green255\blue255;\red0\green0\blue0;}
{\*\expandedcolortbl;;\csgray\c0;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx560\tx1120\tx1680\tx2240\tx2800\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720\pardirnatural\partightenfactor0

\f0\fs22 \cf2 \CocoaLigature0 *** ChampSim Multicore Out-of-Order Simulator ***\
\
Warmup Instructions: 25000000\
Simulation Instructions: 25000000\
Number of CPUs: 1\
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s\
\
VirtualMemory physical capacity: 8588881920 num_ppages: 2096895\
VirtualMemory page size: 4096 log2_page_size: 12\
\
CPU 0 runs /Users/avaneeshsai/Downloads/602.gcc_s-1850B.champsimtrace.xz\
CPU 0 Bimodal branch predictor\
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64\
cpu0_L2C stream prefetcher \
Heartbeat CPU 0 instructions: 10000002 cycles: 2500075 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 36 sec) \
Heartbeat CPU 0 instructions: 20000002 cycles: 5000075 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 1 min 12 sec) \
\
Warmup complete CPU 0 instructions: 25000002 cycles: 6250075 (Simulation time: 0 hr 1 min 31 sec) \
\
Heartbeat CPU 0 instructions: 30000000 cycles: 18707072 heartbeat IPC: 0.729554 cumulative IPC: 0.401381 (Simulation time: 0 hr 1 min 53 sec) \
Heartbeat CPU 0 instructions: 40000002 cycles: 43219967 heartbeat IPC: 0.407949 cumulative IPC: 0.405736 (Simulation time: 0 hr 2 min 37 sec) \
Heartbeat CPU 0 instructions: 50000003 cycles: 68394227 heartbeat IPC: 0.397231 cumulative IPC: 0.40229 (Simulation time: 0 hr 3 min 22 sec) \
Finished CPU 0 instructions: 25000001 cycles: 62144152 cumulative IPC: 0.40229 (Simulation time: 0 hr 3 min 22 sec) \
\
ChampSim completed all CPUs\
\
Region of Interest Statistics\
\
CPU 0 cumulative IPC: 0.40229 instructions: 25000001 cycles: 62144152\
cpu0_DTLB TOTAL     ACCESS:    4748461  HIT:    4740335  MISS:       8126\
cpu0_DTLB LOAD      ACCESS:    3938871  HIT:    3930748  MISS:       8123\
cpu0_DTLB RFO       ACCESS:     809590  HIT:     809587  MISS:          3\
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_DTLB AVERAGE MISS LATENCY: 208.46 cycles\
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0\
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0\
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles\
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734\
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731\
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3\
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_STLB AVERAGE MISS LATENCY: 209.57 cycles\
cpu0_L1D TOTAL     ACCESS:    5546929  HIT:    4944232  MISS:     602697\
cpu0_L1D LOAD      ACCESS:    3381574  HIT:    2779794  MISS:     601780\
cpu0_L1D RFO       ACCESS:    2157622  HIT:    2157450  MISS:        172\
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D TRANSLATION ACCESS:       7733  HIT:       6988  MISS:        745\
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1D AVERAGE MISS LATENCY: 59.5871 cycles\
cpu0_L2C TOTAL     ACCESS:     929330  HIT:     413009  MISS:     516321\
cpu0_L2C LOAD      ACCESS:     601780  HIT:     345972  MISS:     255808\
cpu0_L2C RFO       ACCESS:        172  HIT:          0  MISS:        172\
cpu0_L2C PREFETCH  ACCESS:     325049  HIT:      64860  MISS:     260189\
cpu0_L2C WRITEBACK ACCESS:       1584  HIT:       1584  MISS:          0\
cpu0_L2C TRANSLATION ACCESS:        745  HIT:        593  MISS:        152\
cpu0_L2C PREFETCH  REQUESTED:     368508  ISSUED:     368508  USEFUL:     194810  USELESS:      66555\
cpu0_L2C AVERAGE MISS LATENCY: 122.546 cycles\
LLC TOTAL     ACCESS:     544895  HIT:      17341  MISS:     527554\
LLC LOAD      ACCESS:     255808  HIT:        751  MISS:     255057\
LLC RFO       ACCESS:        172  HIT:          0  MISS:        172\
LLC PREFETCH  ACCESS:     288142  HIT:      15903  MISS:     272239\
LLC WRITEBACK ACCESS:        621  HIT:        621  MISS:          0\
LLC TRANSLATION ACCESS:        152  HIT:         66  MISS:         86\
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
LLC AVERAGE MISS LATENCY: 127.216 cycles\
\
DRAM Statistics\
 CHANNEL 0\
 RQ ROW_BUFFER_HIT:     443320  ROW_BUFFER_MISS:      84234\
 DBUS AVG_CONGESTED_CYCLE:    3.98928\
 WQ ROW_BUFFER_HIT:        293  ROW_BUFFER_MISS:        319  FULL:          0\
\
\
CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4645\
Branch type MPKI\
BRANCH_DIRECT_JUMP: 0\
BRANCH_INDIRECT: 0\
BRANCH_CONDITIONAL: 19.576\
BRANCH_DIRECT_CALL: 0\
BRANCH_INDIRECT_CALL: 0\
BRANCH_RETURN: 0\
\
}