v 20110115 2
C 43200 47800 1 0 0 nmosEnhancementA.sym
{
T 43800 48300 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 46300 48300 1 0 0 nmosEnhancementA.sym
{
T 46900 48800 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 42800 48800 1 90 0 resistor-1.sym
{
T 42400 49100 5 10 0 0 90 0 1
device=RESISTOR
}
C 42800 46700 1 90 0 resistor-1.sym
{
T 42400 47000 5 10 0 0 90 0 1
device=RESISTOR
}
C 43800 46700 1 90 0 resistor-1.sym
{
T 43400 47000 5 10 0 0 90 0 1
device=RESISTOR
}
C 43800 48800 1 90 0 resistor-1.sym
{
T 43400 49100 5 10 0 0 90 0 1
device=RESISTOR
}
C 46900 46700 1 90 0 resistor-1.sym
{
T 46500 47000 5 10 0 0 90 0 1
device=RESISTOR
}
C 48500 47100 1 90 0 resistor-1.sym
{
T 48100 47400 5 10 0 0 90 0 1
device=RESISTOR
}
C 40700 48100 1 0 0 resistor-1.sym
{
T 41000 48500 5 10 0 0 0 0 1
device=RESISTOR
}
C 45100 46700 1 90 0 capacitor-1.sym
{
T 44400 46900 5 10 0 0 90 0 1
device=CAPACITOR
T 44200 46900 5 10 0 0 90 0 1
symversion=0.1
}
C 47200 47800 1 0 0 capacitor-1.sym
{
T 47400 48500 5 10 0 0 0 0 1
device=CAPACITOR
T 47400 48700 5 10 0 0 0 0 1
symversion=0.1
}
C 41600 48000 1 0 0 capacitor-1.sym
{
T 41800 48700 5 10 0 0 0 0 1
device=CAPACITOR
T 41800 48900 5 10 0 0 0 0 1
symversion=0.1
}
C 40100 47200 1 0 0 kvoltageVertical.sym
{
T 40100 48200 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 45300 49700 1 0 0 voltageSource.sym
C 45700 46700 1 180 0 voltageSource.sym
C 48300 46800 1 0 0 gnd-1.sym
C 40200 46900 1 0 0 gnd-1.sym
N 42700 49700 46800 49700 4
N 46800 49700 46800 49100 4
N 43700 48800 43700 48600 4
N 43700 47800 43700 47600 4
N 43700 47700 44900 47700 4
N 44900 47700 44900 47600 4
N 46800 48300 46800 47600 4
N 46800 46700 42700 46700 4
N 42700 47600 42700 48800 4
N 43200 48200 42700 48200 4
N 40700 48200 40300 48200 4
N 40300 48200 40300 48100 4
N 43700 48700 46300 48700 4
N 47200 48000 46800 48000 4
N 48100 48000 48400 48000 4
C 48400 48100 1 270 0 kpin.sym
N 42700 48200 42500 48200 4
B 39500 45400 9900 5200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
