# My Journey Through RISC-V Reference SoC Development & Tapeout

Welcome to my personal documentation repository for the RISC-V Reference System-on-Chip Tapeout program. This space chronicles my hands-on experience, challenges faced, and knowledge gained during each phase of the project.

## ğŸ“Š Learning Milestones

Below is my current advancement through the program assignments:

| Assignment | Learning Objectives & Implementation Details            | Completion |
| ---------- | ------------------------------------------------------ | ---------- |
| **Task 0** | [**System Check and Tool Installation**](Task0) | **âœ… Completed** |

## ğŸ¯ Project Overview

This repository represents my individual exploration into RISC-V processor design and silicon implementation. Each directory contains:

- Detailed implementation notes
- Personal reflections on challenges encountered  
- Code snippets and design decisions
- Resources that proved helpful during development

## ğŸ“ Documentation Structure

Each task folder includes:
- `README.md` - Comprehensive walkthrough of my approach
- Source files with inline comments explaining my reasoning
- Screenshots of key milestones and debugging sessions
- Links to external resources I found valuable

## ğŸ”§ Development Environment

My current setup and tools being utilized throughout this learning journey will be documented as I progress through each module.

---

*This repository serves as both a learning log and reference material for my RISC-V SoC development experience.*
