

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5'
================================================================
* Date:           Wed Apr  5 23:01:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.430 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      504|      504|  2.520 us|  2.520 us|  504|  504|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_4_VITIS_LOOP_16_5  |      502|      502|         8|          5|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.33>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 12 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %beta"   --->   Operation 17 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten53"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_18_6"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i7 %indvar_flatten53" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 23 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 24 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 25 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %tmp_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 26 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.77ns)   --->   "%add_ln19_10 = add i7 %tmp_8, i7 %zext_ln19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 27 'add' 'add_ln19_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.81ns)   --->   "%icmp_ln15 = icmp_eq  i7 %indvar_flatten53_load, i7 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 29 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%add_ln15_9 = add i7 %indvar_flatten53_load, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 30 'add' 'add_ln15_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc63, void %for.end65.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 31 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:16]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln15 = add i4 %i, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 33 'add' 'add_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.72ns)   --->   "%icmp_ln16 = icmp_eq  i4 %j_load, i4 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:16]   --->   Operation 34 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.39ns)   --->   "%select_ln15 = select i1 %icmp_ln16, i4 0, i4 %j_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 35 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln15, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln15, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 37 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i5 %tmp_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 38 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%add_ln19_11 = add i7 %tmp_s, i7 %zext_ln19_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 39 'add' 'add_ln19_11' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.39ns)   --->   "%select_ln15_1 = select i1 %icmp_ln16, i4 %add_ln15, i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 40 'select' 'select_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln15_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17]   --->   Operation 41 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln15_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17]   --->   Operation 42 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %tmp_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17]   --->   Operation 43 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17 = add i7 %tmp_2, i7 %zext_ln17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17]   --->   Operation 44 'add' 'add_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.36ns)   --->   "%select_ln15_2 = select i1 %icmp_ln16, i7 %add_ln19_11, i7 %add_ln19_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 45 'select' 'select_ln15_2' <Predicate = (!icmp_ln15)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i7 %select_ln15_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 46 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %zext_ln19_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 47 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%empty_8 = load i7 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 48 'load' 'empty_8' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln15 = or i7 %select_ln15_2, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 49 'or' 'or_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i7 %or_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 50 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr i32 %tmp, i64 0, i64 %zext_ln19_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 51 'getelementptr' 'tmp_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%empty_9 = load i7 %tmp_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 52 'load' 'empty_9' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln19_12 = zext i4 %select_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 53 'zext' 'zext_ln19_12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln19_16 = add i7 %zext_ln19_12, i7 50" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 54 'add' 'add_ln19_16' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln19_19 = zext i7 %add_ln19_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 55 'zext' 'zext_ln19_19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr i32 %C, i64 0, i64 %zext_ln19_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 56 'getelementptr' 'C_addr_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.77ns)   --->   "%add_ln19_17 = add i7 %zext_ln19_12, i7 60" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 57 'add' 'add_ln19_17' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln19_20 = zext i7 %add_ln19_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 58 'zext' 'zext_ln19_20' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr i32 %C, i64 0, i64 %zext_ln19_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 59 'getelementptr' 'C_addr_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln17_1 = add i7 %add_ln17, i7 %zext_ln19_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17]   --->   Operation 60 'add' 'add_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i7 %add_ln17_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17]   --->   Operation 61 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln17_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17]   --->   Operation 62 'getelementptr' 'D_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%D_load = load i7 %D_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17]   --->   Operation 63 'load' 'D_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%C_load_5 = load i7 %C_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 64 'load' 'C_load_5' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%C_load_6 = load i7 %C_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 65 'load' 'C_load_6' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln16 = store i7 %add_ln15_9, i7 %indvar_flatten53" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:16]   --->   Operation 66 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln16 = store i4 %select_ln15_1, i4 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:16]   --->   Operation 67 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%empty_8 = load i7 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 68 'load' 'empty_8' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%empty_9 = load i7 %tmp_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 69 'load' 'empty_9' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 70 [1/1] (0.77ns)   --->   "%add_ln15_4 = add i7 %select_ln15_2, i7 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 70 'add' 'add_ln15_4' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i7 %add_ln15_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 71 'zext' 'zext_ln19_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_addr_5 = getelementptr i32 %tmp, i64 0, i64 %zext_ln19_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 72 'getelementptr' 'tmp_addr_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%empty_13 = load i7 %tmp_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 73 'load' 'empty_13' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 74 [1/1] (0.77ns)   --->   "%add_ln15_5 = add i7 %select_ln15_2, i7 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 74 'add' 'add_ln15_5' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln19_8 = zext i7 %add_ln15_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 75 'zext' 'zext_ln19_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_addr_6 = getelementptr i32 %tmp, i64 0, i64 %zext_ln19_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 76 'getelementptr' 'tmp_addr_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (1.23ns)   --->   "%empty_14 = load i7 %tmp_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 77 'load' 'empty_14' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %select_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 78 'zext' 'j_1_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln19_14 = zext i4 %select_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 79 'zext' 'zext_ln19_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %j_1_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 80 'getelementptr' 'C_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.78ns)   --->   "%add_ln19_12 = add i5 %zext_ln19_14, i5 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 81 'add' 'add_ln19_12' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln19_15 = zext i5 %add_ln19_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 82 'zext' 'zext_ln19_15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 %zext_ln19_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 83 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%D_load = load i7 %D_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17]   --->   Operation 84 'load' 'D_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 85 [2/2] (1.23ns)   --->   "%C_load = load i7 %C_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 85 'load' 'C_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 86 [2/2] (1.23ns)   --->   "%C_load_1 = load i7 %C_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 86 'load' 'C_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%C_load_5 = load i7 %C_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 87 'load' 'C_load_5' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 88 [1/2] (1.23ns)   --->   "%C_load_6 = load i7 %C_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 88 'load' 'C_load_6' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 3.42>
ST_3 : Operation 89 [1/1] (0.77ns)   --->   "%add_ln15_1 = add i7 %select_ln15_2, i7 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 89 'add' 'add_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i7 %add_ln15_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 90 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_addr_2 = getelementptr i32 %tmp, i64 0, i64 %zext_ln19_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 91 'getelementptr' 'tmp_addr_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (1.23ns)   --->   "%empty_10 = load i7 %tmp_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 92 'load' 'empty_10' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 93 [1/1] (0.77ns)   --->   "%add_ln15_2 = add i7 %select_ln15_2, i7 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 93 'add' 'add_ln15_2' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i7 %add_ln15_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 94 'zext' 'zext_ln19_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_addr_3 = getelementptr i32 %tmp, i64 0, i64 %zext_ln19_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 95 'getelementptr' 'tmp_addr_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (1.23ns)   --->   "%empty_11 = load i7 %tmp_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 96 'load' 'empty_11' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 97 [1/2] (1.23ns)   --->   "%empty_13 = load i7 %tmp_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 97 'load' 'empty_13' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 98 [1/2] (1.23ns)   --->   "%empty_14 = load i7 %tmp_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 98 'load' 'empty_14' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln19_13 = zext i4 %select_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 99 'zext' 'zext_ln19_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.78ns)   --->   "%add_ln19_13 = add i6 %zext_ln19_13, i6 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 100 'add' 'add_ln19_13' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln19_16 = zext i6 %add_ln19_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 101 'zext' 'zext_ln19_16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i32 %C, i64 0, i64 %zext_ln19_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 102 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln19_14 = add i6 %zext_ln19_13, i6 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 103 'add' 'add_ln19_14' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln19_17 = zext i6 %add_ln19_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 104 'zext' 'zext_ln19_17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i32 %C, i64 0, i64 %zext_ln19_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 105 'getelementptr' 'C_addr_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (3.42ns)   --->   "%x = mul i32 %D_load, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17]   --->   Operation 106 'mul' 'x' <Predicate = (!icmp_ln15)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%C_load = load i7 %C_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 107 'load' 'C_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%C_load_1 = load i7 %C_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 108 'load' 'C_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 109 [2/2] (1.23ns)   --->   "%C_load_2 = load i7 %C_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 109 'load' 'C_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 110 [2/2] (1.23ns)   --->   "%C_load_3 = load i7 %C_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 110 'load' 'C_load_3' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 183 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 111 [1/2] (1.23ns)   --->   "%empty_10 = load i7 %tmp_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 111 'load' 'empty_10' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 112 [1/2] (1.23ns)   --->   "%empty_11 = load i7 %tmp_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 112 'load' 'empty_11' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 113 [1/1] (0.77ns)   --->   "%add_ln15_3 = add i7 %select_ln15_2, i7 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 113 'add' 'add_ln15_3' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i7 %add_ln15_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 114 'zext' 'zext_ln19_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_addr_4 = getelementptr i32 %tmp, i64 0, i64 %zext_ln19_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 115 'getelementptr' 'tmp_addr_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (1.23ns)   --->   "%empty_12 = load i7 %tmp_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 116 'load' 'empty_12' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln15_6 = add i7 %select_ln15_2, i7 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 117 'add' 'add_ln15_6' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln19_9 = zext i7 %add_ln15_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 118 'zext' 'zext_ln19_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_addr_7 = getelementptr i32 %tmp, i64 0, i64 %zext_ln19_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 119 'getelementptr' 'tmp_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (1.23ns)   --->   "%empty_15 = load i7 %tmp_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 120 'load' 'empty_15' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 121 [1/1] (0.78ns)   --->   "%add_ln19_15 = add i6 %zext_ln19_13, i6 40" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 121 'add' 'add_ln19_15' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln19_18 = zext i6 %add_ln19_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 122 'zext' 'zext_ln19_18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr i32 %C, i64 0, i64 %zext_ln19_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 123 'getelementptr' 'C_addr_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.77ns)   --->   "%add_ln19_18 = add i7 %zext_ln19_12, i7 70" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 124 'add' 'add_ln19_18' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln19_21 = zext i7 %add_ln19_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 125 'zext' 'zext_ln19_21' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr i32 %C, i64 0, i64 %zext_ln19_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 126 'getelementptr' 'C_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (3.42ns)   --->   "%mul_ln19 = mul i32 %C_load, i32 %empty_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 127 'mul' 'mul_ln19' <Predicate = (!icmp_ln15)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/2] (1.23ns)   --->   "%C_load_2 = load i7 %C_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 128 'load' 'C_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 129 [1/2] (1.23ns)   --->   "%C_load_3 = load i7 %C_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 129 'load' 'C_load_3' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 130 [2/2] (1.23ns)   --->   "%C_load_4 = load i7 %C_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 130 'load' 'C_load_4' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 131 [1/1] (3.42ns)   --->   "%mul_ln19_5 = mul i32 %C_load_5, i32 %empty_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 131 'mul' 'mul_ln19_5' <Predicate = (!icmp_ln15)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (3.42ns)   --->   "%mul_ln19_6 = mul i32 %C_load_6, i32 %empty_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 132 'mul' 'mul_ln19_6' <Predicate = (!icmp_ln15)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [2/2] (1.23ns)   --->   "%C_load_7 = load i7 %C_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 133 'load' 'C_load_7' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 3.42>
ST_5 : Operation 134 [1/2] (1.23ns)   --->   "%empty_12 = load i7 %tmp_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 134 'load' 'empty_12' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 135 [1/2] (1.23ns)   --->   "%empty_15 = load i7 %tmp_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 135 'load' 'empty_15' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 136 [1/1] (0.77ns)   --->   "%add_ln15_7 = add i7 %select_ln15_2, i7 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 136 'add' 'add_ln15_7' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln19_10 = zext i7 %add_ln15_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 137 'zext' 'zext_ln19_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_addr_8 = getelementptr i32 %tmp, i64 0, i64 %zext_ln19_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 138 'getelementptr' 'tmp_addr_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 139 [2/2] (1.23ns)   --->   "%empty_16 = load i7 %tmp_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 139 'load' 'empty_16' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 140 [1/1] (0.77ns)   --->   "%add_ln15_8 = add i7 %select_ln15_2, i7 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 140 'add' 'add_ln15_8' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln19_11 = zext i7 %add_ln15_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 141 'zext' 'zext_ln19_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_addr_9 = getelementptr i32 %tmp, i64 0, i64 %zext_ln19_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 142 'getelementptr' 'tmp_addr_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 143 [2/2] (1.23ns)   --->   "%empty_17 = load i7 %tmp_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 143 'load' 'empty_17' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %select_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 144 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln19_22 = zext i7 %tmp_14_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 145 'zext' 'zext_ln19_22' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr i32 %C, i64 0, i64 %zext_ln19_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 146 'getelementptr' 'C_addr_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.77ns)   --->   "%add_ln19_19 = add i7 %zext_ln19_12, i7 90" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 147 'add' 'add_ln19_19' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln19_23 = zext i7 %add_ln19_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 148 'zext' 'zext_ln19_23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%C_addr_9 = getelementptr i32 %C, i64 0, i64 %zext_ln19_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 149 'getelementptr' 'C_addr_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (3.42ns)   --->   "%mul_ln19_1 = mul i32 %C_load_1, i32 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 150 'mul' 'mul_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (3.42ns)   --->   "%mul_ln19_2 = mul i32 %C_load_2, i32 %empty_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 151 'mul' 'mul_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (3.42ns)   --->   "%mul_ln19_3 = mul i32 %C_load_3, i32 %empty_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 152 'mul' 'mul_ln19_3' <Predicate = (!icmp_ln15)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/2] (1.23ns)   --->   "%C_load_4 = load i7 %C_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 153 'load' 'C_load_4' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 154 [1/2] (1.23ns)   --->   "%C_load_7 = load i7 %C_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 154 'load' 'C_load_7' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 155 [2/2] (1.23ns)   --->   "%C_load_8 = load i7 %C_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 155 'load' 'C_load_8' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 156 [2/2] (1.23ns)   --->   "%C_load_9 = load i7 %C_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 156 'load' 'C_load_9' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 157 [1/1] (1.01ns)   --->   "%add_ln19 = add i32 %mul_ln19, i32 %x" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 157 'add' 'add_ln19' <Predicate = (!icmp_ln15)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (1.01ns)   --->   "%add_ln19_4 = add i32 %mul_ln19_5, i32 %mul_ln19_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 158 'add' 'add_ln19_4' <Predicate = (!icmp_ln15)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.79ns)   --->   "%add_ln16 = add i4 %select_ln15, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:16]   --->   Operation 159 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln16 = store i4 %add_ln16, i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:16]   --->   Operation 160 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.42>
ST_6 : Operation 161 [1/2] (1.23ns)   --->   "%empty_16 = load i7 %tmp_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 161 'load' 'empty_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 162 [1/2] (1.23ns)   --->   "%empty_17 = load i7 %tmp_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15]   --->   Operation 162 'load' 'empty_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 163 [1/1] (3.42ns)   --->   "%mul_ln19_4 = mul i32 %C_load_4, i32 %empty_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 163 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (3.42ns)   --->   "%mul_ln19_7 = mul i32 %C_load_7, i32 %empty_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 164 'mul' 'mul_ln19_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/2] (1.23ns)   --->   "%C_load_8 = load i7 %C_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 165 'load' 'C_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 166 [1/2] (1.23ns)   --->   "%C_load_9 = load i7 %C_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 166 'load' 'C_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_1 = add i32 %mul_ln19_2, i32 %mul_ln19_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 167 'add' 'add_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln19_2 = add i32 %add_ln19_1, i32 %mul_ln19_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 168 'add' 'add_ln19_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.42>
ST_7 : Operation 169 [1/1] (3.42ns)   --->   "%mul_ln19_8 = mul i32 %C_load_8, i32 %empty_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 169 'mul' 'mul_ln19_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (3.42ns)   --->   "%mul_ln19_9 = mul i32 %C_load_9, i32 %empty_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 170 'mul' 'mul_ln19_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.43>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_4_VITIS_LOOP_16_5_str"   --->   Operation 171 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 172 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 173 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:5]   --->   Operation 174 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_3 = add i32 %add_ln19_2, i32 %add_ln19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 175 'add' 'add_ln19_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_5 = add i32 %add_ln19_4, i32 %mul_ln19_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 176 'add' 'add_ln19_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_6 = add i32 %mul_ln19_8, i32 %mul_ln19_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 177 'add' 'add_ln19_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 178 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln19_7 = add i32 %add_ln19_6, i32 %mul_ln19_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 178 'add' 'add_ln19_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 179 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln19_8 = add i32 %add_ln19_7, i32 %add_ln19_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 179 'add' 'add_ln19_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 180 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln19_9 = add i32 %add_ln19_8, i32 %add_ln19_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19]   --->   Operation 180 'add' 'add_ln19_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %add_ln19_9, i7 %D_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:20]   --->   Operation 181 'store' 'store_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln16 = br void %VITIS_LOOP_18_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:16]   --->   Operation 182 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.33ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15) [29]  (0.797 ns)
	'select' operation ('select_ln15_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15) [38]  (0.391 ns)
	'add' operation ('add_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17) [42]  (0 ns)
	'add' operation ('add_ln17_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17) [116]  (0.905 ns)
	'getelementptr' operation ('D_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17) [118]  (0 ns)
	'load' operation ('D_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17) on array 'D' [120]  (1.24 ns)

 <State 2>: 2.03ns
The critical path consists of the following:
	'add' operation ('add_ln19_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) [89]  (0.789 ns)
	'getelementptr' operation ('C_addr_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) [91]  (0 ns)
	'load' operation ('C_load_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) on array 'C' [124]  (1.24 ns)

 <State 3>: 3.42ns
The critical path consists of the following:
	'mul' operation ('x', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17) [121]  (3.42 ns)

 <State 4>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln19', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) [123]  (3.42 ns)

 <State 5>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) [125]  (3.42 ns)

 <State 6>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) [131]  (3.42 ns)

 <State 7>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) [139]  (3.42 ns)

 <State 8>: 3.43ns
The critical path consists of the following:
	'add' operation ('add_ln19_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) [148]  (0 ns)
	'add' operation ('add_ln19_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) [149]  (0.731 ns)
	'add' operation ('add_ln19_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) [150]  (0.731 ns)
	'add' operation ('add_ln19_9', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) [151]  (0.731 ns)
	'store' operation ('store_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:20) of variable 'add_ln19_9', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19 on array 'D' [152]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
