-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
-- Date        : Thu Oct 24 13:46:28 2013
-- Host        : nf-test104.cl.cam.ac.uk running 64-bit Fedora release 16 (Verne)
-- Command     : write_vhdl -force -mode funcsim
--               /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip_funcsim.vhdl
-- Design      : ten_gig_eth_pcs_pma_ip
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal sync1_en_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_en_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_en_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_en_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_en_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_en_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_en_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_en_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_en_r_reg[3]\ : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sync1_en_r(3),
      O => \out\(0)
    );
pma_pmd_reset_clear_core_intr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sync1_en_r(3),
      I1 => I1(0),
      O => resetdone
    );
\sync1_en_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I2(0),
      Q => sync1_en_r(0),
      R => \<const0>\
    );
\sync1_en_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_en_r(0),
      Q => sync1_en_r(1),
      R => \<const0>\
    );
\sync1_en_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_en_r(1),
      Q => sync1_en_r(2),
      R => \<const0>\
    );
\sync1_en_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_en_r(2),
      Q => sync1_en_r(3),
      R => \<const0>\
    );
\sync1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => areset,
      I1 => sync1_en_r(3),
      O => D(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en_0 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    signal_detect : in STD_LOGIC;
    areset : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en_0 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_en";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en_0;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal sync1_en_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_en_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_en_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_en_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_en_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_en_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_en_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_en_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_en_r_reg[3]\ : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sync1_en_r(3),
      O => \out\(0)
    );
\sync1_en_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(0),
      Q => sync1_en_r(0),
      R => \<const0>\
    );
\sync1_en_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_en_r(0),
      Q => sync1_en_r(1),
      R => \<const0>\
    );
\sync1_en_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_en_r(1),
      Q => sync1_en_r(2),
      R => \<const0>\
    );
\sync1_en_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_en_r(2),
      Q => sync1_en_r(3),
      R => \<const0>\
    );
\sync1_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => sync1_en_r(3),
      I1 => signal_detect,
      I2 => areset,
      O => I1(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst is
  port (
    cable_unpull_enable0 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    areset : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
cable_unpull_enable_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sync1_r(3),
      I1 => \out\(0),
      O => cable_unpull_enable0
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => areset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => sync1_r(0),
      PRE => areset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => sync1_r(1),
      PRE => areset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => sync1_r(2),
      PRE => areset,
      Q => sync1_r(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_35 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_counter0 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    gtrxreset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_35 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_35;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_35 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sync1_r(3),
      O => \out\(0)
    );
\rxuserrdy_counter[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sync1_r(3),
      I1 => I1(0),
      O => rxuserrdy_counter0
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => gtrxreset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => sync1_r(0),
      PRE => gtrxreset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => sync1_r(1),
      PRE => gtrxreset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => sync1_r(2),
      PRE => gtrxreset,
      Q => sync1_r(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_36 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_resetout_reg : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_36 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_36;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_36 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal pma_resetout_rising : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sync1_r(3),
      O => \out\(0)
    );
\sync1_r[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => configuration_vector(0),
      I1 => pma_resetout_reg,
      O => pma_resetout_rising
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => pma_resetout_rising,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(0),
      PRE => pma_resetout_rising,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(1),
      PRE => pma_resetout_rising,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(2),
      PRE => pma_resetout_rising,
      Q => sync1_r(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk156 : in STD_LOGIC;
    areset : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_37 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_37;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_37 is
  signal \<const1>\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sync1_r(3),
      O => D(0)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I1(0),
      PRE => areset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_r(0),
      PRE => areset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_r(1),
      PRE => areset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_r(2),
      PRE => areset,
      Q => sync1_r(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_38 is
  port (
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    areset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_38 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_38;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_38 is
  signal \<const1>\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sync1_r(3),
      O => O2(0)
    );
\rag_writesync2[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sync1_r(3),
      O => E(0)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(0),
      PRE => areset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(0),
      PRE => areset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(1),
      PRE => areset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(2),
      PRE => areset,
      Q => sync1_r(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_39 is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_39 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_39;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_39 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sync1_r(3),
      O => AR(0)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => AS(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(0),
      PRE => AS(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(1),
      PRE => AS(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(2),
      PRE => AS(0),
      Q => sync1_r(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_40 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_40 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_40;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_40 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sync1_r(3),
      O => O3(0)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => I2(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(0),
      PRE => I2(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(1),
      PRE => I2(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => sync1_r(2),
      PRE => I2(0),
      Q => sync1_r(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_41 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    local_fault : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    areset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_41 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_41;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_41 is
  signal \<const1>\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\data_out[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sync1_r(3),
      I1 => local_fault,
      O => O4
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sync1_r(3),
      O => \out\(0)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(0),
      PRE => areset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_r(0),
      PRE => areset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_r(1),
      PRE => areset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => sync1_r(2),
      PRE => areset,
      Q => sync1_r(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_42 is
  port (
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk : in STD_LOGIC;
    areset : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_42 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_42;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_42 is
  signal \<const1>\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sync1_r(3),
      O => O1(0)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => txusrclk,
      CE => \<const1>\,
      D => \out\(0),
      PRE => areset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => txusrclk,
      CE => \<const1>\,
      D => sync1_r(0),
      PRE => areset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => txusrclk,
      CE => \<const1>\,
      D => sync1_r(1),
      PRE => areset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => txusrclk,
      CE => \<const1>\,
      D => sync1_r(2),
      PRE => areset,
      Q => sync1_r(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplllock : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0\ : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0\ is
  signal \<const1>\ : STD_LOGIC;
  signal rst0 : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync1_r_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG of \sync1_r_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sync1_r(3),
      O => \out\(0)
    );
\sync1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => qplllock,
      O => rst0
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      CLR => rst0,
      D => \<const1>\,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      CLR => rst0,
      D => sync1_r(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      CLR => rst0,
      D => sync1_r(1),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      CLR => rst0,
      D => sync1_r(2),
      Q => sync1_r(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT is
  port (
    drp_drdy_o : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxclk322 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    txclk322 : out STD_LOGIC;
    I2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    drp_drpdo_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxbufreset_i0 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    drp_den_i : in STD_LOGIC;
    drp_dwe_i : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    qplloutclk : in STD_LOGIC;
    qplloutrefclk : in STD_LOGIC;
    gt0_rxbufreset_i : in STD_LOGIC;
    gt_slip : in STD_LOGIC;
    clear_rx_prbs_err_count : in STD_LOGIC;
    rxuserrdy : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    tx_disable : in STD_LOGIC;
    txuserrdy : in STD_LOGIC;
    txusrclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    drp_di_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_prbs31_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    TXPRBSSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drp_daddr_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_rxresetdone_i_regrx322 : in STD_LOGIC;
    gttxreset : in STD_LOGIC;
    reset_counter_done : in STD_LOGIC;
    pma_resetout_reg : in STD_LOGIC;
    qplllock : in STD_LOGIC;
    gtrxreset : in STD_LOGIC;
    cable_pull_reset_rising_reg : in STD_LOGIC;
    cable_unpull_reset_rising_reg : in STD_LOGIC;
    pcs_resetout_reg : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal gt0_gtrxreset_i : STD_LOGIC;
  signal gt0_gttxreset_i : STD_LOGIC;
  signal n_0_gthe2_i_i_4 : STD_LOGIC;
  signal n_112_gthe2_i : STD_LOGIC;
  signal n_113_gthe2_i : STD_LOGIC;
  signal n_115_gthe2_i : STD_LOGIC;
  signal n_116_gthe2_i : STD_LOGIC;
  signal n_12_gthe2_i : STD_LOGIC;
  signal n_34_gthe2_i : STD_LOGIC;
  signal n_46_gthe2_i : STD_LOGIC;
  signal n_47_gthe2_i : STD_LOGIC;
  signal n_4_gthe2_i : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal pcs_resetout_rising : STD_LOGIC;
  signal NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RSOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_DMONITOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gthe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_gthe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXMONITOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gthe2_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gthe2_i_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of gthe2_i_i_4 : label is "soft_lutpair0";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gt0_rxbufreset_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => p_0_in2_in,
      I1 => gt0_rxresetdone_i_regrx322,
      O => gt0_rxbufreset_i0
    );
gthe2_i: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C208001A",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"001000001000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_ST_CFG => X"00E100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 32,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_PRECHARGE_TIME => X"155CC",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => \<const0>\,
      CLKRSVD0 => \<const0>\,
      CLKRSVD1 => \<const0>\,
      CPLLFBCLKLOST => NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gthe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => \<const0>\,
      CPLLLOCKEN => \<const1>\,
      CPLLPD => \<const1>\,
      CPLLREFCLKLOST => NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2) => \<const0>\,
      CPLLREFCLKSEL(1) => \<const0>\,
      CPLLREFCLKSEL(0) => \<const1>\,
      CPLLRESET => \<const0>\,
      DMONFIFORESET => \<const0>\,
      DMONITORCLK => \<const0>\,
      DMONITOROUT(14 downto 0) => NLW_gthe2_i_DMONITOROUT_UNCONNECTED(14 downto 0),
      DRPADDR(8 downto 0) => drp_daddr_i(8 downto 0),
      DRPCLK => dclk,
      DRPDI(15 downto 0) => drp_di_i(15 downto 0),
      DRPDO(15 downto 0) => drp_drpdo_o(15 downto 0),
      DRPEN => drp_den_i,
      DRPRDY => drp_drdy_o,
      DRPWE => drp_dwe_i,
      EYESCANDATAERROR => n_4_gthe2_i,
      EYESCANMODE => \<const0>\,
      EYESCANRESET => \<const0>\,
      EYESCANTRIGGER => \<const0>\,
      GTGREFCLK => \<const0>\,
      GTHRXN => rxn,
      GTHRXP => rxp,
      GTHTXN => txn,
      GTHTXP => txp,
      GTNORTHREFCLK0 => \<const0>\,
      GTNORTHREFCLK1 => \<const0>\,
      GTREFCLK0 => \<const0>\,
      GTREFCLK1 => \<const0>\,
      GTREFCLKMONITOR => NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => \<const0>\,
      GTRSVD(15) => \<const0>\,
      GTRSVD(14) => \<const0>\,
      GTRSVD(13) => \<const0>\,
      GTRSVD(12) => \<const0>\,
      GTRSVD(11) => \<const0>\,
      GTRSVD(10) => \<const0>\,
      GTRSVD(9) => \<const0>\,
      GTRSVD(8) => \<const0>\,
      GTRSVD(7) => \<const0>\,
      GTRSVD(6) => \<const0>\,
      GTRSVD(5) => \<const0>\,
      GTRSVD(4) => \<const0>\,
      GTRSVD(3) => \<const0>\,
      GTRSVD(2) => \<const0>\,
      GTRSVD(1) => \<const0>\,
      GTRSVD(0) => \<const0>\,
      GTRXRESET => gt0_gtrxreset_i,
      GTSOUTHREFCLK0 => \<const0>\,
      GTSOUTHREFCLK1 => \<const0>\,
      GTTXRESET => gt0_gttxreset_i,
      LOOPBACK(2) => \<const0>\,
      LOOPBACK(1) => configuration_vector(0),
      LOOPBACK(0) => \<const0>\,
      PCSRSVDIN(15) => \<const0>\,
      PCSRSVDIN(14) => \<const0>\,
      PCSRSVDIN(13) => \<const0>\,
      PCSRSVDIN(12) => \<const0>\,
      PCSRSVDIN(11) => \<const0>\,
      PCSRSVDIN(10) => \<const0>\,
      PCSRSVDIN(9) => \<const0>\,
      PCSRSVDIN(8) => \<const0>\,
      PCSRSVDIN(7) => \<const0>\,
      PCSRSVDIN(6) => \<const0>\,
      PCSRSVDIN(5) => \<const0>\,
      PCSRSVDIN(4) => \<const0>\,
      PCSRSVDIN(3) => \<const0>\,
      PCSRSVDIN(2) => \<const0>\,
      PCSRSVDIN(1) => \<const0>\,
      PCSRSVDIN(0) => \<const0>\,
      PCSRSVDIN2(4) => \<const0>\,
      PCSRSVDIN2(3) => \<const0>\,
      PCSRSVDIN2(2) => \<const0>\,
      PCSRSVDIN2(1) => \<const0>\,
      PCSRSVDIN2(0) => \<const0>\,
      PCSRSVDOUT(15 downto 0) => NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gthe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4) => \<const0>\,
      PMARSVDIN(3) => \<const0>\,
      PMARSVDIN(2) => \<const0>\,
      PMARSVDIN(1) => \<const0>\,
      PMARSVDIN(0) => \<const0>\,
      QPLLCLK => qplloutclk,
      QPLLREFCLK => qplloutrefclk,
      RESETOVRD => \<const0>\,
      RSOSINTDONE => NLW_gthe2_i_RSOSINTDONE_UNCONNECTED,
      RX8B10BEN => \<const0>\,
      RXADAPTSELTEST(13) => \<const0>\,
      RXADAPTSELTEST(12) => \<const0>\,
      RXADAPTSELTEST(11) => \<const0>\,
      RXADAPTSELTEST(10) => \<const0>\,
      RXADAPTSELTEST(9) => \<const0>\,
      RXADAPTSELTEST(8) => \<const0>\,
      RXADAPTSELTEST(7) => \<const0>\,
      RXADAPTSELTEST(6) => \<const0>\,
      RXADAPTSELTEST(5) => \<const0>\,
      RXADAPTSELTEST(4) => \<const0>\,
      RXADAPTSELTEST(3) => \<const0>\,
      RXADAPTSELTEST(2) => \<const0>\,
      RXADAPTSELTEST(1) => \<const0>\,
      RXADAPTSELTEST(0) => \<const0>\,
      RXBUFRESET => gt0_rxbufreset_i,
      RXBUFSTATUS(2) => p_0_in2_in,
      RXBUFSTATUS(1) => n_115_gthe2_i,
      RXBUFSTATUS(0) => n_116_gthe2_i,
      RXBYTEISALIGNED => NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => \<const0>\,
      RXCDRHOLD => \<const0>\,
      RXCDRLOCK => n_12_gthe2_i,
      RXCDROVRDEN => \<const0>\,
      RXCDRRESET => \<const0>\,
      RXCDRRESETRSV => \<const0>\,
      RXCHANBONDSEQ => NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gthe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => \<const0>\,
      RXCHBONDI(4) => \<const0>\,
      RXCHBONDI(3) => \<const0>\,
      RXCHBONDI(2) => \<const0>\,
      RXCHBONDI(1) => \<const0>\,
      RXCHBONDI(0) => \<const0>\,
      RXCHBONDLEVEL(2) => \<const0>\,
      RXCHBONDLEVEL(1) => \<const0>\,
      RXCHBONDLEVEL(0) => \<const0>\,
      RXCHBONDMASTER => \<const0>\,
      RXCHBONDO(4 downto 0) => NLW_gthe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => \<const0>\,
      RXCLKCORCNT(1 downto 0) => NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gthe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gthe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => \<const0>\,
      RXCOMSASDET => NLW_gthe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gthe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31) => O2(0),
      RXDATA(30) => O2(1),
      RXDATA(29) => O2(2),
      RXDATA(28) => O2(3),
      RXDATA(27) => O2(4),
      RXDATA(26) => O2(5),
      RXDATA(25) => O2(6),
      RXDATA(24) => O2(7),
      RXDATA(23) => O2(8),
      RXDATA(22) => O2(9),
      RXDATA(21) => O2(10),
      RXDATA(20) => O2(11),
      RXDATA(19) => O2(12),
      RXDATA(18) => O2(13),
      RXDATA(17) => O2(14),
      RXDATA(16) => O2(15),
      RXDATA(15) => O2(16),
      RXDATA(14) => O2(17),
      RXDATA(13) => O2(18),
      RXDATA(12) => O2(19),
      RXDATA(11) => O2(20),
      RXDATA(10) => O2(21),
      RXDATA(9) => O2(22),
      RXDATA(8) => O2(23),
      RXDATA(7) => O2(24),
      RXDATA(6) => O2(25),
      RXDATA(5) => O2(26),
      RXDATA(4) => O2(27),
      RXDATA(3) => O2(28),
      RXDATA(2) => O2(29),
      RXDATA(1) => O2(30),
      RXDATA(0) => O2(31),
      RXDATAVALID(1) => NLW_gthe2_i_RXDATAVALID_UNCONNECTED(1),
      RXDATAVALID(0) => O1(2),
      RXDDIEN => \<const0>\,
      RXDFEAGCHOLD => \<const0>\,
      RXDFEAGCOVRDEN => \<const0>\,
      RXDFEAGCTRL(4) => \<const1>\,
      RXDFEAGCTRL(3) => \<const0>\,
      RXDFEAGCTRL(2) => \<const0>\,
      RXDFEAGCTRL(1) => \<const0>\,
      RXDFEAGCTRL(0) => \<const0>\,
      RXDFECM1EN => \<const0>\,
      RXDFELFHOLD => \<const0>\,
      RXDFELFOVRDEN => \<const0>\,
      RXDFELPMRESET => \<const0>\,
      RXDFESLIDETAP(4) => \<const0>\,
      RXDFESLIDETAP(3) => \<const0>\,
      RXDFESLIDETAP(2) => \<const0>\,
      RXDFESLIDETAP(1) => \<const0>\,
      RXDFESLIDETAP(0) => \<const0>\,
      RXDFESLIDETAPADAPTEN => \<const0>\,
      RXDFESLIDETAPHOLD => \<const0>\,
      RXDFESLIDETAPID(5) => \<const0>\,
      RXDFESLIDETAPID(4) => \<const0>\,
      RXDFESLIDETAPID(3) => \<const0>\,
      RXDFESLIDETAPID(2) => \<const0>\,
      RXDFESLIDETAPID(1) => \<const0>\,
      RXDFESLIDETAPID(0) => \<const0>\,
      RXDFESLIDETAPINITOVRDEN => \<const0>\,
      RXDFESLIDETAPONLYADAPTEN => \<const0>\,
      RXDFESLIDETAPOVRDEN => \<const0>\,
      RXDFESLIDETAPSTARTED => NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED,
      RXDFESLIDETAPSTROBE => \<const0>\,
      RXDFESLIDETAPSTROBEDONE => NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED,
      RXDFESLIDETAPSTROBESTARTED => NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED,
      RXDFESTADAPTDONE => NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED,
      RXDFETAP2HOLD => \<const0>\,
      RXDFETAP2OVRDEN => \<const0>\,
      RXDFETAP3HOLD => \<const0>\,
      RXDFETAP3OVRDEN => \<const0>\,
      RXDFETAP4HOLD => \<const0>\,
      RXDFETAP4OVRDEN => \<const0>\,
      RXDFETAP5HOLD => \<const0>\,
      RXDFETAP5OVRDEN => \<const0>\,
      RXDFETAP6HOLD => \<const0>\,
      RXDFETAP6OVRDEN => \<const0>\,
      RXDFETAP7HOLD => \<const0>\,
      RXDFETAP7OVRDEN => \<const0>\,
      RXDFEUTHOLD => \<const0>\,
      RXDFEUTOVRDEN => \<const0>\,
      RXDFEVPHOLD => \<const0>\,
      RXDFEVPOVRDEN => \<const0>\,
      RXDFEVSEN => \<const0>\,
      RXDFEXYDEN => \<const1>\,
      RXDISPERR(7 downto 0) => NLW_gthe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => \<const1>\,
      RXDLYEN => \<const0>\,
      RXDLYOVRDEN => \<const0>\,
      RXDLYSRESET => \<const0>\,
      RXDLYSRESETDONE => NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gthe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => \<const1>\,
      RXELECIDLEMODE(0) => \<const1>\,
      RXGEARBOXSLIP => gt_slip,
      RXHEADER(5 downto 2) => NLW_gthe2_i_RXHEADER_UNCONNECTED(5 downto 2),
      RXHEADER(1) => O1(0),
      RXHEADER(0) => O1(1),
      RXHEADERVALID(1) => NLW_gthe2_i_RXHEADERVALID_UNCONNECTED(1),
      RXHEADERVALID(0) => O1(3),
      RXLPMEN => \<const0>\,
      RXLPMHFHOLD => \<const0>\,
      RXLPMHFOVRDEN => \<const0>\,
      RXLPMLFHOLD => \<const0>\,
      RXLPMLFKLOVRDEN => \<const0>\,
      RXMCOMMAALIGNEN => \<const0>\,
      RXMONITOROUT(6 downto 0) => NLW_gthe2_i_RXMONITOROUT_UNCONNECTED(6 downto 0),
      RXMONITORSEL(1) => \<const0>\,
      RXMONITORSEL(0) => \<const0>\,
      RXNOTINTABLE(7 downto 0) => NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => \<const0>\,
      RXOSCALRESET => \<const0>\,
      RXOSHOLD => \<const0>\,
      RXOSINTCFG(3) => \<const0>\,
      RXOSINTCFG(2) => \<const1>\,
      RXOSINTCFG(1) => \<const1>\,
      RXOSINTCFG(0) => \<const0>\,
      RXOSINTEN => \<const1>\,
      RXOSINTHOLD => \<const0>\,
      RXOSINTID0(3) => \<const0>\,
      RXOSINTID0(2) => \<const0>\,
      RXOSINTID0(1) => \<const0>\,
      RXOSINTID0(0) => \<const0>\,
      RXOSINTNTRLEN => \<const0>\,
      RXOSINTOVRDEN => \<const0>\,
      RXOSINTSTARTED => NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => \<const0>\,
      RXOSINTSTROBEDONE => NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => \<const0>\,
      RXOSOVRDEN => \<const0>\,
      RXOUTCLK => rxclk322,
      RXOUTCLKFABRIC => NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => \<const0>\,
      RXOUTCLKSEL(1) => \<const1>\,
      RXOUTCLKSEL(0) => \<const0>\,
      RXPCOMMAALIGNEN => \<const0>\,
      RXPCSRESET => pcs_resetout_rising,
      RXPD(1) => \<const0>\,
      RXPD(0) => \<const0>\,
      RXPHALIGN => \<const0>\,
      RXPHALIGNDONE => NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => \<const0>\,
      RXPHDLYPD => \<const0>\,
      RXPHDLYRESET => \<const0>\,
      RXPHMONITOR(4 downto 0) => NLW_gthe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => \<const0>\,
      RXPHSLIPMONITOR(4 downto 0) => NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => \<const0>\,
      RXPMARESETDONE => NLW_gthe2_i_RXPMARESETDONE_UNCONNECTED,
      RXPOLARITY => \<const0>\,
      RXPRBSCNTRESET => clear_rx_prbs_err_count,
      RXPRBSERR => n_34_gthe2_i,
      RXPRBSSEL(2) => rx_prbs31_en,
      RXPRBSSEL(1) => \<const0>\,
      RXPRBSSEL(0) => \<const0>\,
      RXQPIEN => \<const0>\,
      RXQPISENN => NLW_gthe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gthe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2) => \<const0>\,
      RXRATE(1) => \<const0>\,
      RXRATE(0) => \<const0>\,
      RXRATEDONE => NLW_gthe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => \<const0>\,
      RXRESETDONE => D(0),
      RXSLIDE => \<const0>\,
      RXSTARTOFSEQ(1 downto 0) => NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gthe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => \<const0>\,
      RXSYNCDONE => NLW_gthe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => \<const0>\,
      RXSYNCMODE => \<const0>\,
      RXSYNCOUT => NLW_gthe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1) => \<const1>\,
      RXSYSCLKSEL(0) => \<const1>\,
      RXUSERRDY => rxuserrdy,
      RXUSRCLK => rxusrclk2,
      RXUSRCLK2 => rxusrclk2,
      RXVALID => NLW_gthe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => \<const0>\,
      SIGVALIDCLK => \<const0>\,
      TSTIN(19) => \<const1>\,
      TSTIN(18) => \<const1>\,
      TSTIN(17) => \<const1>\,
      TSTIN(16) => \<const1>\,
      TSTIN(15) => \<const1>\,
      TSTIN(14) => \<const1>\,
      TSTIN(13) => \<const1>\,
      TSTIN(12) => \<const1>\,
      TSTIN(11) => \<const1>\,
      TSTIN(10) => \<const1>\,
      TSTIN(9) => \<const1>\,
      TSTIN(8) => \<const1>\,
      TSTIN(7) => \<const1>\,
      TSTIN(6) => \<const1>\,
      TSTIN(5) => \<const1>\,
      TSTIN(4) => \<const1>\,
      TSTIN(3) => \<const1>\,
      TSTIN(2) => \<const1>\,
      TSTIN(1) => \<const1>\,
      TSTIN(0) => \<const1>\,
      TX8B10BBYPASS(7) => \<const0>\,
      TX8B10BBYPASS(6) => \<const0>\,
      TX8B10BBYPASS(5) => \<const0>\,
      TX8B10BBYPASS(4) => \<const0>\,
      TX8B10BBYPASS(3) => \<const0>\,
      TX8B10BBYPASS(2) => \<const0>\,
      TX8B10BBYPASS(1) => \<const0>\,
      TX8B10BBYPASS(0) => \<const0>\,
      TX8B10BEN => \<const0>\,
      TXBUFDIFFCTRL(2) => \<const1>\,
      TXBUFDIFFCTRL(1) => \<const0>\,
      TXBUFDIFFCTRL(0) => \<const0>\,
      TXBUFSTATUS(1) => n_112_gthe2_i,
      TXBUFSTATUS(0) => n_113_gthe2_i,
      TXCHARDISPMODE(7) => \<const0>\,
      TXCHARDISPMODE(6) => \<const0>\,
      TXCHARDISPMODE(5) => \<const0>\,
      TXCHARDISPMODE(4) => \<const0>\,
      TXCHARDISPMODE(3) => \<const0>\,
      TXCHARDISPMODE(2) => \<const0>\,
      TXCHARDISPMODE(1) => \<const0>\,
      TXCHARDISPMODE(0) => \<const0>\,
      TXCHARDISPVAL(7) => \<const0>\,
      TXCHARDISPVAL(6) => \<const0>\,
      TXCHARDISPVAL(5) => \<const0>\,
      TXCHARDISPVAL(4) => \<const0>\,
      TXCHARDISPVAL(3) => \<const0>\,
      TXCHARDISPVAL(2) => \<const0>\,
      TXCHARDISPVAL(1) => \<const0>\,
      TXCHARDISPVAL(0) => \<const0>\,
      TXCHARISK(7) => \<const0>\,
      TXCHARISK(6) => \<const0>\,
      TXCHARISK(5) => \<const0>\,
      TXCHARISK(4) => \<const0>\,
      TXCHARISK(3) => \<const0>\,
      TXCHARISK(2) => \<const0>\,
      TXCHARISK(1) => \<const0>\,
      TXCHARISK(0) => \<const0>\,
      TXCOMFINISH => NLW_gthe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => \<const0>\,
      TXCOMSAS => \<const0>\,
      TXCOMWAKE => \<const0>\,
      TXDATA(63) => \<const0>\,
      TXDATA(62) => \<const0>\,
      TXDATA(61) => \<const0>\,
      TXDATA(60) => \<const0>\,
      TXDATA(59) => \<const0>\,
      TXDATA(58) => \<const0>\,
      TXDATA(57) => \<const0>\,
      TXDATA(56) => \<const0>\,
      TXDATA(55) => \<const0>\,
      TXDATA(54) => \<const0>\,
      TXDATA(53) => \<const0>\,
      TXDATA(52) => \<const0>\,
      TXDATA(51) => \<const0>\,
      TXDATA(50) => \<const0>\,
      TXDATA(49) => \<const0>\,
      TXDATA(48) => \<const0>\,
      TXDATA(47) => \<const0>\,
      TXDATA(46) => \<const0>\,
      TXDATA(45) => \<const0>\,
      TXDATA(44) => \<const0>\,
      TXDATA(43) => \<const0>\,
      TXDATA(42) => \<const0>\,
      TXDATA(41) => \<const0>\,
      TXDATA(40) => \<const0>\,
      TXDATA(39) => \<const0>\,
      TXDATA(38) => \<const0>\,
      TXDATA(37) => \<const0>\,
      TXDATA(36) => \<const0>\,
      TXDATA(35) => \<const0>\,
      TXDATA(34) => \<const0>\,
      TXDATA(33) => \<const0>\,
      TXDATA(32) => \<const0>\,
      TXDATA(31) => I1(0),
      TXDATA(30) => I1(1),
      TXDATA(29) => I1(2),
      TXDATA(28) => I1(3),
      TXDATA(27) => I1(4),
      TXDATA(26) => I1(5),
      TXDATA(25) => I1(6),
      TXDATA(24) => I1(7),
      TXDATA(23) => I1(8),
      TXDATA(22) => I1(9),
      TXDATA(21) => I1(10),
      TXDATA(20) => I1(11),
      TXDATA(19) => I1(12),
      TXDATA(18) => I1(13),
      TXDATA(17) => I1(14),
      TXDATA(16) => I1(15),
      TXDATA(15) => I1(16),
      TXDATA(14) => I1(17),
      TXDATA(13) => I1(18),
      TXDATA(12) => I1(19),
      TXDATA(11) => I1(20),
      TXDATA(10) => I1(21),
      TXDATA(9) => I1(22),
      TXDATA(8) => I1(23),
      TXDATA(7) => I1(24),
      TXDATA(6) => I1(25),
      TXDATA(5) => I1(26),
      TXDATA(4) => I1(27),
      TXDATA(3) => I1(28),
      TXDATA(2) => I1(29),
      TXDATA(1) => I1(30),
      TXDATA(0) => I1(31),
      TXDEEMPH => \<const0>\,
      TXDETECTRX => \<const0>\,
      TXDIFFCTRL(3) => \<const1>\,
      TXDIFFCTRL(2) => \<const1>\,
      TXDIFFCTRL(1) => \<const1>\,
      TXDIFFCTRL(0) => \<const0>\,
      TXDIFFPD => \<const0>\,
      TXDLYBYPASS => \<const1>\,
      TXDLYEN => \<const0>\,
      TXDLYHOLD => \<const0>\,
      TXDLYOVRDEN => \<const0>\,
      TXDLYSRESET => \<const0>\,
      TXDLYSRESETDONE => NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => \<const0>\,
      TXELECIDLE => \<const0>\,
      TXGEARBOXREADY => NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => \<const0>\,
      TXHEADER(1) => Q(0),
      TXHEADER(0) => Q(1),
      TXINHIBIT => tx_disable,
      TXMAINCURSOR(6) => \<const0>\,
      TXMAINCURSOR(5) => \<const0>\,
      TXMAINCURSOR(4) => \<const0>\,
      TXMAINCURSOR(3) => \<const0>\,
      TXMAINCURSOR(2) => \<const0>\,
      TXMAINCURSOR(1) => \<const0>\,
      TXMAINCURSOR(0) => \<const0>\,
      TXMARGIN(2) => \<const0>\,
      TXMARGIN(1) => \<const0>\,
      TXMARGIN(0) => \<const0>\,
      TXOUTCLK => txclk322,
      TXOUTCLKFABRIC => n_46_gthe2_i,
      TXOUTCLKPCS => n_47_gthe2_i,
      TXOUTCLKSEL(2) => \<const0>\,
      TXOUTCLKSEL(1) => \<const1>\,
      TXOUTCLKSEL(0) => \<const0>\,
      TXPCSRESET => pcs_resetout_rising,
      TXPD(1) => \<const0>\,
      TXPD(0) => \<const0>\,
      TXPDELECIDLEMODE => \<const0>\,
      TXPHALIGN => \<const0>\,
      TXPHALIGNDONE => NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => \<const0>\,
      TXPHDLYPD => \<const0>\,
      TXPHDLYRESET => \<const0>\,
      TXPHDLYTSTCLK => \<const0>\,
      TXPHINIT => \<const0>\,
      TXPHINITDONE => NLW_gthe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => \<const0>\,
      TXPIPPMEN => \<const0>\,
      TXPIPPMOVRDEN => \<const0>\,
      TXPIPPMPD => \<const0>\,
      TXPIPPMSEL => \<const0>\,
      TXPIPPMSTEPSIZE(4) => \<const0>\,
      TXPIPPMSTEPSIZE(3) => \<const0>\,
      TXPIPPMSTEPSIZE(2) => \<const0>\,
      TXPIPPMSTEPSIZE(1) => \<const0>\,
      TXPIPPMSTEPSIZE(0) => \<const0>\,
      TXPISOPD => \<const0>\,
      TXPMARESET => \<const0>\,
      TXPMARESETDONE => NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED,
      TXPOLARITY => \<const0>\,
      TXPOSTCURSOR(4) => \<const0>\,
      TXPOSTCURSOR(3) => \<const0>\,
      TXPOSTCURSOR(2) => \<const0>\,
      TXPOSTCURSOR(1) => \<const0>\,
      TXPOSTCURSOR(0) => \<const0>\,
      TXPOSTCURSORINV => \<const0>\,
      TXPRBSFORCEERR => \<const0>\,
      TXPRBSSEL(2) => TXPRBSSEL(0),
      TXPRBSSEL(1) => \<const0>\,
      TXPRBSSEL(0) => \<const0>\,
      TXPRECURSOR(4) => \<const0>\,
      TXPRECURSOR(3) => \<const0>\,
      TXPRECURSOR(2) => \<const0>\,
      TXPRECURSOR(1) => \<const0>\,
      TXPRECURSOR(0) => \<const0>\,
      TXPRECURSORINV => \<const0>\,
      TXQPIBIASEN => \<const0>\,
      TXQPISENN => NLW_gthe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gthe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => \<const0>\,
      TXQPIWEAKPUP => \<const0>\,
      TXRATE(2) => \<const0>\,
      TXRATE(1) => \<const0>\,
      TXRATE(0) => \<const0>\,
      TXRATEDONE => NLW_gthe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => \<const0>\,
      TXRESETDONE => I2(0),
      TXSEQUENCE(6) => \<const0>\,
      TXSEQUENCE(5 downto 0) => Q(7 downto 2),
      TXSTARTSEQ => \<const0>\,
      TXSWING => \<const0>\,
      TXSYNCALLIN => \<const0>\,
      TXSYNCDONE => NLW_gthe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => \<const0>\,
      TXSYNCMODE => \<const0>\,
      TXSYNCOUT => NLW_gthe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1) => \<const1>\,
      TXSYSCLKSEL(0) => \<const1>\,
      TXUSERRDY => txuserrdy,
      TXUSRCLK => txusrclk,
      TXUSRCLK2 => txusrclk2
    );
gthe2_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
    port map (
      I0 => gtrxreset,
      I1 => cable_pull_reset_rising_reg,
      I2 => n_0_gthe2_i_i_4,
      I3 => reset_counter_done,
      I4 => cable_unpull_reset_rising_reg,
      O => gt0_gtrxreset_i
    );
gthe2_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C88CCCC"
    )
    port map (
      I0 => gttxreset,
      I1 => reset_counter_done,
      I2 => pma_resetout_reg,
      I3 => configuration_vector(1),
      I4 => qplllock,
      O => gt0_gttxreset_i
    );
gthe2_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => configuration_vector(2),
      I1 => pcs_resetout_reg,
      O => pcs_resetout_rising
    );
gthe2_i_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => pma_resetout_reg,
      I1 => configuration_vector(1),
      I2 => qplllock,
      O => n_0_gthe2_i_i_4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_cs_ipif_access is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mgmt_drp_cs : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk156 : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_i : in STD_LOGIC;
    ipif_cs_dclk_reg : in STD_LOGIC;
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_cs_ipif_access;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_cs_ipif_access is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[10]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[11]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[12]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[13]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[14]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[15]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[15]_i_2\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[15]_i_3\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[3]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[4]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[5]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[6]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[7]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[8]_i_1\ : STD_LOGIC;
  signal \n_0_prbs31_err_count[9]_i_1\ : STD_LOGIC;
  signal new_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal prbs31_err_count : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs31_rx_enable_config : STD_LOGIC;
  signal read : STD_LOGIC;
  signal read_addr : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ipif_addr_dclk[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ipif_addr_dclk[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ipif_addr_dclk[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ipif_addr_dclk[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ipif_addr_dclk[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ipif_addr_dclk[8]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of ipif_cs_dclk_reg_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \prbs31_err_count[15]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \prbs_err_count[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \prbs_err_count[14]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \read_addr[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of read_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state[0]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \state[1]_i_1__1\ : label is "soft_lutpair14";
begin
  O1 <= \^o1\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ipif_addr_dclk[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => read_addr(1),
      I1 => state(1),
      I2 => state(0),
      O => O2(0)
    );
\ipif_addr_dclk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => read_addr(2),
      I1 => state(1),
      I2 => state(0),
      O => O2(1)
    );
\ipif_addr_dclk[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => read_addr(3),
      I1 => state(1),
      I2 => state(0),
      O => O2(2)
    );
\ipif_addr_dclk[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => read_addr(4),
      I1 => state(1),
      I2 => state(0),
      O => O2(3)
    );
\ipif_addr_dclk[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => read_addr(6),
      I1 => state(1),
      I2 => state(0),
      O => O2(4)
    );
\ipif_addr_dclk[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => state(1),
      I1 => state(0),
      I2 => ipif_cs_dclk_reg,
      O => E(0)
    );
\ipif_addr_dclk[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => read_addr(8),
      I1 => state(1),
      I2 => state(0),
      O => O2(5)
    );
ipif_cs_dclk_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      O => mgmt_drp_cs
    );
\prbs31_err_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(0),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[0]_i_1\
    );
\prbs31_err_count[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(10),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[10]_i_1\
    );
\prbs31_err_count[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(11),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[11]_i_1\
    );
\prbs31_err_count[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(12),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[12]_i_1\
    );
\prbs31_err_count[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(13),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[13]_i_1\
    );
\prbs31_err_count[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(14),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[14]_i_1\
    );
\prbs31_err_count[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440000000000000"
    )
    port map (
      I0 => configuration_vector(0),
      I1 => configuration_vector(1),
      I2 => state(1),
      I3 => state(0),
      I4 => drp_drdy_i,
      I5 => \n_0_prbs31_err_count[15]_i_3\,
      O => \n_0_prbs31_err_count[15]_i_1\
    );
\prbs31_err_count[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404000"
    )
    port map (
      I0 => \out\(0),
      I1 => drp_drdy_i,
      I2 => drp_drpdo_i(15),
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[15]_i_2\
    );
\prbs31_err_count[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => read_addr(2),
      I1 => read_addr(3),
      I2 => read_addr(1),
      I3 => read_addr(4),
      I4 => read_addr(6),
      I5 => read_addr(8),
      O => \n_0_prbs31_err_count[15]_i_3\
    );
\prbs31_err_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(1),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[1]_i_1\
    );
\prbs31_err_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(2),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[2]_i_1\
    );
\prbs31_err_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(3),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[3]_i_1\
    );
\prbs31_err_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(4),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[4]_i_1\
    );
\prbs31_err_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(5),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[5]_i_1\
    );
\prbs31_err_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(6),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[6]_i_1\
    );
\prbs31_err_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(7),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[7]_i_1\
    );
\prbs31_err_count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(8),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[8]_i_1\
    );
\prbs31_err_count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => drp_drpdo_i(9),
      I1 => \out\(0),
      I2 => drp_drdy_i,
      I3 => state(0),
      I4 => state(1),
      O => \n_0_prbs31_err_count[9]_i_1\
    );
\prbs31_err_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[0]_i_1\,
      Q => prbs31_err_count(0),
      R => \out\(0)
    );
\prbs31_err_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[10]_i_1\,
      Q => prbs31_err_count(10),
      R => \out\(0)
    );
\prbs31_err_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[11]_i_1\,
      Q => prbs31_err_count(11),
      R => \out\(0)
    );
\prbs31_err_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[12]_i_1\,
      Q => prbs31_err_count(12),
      R => \out\(0)
    );
\prbs31_err_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[13]_i_1\,
      Q => prbs31_err_count(13),
      R => \out\(0)
    );
\prbs31_err_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[14]_i_1\,
      Q => prbs31_err_count(14),
      R => \out\(0)
    );
\prbs31_err_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[15]_i_2\,
      Q => prbs31_err_count(15),
      R => \out\(0)
    );
\prbs31_err_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[1]_i_1\,
      Q => prbs31_err_count(1),
      R => \out\(0)
    );
\prbs31_err_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[2]_i_1\,
      Q => prbs31_err_count(2),
      R => \out\(0)
    );
\prbs31_err_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[3]_i_1\,
      Q => prbs31_err_count(3),
      R => \out\(0)
    );
\prbs31_err_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[4]_i_1\,
      Q => prbs31_err_count(4),
      R => \out\(0)
    );
\prbs31_err_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[5]_i_1\,
      Q => prbs31_err_count(5),
      R => \out\(0)
    );
\prbs31_err_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[6]_i_1\,
      Q => prbs31_err_count(6),
      R => \out\(0)
    );
\prbs31_err_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[7]_i_1\,
      Q => prbs31_err_count(7),
      R => \out\(0)
    );
\prbs31_err_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[8]_i_1\,
      Q => prbs31_err_count(8),
      R => \out\(0)
    );
\prbs31_err_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_prbs31_err_count[15]_i_1\,
      D => \n_0_prbs31_err_count[9]_i_1\,
      Q => prbs31_err_count(9),
      R => \out\(0)
    );
\prbs_err_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(0),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(0),
      O => D(0)
    );
\prbs_err_count[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(10),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(10),
      O => D(10)
    );
\prbs_err_count[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(11),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(11),
      O => D(11)
    );
\prbs_err_count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(12),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(12),
      O => D(12)
    );
\prbs_err_count[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(13),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(13),
      O => D(13)
    );
\prbs_err_count[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(14),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(14),
      O => D(14)
    );
\prbs_err_count[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(15),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(15),
      O => D(15)
    );
\prbs_err_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(1),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(1),
      O => D(1)
    );
\prbs_err_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(2),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(2),
      O => D(2)
    );
\prbs_err_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(3),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(3),
      O => D(3)
    );
\prbs_err_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(4),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(4),
      O => D(4)
    );
\prbs_err_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(5),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(5),
      O => D(5)
    );
\prbs_err_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(6),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(6),
      O => D(6)
    );
\prbs_err_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(7),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(7),
      O => D(7)
    );
\prbs_err_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(8),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(8),
      O => D(8)
    );
\prbs_err_count[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => prbs31_err_count(9),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      I3 => I1(9),
      O => D(9)
    );
\read_addr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => configuration_vector(1),
      I1 => configuration_vector(0),
      O => \^o1\
    );
\read_addr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \^o1\,
      Q => read_addr(1),
      R => \out\(0)
    );
\read_addr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \^o1\,
      Q => read_addr(2),
      R => \out\(0)
    );
\read_addr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \^o1\,
      Q => read_addr(3),
      R => \out\(0)
    );
\read_addr_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \^o1\,
      Q => read_addr(4),
      R => \out\(0)
    );
\read_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \^o1\,
      Q => read_addr(6),
      R => \out\(0)
    );
\read_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \^o1\,
      Q => read_addr(8),
      R => \out\(0)
    );
read_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => configuration_vector(1),
      I1 => configuration_vector(0),
      O => prbs31_rx_enable_config
    );
read_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => prbs31_rx_enable_config,
      Q => read,
      R => \out\(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => drp_drdy_i,
      I1 => state(1),
      I2 => read,
      I3 => state(0),
      O => new_state(0)
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      O => new_state(1)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => new_state(0),
      Q => state(0),
      R => \out\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => new_state(1),
      Q => state(1),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    txusrclk2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    read_enable : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_66_fifo : in STD_LOGIC_VECTOR ( 65 downto 0 );
    clk156 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram is
  signal \<const0>\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal GND_2 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_data : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal rd_data_unreg : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GLOOP[0].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GLOOP[0].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[10].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[10].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[11].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[11].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[12].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[12].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[13].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[13].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[14].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[14].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[15].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[15].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[16].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[16].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[17].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[17].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[18].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[18].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[19].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[19].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[1].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[1].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[20].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[20].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[21].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[21].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[22].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[22].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[23].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[23].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[24].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[24].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[25].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[25].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[26].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[26].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[27].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[27].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[28].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[28].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[29].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[29].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[2].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[2].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[30].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[30].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[31].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[31].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[32].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[32].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[33].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[33].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[34].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[34].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[35].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[35].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[36].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[36].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[37].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[37].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[38].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[38].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[39].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[39].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[3].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[3].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[40].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[40].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[41].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[41].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[42].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[42].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[43].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[43].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[44].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[44].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[45].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[45].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[46].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[46].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[47].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[47].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[48].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[48].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[49].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[49].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[4].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[4].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[50].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[50].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[51].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[51].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[52].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[52].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[53].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[53].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[54].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[54].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[55].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[55].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[56].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[56].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[57].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[57].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[58].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[58].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[59].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[59].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[5].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[5].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[60].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[60].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[61].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[61].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[62].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[62].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[63].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[63].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[64].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[64].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[65].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[65].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[6].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[6].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[7].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[7].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[8].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[8].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[9].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[9].fd_i\ : label is "FDE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt_txd[0]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \gt_txd[10]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \gt_txd[11]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \gt_txd[12]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \gt_txd[13]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \gt_txd[14]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \gt_txd[15]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \gt_txd[16]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gt_txd[17]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gt_txd[18]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \gt_txd[19]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \gt_txd[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \gt_txd[20]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \gt_txd[21]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \gt_txd[22]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gt_txd[23]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gt_txd[24]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gt_txd[25]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gt_txd[26]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gt_txd[27]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gt_txd[28]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gt_txd[29]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gt_txd[2]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \gt_txd[30]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gt_txd[31]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gt_txd[3]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \gt_txd[4]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \gt_txd[5]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \gt_txd[6]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \gt_txd[7]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \gt_txd[8]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \gt_txd[9]_i_1\ : label is "soft_lutpair200";
begin
  E(0) <= \^e\(0);
  O1(0) <= \^o1\(0);
\GLOOP[0].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(0),
      Q => D(0),
      R => GND_2
    );
\GLOOP[0].fd_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => read_enable,
      I1 => I2,
      O => \^e\(0)
    );
\GLOOP[10].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(10),
      Q => rd_data(10),
      R => GND_2
    );
\GLOOP[11].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(11),
      Q => rd_data(11),
      R => GND_2
    );
\GLOOP[12].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(12),
      Q => rd_data(12),
      R => GND_2
    );
\GLOOP[13].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(13),
      Q => rd_data(13),
      R => GND_2
    );
\GLOOP[14].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(14),
      Q => rd_data(14),
      R => GND_2
    );
\GLOOP[15].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(15),
      Q => rd_data(15),
      R => GND_2
    );
\GLOOP[16].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(16),
      Q => rd_data(16),
      R => GND_2
    );
\GLOOP[17].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(17),
      Q => rd_data(17),
      R => GND_2
    );
\GLOOP[18].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(18),
      Q => rd_data(18),
      R => GND_2
    );
\GLOOP[19].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(19),
      Q => rd_data(19),
      R => GND_2
    );
\GLOOP[1].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(1),
      Q => D(1),
      R => GND_2
    );
\GLOOP[20].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(20),
      Q => rd_data(20),
      R => GND_2
    );
\GLOOP[21].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(21),
      Q => rd_data(21),
      R => GND_2
    );
\GLOOP[22].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(22),
      Q => rd_data(22),
      R => GND_2
    );
\GLOOP[23].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(23),
      Q => rd_data(23),
      R => GND_2
    );
\GLOOP[24].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(24),
      Q => rd_data(24),
      R => GND_2
    );
\GLOOP[25].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(25),
      Q => rd_data(25),
      R => GND_2
    );
\GLOOP[26].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(26),
      Q => rd_data(26),
      R => GND_2
    );
\GLOOP[27].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(27),
      Q => rd_data(27),
      R => GND_2
    );
\GLOOP[28].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(28),
      Q => rd_data(28),
      R => GND_2
    );
\GLOOP[29].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(29),
      Q => rd_data(29),
      R => GND_2
    );
\GLOOP[2].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(2),
      Q => rd_data(2),
      R => GND_2
    );
\GLOOP[30].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(30),
      Q => rd_data(30),
      R => GND_2
    );
\GLOOP[31].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(31),
      Q => rd_data(31),
      R => GND_2
    );
\GLOOP[32].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(32),
      Q => rd_data(32),
      R => GND_2
    );
\GLOOP[33].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(33),
      Q => rd_data(33),
      R => GND_2
    );
\GLOOP[34].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(34),
      Q => rd_data(34),
      R => GND_2
    );
\GLOOP[35].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(35),
      Q => rd_data(35),
      R => GND_2
    );
\GLOOP[36].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(36),
      Q => rd_data(36),
      R => GND_2
    );
\GLOOP[37].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(37),
      Q => rd_data(37),
      R => GND_2
    );
\GLOOP[38].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(38),
      Q => rd_data(38),
      R => GND_2
    );
\GLOOP[39].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(39),
      Q => rd_data(39),
      R => GND_2
    );
\GLOOP[3].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(3),
      Q => rd_data(3),
      R => GND_2
    );
\GLOOP[40].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(40),
      Q => rd_data(40),
      R => GND_2
    );
\GLOOP[41].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(41),
      Q => rd_data(41),
      R => GND_2
    );
\GLOOP[42].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(42),
      Q => rd_data(42),
      R => GND_2
    );
\GLOOP[43].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(43),
      Q => rd_data(43),
      R => GND_2
    );
\GLOOP[44].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(44),
      Q => rd_data(44),
      R => GND_2
    );
\GLOOP[45].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(45),
      Q => rd_data(45),
      R => GND_2
    );
\GLOOP[46].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(46),
      Q => rd_data(46),
      R => GND_2
    );
\GLOOP[47].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(47),
      Q => rd_data(47),
      R => GND_2
    );
\GLOOP[48].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(48),
      Q => rd_data(48),
      R => GND_2
    );
\GLOOP[49].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(49),
      Q => rd_data(49),
      R => GND_2
    );
\GLOOP[4].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(4),
      Q => rd_data(4),
      R => GND_2
    );
\GLOOP[50].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(50),
      Q => rd_data(50),
      R => GND_2
    );
\GLOOP[51].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(51),
      Q => rd_data(51),
      R => GND_2
    );
\GLOOP[52].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(52),
      Q => rd_data(52),
      R => GND_2
    );
\GLOOP[53].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(53),
      Q => rd_data(53),
      R => GND_2
    );
\GLOOP[54].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(54),
      Q => rd_data(54),
      R => GND_2
    );
\GLOOP[55].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(55),
      Q => rd_data(55),
      R => GND_2
    );
\GLOOP[56].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(56),
      Q => rd_data(56),
      R => GND_2
    );
\GLOOP[57].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(57),
      Q => rd_data(57),
      R => GND_2
    );
\GLOOP[58].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(58),
      Q => rd_data(58),
      R => GND_2
    );
\GLOOP[59].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(59),
      Q => rd_data(59),
      R => GND_2
    );
\GLOOP[5].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(5),
      Q => rd_data(5),
      R => GND_2
    );
\GLOOP[60].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(60),
      Q => rd_data(60),
      R => GND_2
    );
\GLOOP[61].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(61),
      Q => rd_data(61),
      R => GND_2
    );
\GLOOP[62].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(62),
      Q => rd_data(62),
      R => GND_2
    );
\GLOOP[63].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(63),
      Q => rd_data(63),
      R => GND_2
    );
\GLOOP[64].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(64),
      Q => rd_data(64),
      R => GND_2
    );
\GLOOP[65].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(65),
      Q => rd_data(65),
      R => GND_2
    );
\GLOOP[6].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(6),
      Q => rd_data(6),
      R => GND_2
    );
\GLOOP[7].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(7),
      Q => rd_data(7),
      R => GND_2
    );
\GLOOP[8].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(8),
      Q => rd_data(8),
      R => GND_2
    );
\GLOOP[9].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \^e\(0),
      D => rd_data_unreg(9),
      Q => rd_data(9),
      R => GND_2
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
\gt_txd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(34),
      I1 => Q(0),
      I2 => rd_data(2),
      O => O2(0)
    );
\gt_txd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(44),
      I1 => Q(0),
      I2 => rd_data(12),
      O => O2(10)
    );
\gt_txd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(45),
      I1 => Q(0),
      I2 => rd_data(13),
      O => O2(11)
    );
\gt_txd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(46),
      I1 => Q(0),
      I2 => rd_data(14),
      O => O2(12)
    );
\gt_txd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(47),
      I1 => Q(0),
      I2 => rd_data(15),
      O => O2(13)
    );
\gt_txd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(48),
      I1 => Q(0),
      I2 => rd_data(16),
      O => O2(14)
    );
\gt_txd[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(49),
      I1 => Q(0),
      I2 => rd_data(17),
      O => O2(15)
    );
\gt_txd[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(50),
      I1 => Q(0),
      I2 => rd_data(18),
      O => O2(16)
    );
\gt_txd[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(51),
      I1 => Q(0),
      I2 => rd_data(19),
      O => O2(17)
    );
\gt_txd[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(52),
      I1 => Q(0),
      I2 => rd_data(20),
      O => O2(18)
    );
\gt_txd[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(53),
      I1 => Q(0),
      I2 => rd_data(21),
      O => O2(19)
    );
\gt_txd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(35),
      I1 => Q(0),
      I2 => rd_data(3),
      O => O2(1)
    );
\gt_txd[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(54),
      I1 => Q(0),
      I2 => rd_data(22),
      O => O2(20)
    );
\gt_txd[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(55),
      I1 => Q(0),
      I2 => rd_data(23),
      O => O2(21)
    );
\gt_txd[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(56),
      I1 => Q(0),
      I2 => rd_data(24),
      O => O2(22)
    );
\gt_txd[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(57),
      I1 => Q(0),
      I2 => rd_data(25),
      O => O2(23)
    );
\gt_txd[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(58),
      I1 => Q(0),
      I2 => rd_data(26),
      O => O2(24)
    );
\gt_txd[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(59),
      I1 => Q(0),
      I2 => rd_data(27),
      O => O2(25)
    );
\gt_txd[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(60),
      I1 => Q(0),
      I2 => rd_data(28),
      O => O2(26)
    );
\gt_txd[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(61),
      I1 => Q(0),
      I2 => rd_data(29),
      O => O2(27)
    );
\gt_txd[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(62),
      I1 => Q(0),
      I2 => rd_data(30),
      O => O2(28)
    );
\gt_txd[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(63),
      I1 => Q(0),
      I2 => rd_data(31),
      O => O2(29)
    );
\gt_txd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(36),
      I1 => Q(0),
      I2 => rd_data(4),
      O => O2(2)
    );
\gt_txd[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(64),
      I1 => Q(0),
      I2 => rd_data(32),
      O => O2(30)
    );
\gt_txd[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(65),
      I1 => Q(0),
      I2 => rd_data(33),
      O => O2(31)
    );
\gt_txd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(37),
      I1 => Q(0),
      I2 => rd_data(5),
      O => O2(3)
    );
\gt_txd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(38),
      I1 => Q(0),
      I2 => rd_data(6),
      O => O2(4)
    );
\gt_txd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(39),
      I1 => Q(0),
      I2 => rd_data(7),
      O => O2(5)
    );
\gt_txd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(40),
      I1 => Q(0),
      I2 => rd_data(8),
      O => O2(6)
    );
\gt_txd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(41),
      I1 => Q(0),
      I2 => rd_data(9),
      O => O2(7)
    );
\gt_txd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(42),
      I1 => Q(0),
      I2 => rd_data(10),
      O => O2(8)
    );
\gt_txd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(43),
      I1 => Q(0),
      I2 => rd_data(11),
      O => O2(9)
    );
ten_gig_disti_ram_reg_0_31_0_5: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I3(4 downto 0),
      ADDRB(4 downto 0) => I3(4 downto 0),
      ADDRC(4 downto 0) => I3(4 downto 0),
      ADDRD(4 downto 0) => I4(4 downto 0),
      DIA(1 downto 0) => tx_66_fifo(1 downto 0),
      DIB(1 downto 0) => tx_66_fifo(3 downto 2),
      DIC(1 downto 0) => tx_66_fifo(5 downto 4),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(1 downto 0),
      DOB(1 downto 0) => rd_data_unreg(3 downto 2),
      DOC(1 downto 0) => rd_data_unreg(5 downto 4),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk156,
      WE => \^o1\(0)
    );
\ten_gig_disti_ram_reg_0_31_0_5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I1,
      O => \^o1\(0)
    );
ten_gig_disti_ram_reg_0_31_12_17: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I3(4 downto 0),
      ADDRB(4 downto 0) => I3(4 downto 0),
      ADDRC(4 downto 0) => I3(4 downto 0),
      ADDRD(4 downto 0) => I4(4 downto 0),
      DIA(1 downto 0) => tx_66_fifo(13 downto 12),
      DIB(1 downto 0) => tx_66_fifo(15 downto 14),
      DIC(1 downto 0) => tx_66_fifo(17 downto 16),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(13 downto 12),
      DOB(1 downto 0) => rd_data_unreg(15 downto 14),
      DOC(1 downto 0) => rd_data_unreg(17 downto 16),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk156,
      WE => \^o1\(0)
    );
ten_gig_disti_ram_reg_0_31_18_23: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I3(4 downto 0),
      ADDRB(4 downto 0) => I3(4 downto 0),
      ADDRC(4 downto 0) => I3(4 downto 0),
      ADDRD(4 downto 0) => I4(4 downto 0),
      DIA(1 downto 0) => tx_66_fifo(19 downto 18),
      DIB(1 downto 0) => tx_66_fifo(21 downto 20),
      DIC(1 downto 0) => tx_66_fifo(23 downto 22),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(19 downto 18),
      DOB(1 downto 0) => rd_data_unreg(21 downto 20),
      DOC(1 downto 0) => rd_data_unreg(23 downto 22),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk156,
      WE => \^o1\(0)
    );
ten_gig_disti_ram_reg_0_31_24_29: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I3(4 downto 0),
      ADDRB(4 downto 0) => I3(4 downto 0),
      ADDRC(4 downto 0) => I3(4 downto 0),
      ADDRD(4 downto 0) => I4(4 downto 0),
      DIA(1 downto 0) => tx_66_fifo(25 downto 24),
      DIB(1 downto 0) => tx_66_fifo(27 downto 26),
      DIC(1 downto 0) => tx_66_fifo(29 downto 28),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(25 downto 24),
      DOB(1 downto 0) => rd_data_unreg(27 downto 26),
      DOC(1 downto 0) => rd_data_unreg(29 downto 28),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk156,
      WE => \^o1\(0)
    );
ten_gig_disti_ram_reg_0_31_30_35: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I3(4 downto 0),
      ADDRB(4 downto 0) => I3(4 downto 0),
      ADDRC(4 downto 0) => I3(4 downto 0),
      ADDRD(4 downto 0) => I4(4 downto 0),
      DIA(1 downto 0) => tx_66_fifo(31 downto 30),
      DIB(1 downto 0) => tx_66_fifo(33 downto 32),
      DIC(1 downto 0) => tx_66_fifo(35 downto 34),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(31 downto 30),
      DOB(1 downto 0) => rd_data_unreg(33 downto 32),
      DOC(1 downto 0) => rd_data_unreg(35 downto 34),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk156,
      WE => \^o1\(0)
    );
ten_gig_disti_ram_reg_0_31_36_41: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I3(4 downto 0),
      ADDRB(4 downto 0) => I3(4 downto 0),
      ADDRC(4 downto 0) => I3(4 downto 0),
      ADDRD(4 downto 0) => I4(4 downto 0),
      DIA(1 downto 0) => tx_66_fifo(37 downto 36),
      DIB(1 downto 0) => tx_66_fifo(39 downto 38),
      DIC(1 downto 0) => tx_66_fifo(41 downto 40),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(37 downto 36),
      DOB(1 downto 0) => rd_data_unreg(39 downto 38),
      DOC(1 downto 0) => rd_data_unreg(41 downto 40),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk156,
      WE => \^o1\(0)
    );
ten_gig_disti_ram_reg_0_31_42_47: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I3(4 downto 0),
      ADDRB(4 downto 0) => I3(4 downto 0),
      ADDRC(4 downto 0) => I3(4 downto 0),
      ADDRD(4 downto 0) => I4(4 downto 0),
      DIA(1 downto 0) => tx_66_fifo(43 downto 42),
      DIB(1 downto 0) => tx_66_fifo(45 downto 44),
      DIC(1 downto 0) => tx_66_fifo(47 downto 46),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(43 downto 42),
      DOB(1 downto 0) => rd_data_unreg(45 downto 44),
      DOC(1 downto 0) => rd_data_unreg(47 downto 46),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk156,
      WE => \^o1\(0)
    );
ten_gig_disti_ram_reg_0_31_48_53: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I3(4 downto 0),
      ADDRB(4 downto 0) => I3(4 downto 0),
      ADDRC(4 downto 0) => I3(4 downto 0),
      ADDRD(4 downto 0) => I4(4 downto 0),
      DIA(1 downto 0) => tx_66_fifo(49 downto 48),
      DIB(1 downto 0) => tx_66_fifo(51 downto 50),
      DIC(1 downto 0) => tx_66_fifo(53 downto 52),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(49 downto 48),
      DOB(1 downto 0) => rd_data_unreg(51 downto 50),
      DOC(1 downto 0) => rd_data_unreg(53 downto 52),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk156,
      WE => \^o1\(0)
    );
ten_gig_disti_ram_reg_0_31_54_59: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I3(4 downto 0),
      ADDRB(4 downto 0) => I3(4 downto 0),
      ADDRC(4 downto 0) => I3(4 downto 0),
      ADDRD(4 downto 0) => I4(4 downto 0),
      DIA(1 downto 0) => tx_66_fifo(55 downto 54),
      DIB(1 downto 0) => tx_66_fifo(57 downto 56),
      DIC(1 downto 0) => tx_66_fifo(59 downto 58),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(55 downto 54),
      DOB(1 downto 0) => rd_data_unreg(57 downto 56),
      DOC(1 downto 0) => rd_data_unreg(59 downto 58),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk156,
      WE => \^o1\(0)
    );
ten_gig_disti_ram_reg_0_31_60_65: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I3(4 downto 0),
      ADDRB(4 downto 0) => I3(4 downto 0),
      ADDRC(4 downto 0) => I3(4 downto 0),
      ADDRD(4 downto 0) => I4(4 downto 0),
      DIA(1 downto 0) => tx_66_fifo(61 downto 60),
      DIB(1 downto 0) => tx_66_fifo(63 downto 62),
      DIC(1 downto 0) => tx_66_fifo(65 downto 64),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(61 downto 60),
      DOB(1 downto 0) => rd_data_unreg(63 downto 62),
      DOC(1 downto 0) => rd_data_unreg(65 downto 64),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk156,
      WE => \^o1\(0)
    );
ten_gig_disti_ram_reg_0_31_6_11: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I3(4 downto 0),
      ADDRB(4 downto 0) => I3(4 downto 0),
      ADDRC(4 downto 0) => I3(4 downto 0),
      ADDRD(4 downto 0) => I4(4 downto 0),
      DIA(1 downto 0) => tx_66_fifo(7 downto 6),
      DIB(1 downto 0) => tx_66_fifo(9 downto 8),
      DIC(1 downto 0) => tx_66_fifo(11 downto 10),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(7 downto 6),
      DOB(1 downto 0) => rd_data_unreg(9 downto 8),
      DOC(1 downto 0) => rd_data_unreg(11 downto 10),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk156,
      WE => \^o1\(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    fifo_rd_data : out STD_LOGIC_VECTOR ( 70 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    empty_allow0 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    p_2_in0_in : in STD_LOGIC;
    can_insert_rd : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rxusrclk2 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v4_0_dp_ram";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^fifo_rd_data\ : STD_LOGIC_VECTOR ( 70 downto 0 );
  signal \n_0_state[2]_i_4__0\ : STD_LOGIC;
  signal \n_0_state[2]_i_6\ : STD_LOGIC;
  signal \n_0_state[2]_i_7\ : STD_LOGIC;
  signal \n_0_state[2]_i_8\ : STD_LOGIC;
  signal \n_0_state[2]_i_9\ : STD_LOGIC;
  signal rd_data_unreg : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GLOOP[0].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GLOOP[0].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[10].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[10].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[11].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[11].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[12].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[12].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[13].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[13].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[14].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[14].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[15].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[15].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[16].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[16].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[17].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[17].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[18].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[18].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[19].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[19].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[1].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[1].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[20].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[20].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[21].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[21].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[22].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[22].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[23].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[23].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[24].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[24].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[25].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[25].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[26].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[26].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[27].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[27].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[28].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[28].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[29].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[29].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[2].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[2].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[30].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[30].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[31].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[31].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[32].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[32].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[33].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[33].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[34].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[34].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[35].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[35].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[36].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[36].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[37].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[37].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[38].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[38].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[39].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[39].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[3].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[3].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[40].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[40].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[41].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[41].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[42].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[42].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[43].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[43].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[44].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[44].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[45].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[45].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[46].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[46].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[47].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[47].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[48].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[48].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[49].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[49].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[4].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[4].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[50].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[50].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[51].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[51].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[52].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[52].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[53].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[53].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[54].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[54].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[55].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[55].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[56].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[56].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[57].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[57].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[58].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[58].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[59].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[59].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[5].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[5].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[60].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[60].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[61].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[61].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[62].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[62].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[63].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[63].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[64].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[64].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[65].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[65].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[66].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[66].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[67].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[67].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[68].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[68].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[69].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[69].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[6].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[6].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[70].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[70].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[71].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[71].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[7].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[7].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[8].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[8].fd_i\ : label is "FDE";
  attribute BOX_TYPE of \GLOOP[9].fd_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GLOOP[9].fd_i\ : label is "FDE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state[1]_i_2__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \state[2]_i_2__0\ : label is "soft_lutpair218";
begin
  O1 <= \^o1\;
  O25 <= \^o25\;
  O4 <= \^o4\;
  fifo_rd_data(70 downto 0) <= \^fifo_rd_data\(70 downto 0);
\GLOOP[0].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(0),
      Q => \^o1\,
      R => GND_2
    );
\GLOOP[0].fd_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10FFFFFFFF"
    )
    port map (
      I0 => p_2_in0_in,
      I1 => \^o25\,
      I2 => \^o4\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => can_insert_rd,
      O => O26
    );
\GLOOP[10].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(10),
      Q => \^fifo_rd_data\(9),
      R => GND_2
    );
\GLOOP[11].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(11),
      Q => \^fifo_rd_data\(10),
      R => GND_2
    );
\GLOOP[12].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(12),
      Q => \^fifo_rd_data\(11),
      R => GND_2
    );
\GLOOP[13].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(13),
      Q => \^fifo_rd_data\(12),
      R => GND_2
    );
\GLOOP[14].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(14),
      Q => \^fifo_rd_data\(13),
      R => GND_2
    );
\GLOOP[15].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(15),
      Q => \^fifo_rd_data\(14),
      R => GND_2
    );
\GLOOP[16].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(16),
      Q => \^fifo_rd_data\(15),
      R => GND_2
    );
\GLOOP[17].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(17),
      Q => \^fifo_rd_data\(16),
      R => GND_2
    );
\GLOOP[18].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(18),
      Q => \^fifo_rd_data\(17),
      R => GND_2
    );
\GLOOP[19].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(19),
      Q => \^fifo_rd_data\(18),
      R => GND_2
    );
\GLOOP[1].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(1),
      Q => \^fifo_rd_data\(0),
      R => GND_2
    );
\GLOOP[20].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(20),
      Q => \^fifo_rd_data\(19),
      R => GND_2
    );
\GLOOP[21].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(21),
      Q => \^fifo_rd_data\(20),
      R => GND_2
    );
\GLOOP[22].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(22),
      Q => \^fifo_rd_data\(21),
      R => GND_2
    );
\GLOOP[23].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(23),
      Q => \^fifo_rd_data\(22),
      R => GND_2
    );
\GLOOP[24].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(24),
      Q => \^fifo_rd_data\(23),
      R => GND_2
    );
\GLOOP[25].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(25),
      Q => \^fifo_rd_data\(24),
      R => GND_2
    );
\GLOOP[26].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(26),
      Q => \^fifo_rd_data\(25),
      R => GND_2
    );
\GLOOP[27].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(27),
      Q => \^fifo_rd_data\(26),
      R => GND_2
    );
\GLOOP[28].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(28),
      Q => \^fifo_rd_data\(27),
      R => GND_2
    );
\GLOOP[29].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(29),
      Q => \^fifo_rd_data\(28),
      R => GND_2
    );
\GLOOP[2].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(2),
      Q => \^fifo_rd_data\(1),
      R => GND_2
    );
\GLOOP[30].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(30),
      Q => \^fifo_rd_data\(29),
      R => GND_2
    );
\GLOOP[31].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(31),
      Q => \^fifo_rd_data\(30),
      R => GND_2
    );
\GLOOP[32].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(32),
      Q => \^fifo_rd_data\(31),
      R => GND_2
    );
\GLOOP[33].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(33),
      Q => \^fifo_rd_data\(32),
      R => GND_2
    );
\GLOOP[34].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(34),
      Q => \^fifo_rd_data\(33),
      R => GND_2
    );
\GLOOP[35].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(35),
      Q => \^fifo_rd_data\(34),
      R => GND_2
    );
\GLOOP[36].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(36),
      Q => \^fifo_rd_data\(35),
      R => GND_2
    );
\GLOOP[37].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(37),
      Q => \^fifo_rd_data\(36),
      R => GND_2
    );
\GLOOP[38].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(38),
      Q => \^fifo_rd_data\(37),
      R => GND_2
    );
\GLOOP[39].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(39),
      Q => \^fifo_rd_data\(38),
      R => GND_2
    );
\GLOOP[3].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(3),
      Q => \^fifo_rd_data\(2),
      R => GND_2
    );
\GLOOP[40].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(40),
      Q => \^fifo_rd_data\(39),
      R => GND_2
    );
\GLOOP[41].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(41),
      Q => \^fifo_rd_data\(40),
      R => GND_2
    );
\GLOOP[42].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(42),
      Q => \^fifo_rd_data\(41),
      R => GND_2
    );
\GLOOP[43].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(43),
      Q => \^fifo_rd_data\(42),
      R => GND_2
    );
\GLOOP[44].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(44),
      Q => \^fifo_rd_data\(43),
      R => GND_2
    );
\GLOOP[45].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(45),
      Q => \^fifo_rd_data\(44),
      R => GND_2
    );
\GLOOP[46].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(46),
      Q => \^fifo_rd_data\(45),
      R => GND_2
    );
\GLOOP[47].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(47),
      Q => \^fifo_rd_data\(46),
      R => GND_2
    );
\GLOOP[48].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(48),
      Q => \^fifo_rd_data\(47),
      R => GND_2
    );
\GLOOP[49].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(49),
      Q => \^fifo_rd_data\(48),
      R => GND_2
    );
\GLOOP[4].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(4),
      Q => \^fifo_rd_data\(3),
      R => GND_2
    );
\GLOOP[50].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(50),
      Q => \^fifo_rd_data\(49),
      R => GND_2
    );
\GLOOP[51].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(51),
      Q => \^fifo_rd_data\(50),
      R => GND_2
    );
\GLOOP[52].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(52),
      Q => \^fifo_rd_data\(51),
      R => GND_2
    );
\GLOOP[53].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(53),
      Q => \^fifo_rd_data\(52),
      R => GND_2
    );
\GLOOP[54].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(54),
      Q => \^fifo_rd_data\(53),
      R => GND_2
    );
\GLOOP[55].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(55),
      Q => \^fifo_rd_data\(54),
      R => GND_2
    );
\GLOOP[56].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(56),
      Q => \^fifo_rd_data\(55),
      R => GND_2
    );
\GLOOP[57].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(57),
      Q => \^fifo_rd_data\(56),
      R => GND_2
    );
\GLOOP[58].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(58),
      Q => \^fifo_rd_data\(57),
      R => GND_2
    );
\GLOOP[59].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(59),
      Q => \^fifo_rd_data\(58),
      R => GND_2
    );
\GLOOP[5].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(5),
      Q => \^fifo_rd_data\(4),
      R => GND_2
    );
\GLOOP[60].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(60),
      Q => \^fifo_rd_data\(59),
      R => GND_2
    );
\GLOOP[61].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(61),
      Q => \^fifo_rd_data\(60),
      R => GND_2
    );
\GLOOP[62].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(62),
      Q => \^fifo_rd_data\(61),
      R => GND_2
    );
\GLOOP[63].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(63),
      Q => \^fifo_rd_data\(62),
      R => GND_2
    );
\GLOOP[64].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(64),
      Q => \^fifo_rd_data\(63),
      R => GND_2
    );
\GLOOP[65].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(65),
      Q => \^fifo_rd_data\(64),
      R => GND_2
    );
\GLOOP[66].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(66),
      Q => \^fifo_rd_data\(65),
      R => GND_2
    );
\GLOOP[67].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(67),
      Q => \^fifo_rd_data\(66),
      R => GND_2
    );
\GLOOP[68].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(68),
      Q => \^fifo_rd_data\(67),
      R => GND_2
    );
\GLOOP[69].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(69),
      Q => \^fifo_rd_data\(68),
      R => GND_2
    );
\GLOOP[6].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(6),
      Q => \^fifo_rd_data\(5),
      R => GND_2
    );
\GLOOP[70].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(70),
      Q => \^fifo_rd_data\(69),
      R => GND_2
    );
\GLOOP[71].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(71),
      Q => \^fifo_rd_data\(70),
      R => GND_2
    );
\GLOOP[7].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(7),
      Q => \^fifo_rd_data\(6),
      R => GND_2
    );
\GLOOP[8].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(8),
      Q => \^fifo_rd_data\(7),
      R => GND_2
    );
\GLOOP[9].fd_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_data_unreg(9),
      Q => \^fifo_rd_data\(8),
      R => GND_2
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
\ctrl_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFFFE"
    )
    port map (
      I0 => \out\(0),
      I1 => I8,
      I2 => I2,
      I3 => \^fifo_rd_data\(67),
      I4 => I3,
      I5 => \^fifo_rd_data\(63),
      O => O22
    );
\data_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
    port map (
      I0 => I26,
      I1 => I1,
      I2 => I2,
      I3 => \^fifo_rd_data\(31),
      I4 => I3,
      I5 => \^o1\,
      O => D(0)
    );
\data_out[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFFFE"
    )
    port map (
      I0 => \out\(0),
      I1 => I8,
      I2 => I2,
      I3 => \^fifo_rd_data\(33),
      I4 => I3,
      I5 => \^fifo_rd_data\(1),
      O => O23
    );
\data_out[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55544454FFFFFFFF"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \^fifo_rd_data\(34),
      I3 => I3,
      I4 => \^fifo_rd_data\(2),
      I5 => I26,
      O => D(1)
    );
\data_out[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55544454FFFFFFFF"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \^fifo_rd_data\(35),
      I3 => I3,
      I4 => \^fifo_rd_data\(3),
      I5 => I26,
      O => D(2)
    );
\data_out[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55544454FFFFFFFF"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \^fifo_rd_data\(38),
      I3 => I3,
      I4 => \^fifo_rd_data\(6),
      I5 => I26,
      O => D(3)
    );
\data_out[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
    port map (
      I0 => I26,
      I1 => I1,
      I2 => I2,
      I3 => \^fifo_rd_data\(39),
      I4 => I3,
      I5 => \^fifo_rd_data\(7),
      O => D(4)
    );
\data_out[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
    port map (
      I0 => I26,
      I1 => I1,
      I2 => I2,
      I3 => \^fifo_rd_data\(47),
      I4 => I3,
      I5 => \^fifo_rd_data\(15),
      O => D(5)
    );
muxcy_i0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^fifo_rd_data\(0),
      I1 => \^o1\,
      I2 => \^fifo_rd_data\(1),
      I3 => \^fifo_rd_data\(2),
      O => O13
    );
\muxcy_i0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^fifo_rd_data\(32),
      I1 => \^fifo_rd_data\(31),
      I2 => \^fifo_rd_data\(33),
      I3 => \^fifo_rd_data\(34),
      O => O21
    );
muxcy_i1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^fifo_rd_data\(6),
      I1 => \^fifo_rd_data\(3),
      I2 => \^fifo_rd_data\(5),
      I3 => \^fifo_rd_data\(4),
      O => O3
    );
\muxcy_i1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^fifo_rd_data\(38),
      I1 => \^fifo_rd_data\(35),
      I2 => \^fifo_rd_data\(37),
      I3 => \^fifo_rd_data\(36),
      O => O5
    );
\muxcy_i2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^fifo_rd_data\(8),
      I1 => \^fifo_rd_data\(7),
      I2 => \^fifo_rd_data\(9),
      I3 => \^fifo_rd_data\(10),
      O => O12
    );
\muxcy_i2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^fifo_rd_data\(40),
      I1 => \^fifo_rd_data\(39),
      I2 => \^fifo_rd_data\(41),
      I3 => \^fifo_rd_data\(42),
      O => O20
    );
\muxcy_i3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^fifo_rd_data\(12),
      I1 => \^fifo_rd_data\(11),
      I2 => \^fifo_rd_data\(13),
      I3 => \^fifo_rd_data\(14),
      O => O11
    );
\muxcy_i3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^fifo_rd_data\(44),
      I1 => \^fifo_rd_data\(43),
      I2 => \^fifo_rd_data\(45),
      I3 => \^fifo_rd_data\(46),
      O => O19
    );
\muxcy_i4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^fifo_rd_data\(16),
      I1 => \^fifo_rd_data\(15),
      I2 => \^fifo_rd_data\(17),
      I3 => \^fifo_rd_data\(18),
      O => O10
    );
\muxcy_i4_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^fifo_rd_data\(48),
      I1 => \^fifo_rd_data\(47),
      I2 => \^fifo_rd_data\(49),
      I3 => \^fifo_rd_data\(50),
      O => O18
    );
\muxcy_i5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^fifo_rd_data\(20),
      I1 => \^fifo_rd_data\(19),
      I2 => \^fifo_rd_data\(21),
      I3 => \^fifo_rd_data\(22),
      O => O9
    );
\muxcy_i5_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^fifo_rd_data\(52),
      I1 => \^fifo_rd_data\(51),
      I2 => \^fifo_rd_data\(53),
      I3 => \^fifo_rd_data\(54),
      O => O17
    );
\muxcy_i6_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^fifo_rd_data\(24),
      I1 => \^fifo_rd_data\(23),
      I2 => \^fifo_rd_data\(25),
      I3 => \^fifo_rd_data\(26),
      O => O8
    );
\muxcy_i6_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^fifo_rd_data\(56),
      I1 => \^fifo_rd_data\(55),
      I2 => \^fifo_rd_data\(57),
      I3 => \^fifo_rd_data\(58),
      O => O16
    );
\muxcy_i7_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^fifo_rd_data\(28),
      I1 => \^fifo_rd_data\(27),
      I2 => \^fifo_rd_data\(29),
      I3 => \^fifo_rd_data\(30),
      O => O7
    );
\muxcy_i7_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^fifo_rd_data\(60),
      I1 => \^fifo_rd_data\(59),
      I2 => \^fifo_rd_data\(61),
      I3 => \^fifo_rd_data\(62),
      O => O15
    );
muxcy_i8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^fifo_rd_data\(64),
      I1 => \^fifo_rd_data\(63),
      I2 => \^fifo_rd_data\(65),
      I3 => \^fifo_rd_data\(66),
      O => O6
    );
\muxcy_i8_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^fifo_rd_data\(68),
      I1 => \^fifo_rd_data\(67),
      I2 => \^fifo_rd_data\(69),
      I3 => \^fifo_rd_data\(70),
      O => O14
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_state[2]_i_4__0\,
      I1 => p_2_in,
      O => \^o4\
    );
\state[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => p_2_in,
      I1 => \n_0_state[2]_i_4__0\,
      I2 => Q(1),
      I3 => Q(0),
      O => O27
    );
\state[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => p_2_in0_in,
      I1 => can_insert_rd,
      I2 => \^o25\,
      O => O24
    );
\state[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_state[2]_i_6\,
      I1 => \n_0_state[2]_i_7\,
      I2 => \^fifo_rd_data\(31),
      I3 => \^fifo_rd_data\(32),
      I4 => \^fifo_rd_data\(35),
      I5 => \^fifo_rd_data\(33),
      O => \n_0_state[2]_i_4__0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \n_0_state[2]_i_8\,
      I1 => \^fifo_rd_data\(1),
      I2 => \^fifo_rd_data\(6),
      I3 => \^o1\,
      I4 => \^fifo_rd_data\(63),
      I5 => \n_0_state[2]_i_9\,
      O => \^o25\
    );
\state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^fifo_rd_data\(36),
      I1 => \^fifo_rd_data\(37),
      O => \n_0_state[2]_i_6\
    );
\state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
    port map (
      I0 => \^fifo_rd_data\(38),
      I1 => \^fifo_rd_data\(34),
      I2 => \^fifo_rd_data\(70),
      I3 => \^fifo_rd_data\(69),
      I4 => \^fifo_rd_data\(68),
      I5 => \^fifo_rd_data\(67),
      O => \n_0_state[2]_i_7\
    );
\state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \^fifo_rd_data\(66),
      I1 => \^fifo_rd_data\(64),
      I2 => \^fifo_rd_data\(2),
      I3 => \^fifo_rd_data\(65),
      I4 => \^fifo_rd_data\(3),
      I5 => \^fifo_rd_data\(0),
      O => \n_0_state[2]_i_8\
    );
\state[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^fifo_rd_data\(4),
      I1 => \^fifo_rd_data\(5),
      O => \n_0_state[2]_i_9\
    );
ten_gig_disti_ram_reg_0_31_0_5: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(1 downto 0),
      DIB(1 downto 0) => wr_data(3 downto 2),
      DIC(1 downto 0) => wr_data(5 downto 4),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(1 downto 0),
      DOB(1 downto 0) => rd_data_unreg(3 downto 2),
      DOC(1 downto 0) => rd_data_unreg(5 downto 4),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
ten_gig_disti_ram_reg_0_31_12_17: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(13 downto 12),
      DIB(1 downto 0) => wr_data(15 downto 14),
      DIC(1 downto 0) => wr_data(17 downto 16),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(13 downto 12),
      DOB(1 downto 0) => rd_data_unreg(15 downto 14),
      DOC(1 downto 0) => rd_data_unreg(17 downto 16),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
ten_gig_disti_ram_reg_0_31_18_23: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(19 downto 18),
      DIB(1 downto 0) => wr_data(21 downto 20),
      DIC(1 downto 0) => wr_data(23 downto 22),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(19 downto 18),
      DOB(1 downto 0) => rd_data_unreg(21 downto 20),
      DOC(1 downto 0) => rd_data_unreg(23 downto 22),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
ten_gig_disti_ram_reg_0_31_24_29: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(25 downto 24),
      DIB(1 downto 0) => wr_data(27 downto 26),
      DIC(1 downto 0) => wr_data(29 downto 28),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(25 downto 24),
      DOB(1 downto 0) => rd_data_unreg(27 downto 26),
      DOC(1 downto 0) => rd_data_unreg(29 downto 28),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
ten_gig_disti_ram_reg_0_31_30_35: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(31 downto 30),
      DIB(1 downto 0) => wr_data(33 downto 32),
      DIC(1 downto 0) => wr_data(35 downto 34),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(31 downto 30),
      DOB(1 downto 0) => rd_data_unreg(33 downto 32),
      DOC(1 downto 0) => rd_data_unreg(35 downto 34),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
ten_gig_disti_ram_reg_0_31_36_41: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(37 downto 36),
      DIB(1 downto 0) => wr_data(39 downto 38),
      DIC(1 downto 0) => wr_data(41 downto 40),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(37 downto 36),
      DOB(1 downto 0) => rd_data_unreg(39 downto 38),
      DOC(1 downto 0) => rd_data_unreg(41 downto 40),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
ten_gig_disti_ram_reg_0_31_42_47: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(43 downto 42),
      DIB(1 downto 0) => wr_data(45 downto 44),
      DIC(1 downto 0) => wr_data(47 downto 46),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(43 downto 42),
      DOB(1 downto 0) => rd_data_unreg(45 downto 44),
      DOC(1 downto 0) => rd_data_unreg(47 downto 46),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
ten_gig_disti_ram_reg_0_31_48_53: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(49 downto 48),
      DIB(1 downto 0) => wr_data(51 downto 50),
      DIC(1 downto 0) => wr_data(53 downto 52),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(49 downto 48),
      DOB(1 downto 0) => rd_data_unreg(51 downto 50),
      DOC(1 downto 0) => rd_data_unreg(53 downto 52),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
ten_gig_disti_ram_reg_0_31_54_59: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(55 downto 54),
      DIB(1 downto 0) => wr_data(57 downto 56),
      DIC(1 downto 0) => wr_data(59 downto 58),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(55 downto 54),
      DOB(1 downto 0) => rd_data_unreg(57 downto 56),
      DOC(1 downto 0) => rd_data_unreg(59 downto 58),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
ten_gig_disti_ram_reg_0_31_60_65: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(61 downto 60),
      DIB(1 downto 0) => wr_data(63 downto 62),
      DIC(1 downto 0) => wr_data(65 downto 64),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(61 downto 60),
      DOB(1 downto 0) => rd_data_unreg(63 downto 62),
      DOC(1 downto 0) => rd_data_unreg(65 downto 64),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
ten_gig_disti_ram_reg_0_31_66_71: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(67 downto 66),
      DIB(1 downto 0) => wr_data(69 downto 68),
      DIC(1 downto 0) => wr_data(71 downto 70),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(67 downto 66),
      DOB(1 downto 0) => rd_data_unreg(69 downto 68),
      DOC(1 downto 0) => rd_data_unreg(71 downto 70),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
ten_gig_disti_ram_reg_0_31_6_11: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4 downto 0) => I4(4 downto 0),
      ADDRB(4 downto 0) => I4(4 downto 0),
      ADDRC(4 downto 0) => I4(4 downto 0),
      ADDRD(4 downto 0) => I5(4 downto 0),
      DIA(1 downto 0) => wr_data(7 downto 6),
      DIB(1 downto 0) => wr_data(9 downto 8),
      DIC(1 downto 0) => wr_data(11 downto 10),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => rd_data_unreg(7 downto 6),
      DOB(1 downto 0) => rd_data_unreg(9 downto 8),
      DOC(1 downto 0) => rd_data_unreg(11 downto 10),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => rxusrclk2,
      WE => E(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_drp_ipif is
  port (
    ipif_cs_dclk_reg : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mgmt_drp_cs : in STD_LOGIC;
    dclk : in STD_LOGIC;
    drp_drdy_i : in STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_drp_ipif;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_drp_ipif is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ipif_addr_dclk : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \n_0_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_state[1]_i_1\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \drp_daddr_o[2]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \drp_daddr_o[3]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \drp_daddr_o[4]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \drp_daddr_o[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \drp_daddr_o[8]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of drp_den_o_INST_0 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of drp_req_INST_0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair1";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\drp_daddr_o[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(1),
      O => drp_daddr_o(0)
    );
\drp_daddr_o[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(2),
      O => drp_daddr_o(1)
    );
\drp_daddr_o[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(3),
      O => drp_daddr_o(2)
    );
\drp_daddr_o[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(4),
      O => drp_daddr_o(3)
    );
\drp_daddr_o[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(6),
      O => drp_daddr_o(4)
    );
\drp_daddr_o[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(8),
      O => drp_daddr_o(5)
    );
drp_den_o_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => state(1),
      I1 => state(0),
      O => drp_den_o
    );
drp_req_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => state(1),
      I1 => state(0),
      O => drp_req
    );
\ipif_addr_dclk_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => dclk,
      CE => E(0),
      D => D(0),
      Q => ipif_addr_dclk(1),
      R => \<const0>\
    );
\ipif_addr_dclk_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => dclk,
      CE => E(0),
      D => D(1),
      Q => ipif_addr_dclk(2),
      R => \<const0>\
    );
\ipif_addr_dclk_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => dclk,
      CE => E(0),
      D => D(2),
      Q => ipif_addr_dclk(3),
      R => \<const0>\
    );
\ipif_addr_dclk_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => dclk,
      CE => E(0),
      D => D(3),
      Q => ipif_addr_dclk(4),
      R => \<const0>\
    );
\ipif_addr_dclk_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => dclk,
      CE => E(0),
      D => D(4),
      Q => ipif_addr_dclk(6),
      R => \<const0>\
    );
\ipif_addr_dclk_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => dclk,
      CE => E(0),
      D => D(5),
      Q => ipif_addr_dclk(8),
      R => \<const0>\
    );
ipif_cs_dclk_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => dclk,
      CE => \<const1>\,
      D => mgmt_drp_cs,
      Q => ipif_cs_dclk_reg,
      R => \<const0>\
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004F7F4C7C"
    )
    port map (
      I0 => drp_drdy_i,
      I1 => state(1),
      I2 => state(0),
      I3 => drp_gnt,
      I4 => E(0),
      I5 => \out\(0),
      O => \n_0_state[0]_i_1\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007C70"
    )
    port map (
      I0 => drp_drdy_i,
      I1 => state(0),
      I2 => state(1),
      I3 => drp_gnt,
      I4 => \out\(0),
      O => \n_0_state[1]_i_1\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => dclk,
      CE => \<const1>\,
      D => \n_0_state[0]_i_1\,
      Q => state(0),
      R => \<const0>\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => dclk,
      CE => \<const1>\,
      D => \n_0_state[1]_i_1\,
      Q => state(1),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    clk156 : in STD_LOGIC;
    tx_resetdone : in STD_LOGIC;
    pma_pmd_reset_clear_core_intr : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    signal_detect_sync : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \n_0_q[0]_i_1\ : STD_LOGIC;
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA2AA"
    )
    port map (
      I0 => \^o1\,
      I1 => tx_resetdone,
      I2 => pma_pmd_reset_clear_core_intr,
      I3 => I4(0),
      I4 => configuration_vector(0),
      O => \n_0_q[0]_i_1\
    );
\q[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \^o1\,
      I1 => \out\(0),
      I2 => signal_detect_sync,
      O => O2
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_q[0]_i_1\,
      Q => \^o1\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register_32 is
  port (
    O1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear_test_pattern_err_count : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    clk156 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 3 downto 0 );
    re_prev : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    re_prev_0 : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_resetdone : in STD_LOGIC;
    pma_pmd_reset_clear_core_intr : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register_32 : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register_32;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register_32 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \n_0_q[0]_i_1__6\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clear_test_pattern_err_count_reg_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pcs_ber_count[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pcs_error_block_count[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pcs_test_pattern_error_count[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q[15]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \status_vector[223]_INST_0\ : label is "soft_lutpair8";
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
clear_test_pattern_err_count_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => configuration_vector(3),
      I1 => \^o1\,
      I2 => \out\(0),
      O => clear_test_pattern_err_count
    );
\pcs_ber_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => configuration_vector(2),
      I1 => \^o1\,
      I2 => \out\(0),
      O => O4(0)
    );
\pcs_error_block_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => configuration_vector(2),
      I1 => \^o1\,
      I2 => \out\(0),
      O => O2(0)
    );
\pcs_test_pattern_error_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => configuration_vector(3),
      I1 => \^o1\,
      I2 => \out\(0),
      O => O3
    );
\q[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303550301015501"
    )
    port map (
      I0 => pcs_rx_link_up_core_sync_int,
      I1 => \out\(0),
      I2 => \^o1\,
      I3 => configuration_vector(1),
      I4 => re_prev_0,
      I5 => I1(0),
      O => O5
    );
\q[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA2AA"
    )
    port map (
      I0 => \^o1\,
      I1 => tx_resetdone,
      I2 => pma_pmd_reset_clear_core_intr,
      I3 => I4(0),
      I4 => configuration_vector(0),
      O => \n_0_q[0]_i_1__6\
    );
\q[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      I0 => \^o1\,
      I1 => \out\(0),
      I2 => configuration_vector(3),
      I3 => re_prev,
      O => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_q[0]_i_1__6\,
      Q => \^o1\,
      R => \<const0>\
    );
\status_vector[223]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \out\(0),
      O => status_vector(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0\ is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk156 : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_q[0]_i_1__2\ : STD_LOGIC;
  signal re_prev : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  status_vector(0) <= \^status_vector\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020AA20202020"
    )
    port map (
      I0 => I1(0),
      I1 => re_prev,
      I2 => configuration_vector(0),
      I3 => \out\(0),
      I4 => I2,
      I5 => \^status_vector\(0),
      O => \n_0_q[0]_i_1__2\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_q[0]_i_1__2\,
      Q => \^status_vector\(0),
      R => \<const0>\
    );
re_prev_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => configuration_vector(0),
      Q => re_prev,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_28\ is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk156 : in STD_LOGIC;
    signal_detect_sync : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_28\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_28\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_28\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_q[0]_i_1__0\ : STD_LOGIC;
  signal re_prev : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  status_vector(0) <= \^status_vector\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020AA20202020"
    )
    port map (
      I0 => signal_detect_sync,
      I1 => re_prev,
      I2 => configuration_vector(0),
      I3 => \out\(0),
      I4 => I1,
      I5 => \^status_vector\(0),
      O => \n_0_q[0]_i_1__0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_q[0]_i_1__0\,
      Q => \^status_vector\(0),
      R => \<const0>\
    );
re_prev_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => configuration_vector(0),
      Q => re_prev,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_31\ is
  port (
    re_prev : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk156 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_31\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_31\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_31\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_q[0]_i_1__5\ : STD_LOGIC;
  signal \^re_prev\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q[7]_i_1\ : label is "soft_lutpair5";
begin
  re_prev <= \^re_prev\;
  status_vector(0) <= \^status_vector\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008AAAA0008"
    )
    port map (
      I0 => I2(0),
      I1 => \^status_vector\(0),
      I2 => \out\(0),
      I3 => I1,
      I4 => configuration_vector(0),
      I5 => \^re_prev\,
      O => \n_0_q[0]_i_1__5\
    );
\q[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => \^re_prev\,
      I1 => configuration_vector(0),
      I2 => I1,
      I3 => \out\(0),
      O => O1(0)
    );
\q[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => \^re_prev\,
      I1 => configuration_vector(0),
      I2 => I1,
      I3 => \out\(0),
      O => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_q[0]_i_1__5\,
      Q => \^status_vector\(0),
      R => \<const0>\
    );
re_prev_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => configuration_vector(0),
      Q => \^re_prev\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1\ is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk156 : in STD_LOGIC;
    pma_pmd_status_tx_fault_core_int : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_q[0]_i_1__1\ : STD_LOGIC;
  signal \reg_1_8_10/re_prev\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  status_vector(0) <= \^status_vector\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303AA030202AA02"
    )
    port map (
      I0 => pma_pmd_status_tx_fault_core_int,
      I1 => \out\(0),
      I2 => I1,
      I3 => configuration_vector(0),
      I4 => \reg_1_8_10/re_prev\,
      I5 => \^status_vector\(0),
      O => \n_0_q[0]_i_1__1\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_q[0]_i_1__1\,
      Q => \^status_vector\(0),
      R => \<const0>\
    );
re_prev_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => configuration_vector(0),
      Q => \reg_1_8_10/re_prev\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_26\ is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_26\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_26\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_26\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I1,
      Q => status_vector(0),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_27\ is
  port (
    re_prev : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_27\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_27\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_27\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
re_prev_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => configuration_vector(0),
      Q => re_prev,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_30\ is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_30\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_30\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_30\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I1,
      Q => status_vector(0),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2\ is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I1,
      Q => status_vector(0),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_29\ is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_29\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_29\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_29\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I3,
      Q => status_vector(0),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_33\ is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_33\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_33\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_33\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I1,
      Q => status_vector(0),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_34\ is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    I2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    re_prev : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_34\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_34\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_34\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  status_vector(0) <= \^status_vector\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303AA030202AA02"
    )
    port map (
      I0 => \^status_vector\(0),
      I1 => \out\(0),
      I2 => I1,
      I3 => configuration_vector(0),
      I4 => re_prev,
      I5 => I3(0),
      O => O1
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I2,
      Q => \^status_vector\(0),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized3\ is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized3\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized3\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized3\ is
  signal \<const1>\ : STD_LOGIC;
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I5(0),
      Q => status_vector(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I5(1),
      Q => status_vector(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I5(2),
      Q => status_vector(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I5(3),
      Q => status_vector(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I5(4),
      Q => status_vector(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I5(5),
      Q => status_vector(5),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized4\ is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized4\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized4\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized4\ is
  signal \<const1>\ : STD_LOGIC;
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => Q(0),
      Q => status_vector(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => Q(1),
      Q => status_vector(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => Q(2),
      Q => status_vector(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => Q(3),
      Q => status_vector(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => Q(4),
      Q => status_vector(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => Q(5),
      Q => status_vector(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => Q(6),
      Q => status_vector(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => Q(7),
      Q => status_vector(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized5\ is
  port (
    re_prev : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk156 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized5\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_register";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized5\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(0),
      Q => status_vector(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(10),
      Q => status_vector(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(11),
      Q => status_vector(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(12),
      Q => status_vector(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(13),
      Q => status_vector(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(14),
      Q => status_vector(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(15),
      Q => status_vector(15),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(1),
      Q => status_vector(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(2),
      Q => status_vector(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(3),
      Q => status_vector(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(4),
      Q => status_vector(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(5),
      Q => status_vector(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(6),
      Q => status_vector(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(7),
      Q => status_vector(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(8),
      Q => status_vector(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => I6(9),
      Q => status_vector(9),
      R => SR(0)
    );
re_prev_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => configuration_vector(0),
      Q => re_prev,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_allow0 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    can_insert_rd : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    empty : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I25 : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal \n_0_GLOOP[0].fd_i_i_5\ : STD_LOGIC;
  signal n_0_muxcy_i3 : STD_LOGIC;
  signal n_0_muxcy_i7 : STD_LOGIC;
  signal \n_0_state[0]_i_2\ : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i8_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i8_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i8_CARRY4 : label is "LO:O";
begin
  O1 <= \^o1\;
  O4 <= \^o4\;
\GLOOP[0].fd_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000C8CF"
    )
    port map (
      I0 => Q(2),
      I1 => \^o4\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => empty,
      I5 => I10,
      O => empty_allow0
    );
\GLOOP[0].fd_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFFFFFFFFFF"
    )
    port map (
      I0 => I22,
      I1 => I20,
      I2 => Q(0),
      I3 => I11,
      I4 => I25,
      I5 => \n_0_GLOOP[0].fd_i_i_5\,
      O => \^o4\
    );
\GLOOP[0].fd_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFF755555555"
    )
    port map (
      I0 => Q(0),
      I1 => I21,
      I2 => I19,
      I3 => \^o1\,
      I4 => Q(1),
      I5 => can_insert_rd,
      O => \n_0_GLOOP[0].fd_i_i_5\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => n_0_muxcy_i3,
      CO(2 downto 0) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => I4,
      S(2) => I3,
      S(1) => I2,
      S(0) => I1
    );
muxcy_i0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt
    );
muxcy_i4_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_muxcy_i3,
      CO(3) => n_0_muxcy_i7,
      CO(2 downto 0) => NLW_muxcy_i4_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => lopt_1,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => I8,
      S(2) => I7,
      S(1) => I6,
      S(0) => I5
    );
muxcy_i4_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
muxcy_i8_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_muxcy_i7,
      CO(3 downto 1) => NLW_muxcy_i8_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => \^o1\,
      CYINIT => lopt_2,
      DI(3 downto 1) => NLW_muxcy_i8_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i8_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_muxcy_i8_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => I9
    );
muxcy_i8_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_2
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F704000404"
    )
    port map (
      I0 => Q(2),
      I1 => can_insert_rd,
      I2 => Q(1),
      I3 => \n_0_state[0]_i_2\,
      I4 => I21,
      I5 => Q(0),
      O => D(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I19,
      O => \n_0_state[0]_i_2\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_6 is
  port (
    p_2_in : out STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_6 : entity is "ten_gig_eth_pcs_pma_v4_0_idle_detect";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_6;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal n_0_muxcy_i3 : STD_LOGIC;
  signal n_0_muxcy_i7 : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i8_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i8_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i8_CARRY4 : label is "LO:O";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => n_0_muxcy_i3,
      CO(2 downto 0) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => I13,
      S(2) => I12,
      S(1) => I11,
      S(0) => I10
    );
muxcy_i0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt
    );
muxcy_i4_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_muxcy_i3,
      CO(3) => n_0_muxcy_i7,
      CO(2 downto 0) => NLW_muxcy_i4_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => lopt_1,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => I17,
      S(2) => I16,
      S(1) => I15,
      S(0) => I14
    );
muxcy_i4_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
muxcy_i8_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_muxcy_i7,
      CO(3 downto 1) => NLW_muxcy_i8_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => p_2_in,
      CYINIT => lopt_2,
      DI(3 downto 1) => NLW_muxcy_i8_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i8_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_muxcy_i8_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => I18
    );
muxcy_i8_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_7 : entity is "ten_gig_eth_pcs_pma_v4_0_idle_detect";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_7;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_7 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal n_0_muxcy_i3 : STD_LOGIC;
  signal n_0_muxcy_i7 : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i8_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i8_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i8_CARRY4 : label is "LO:O";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => n_0_muxcy_i3,
      CO(2 downto 0) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => I13,
      S(2) => I12,
      S(1) => I11,
      S(0) => I10
    );
muxcy_i0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt
    );
muxcy_i4_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_muxcy_i3,
      CO(3) => n_0_muxcy_i7,
      CO(2 downto 0) => NLW_muxcy_i4_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => lopt_1,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => I17,
      S(2) => I16,
      S(1) => I15,
      S(0) => I14
    );
muxcy_i4_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
muxcy_i8_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_muxcy_i7,
      CO(3 downto 1) => NLW_muxcy_i8_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => D(0),
      CYINIT => lopt_2,
      DI(3 downto 1) => NLW_muxcy_i8_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i8_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_muxcy_i8_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => I18
    );
muxcy_i8_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_9 : entity is "ten_gig_eth_pcs_pma_v4_0_idle_detect";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_9;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_9 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal n_0_muxcy_i3 : STD_LOGIC;
  signal n_0_muxcy_i7 : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i8_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i8_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i8_CARRY4 : label is "LO:O";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => n_0_muxcy_i3,
      CO(2 downto 0) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => I4,
      S(2) => I3,
      S(1) => I2,
      S(0) => I1
    );
muxcy_i0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt
    );
muxcy_i4_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_muxcy_i3,
      CO(3) => n_0_muxcy_i7,
      CO(2 downto 0) => NLW_muxcy_i4_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => lopt_1,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => I8,
      S(2) => I7,
      S(1) => I6,
      S(0) => I5
    );
muxcy_i4_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
muxcy_i8_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_muxcy_i7,
      CO(3 downto 1) => NLW_muxcy_i8_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => D(0),
      CYINIT => lopt_2,
      DI(3 downto 1) => NLW_muxcy_i8_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i8_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_muxcy_i8_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => I9
    );
muxcy_i8_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_counters is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O2 : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    pcs_error_block_count_control_core_int : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk156 : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    pcs_test_pattern_error_count0 : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_counters;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_counters is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_0_pcs_error_block_count[7]_i_4\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[0]_i_10\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[0]_i_7\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[0]_i_8\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[0]_i_9\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[12]_i_2\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[12]_i_3\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[12]_i_4\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[12]_i_5\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count[8]_i_5\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_pcs_test_pattern_error_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_pcs_test_pattern_error_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_pcs_test_pattern_error_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_pcs_test_pattern_error_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_pcs_test_pattern_error_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_pcs_test_pattern_error_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_pcs_test_pattern_error_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_pcs_test_pattern_error_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_pcs_test_pattern_error_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_pcs_test_pattern_error_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_pcs_test_pattern_error_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_pcs_test_pattern_error_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_pcs_test_pattern_error_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_pcs_test_pattern_error_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_pcs_test_pattern_error_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_pcs_test_pattern_error_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_pcs_test_pattern_error_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_pcs_test_pattern_error_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_pcs_test_pattern_error_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_pcs_test_pattern_error_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_pcs_test_pattern_error_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_pcs_test_pattern_error_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_pcs_test_pattern_error_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_pcs_test_pattern_error_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_pcs_test_pattern_error_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_pcs_test_pattern_error_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_pcs_test_pattern_error_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_pcs_test_pattern_error_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_pcs_test_pattern_error_count_reg[8]_i_1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pcs_error_block_count0 : STD_LOGIC;
  signal \NLW_pcs_test_pattern_error_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \pcs_ber_count[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pcs_ber_count[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pcs_ber_count[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pcs_ber_count[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pcs_ber_count[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pcs_ber_count[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pcs_ber_count[5]_i_4\ : label is "soft_lutpair17";
  attribute counter : integer;
  attribute counter of \pcs_ber_count_reg[0]\ : label is 18;
  attribute counter of \pcs_ber_count_reg[1]\ : label is 18;
  attribute counter of \pcs_ber_count_reg[2]\ : label is 18;
  attribute counter of \pcs_ber_count_reg[3]\ : label is 18;
  attribute counter of \pcs_ber_count_reg[4]\ : label is 18;
  attribute counter of \pcs_ber_count_reg[5]\ : label is 18;
  attribute SOFT_HLUTNM of \pcs_error_block_count[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pcs_error_block_count[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pcs_error_block_count[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pcs_error_block_count[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pcs_error_block_count[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pcs_error_block_count[7]_i_3\ : label is "soft_lutpair20";
  attribute counter of \pcs_error_block_count_reg[0]\ : label is 19;
  attribute counter of \pcs_error_block_count_reg[1]\ : label is 19;
  attribute counter of \pcs_error_block_count_reg[2]\ : label is 19;
  attribute counter of \pcs_error_block_count_reg[3]\ : label is 19;
  attribute counter of \pcs_error_block_count_reg[4]\ : label is 19;
  attribute counter of \pcs_error_block_count_reg[5]\ : label is 19;
  attribute counter of \pcs_error_block_count_reg[6]\ : label is 19;
  attribute counter of \pcs_error_block_count_reg[7]\ : label is 19;
  attribute counter of \pcs_test_pattern_error_count_reg[0]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[10]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[11]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[12]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[13]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[14]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[15]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[1]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[2]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[3]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[4]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[5]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[6]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[7]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[8]\ : label is 20;
  attribute counter of \pcs_test_pattern_error_count_reg[9]\ : label is 20;
begin
  O1(7 downto 0) <= \^o1\(7 downto 0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  \out\(15 downto 0) <= \^out\(15 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\pcs_ber_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \p_0_in__2\(0)
    );
\pcs_ber_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__2\(1)
    );
\pcs_ber_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \p_0_in__2\(2)
    );
\pcs_ber_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \p_0_in__2\(3)
    );
\pcs_ber_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \p_0_in__2\(4)
    );
\pcs_ber_count[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \p_0_in__2\(5)
    );
\pcs_ber_count[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => O2
    );
\pcs_ber_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => \p_0_in__2\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\pcs_ber_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => \p_0_in__2\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\pcs_ber_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => \p_0_in__2\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\pcs_ber_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => \p_0_in__2\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\pcs_ber_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => \p_0_in__2\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\pcs_ber_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => \p_0_in__2\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\pcs_error_block_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\(0),
      O => \p_0_in__3\(0)
    );
\pcs_error_block_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(0),
      I1 => \^o1\(1),
      O => \p_0_in__3\(1)
    );
\pcs_error_block_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o1\(2),
      I1 => \^o1\(1),
      I2 => \^o1\(0),
      O => \p_0_in__3\(2)
    );
\pcs_error_block_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^o1\(3),
      I1 => \^o1\(0),
      I2 => \^o1\(1),
      I3 => \^o1\(2),
      O => \p_0_in__3\(3)
    );
\pcs_error_block_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^o1\(4),
      I1 => \^o1\(2),
      I2 => \^o1\(1),
      I3 => \^o1\(0),
      I4 => \^o1\(3),
      O => \p_0_in__3\(4)
    );
\pcs_error_block_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^o1\(5),
      I1 => \^o1\(3),
      I2 => \^o1\(0),
      I3 => \^o1\(1),
      I4 => \^o1\(2),
      I5 => \^o1\(4),
      O => \p_0_in__3\(5)
    );
\pcs_error_block_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(6),
      I1 => \n_0_pcs_error_block_count[7]_i_4\,
      O => \p_0_in__3\(6)
    );
\pcs_error_block_count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => pcs_error_block_count_control_core_int,
      I1 => \^o1\(6),
      I2 => \n_0_pcs_error_block_count[7]_i_4\,
      I3 => \^o1\(7),
      O => pcs_error_block_count0
    );
\pcs_error_block_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o1\(7),
      I1 => \n_0_pcs_error_block_count[7]_i_4\,
      I2 => \^o1\(6),
      O => \p_0_in__3\(7)
    );
\pcs_error_block_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o1\(5),
      I1 => \^o1\(3),
      I2 => \^o1\(0),
      I3 => \^o1\(1),
      I4 => \^o1\(2),
      I5 => \^o1\(4),
      O => \n_0_pcs_error_block_count[7]_i_4\
    );
\pcs_error_block_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_error_block_count0,
      D => \p_0_in__3\(0),
      Q => \^o1\(0),
      R => I1(0)
    );
\pcs_error_block_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_error_block_count0,
      D => \p_0_in__3\(1),
      Q => \^o1\(1),
      R => I1(0)
    );
\pcs_error_block_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_error_block_count0,
      D => \p_0_in__3\(2),
      Q => \^o1\(2),
      R => I1(0)
    );
\pcs_error_block_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_error_block_count0,
      D => \p_0_in__3\(3),
      Q => \^o1\(3),
      R => I1(0)
    );
\pcs_error_block_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_error_block_count0,
      D => \p_0_in__3\(4),
      Q => \^o1\(4),
      R => I1(0)
    );
\pcs_error_block_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_error_block_count0,
      D => \p_0_in__3\(5),
      Q => \^o1\(5),
      R => I1(0)
    );
\pcs_error_block_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_error_block_count0,
      D => \p_0_in__3\(6),
      Q => \^o1\(6),
      R => I1(0)
    );
\pcs_error_block_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_error_block_count0,
      D => \p_0_in__3\(7),
      Q => \^o1\(7),
      R => I1(0)
    );
\pcs_test_pattern_error_count[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(0),
      O => \n_0_pcs_test_pattern_error_count[0]_i_10\
    );
\pcs_test_pattern_error_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^out\(5),
      I1 => \^out\(4),
      I2 => \^out\(8),
      I3 => \^out\(9),
      I4 => \^out\(6),
      I5 => \^out\(7),
      O => O4
    );
\pcs_test_pattern_error_count[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^out\(11),
      I1 => \^out\(10),
      I2 => \^out\(14),
      I3 => \^out\(15),
      I4 => \^out\(12),
      I5 => \^out\(13),
      O => O3
    );
\pcs_test_pattern_error_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(3),
      I3 => \^out\(2),
      O => O5
    );
\pcs_test_pattern_error_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(3),
      O => \n_0_pcs_test_pattern_error_count[0]_i_7\
    );
\pcs_test_pattern_error_count[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(2),
      O => \n_0_pcs_test_pattern_error_count[0]_i_8\
    );
\pcs_test_pattern_error_count[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(1),
      O => \n_0_pcs_test_pattern_error_count[0]_i_9\
    );
\pcs_test_pattern_error_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(15),
      O => \n_0_pcs_test_pattern_error_count[12]_i_2\
    );
\pcs_test_pattern_error_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(14),
      O => \n_0_pcs_test_pattern_error_count[12]_i_3\
    );
\pcs_test_pattern_error_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(13),
      O => \n_0_pcs_test_pattern_error_count[12]_i_4\
    );
\pcs_test_pattern_error_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(12),
      O => \n_0_pcs_test_pattern_error_count[12]_i_5\
    );
\pcs_test_pattern_error_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(7),
      O => \n_0_pcs_test_pattern_error_count[4]_i_2\
    );
\pcs_test_pattern_error_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(6),
      O => \n_0_pcs_test_pattern_error_count[4]_i_3\
    );
\pcs_test_pattern_error_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(5),
      O => \n_0_pcs_test_pattern_error_count[4]_i_4\
    );
\pcs_test_pattern_error_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(4),
      O => \n_0_pcs_test_pattern_error_count[4]_i_5\
    );
\pcs_test_pattern_error_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(11),
      O => \n_0_pcs_test_pattern_error_count[8]_i_2\
    );
\pcs_test_pattern_error_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(10),
      O => \n_0_pcs_test_pattern_error_count[8]_i_3\
    );
\pcs_test_pattern_error_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(9),
      O => \n_0_pcs_test_pattern_error_count[8]_i_4\
    );
\pcs_test_pattern_error_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(8),
      O => \n_0_pcs_test_pattern_error_count[8]_i_5\
    );
\pcs_test_pattern_error_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_7_pcs_test_pattern_error_count_reg[0]_i_3\,
      Q => \^out\(0),
      R => I2
    );
\pcs_test_pattern_error_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_pcs_test_pattern_error_count_reg[0]_i_3\,
      CO(2) => \n_1_pcs_test_pattern_error_count_reg[0]_i_3\,
      CO(1) => \n_2_pcs_test_pattern_error_count_reg[0]_i_3\,
      CO(0) => \n_3_pcs_test_pattern_error_count_reg[0]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_pcs_test_pattern_error_count_reg[0]_i_3\,
      O(2) => \n_5_pcs_test_pattern_error_count_reg[0]_i_3\,
      O(1) => \n_6_pcs_test_pattern_error_count_reg[0]_i_3\,
      O(0) => \n_7_pcs_test_pattern_error_count_reg[0]_i_3\,
      S(3) => \n_0_pcs_test_pattern_error_count[0]_i_7\,
      S(2) => \n_0_pcs_test_pattern_error_count[0]_i_8\,
      S(1) => \n_0_pcs_test_pattern_error_count[0]_i_9\,
      S(0) => \n_0_pcs_test_pattern_error_count[0]_i_10\
    );
\pcs_test_pattern_error_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_5_pcs_test_pattern_error_count_reg[8]_i_1\,
      Q => \^out\(10),
      R => I2
    );
\pcs_test_pattern_error_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_4_pcs_test_pattern_error_count_reg[8]_i_1\,
      Q => \^out\(11),
      R => I2
    );
\pcs_test_pattern_error_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_7_pcs_test_pattern_error_count_reg[12]_i_1\,
      Q => \^out\(12),
      R => I2
    );
\pcs_test_pattern_error_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_pcs_test_pattern_error_count_reg[8]_i_1\,
      CO(3) => \NLW_pcs_test_pattern_error_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_pcs_test_pattern_error_count_reg[12]_i_1\,
      CO(1) => \n_2_pcs_test_pattern_error_count_reg[12]_i_1\,
      CO(0) => \n_3_pcs_test_pattern_error_count_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_pcs_test_pattern_error_count_reg[12]_i_1\,
      O(2) => \n_5_pcs_test_pattern_error_count_reg[12]_i_1\,
      O(1) => \n_6_pcs_test_pattern_error_count_reg[12]_i_1\,
      O(0) => \n_7_pcs_test_pattern_error_count_reg[12]_i_1\,
      S(3) => \n_0_pcs_test_pattern_error_count[12]_i_2\,
      S(2) => \n_0_pcs_test_pattern_error_count[12]_i_3\,
      S(1) => \n_0_pcs_test_pattern_error_count[12]_i_4\,
      S(0) => \n_0_pcs_test_pattern_error_count[12]_i_5\
    );
\pcs_test_pattern_error_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_6_pcs_test_pattern_error_count_reg[12]_i_1\,
      Q => \^out\(13),
      R => I2
    );
\pcs_test_pattern_error_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_5_pcs_test_pattern_error_count_reg[12]_i_1\,
      Q => \^out\(14),
      R => I2
    );
\pcs_test_pattern_error_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_4_pcs_test_pattern_error_count_reg[12]_i_1\,
      Q => \^out\(15),
      R => I2
    );
\pcs_test_pattern_error_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_6_pcs_test_pattern_error_count_reg[0]_i_3\,
      Q => \^out\(1),
      R => I2
    );
\pcs_test_pattern_error_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_5_pcs_test_pattern_error_count_reg[0]_i_3\,
      Q => \^out\(2),
      R => I2
    );
\pcs_test_pattern_error_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_4_pcs_test_pattern_error_count_reg[0]_i_3\,
      Q => \^out\(3),
      R => I2
    );
\pcs_test_pattern_error_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_7_pcs_test_pattern_error_count_reg[4]_i_1\,
      Q => \^out\(4),
      R => I2
    );
\pcs_test_pattern_error_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_pcs_test_pattern_error_count_reg[0]_i_3\,
      CO(3) => \n_0_pcs_test_pattern_error_count_reg[4]_i_1\,
      CO(2) => \n_1_pcs_test_pattern_error_count_reg[4]_i_1\,
      CO(1) => \n_2_pcs_test_pattern_error_count_reg[4]_i_1\,
      CO(0) => \n_3_pcs_test_pattern_error_count_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_pcs_test_pattern_error_count_reg[4]_i_1\,
      O(2) => \n_5_pcs_test_pattern_error_count_reg[4]_i_1\,
      O(1) => \n_6_pcs_test_pattern_error_count_reg[4]_i_1\,
      O(0) => \n_7_pcs_test_pattern_error_count_reg[4]_i_1\,
      S(3) => \n_0_pcs_test_pattern_error_count[4]_i_2\,
      S(2) => \n_0_pcs_test_pattern_error_count[4]_i_3\,
      S(1) => \n_0_pcs_test_pattern_error_count[4]_i_4\,
      S(0) => \n_0_pcs_test_pattern_error_count[4]_i_5\
    );
\pcs_test_pattern_error_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_6_pcs_test_pattern_error_count_reg[4]_i_1\,
      Q => \^out\(5),
      R => I2
    );
\pcs_test_pattern_error_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_5_pcs_test_pattern_error_count_reg[4]_i_1\,
      Q => \^out\(6),
      R => I2
    );
\pcs_test_pattern_error_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_4_pcs_test_pattern_error_count_reg[4]_i_1\,
      Q => \^out\(7),
      R => I2
    );
\pcs_test_pattern_error_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_7_pcs_test_pattern_error_count_reg[8]_i_1\,
      Q => \^out\(8),
      R => I2
    );
\pcs_test_pattern_error_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_pcs_test_pattern_error_count_reg[4]_i_1\,
      CO(3) => \n_0_pcs_test_pattern_error_count_reg[8]_i_1\,
      CO(2) => \n_1_pcs_test_pattern_error_count_reg[8]_i_1\,
      CO(1) => \n_2_pcs_test_pattern_error_count_reg[8]_i_1\,
      CO(0) => \n_3_pcs_test_pattern_error_count_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_pcs_test_pattern_error_count_reg[8]_i_1\,
      O(2) => \n_5_pcs_test_pattern_error_count_reg[8]_i_1\,
      O(1) => \n_6_pcs_test_pattern_error_count_reg[8]_i_1\,
      O(0) => \n_7_pcs_test_pattern_error_count_reg[8]_i_1\,
      S(3) => \n_0_pcs_test_pattern_error_count[8]_i_2\,
      S(2) => \n_0_pcs_test_pattern_error_count[8]_i_3\,
      S(1) => \n_0_pcs_test_pattern_error_count[8]_i_4\,
      S(0) => \n_0_pcs_test_pattern_error_count[8]_i_5\
    );
\pcs_test_pattern_error_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => pcs_test_pattern_error_count0,
      D => \n_6_pcs_test_pattern_error_count_reg[8]_i_1\,
      Q => \^out\(9),
      R => I2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_descramble is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    rx_66_enc : out STD_LOGIC_VECTOR ( 57 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O16 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O18 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O20 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O22 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 65 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    err_block_count_inc : in STD_LOGIC;
    O6 : in STD_LOGIC;
    rx_test_mode_int : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    rx_test_data_patt_sel_int : in STD_LOGIC;
    rx_test_patt_sel_int : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_descramble;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_descramble is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o22\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_mcp1_dec_c0[0]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[1]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[1]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[3]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[5]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[5]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[5]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[6]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[7]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[7]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[7]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[7]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[7]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[7]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c0[7]_i_9\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[0]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[1]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[1]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[3]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[5]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[5]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[5]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[6]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[7]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[7]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[7]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[7]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[7]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[7]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c1[7]_i_9\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[1]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[2]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[2]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[2]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[3]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[4]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[5]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[5]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[6]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[6]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[7]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c2[7]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[2]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[2]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[2]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[3]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[4]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[5]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[5]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[5]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[5]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[6]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[6]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[7]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c3[7]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[0]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[1]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[1]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[4]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[5]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[5]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[5]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[6]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[6]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[7]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[7]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[7]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[7]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[7]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c4[7]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[0]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[1]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[4]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[5]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[5]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[5]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[6]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[6]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[7]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[7]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[7]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[7]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[7]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c5[7]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[0]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[1]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[1]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[2]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[2]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[2]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[4]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[5]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[5]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[6]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[7]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c6[7]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c7[1]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c7[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c7[3]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c7[5]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c7[5]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c7[7]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_dec_c7[7]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_descr_reg_reg[0]\ : STD_LOGIC;
  signal n_0_mcp1_err_block_count_inc_out_i_2 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_13 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_14 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_15 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_16 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_18 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_19 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_20 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_21 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_23 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_24 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_25 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_26 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_29 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_30 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_31 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_32 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_34 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_35 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_36 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_37 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_39 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_40 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_41 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_42 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_44 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_45 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_46 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_47 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_49 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_50 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_51 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_52 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_53 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_54 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_55 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_56 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_57 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_58 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_59 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_60 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_61 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_62 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_reg_i_12 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_reg_i_17 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_reg_i_22 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_reg_i_28 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_reg_i_33 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_reg_i_38 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_reg_i_43 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_reg_i_48 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_reg_i_6 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_reg_i_9 : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[0]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[0]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_10\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_11\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_12\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_13\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_14\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_15\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_16\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_17\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_18\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_19\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_20\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_21\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_22\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_23\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_24\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_25\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_26\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_27\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_28\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_29\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_30\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_31\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_32\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_33\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_34\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_35\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_36\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_37\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_38\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_39\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_40\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_41\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_r_type_next_reg[2]_i_9\ : STD_LOGIC;
  signal n_1_mcp1_ignore_next_mismatch_reg_i_12 : STD_LOGIC;
  signal n_1_mcp1_ignore_next_mismatch_reg_i_17 : STD_LOGIC;
  signal n_1_mcp1_ignore_next_mismatch_reg_i_22 : STD_LOGIC;
  signal n_1_mcp1_ignore_next_mismatch_reg_i_28 : STD_LOGIC;
  signal n_1_mcp1_ignore_next_mismatch_reg_i_33 : STD_LOGIC;
  signal n_1_mcp1_ignore_next_mismatch_reg_i_38 : STD_LOGIC;
  signal n_1_mcp1_ignore_next_mismatch_reg_i_43 : STD_LOGIC;
  signal n_1_mcp1_ignore_next_mismatch_reg_i_48 : STD_LOGIC;
  signal n_1_mcp1_ignore_next_mismatch_reg_i_6 : STD_LOGIC;
  signal n_1_mcp1_ignore_next_mismatch_reg_i_9 : STD_LOGIC;
  signal n_2_mcp1_ignore_next_mismatch_reg_i_12 : STD_LOGIC;
  signal n_2_mcp1_ignore_next_mismatch_reg_i_17 : STD_LOGIC;
  signal n_2_mcp1_ignore_next_mismatch_reg_i_22 : STD_LOGIC;
  signal n_2_mcp1_ignore_next_mismatch_reg_i_28 : STD_LOGIC;
  signal n_2_mcp1_ignore_next_mismatch_reg_i_33 : STD_LOGIC;
  signal n_2_mcp1_ignore_next_mismatch_reg_i_38 : STD_LOGIC;
  signal n_2_mcp1_ignore_next_mismatch_reg_i_43 : STD_LOGIC;
  signal n_2_mcp1_ignore_next_mismatch_reg_i_48 : STD_LOGIC;
  signal n_2_mcp1_ignore_next_mismatch_reg_i_6 : STD_LOGIC;
  signal n_2_mcp1_ignore_next_mismatch_reg_i_9 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_12 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_17 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_22 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_28 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_33 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_38 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_4 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_43 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_48 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_5 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_6 : STD_LOGIC;
  signal n_3_mcp1_ignore_next_mismatch_reg_i_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in102_in : STD_LOGIC;
  signal p_0_in105_in : STD_LOGIC;
  signal p_0_in108_in : STD_LOGIC;
  signal p_0_in111_in : STD_LOGIC;
  signal p_0_in114_in : STD_LOGIC;
  signal p_0_in117_in : STD_LOGIC;
  signal p_0_in120_in : STD_LOGIC;
  signal p_0_in123_in : STD_LOGIC;
  signal p_0_in126_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in36_in : STD_LOGIC;
  signal p_0_in40_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal p_0_in48_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in52_in : STD_LOGIC;
  signal p_0_in56_in : STD_LOGIC;
  signal p_0_in60_in : STD_LOGIC;
  signal p_0_in64_in : STD_LOGIC;
  signal p_0_in68_in : STD_LOGIC;
  signal p_0_in72_in : STD_LOGIC;
  signal p_0_in75_in : STD_LOGIC;
  signal p_0_in78_in : STD_LOGIC;
  signal p_0_in81_in : STD_LOGIC;
  signal p_0_in84_in : STD_LOGIC;
  signal p_0_in87_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_0_in90_in : STD_LOGIC;
  signal p_0_in93_in : STD_LOGIC;
  signal p_0_in96_in : STD_LOGIC;
  signal p_0_in99_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in13_in : STD_LOGIC;
  signal p_2_in17_in : STD_LOGIC;
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in25_in : STD_LOGIC;
  signal p_2_in29_in : STD_LOGIC;
  signal p_2_in2_in : STD_LOGIC;
  signal p_2_in33_in : STD_LOGIC;
  signal p_2_in37_in : STD_LOGIC;
  signal p_2_in41_in : STD_LOGIC;
  signal p_2_in45_in : STD_LOGIC;
  signal p_2_in49_in : STD_LOGIC;
  signal p_2_in53_in : STD_LOGIC;
  signal p_2_in57_in : STD_LOGIC;
  signal p_2_in5_in : STD_LOGIC;
  signal p_2_in61_in : STD_LOGIC;
  signal p_2_in65_in : STD_LOGIC;
  signal p_2_in69_in : STD_LOGIC;
  signal p_2_in9_in : STD_LOGIC;
  signal \^rx_66_enc\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \rx_pcs_test_i/mcp1_err_block_count_inc_out2\ : STD_LOGIC;
  signal \rx_pcs_test_i/mcp1_err_block_count_inc_out20_out\ : STD_LOGIC;
  signal NLW_mcp1_ignore_next_mismatch_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_28_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_33_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_38_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_48_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \mcp1_dec_c0[2]_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_dec_c0[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mcp1_dec_c0[3]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mcp1_dec_c0[7]_i_9\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mcp1_dec_c1[3]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mcp1_dec_c1[7]_i_9\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[1]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[3]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mcp1_dec_c3[4]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mcp1_dec_c3[5]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mcp1_dec_c3[5]_i_4\ : label is "soft_lutpair33";
  attribute RETAIN_INVERTER of \mcp1_dec_c4[2]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \mcp1_dec_c4[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mcp1_dec_c4[3]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mcp1_dec_c5[0]_i_2\ : label is "soft_lutpair39";
  attribute RETAIN_INVERTER of \mcp1_dec_c5[2]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \mcp1_dec_c5[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mcp1_dec_c5[3]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[0]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[3]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[3]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of mcp1_ignore_next_mismatch_i_61 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of mcp1_ignore_next_mismatch_i_62 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_11\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_16\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_24\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_27\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_9\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[10]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[13]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[14]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[15]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[16]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[17]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[18]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[19]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[20]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[22]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[23]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[24]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[25]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[30]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[31]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[32]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[36]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[37]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[38]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[39]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[40]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[41]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[42]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[44]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[45]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[46]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[47]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[48]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[50]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[51]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[52]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[53]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[54]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[55]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[56]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[57]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[58]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[59]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mcp1_rx_66_enc_reg[9]_i_1\ : label is "soft_lutpair57";
begin
  O10(7 downto 0) <= \^o10\(7 downto 0);
  O16(7 downto 0) <= \^o16\(7 downto 0);
  O18(7 downto 0) <= \^o18\(7 downto 0);
  O20(7 downto 0) <= \^o20\(7 downto 0);
  O22(6 downto 0) <= \^o22\(6 downto 0);
  O3 <= \^o3\;
  O4 <= \^o4\;
  O7 <= \^o7\;
  O9(7 downto 0) <= \^o9\(7 downto 0);
  rx_66_enc(57 downto 0) <= \^rx_66_enc\(57 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\mcp1_dec_c0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000001"
    )
    port map (
      I0 => \n_0_mcp1_dec_c0[0]_i_2\,
      I1 => \^rx_66_enc\(8),
      I2 => \^rx_66_enc\(13),
      I3 => \^rx_66_enc\(14),
      I4 => \^rx_66_enc\(12),
      I5 => \^rx_66_enc\(11),
      O => \^o9\(0)
    );
\mcp1_dec_c0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696FF96FFFF96"
    )
    port map (
      I0 => p_2_in37_in,
      I1 => p_0_in36_in,
      I2 => I10(12),
      I3 => p_2_in33_in,
      I4 => p_0_in32_in,
      I5 => I10(11),
      O => \n_0_mcp1_dec_c0[0]_i_2\
    );
\mcp1_dec_c0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_mcp1_dec_c0[1]_i_2\,
      I1 => \^o9\(0),
      O => \^o9\(1)
    );
\mcp1_dec_c0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => \^rx_66_enc\(11),
      I1 => \^rx_66_enc\(12),
      I2 => \^rx_66_enc\(13),
      I3 => \^rx_66_enc\(14),
      I4 => \n_0_mcp1_dec_c0[1]_i_3\,
      I5 => \^rx_66_enc\(8),
      O => \n_0_mcp1_dec_c0[1]_i_2\
    );
\mcp1_dec_c0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
    port map (
      I0 => p_2_in37_in,
      I1 => p_0_in36_in,
      I2 => I10(12),
      I3 => p_2_in33_in,
      I4 => p_0_in32_in,
      I5 => I10(11),
      O => \n_0_mcp1_dec_c0[1]_i_3\
    );
\mcp1_dec_c0[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_mcp1_dec_c0[7]_i_3\,
      O => \^o9\(2)
    );
\mcp1_dec_c0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAEA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c0[3]_i_2\,
      I1 => \^rx_66_enc\(13),
      I2 => \^rx_66_enc\(14),
      I3 => \n_0_mcp1_dec_c0[3]_i_3\,
      I4 => \^rx_66_enc\(12),
      I5 => \^rx_66_enc\(11),
      O => \^o9\(3)
    );
\mcp1_dec_c0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069000000000096"
    )
    port map (
      I0 => p_2_in37_in,
      I1 => p_0_in36_in,
      I2 => I10(12),
      I3 => \n_0_mcp1_dec_c0[5]_i_2\,
      I4 => \n_0_mcp1_dec_c0[7]_i_6\,
      I5 => \^rx_66_enc\(9),
      O => \n_0_mcp1_dec_c0[3]_i_2\
    );
\mcp1_dec_c0[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FFFFFF"
    )
    port map (
      I0 => p_2_in29_in,
      I1 => p_0_in28_in,
      I2 => I10(10),
      I3 => \^rx_66_enc\(9),
      I4 => \^rx_66_enc\(10),
      O => \n_0_mcp1_dec_c0[3]_i_3\
    );
\mcp1_dec_c0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00410028"
    )
    port map (
      I0 => \^rx_66_enc\(9),
      I1 => \^rx_66_enc\(11),
      I2 => \^rx_66_enc\(13),
      I3 => \n_0_mcp1_dec_c0[5]_i_2\,
      I4 => \^rx_66_enc\(10),
      I5 => \n_0_mcp1_dec_c0[7]_i_4\,
      O => \^o9\(4)
    );
\mcp1_dec_c0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040410"
    )
    port map (
      I0 => \n_0_mcp1_dec_c0[5]_i_2\,
      I1 => \^rx_66_enc\(9),
      I2 => \^rx_66_enc\(10),
      I3 => \^rx_66_enc\(13),
      I4 => \^rx_66_enc\(11),
      I5 => \n_0_mcp1_dec_c0[5]_i_3\,
      O => \^o9\(5)
    );
\mcp1_dec_c0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFF9FFF9F9FFF"
    )
    port map (
      I0 => \^rx_66_enc\(12),
      I1 => \^rx_66_enc\(11),
      I2 => \n_0_mcp1_dec_c0[7]_i_7\,
      I3 => p_2_in29_in,
      I4 => p_0_in28_in,
      I5 => I10(10),
      O => \n_0_mcp1_dec_c0[5]_i_2\
    );
\mcp1_dec_c0[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000020"
    )
    port map (
      I0 => \^rx_66_enc\(14),
      I1 => \^rx_66_enc\(8),
      I2 => \^rx_66_enc\(13),
      I3 => \^rx_66_enc\(9),
      I4 => \^rx_66_enc\(10),
      I5 => \n_0_mcp1_dec_c0[5]_i_4\,
      O => \n_0_mcp1_dec_c0[5]_i_3\
    );
\mcp1_dec_c0[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => p_2_in45_in,
      I1 => p_0_in44_in,
      I2 => I10(14),
      I3 => p_2_in41_in,
      I4 => p_0_in40_in,
      I5 => I10(13),
      O => \n_0_mcp1_dec_c0[5]_i_4\
    );
\mcp1_dec_c0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c0[7]_i_4\,
      I1 => \n_0_mcp1_dec_c0[6]_i_2\,
      I2 => \^rx_66_enc\(8),
      I3 => \^rx_66_enc\(9),
      I4 => \^rx_66_enc\(10),
      O => \^o9\(6)
    );
\mcp1_dec_c0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF69FFFF"
    )
    port map (
      I0 => I10(16),
      I1 => p_0_in52_in,
      I2 => p_2_in53_in,
      I3 => \^rx_66_enc\(13),
      I4 => \^rx_66_enc\(11),
      I5 => \^rx_66_enc\(12),
      O => \n_0_mcp1_dec_c0[6]_i_2\
    );
\mcp1_dec_c0[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I1,
      I1 => \n_0_mcp1_dec_c0[7]_i_3\,
      O => SR(0)
    );
\mcp1_dec_c0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c0[7]_i_4\,
      I1 => \^rx_66_enc\(14),
      I2 => \^rx_66_enc\(8),
      I3 => \^rx_66_enc\(12),
      I4 => \n_0_mcp1_dec_c0[7]_i_5\,
      O => \^o9\(7)
    );
\mcp1_dec_c0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7FFFFFFFFFFFF7E"
    )
    port map (
      I0 => \^rx_66_enc\(9),
      I1 => \n_0_mcp1_dec_c0[7]_i_6\,
      I2 => \^rx_66_enc\(10),
      I3 => \^rx_66_enc\(8),
      I4 => \n_0_mcp1_dec_c0[7]_i_7\,
      I5 => \n_0_mcp1_dec_c0[7]_i_8\,
      O => \n_0_mcp1_dec_c0[7]_i_3\
    );
\mcp1_dec_c0[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410000000004000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c0[7]_i_9\,
      I1 => \^rx_66_enc\(12),
      I2 => \^rx_66_enc\(13),
      I3 => \^rx_66_enc\(11),
      I4 => \^rx_66_enc\(9),
      I5 => \^rx_66_enc\(10),
      O => \n_0_mcp1_dec_c0[7]_i_4\
    );
\mcp1_dec_c0[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
    port map (
      I0 => \^rx_66_enc\(9),
      I1 => I10(12),
      I2 => p_0_in36_in,
      I3 => p_2_in37_in,
      I4 => \^rx_66_enc\(13),
      I5 => \^rx_66_enc\(11),
      O => \n_0_mcp1_dec_c0[7]_i_5\
    );
\mcp1_dec_c0[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_2_in41_in,
      I1 => p_0_in40_in,
      I2 => I10(13),
      I3 => p_2_in49_in,
      I4 => p_0_in48_in,
      I5 => I10(15),
      O => \n_0_mcp1_dec_c0[7]_i_6\
    );
\mcp1_dec_c0[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_2_in53_in,
      I1 => p_0_in52_in,
      I2 => I10(16),
      I3 => p_2_in49_in,
      I4 => p_0_in48_in,
      I5 => I10(15),
      O => \n_0_mcp1_dec_c0[7]_i_7\
    );
\mcp1_dec_c0[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_2_in45_in,
      I1 => p_0_in44_in,
      I2 => I10(14),
      I3 => p_2_in41_in,
      I4 => p_0_in40_in,
      I5 => I10(13),
      O => \n_0_mcp1_dec_c0[7]_i_8\
    );
\mcp1_dec_c0[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEBEBBE"
    )
    port map (
      I0 => \^rx_66_enc\(8),
      I1 => \^rx_66_enc\(13),
      I2 => I10(16),
      I3 => p_0_in52_in,
      I4 => p_2_in53_in,
      O => \n_0_mcp1_dec_c0[7]_i_9\
    );
\mcp1_dec_c1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000001"
    )
    port map (
      I0 => \n_0_mcp1_dec_c1[0]_i_2\,
      I1 => \^rx_66_enc\(15),
      I2 => \^rx_66_enc\(20),
      I3 => \^rx_66_enc\(21),
      I4 => \^rx_66_enc\(19),
      I5 => \^rx_66_enc\(18),
      O => \^o10\(0)
    );
\mcp1_dec_c1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696FF96FFFF96"
    )
    port map (
      I0 => p_2_in65_in,
      I1 => p_0_in64_in,
      I2 => I10(19),
      I3 => p_2_in61_in,
      I4 => p_0_in60_in,
      I5 => I10(18),
      O => \n_0_mcp1_dec_c1[0]_i_2\
    );
\mcp1_dec_c1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_mcp1_dec_c1[1]_i_2\,
      I1 => \^o10\(0),
      O => \^o10\(1)
    );
\mcp1_dec_c1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => \^rx_66_enc\(18),
      I1 => \^rx_66_enc\(19),
      I2 => \^rx_66_enc\(20),
      I3 => \^rx_66_enc\(21),
      I4 => \n_0_mcp1_dec_c1[1]_i_3\,
      I5 => \^rx_66_enc\(15),
      O => \n_0_mcp1_dec_c1[1]_i_2\
    );
\mcp1_dec_c1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
    port map (
      I0 => p_2_in65_in,
      I1 => p_0_in64_in,
      I2 => I10(19),
      I3 => p_2_in61_in,
      I4 => p_0_in60_in,
      I5 => I10(18),
      O => \n_0_mcp1_dec_c1[1]_i_3\
    );
\mcp1_dec_c1[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_mcp1_dec_c1[7]_i_3\,
      O => \^o10\(2)
    );
\mcp1_dec_c1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAEA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c1[3]_i_2\,
      I1 => \^rx_66_enc\(20),
      I2 => \^rx_66_enc\(21),
      I3 => \n_0_mcp1_dec_c1[3]_i_3\,
      I4 => \^rx_66_enc\(19),
      I5 => \^rx_66_enc\(18),
      O => \^o10\(3)
    );
\mcp1_dec_c1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069000000000096"
    )
    port map (
      I0 => p_2_in65_in,
      I1 => p_0_in64_in,
      I2 => I10(19),
      I3 => \n_0_mcp1_dec_c1[5]_i_2\,
      I4 => \n_0_mcp1_dec_c1[7]_i_6\,
      I5 => \^rx_66_enc\(16),
      O => \n_0_mcp1_dec_c1[3]_i_2\
    );
\mcp1_dec_c1[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FFFFFF"
    )
    port map (
      I0 => p_2_in57_in,
      I1 => p_0_in56_in,
      I2 => I10(17),
      I3 => \^rx_66_enc\(16),
      I4 => \^rx_66_enc\(17),
      O => \n_0_mcp1_dec_c1[3]_i_3\
    );
\mcp1_dec_c1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00410028"
    )
    port map (
      I0 => \^rx_66_enc\(16),
      I1 => \^rx_66_enc\(18),
      I2 => \^rx_66_enc\(20),
      I3 => \n_0_mcp1_dec_c1[5]_i_2\,
      I4 => \^rx_66_enc\(17),
      I5 => \n_0_mcp1_dec_c1[7]_i_4\,
      O => \^o10\(4)
    );
\mcp1_dec_c1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040410"
    )
    port map (
      I0 => \n_0_mcp1_dec_c1[5]_i_2\,
      I1 => \^rx_66_enc\(16),
      I2 => \^rx_66_enc\(17),
      I3 => \^rx_66_enc\(20),
      I4 => \^rx_66_enc\(18),
      I5 => \n_0_mcp1_dec_c1[5]_i_3\,
      O => \^o10\(5)
    );
\mcp1_dec_c1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFF9FFF9F9FFF"
    )
    port map (
      I0 => \^rx_66_enc\(19),
      I1 => \^rx_66_enc\(18),
      I2 => \n_0_mcp1_dec_c1[7]_i_7\,
      I3 => p_2_in57_in,
      I4 => p_0_in56_in,
      I5 => I10(17),
      O => \n_0_mcp1_dec_c1[5]_i_2\
    );
\mcp1_dec_c1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000020"
    )
    port map (
      I0 => \^rx_66_enc\(21),
      I1 => \^rx_66_enc\(15),
      I2 => \^rx_66_enc\(20),
      I3 => \^rx_66_enc\(16),
      I4 => \^rx_66_enc\(17),
      I5 => \n_0_mcp1_dec_c1[5]_i_4\,
      O => \n_0_mcp1_dec_c1[5]_i_3\
    );
\mcp1_dec_c1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => p_0_in,
      I1 => p_0_in72_in,
      I2 => I10(21),
      I3 => p_2_in69_in,
      I4 => p_0_in68_in,
      I5 => I10(20),
      O => \n_0_mcp1_dec_c1[5]_i_4\
    );
\mcp1_dec_c1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c1[7]_i_4\,
      I1 => \n_0_mcp1_dec_c1[6]_i_2\,
      I2 => \^rx_66_enc\(15),
      I3 => \^rx_66_enc\(16),
      I4 => \^rx_66_enc\(17),
      O => \^o10\(6)
    );
\mcp1_dec_c1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF69FFFF"
    )
    port map (
      I0 => I10(23),
      I1 => p_0_in78_in,
      I2 => p_0_in4_in,
      I3 => \^rx_66_enc\(20),
      I4 => \^rx_66_enc\(18),
      I5 => \^rx_66_enc\(19),
      O => \n_0_mcp1_dec_c1[6]_i_2\
    );
\mcp1_dec_c1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I1,
      I1 => \n_0_mcp1_dec_c1[7]_i_3\,
      O => O11(0)
    );
\mcp1_dec_c1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c1[7]_i_4\,
      I1 => \^rx_66_enc\(21),
      I2 => \^rx_66_enc\(15),
      I3 => \^rx_66_enc\(19),
      I4 => \n_0_mcp1_dec_c1[7]_i_5\,
      O => \^o10\(7)
    );
\mcp1_dec_c1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7FFFFFFFFFFFF7E"
    )
    port map (
      I0 => \^rx_66_enc\(16),
      I1 => \n_0_mcp1_dec_c1[7]_i_6\,
      I2 => \^rx_66_enc\(17),
      I3 => \^rx_66_enc\(15),
      I4 => \n_0_mcp1_dec_c1[7]_i_7\,
      I5 => \n_0_mcp1_dec_c1[7]_i_8\,
      O => \n_0_mcp1_dec_c1[7]_i_3\
    );
\mcp1_dec_c1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410000000004000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c1[7]_i_9\,
      I1 => \^rx_66_enc\(19),
      I2 => \^rx_66_enc\(20),
      I3 => \^rx_66_enc\(18),
      I4 => \^rx_66_enc\(16),
      I5 => \^rx_66_enc\(17),
      O => \n_0_mcp1_dec_c1[7]_i_4\
    );
\mcp1_dec_c1[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
    port map (
      I0 => \^rx_66_enc\(16),
      I1 => I10(19),
      I2 => p_0_in64_in,
      I3 => p_2_in65_in,
      I4 => \^rx_66_enc\(20),
      I5 => \^rx_66_enc\(18),
      O => \n_0_mcp1_dec_c1[7]_i_5\
    );
\mcp1_dec_c1[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_2_in69_in,
      I1 => p_0_in68_in,
      I2 => I10(20),
      I3 => p_0_in1_in,
      I4 => p_0_in75_in,
      I5 => I10(22),
      O => \n_0_mcp1_dec_c1[7]_i_6\
    );
\mcp1_dec_c1[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in4_in,
      I1 => p_0_in78_in,
      I2 => I10(23),
      I3 => p_0_in1_in,
      I4 => p_0_in75_in,
      I5 => I10(22),
      O => \n_0_mcp1_dec_c1[7]_i_7\
    );
\mcp1_dec_c1[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in,
      I1 => p_0_in72_in,
      I2 => I10(21),
      I3 => p_2_in69_in,
      I4 => p_0_in68_in,
      I5 => I10(20),
      O => \n_0_mcp1_dec_c1[7]_i_8\
    );
\mcp1_dec_c1[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEBEBBE"
    )
    port map (
      I0 => \^rx_66_enc\(15),
      I1 => \^rx_66_enc\(20),
      I2 => I10(23),
      I3 => p_0_in78_in,
      I4 => p_0_in4_in,
      O => \n_0_mcp1_dec_c1[7]_i_9\
    );
\mcp1_dec_c2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008004"
    )
    port map (
      I0 => \^rx_66_enc\(26),
      I1 => \n_0_mcp1_dec_c2[1]_i_2\,
      I2 => \^rx_66_enc\(27),
      I3 => \^rx_66_enc\(25),
      I4 => \^rx_66_enc\(24),
      I5 => \^rx_66_enc\(23),
      O => O12(0)
    );
\mcp1_dec_c2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1080000000010000"
    )
    port map (
      I0 => \^rx_66_enc\(23),
      I1 => \^rx_66_enc\(24),
      I2 => \^rx_66_enc\(25),
      I3 => \^rx_66_enc\(27),
      I4 => \n_0_mcp1_dec_c2[1]_i_2\,
      I5 => \^rx_66_enc\(26),
      O => O12(1)
    );
\mcp1_dec_c2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41141441"
    )
    port map (
      I0 => \^rx_66_enc\(22),
      I1 => \^rx_66_enc\(27),
      I2 => I10(30),
      I3 => p_0_in99_in,
      I4 => p_0_in32_in,
      O => \n_0_mcp1_dec_c2[1]_i_2\
    );
\mcp1_dec_c2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1800000000000081"
    )
    port map (
      I0 => \^rx_66_enc\(23),
      I1 => \n_0_mcp1_dec_c2[2]_i_2\,
      I2 => \^rx_66_enc\(24),
      I3 => \^rx_66_enc\(22),
      I4 => \n_0_mcp1_dec_c2[2]_i_3\,
      I5 => \n_0_mcp1_dec_c2[2]_i_4\,
      O => \^o7\
    );
\mcp1_dec_c2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in20_in,
      I1 => p_0_in90_in,
      I2 => I10(27),
      I3 => p_0_in28_in,
      I4 => p_0_in96_in,
      I5 => I10(29),
      O => \n_0_mcp1_dec_c2[2]_i_2\
    );
\mcp1_dec_c2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in32_in,
      I1 => p_0_in99_in,
      I2 => I10(30),
      I3 => p_0_in28_in,
      I4 => p_0_in96_in,
      I5 => I10(29),
      O => \n_0_mcp1_dec_c2[2]_i_3\
    );
\mcp1_dec_c2[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in24_in,
      I1 => p_0_in93_in,
      I2 => I10(28),
      I3 => p_0_in20_in,
      I4 => p_0_in90_in,
      I5 => I10(27),
      O => \n_0_mcp1_dec_c2[2]_i_4\
    );
\mcp1_dec_c2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAEA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c2[4]_i_2\,
      I1 => \^rx_66_enc\(27),
      I2 => \^rx_66_enc\(28),
      I3 => \n_0_mcp1_dec_c2[3]_i_2\,
      I4 => \^rx_66_enc\(26),
      I5 => \^rx_66_enc\(25),
      O => O12(2)
    );
\mcp1_dec_c2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF96"
    )
    port map (
      I0 => p_0_in8_in,
      I1 => p_0_in81_in,
      I2 => I10(24),
      I3 => \n_0_mcp1_dec_c2[3]_i_3\,
      O => \n_0_mcp1_dec_c2[3]_i_2\
    );
\mcp1_dec_c2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => p_0_in16_in,
      I1 => p_0_in87_in,
      I2 => I10(26),
      I3 => p_0_in12_in,
      I4 => p_0_in84_in,
      I5 => I10(25),
      O => \n_0_mcp1_dec_c2[3]_i_3\
    );
\mcp1_dec_c2[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_mcp1_dec_c2[4]_i_2\,
      I1 => \n_0_mcp1_dec_c2[7]_i_3\,
      O => O12(3)
    );
\mcp1_dec_c2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1441000000004114"
    )
    port map (
      I0 => \n_0_mcp1_dec_c2[5]_i_3\,
      I1 => p_0_in16_in,
      I2 => p_0_in87_in,
      I3 => I10(26),
      I4 => \n_0_mcp1_dec_c2[2]_i_2\,
      I5 => \^rx_66_enc\(23),
      O => \n_0_mcp1_dec_c2[4]_i_2\
    );
\mcp1_dec_c2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAABAABAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c2[5]_i_2\,
      I1 => \n_0_mcp1_dec_c2[5]_i_3\,
      I2 => \^rx_66_enc\(23),
      I3 => \^rx_66_enc\(24),
      I4 => \^rx_66_enc\(27),
      I5 => \^rx_66_enc\(25),
      O => O12(4)
    );
\mcp1_dec_c2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008000000000000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c2[1]_i_2\,
      I1 => \^rx_66_enc\(27),
      I2 => \^rx_66_enc\(24),
      I3 => \^rx_66_enc\(23),
      I4 => \^rx_66_enc\(26),
      I5 => \^rx_66_enc\(25),
      O => \n_0_mcp1_dec_c2[5]_i_2\
    );
\mcp1_dec_c2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFF9FFF9F9FFF"
    )
    port map (
      I0 => \^rx_66_enc\(26),
      I1 => \^rx_66_enc\(25),
      I2 => \n_0_mcp1_dec_c2[2]_i_3\,
      I3 => p_0_in8_in,
      I4 => p_0_in81_in,
      I5 => I10(24),
      O => \n_0_mcp1_dec_c2[5]_i_3\
    );
\mcp1_dec_c2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
    port map (
      I0 => \n_0_mcp1_dec_c2[7]_i_3\,
      I1 => \^rx_66_enc\(25),
      I2 => \^rx_66_enc\(26),
      I3 => \n_0_mcp1_dec_c2[6]_i_2\,
      I4 => \^rx_66_enc\(27),
      I5 => \n_0_mcp1_dec_c2[6]_i_3\,
      O => O12(5)
    );
\mcp1_dec_c2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FFFF96FF9696FF"
    )
    port map (
      I0 => p_0_in16_in,
      I1 => p_0_in87_in,
      I2 => I10(26),
      I3 => p_0_in12_in,
      I4 => p_0_in84_in,
      I5 => I10(25),
      O => \n_0_mcp1_dec_c2[6]_i_2\
    );
\mcp1_dec_c2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => p_0_in32_in,
      I1 => p_0_in99_in,
      I2 => I10(30),
      I3 => p_0_in8_in,
      I4 => p_0_in81_in,
      I5 => I10(24),
      O => \n_0_mcp1_dec_c2[6]_i_3\
    );
\mcp1_dec_c2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1,
      I1 => \^o7\,
      O => O13(0)
    );
\mcp1_dec_c2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c2[7]_i_3\,
      I1 => \^rx_66_enc\(22),
      I2 => \^rx_66_enc\(28),
      I3 => \^rx_66_enc\(26),
      I4 => \n_0_mcp1_dec_c2[7]_i_4\,
      O => O12(6)
    );
\mcp1_dec_c2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820000000008000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c2[1]_i_2\,
      I1 => \^rx_66_enc\(26),
      I2 => \^rx_66_enc\(27),
      I3 => \^rx_66_enc\(25),
      I4 => \^rx_66_enc\(24),
      I5 => \^rx_66_enc\(23),
      O => \n_0_mcp1_dec_c2[7]_i_3\
    );
\mcp1_dec_c2[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
    port map (
      I0 => \^rx_66_enc\(23),
      I1 => I10(26),
      I2 => p_0_in87_in,
      I3 => p_0_in16_in,
      I4 => \^rx_66_enc\(27),
      I5 => \^rx_66_enc\(25),
      O => \n_0_mcp1_dec_c2[7]_i_4\
    );
\mcp1_dec_c3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008100"
    )
    port map (
      I0 => \^rx_66_enc\(34),
      I1 => \^rx_66_enc\(33),
      I2 => \^rx_66_enc\(32),
      I3 => \n_0_mcp1_dec_c3[5]_i_3\,
      I4 => \^rx_66_enc\(31),
      I5 => \^rx_66_enc\(30),
      O => O14(0)
    );
\mcp1_dec_c3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000008004"
    )
    port map (
      I0 => \^rx_66_enc\(33),
      I1 => \n_0_mcp1_dec_c3[5]_i_3\,
      I2 => \^rx_66_enc\(32),
      I3 => \^rx_66_enc\(34),
      I4 => \^rx_66_enc\(31),
      I5 => \^rx_66_enc\(30),
      O => O14(1)
    );
\mcp1_dec_c3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1800000000000081"
    )
    port map (
      I0 => \^rx_66_enc\(30),
      I1 => \n_0_mcp1_dec_c3[2]_i_2\,
      I2 => \^rx_66_enc\(31),
      I3 => \^rx_66_enc\(29),
      I4 => \n_0_mcp1_dec_c3[2]_i_3\,
      I5 => \n_0_mcp1_dec_c3[2]_i_4\,
      O => \^o3\
    );
\mcp1_dec_c3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in48_in,
      I1 => p_0_in111_in,
      I2 => I10(34),
      I3 => p_0_in56_in,
      I4 => p_0_in117_in,
      I5 => I10(36),
      O => \n_0_mcp1_dec_c3[2]_i_2\
    );
\mcp1_dec_c3[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in60_in,
      I1 => p_0_in120_in,
      I2 => I10(37),
      I3 => p_0_in56_in,
      I4 => p_0_in117_in,
      I5 => I10(36),
      O => \n_0_mcp1_dec_c3[2]_i_3\
    );
\mcp1_dec_c3[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in48_in,
      I1 => p_0_in111_in,
      I2 => I10(34),
      I3 => p_0_in52_in,
      I4 => p_0_in114_in,
      I5 => I10(35),
      O => \n_0_mcp1_dec_c3[2]_i_4\
    );
\mcp1_dec_c3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c3[4]_i_2\,
      I1 => \^rx_66_enc\(34),
      I2 => \^rx_66_enc\(35),
      I3 => \n_0_mcp1_dec_c3[3]_i_2\,
      I4 => \^rx_66_enc\(33),
      I5 => \^rx_66_enc\(32),
      O => O14(2)
    );
\mcp1_dec_c3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
    port map (
      I0 => p_0_in36_in,
      I1 => p_0_in102_in,
      I2 => I10(31),
      I3 => \n_0_mcp1_dec_c3[3]_i_3\,
      O => \n_0_mcp1_dec_c3[3]_i_2\
    );
\mcp1_dec_c3[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => p_0_in44_in,
      I1 => p_0_in108_in,
      I2 => I10(33),
      I3 => p_0_in40_in,
      I4 => p_0_in105_in,
      I5 => I10(32),
      O => \n_0_mcp1_dec_c3[3]_i_3\
    );
\mcp1_dec_c3[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_mcp1_dec_c3[4]_i_2\,
      I1 => \n_0_mcp1_dec_c3[7]_i_3\,
      O => O14(3)
    );
\mcp1_dec_c3[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01104004"
    )
    port map (
      I0 => \n_0_mcp1_dec_c3[5]_i_5\,
      I1 => \^rx_66_enc\(31),
      I2 => \^rx_66_enc\(34),
      I3 => \^rx_66_enc\(32),
      I4 => \^rx_66_enc\(30),
      O => \n_0_mcp1_dec_c3[4]_i_2\
    );
\mcp1_dec_c3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01400000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c3[5]_i_2\,
      I1 => \^rx_66_enc\(30),
      I2 => \^rx_66_enc\(31),
      I3 => \^rx_66_enc\(34),
      I4 => \n_0_mcp1_dec_c3[5]_i_3\,
      I5 => \n_0_mcp1_dec_c3[5]_i_4\,
      O => O14(4)
    );
\mcp1_dec_c3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => p_0_in48_in,
      I1 => p_0_in111_in,
      I2 => I10(34),
      I3 => p_0_in52_in,
      I4 => p_0_in114_in,
      I5 => I10(35),
      O => \n_0_mcp1_dec_c3[5]_i_2\
    );
\mcp1_dec_c3[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69000069"
    )
    port map (
      I0 => p_0_in36_in,
      I1 => p_0_in102_in,
      I2 => I10(31),
      I3 => \^rx_66_enc\(34),
      I4 => \^rx_66_enc\(35),
      O => \n_0_mcp1_dec_c3[5]_i_3\
    );
\mcp1_dec_c3[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000610"
    )
    port map (
      I0 => \^rx_66_enc\(32),
      I1 => \^rx_66_enc\(34),
      I2 => \^rx_66_enc\(31),
      I3 => \^rx_66_enc\(30),
      I4 => \n_0_mcp1_dec_c3[5]_i_5\,
      O => \n_0_mcp1_dec_c3[5]_i_4\
    );
\mcp1_dec_c3[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFF9FFF9F9FFF"
    )
    port map (
      I0 => \^rx_66_enc\(32),
      I1 => \^rx_66_enc\(33),
      I2 => \n_0_mcp1_dec_c3[2]_i_3\,
      I3 => p_0_in36_in,
      I4 => p_0_in102_in,
      I5 => I10(31),
      O => \n_0_mcp1_dec_c3[5]_i_5\
    );
\mcp1_dec_c3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c3[7]_i_3\,
      I1 => \n_0_mcp1_dec_c3[6]_i_2\,
      I2 => \n_0_mcp1_dec_c3[6]_i_3\,
      I3 => \^rx_66_enc\(33),
      I4 => \^rx_66_enc\(30),
      I5 => \^rx_66_enc\(31),
      O => O14(5)
    );
\mcp1_dec_c3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => p_0_in60_in,
      I1 => p_0_in120_in,
      I2 => I10(37),
      I3 => p_0_in36_in,
      I4 => p_0_in102_in,
      I5 => I10(31),
      O => \n_0_mcp1_dec_c3[6]_i_2\
    );
\mcp1_dec_c3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096960096000096"
    )
    port map (
      I0 => p_0_in48_in,
      I1 => p_0_in111_in,
      I2 => I10(34),
      I3 => p_0_in56_in,
      I4 => p_0_in117_in,
      I5 => I10(36),
      O => \n_0_mcp1_dec_c3[6]_i_3\
    );
\mcp1_dec_c3[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1,
      I1 => \^o3\,
      O => O15(0)
    );
\mcp1_dec_c3[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c3[7]_i_3\,
      I1 => \^rx_66_enc\(29),
      I2 => \^rx_66_enc\(35),
      I3 => \^rx_66_enc\(33),
      I4 => \n_0_mcp1_dec_c3[7]_i_4\,
      O => O14(6)
    );
\mcp1_dec_c3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800008020000000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c3[5]_i_3\,
      I1 => \^rx_66_enc\(32),
      I2 => \^rx_66_enc\(34),
      I3 => \^rx_66_enc\(31),
      I4 => \^rx_66_enc\(30),
      I5 => \^rx_66_enc\(33),
      O => \n_0_mcp1_dec_c3[7]_i_3\
    );
\mcp1_dec_c3[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
    port map (
      I0 => \^rx_66_enc\(30),
      I1 => I10(33),
      I2 => p_0_in108_in,
      I3 => p_0_in44_in,
      I4 => \^rx_66_enc\(34),
      I5 => \^rx_66_enc\(32),
      O => \n_0_mcp1_dec_c3[7]_i_4\
    );
\mcp1_dec_c4[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000001"
    )
    port map (
      I0 => \^rx_66_enc\(36),
      I1 => \^rx_66_enc\(42),
      I2 => \^rx_66_enc\(40),
      I3 => \n_0_mcp1_dec_c4[0]_i_2\,
      I4 => \^rx_66_enc\(39),
      I5 => \^rx_66_enc\(41),
      O => \^o16\(0)
    );
\mcp1_dec_c4[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696FF96FFFF96"
    )
    port map (
      I0 => p_0_in72_in,
      I1 => \n_0_mcp1_descr_reg_reg[0]\,
      I2 => I10(40),
      I3 => p_0_in68_in,
      I4 => p_0_in126_in,
      I5 => I10(39),
      O => \n_0_mcp1_dec_c4[0]_i_2\
    );
\mcp1_dec_c4[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_mcp1_dec_c4[1]_i_2\,
      I1 => \^o16\(0),
      O => \^o16\(1)
    );
\mcp1_dec_c4[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => \^rx_66_enc\(39),
      I1 => \^rx_66_enc\(40),
      I2 => \^rx_66_enc\(41),
      I3 => \^rx_66_enc\(42),
      I4 => \n_0_mcp1_dec_c4[1]_i_3\,
      I5 => \^rx_66_enc\(36),
      O => \n_0_mcp1_dec_c4[1]_i_2\
    );
\mcp1_dec_c4[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
    port map (
      I0 => p_0_in72_in,
      I1 => \n_0_mcp1_descr_reg_reg[0]\,
      I2 => I10(40),
      I3 => p_0_in68_in,
      I4 => p_0_in126_in,
      I5 => I10(39),
      O => \n_0_mcp1_dec_c4[1]_i_3\
    );
\mcp1_dec_c4[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_mcp1_dec_c4[7]_i_3\,
      O => \^o16\(2)
    );
\mcp1_dec_c4[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAEA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c4[4]_i_2\,
      I1 => \^rx_66_enc\(41),
      I2 => \^rx_66_enc\(42),
      I3 => \n_0_mcp1_dec_c4[3]_i_2\,
      I4 => \^rx_66_enc\(39),
      I5 => \^rx_66_enc\(40),
      O => \^o16\(3)
    );
\mcp1_dec_c4[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFBFBBF"
    )
    port map (
      I0 => \^rx_66_enc\(36),
      I1 => \^rx_66_enc\(37),
      I2 => I10(40),
      I3 => \n_0_mcp1_descr_reg_reg[0]\,
      I4 => p_0_in72_in,
      O => \n_0_mcp1_dec_c4[3]_i_2\
    );
\mcp1_dec_c4[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_mcp1_dec_c4[4]_i_2\,
      I1 => \n_0_mcp1_dec_c4[7]_i_4\,
      O => \^o16\(4)
    );
\mcp1_dec_c4[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000008000"
    )
    port map (
      I0 => \^rx_66_enc\(36),
      I1 => \n_0_mcp1_dec_c4[7]_i_7\,
      I2 => \n_0_mcp1_dec_c4[5]_i_3\,
      I3 => \^rx_66_enc\(38),
      I4 => \n_0_mcp1_dec_c4[7]_i_6\,
      I5 => \^rx_66_enc\(37),
      O => \n_0_mcp1_dec_c4[4]_i_2\
    );
\mcp1_dec_c4[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800003808000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c4[5]_i_2\,
      I1 => \^rx_66_enc\(36),
      I2 => \n_0_mcp1_dec_c4[5]_i_3\,
      I3 => \^rx_66_enc\(39),
      I4 => \^rx_66_enc\(40),
      I5 => \n_0_mcp1_dec_c4[5]_i_4\,
      O => \^o16\(5)
    );
\mcp1_dec_c4[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000288228824114"
    )
    port map (
      I0 => \^rx_66_enc\(37),
      I1 => I10(40),
      I2 => \n_0_mcp1_descr_reg_reg[0]\,
      I3 => p_0_in72_in,
      I4 => \^rx_66_enc\(41),
      I5 => \^rx_66_enc\(39),
      O => \n_0_mcp1_dec_c4[5]_i_2\
    );
\mcp1_dec_c4[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in84_in,
      I1 => I10(5),
      I2 => I10(44),
      I3 => p_0_in81_in,
      I4 => I10(4),
      I5 => I10(43),
      O => \n_0_mcp1_dec_c4[5]_i_3\
    );
\mcp1_dec_c4[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDBDBBD"
    )
    port map (
      I0 => \^rx_66_enc\(41),
      I1 => \^rx_66_enc\(37),
      I2 => I10(40),
      I3 => \n_0_mcp1_descr_reg_reg[0]\,
      I4 => p_0_in72_in,
      O => \n_0_mcp1_dec_c4[5]_i_4\
    );
\mcp1_dec_c4[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c4[7]_i_4\,
      I1 => \^rx_66_enc\(42),
      I2 => \^rx_66_enc\(41),
      I3 => \n_0_mcp1_dec_c4[6]_i_2\,
      I4 => \n_0_mcp1_dec_c4[6]_i_3\,
      I5 => \^rx_66_enc\(40),
      O => \^o16\(6)
    );
\mcp1_dec_c4[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FFFF96FF9696FF"
    )
    port map (
      I0 => p_0_in72_in,
      I1 => \n_0_mcp1_descr_reg_reg[0]\,
      I2 => I10(40),
      I3 => p_0_in68_in,
      I4 => p_0_in126_in,
      I5 => I10(39),
      O => \n_0_mcp1_dec_c4[6]_i_2\
    );
\mcp1_dec_c4[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
    port map (
      I0 => p_0_in75_in,
      I1 => I10(2),
      I2 => I10(41),
      I3 => p_0_in64_in,
      I4 => p_0_in123_in,
      I5 => I10(38),
      O => \n_0_mcp1_dec_c4[6]_i_3\
    );
\mcp1_dec_c4[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I1,
      I1 => \n_0_mcp1_dec_c4[7]_i_3\,
      O => O17(0)
    );
\mcp1_dec_c4[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c4[7]_i_4\,
      I1 => \^rx_66_enc\(42),
      I2 => \^rx_66_enc\(36),
      I3 => \^rx_66_enc\(40),
      I4 => \n_0_mcp1_dec_c4[7]_i_5\,
      O => \^o16\(7)
    );
\mcp1_dec_c4[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDFFFFFFFFFFFF7E"
    )
    port map (
      I0 => \^rx_66_enc\(38),
      I1 => \^rx_66_enc\(37),
      I2 => \n_0_mcp1_dec_c4[7]_i_6\,
      I3 => \n_0_mcp1_dec_c4[7]_i_7\,
      I4 => \n_0_mcp1_dec_c4[5]_i_3\,
      I5 => \^rx_66_enc\(36),
      O => \n_0_mcp1_dec_c4[7]_i_3\
    );
\mcp1_dec_c4[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A800000000A000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c4[7]_i_8\,
      I1 => \^rx_66_enc\(40),
      I2 => \^rx_66_enc\(41),
      I3 => \^rx_66_enc\(39),
      I4 => \^rx_66_enc\(37),
      I5 => \^rx_66_enc\(38),
      O => \n_0_mcp1_dec_c4[7]_i_4\
    );
\mcp1_dec_c4[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
    port map (
      I0 => \^rx_66_enc\(37),
      I1 => I10(40),
      I2 => \n_0_mcp1_descr_reg_reg[0]\,
      I3 => p_0_in72_in,
      I4 => \^rx_66_enc\(41),
      I5 => \^rx_66_enc\(39),
      O => \n_0_mcp1_dec_c4[7]_i_5\
    );
\mcp1_dec_c4[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in75_in,
      I1 => I10(2),
      I2 => I10(41),
      I3 => p_0_in81_in,
      I4 => I10(4),
      I5 => I10(43),
      O => \n_0_mcp1_dec_c4[7]_i_6\
    );
\mcp1_dec_c4[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in78_in,
      I1 => I10(3),
      I2 => I10(42),
      I3 => p_0_in75_in,
      I4 => I10(2),
      I5 => I10(41),
      O => \n_0_mcp1_dec_c4[7]_i_7\
    );
\mcp1_dec_c4[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
    port map (
      I0 => \^rx_66_enc\(39),
      I1 => \^rx_66_enc\(40),
      I2 => \^rx_66_enc\(42),
      I3 => \^rx_66_enc\(41),
      I4 => \^rx_66_enc\(36),
      O => \n_0_mcp1_dec_c4[7]_i_8\
    );
\mcp1_dec_c5[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000001"
    )
    port map (
      I0 => \n_0_mcp1_dec_c5[0]_i_2\,
      I1 => \^rx_66_enc\(47),
      I2 => \^rx_66_enc\(45),
      I3 => \^rx_66_enc\(44),
      I4 => \^rx_66_enc\(46),
      I5 => \^rx_66_enc\(48),
      O => \^o18\(0)
    );
\mcp1_dec_c5[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEBEBBE"
    )
    port map (
      I0 => \^rx_66_enc\(43),
      I1 => \^rx_66_enc\(48),
      I2 => I10(51),
      I3 => I10(12),
      I4 => p_0_in105_in,
      O => \n_0_mcp1_dec_c5[0]_i_2\
    );
\mcp1_dec_c5[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_mcp1_dec_c5[1]_i_2\,
      I1 => \^o18\(0),
      O => \^o18\(1)
    );
\mcp1_dec_c5[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c5[5]_i_4\,
      I1 => \^rx_66_enc\(48),
      I2 => \^rx_66_enc\(44),
      I3 => \^rx_66_enc\(45),
      I4 => \^rx_66_enc\(43),
      I5 => \^rx_66_enc\(49),
      O => \n_0_mcp1_dec_c5[1]_i_2\
    );
\mcp1_dec_c5[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_mcp1_dec_c5[7]_i_3\,
      O => \^o18\(2)
    );
\mcp1_dec_c5[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAEA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c5[4]_i_2\,
      I1 => \^rx_66_enc\(48),
      I2 => \^rx_66_enc\(49),
      I3 => \n_0_mcp1_dec_c5[3]_i_2\,
      I4 => \^rx_66_enc\(46),
      I5 => \^rx_66_enc\(47),
      O => \^o18\(3)
    );
\mcp1_dec_c5[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FFFFFF"
    )
    port map (
      I0 => p_0_in87_in,
      I1 => I10(6),
      I2 => I10(45),
      I3 => \^rx_66_enc\(44),
      I4 => \^rx_66_enc\(45),
      O => \n_0_mcp1_dec_c5[3]_i_2\
    );
\mcp1_dec_c5[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_mcp1_dec_c5[4]_i_2\,
      I1 => \n_0_mcp1_dec_c5[7]_i_4\,
      O => \^o18\(4)
    );
\mcp1_dec_c5[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000008000"
    )
    port map (
      I0 => \^rx_66_enc\(43),
      I1 => \n_0_mcp1_dec_c5[7]_i_7\,
      I2 => \n_0_mcp1_dec_c5[7]_i_8\,
      I3 => \^rx_66_enc\(45),
      I4 => \n_0_mcp1_dec_c5[7]_i_6\,
      I5 => \^rx_66_enc\(44),
      O => \n_0_mcp1_dec_c5[4]_i_2\
    );
\mcp1_dec_c5[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAABAABAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c5[5]_i_2\,
      I1 => \n_0_mcp1_dec_c5[5]_i_3\,
      I2 => \^rx_66_enc\(44),
      I3 => \^rx_66_enc\(45),
      I4 => \^rx_66_enc\(48),
      I5 => \^rx_66_enc\(46),
      O => \^o18\(5)
    );
\mcp1_dec_c5[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000020"
    )
    port map (
      I0 => \^rx_66_enc\(49),
      I1 => \^rx_66_enc\(43),
      I2 => \^rx_66_enc\(48),
      I3 => \^rx_66_enc\(45),
      I4 => \^rx_66_enc\(44),
      I5 => \n_0_mcp1_dec_c5[5]_i_4\,
      O => \n_0_mcp1_dec_c5[5]_i_2\
    );
\mcp1_dec_c5[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6969FFFFFFFFFF"
    )
    port map (
      I0 => p_0_in87_in,
      I1 => I10(6),
      I2 => I10(45),
      I3 => \^rx_66_enc\(47),
      I4 => \^rx_66_enc\(46),
      I5 => \n_0_mcp1_dec_c5[7]_i_8\,
      O => \n_0_mcp1_dec_c5[5]_i_3\
    );
\mcp1_dec_c5[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => p_0_in99_in,
      I1 => I10(10),
      I2 => I10(49),
      I3 => p_0_in96_in,
      I4 => I10(9),
      I5 => I10(48),
      O => \n_0_mcp1_dec_c5[5]_i_4\
    );
\mcp1_dec_c5[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
    port map (
      I0 => \n_0_mcp1_dec_c5[7]_i_4\,
      I1 => \^rx_66_enc\(46),
      I2 => \^rx_66_enc\(47),
      I3 => \n_0_mcp1_dec_c5[6]_i_2\,
      I4 => \^rx_66_enc\(48),
      I5 => \n_0_mcp1_dec_c5[6]_i_3\,
      O => \^o18\(6)
    );
\mcp1_dec_c5[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FFFF96FF9696FF"
    )
    port map (
      I0 => p_0_in93_in,
      I1 => I10(8),
      I2 => I10(47),
      I3 => p_0_in90_in,
      I4 => I10(7),
      I5 => I10(46),
      O => \n_0_mcp1_dec_c5[6]_i_2\
    );
\mcp1_dec_c5[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => p_0_in105_in,
      I1 => I10(12),
      I2 => I10(51),
      I3 => p_0_in87_in,
      I4 => I10(6),
      I5 => I10(45),
      O => \n_0_mcp1_dec_c5[6]_i_3\
    );
\mcp1_dec_c5[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I1,
      I1 => \n_0_mcp1_dec_c5[7]_i_3\,
      O => O19(0)
    );
\mcp1_dec_c5[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c5[7]_i_4\,
      I1 => \^rx_66_enc\(43),
      I2 => \^rx_66_enc\(49),
      I3 => \^rx_66_enc\(47),
      I4 => \n_0_mcp1_dec_c5[7]_i_5\,
      O => \^o18\(7)
    );
\mcp1_dec_c5[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDFFFFFFFFFFFF7E"
    )
    port map (
      I0 => \^rx_66_enc\(45),
      I1 => \^rx_66_enc\(44),
      I2 => \n_0_mcp1_dec_c5[7]_i_6\,
      I3 => \n_0_mcp1_dec_c5[7]_i_7\,
      I4 => \n_0_mcp1_dec_c5[7]_i_8\,
      I5 => \^rx_66_enc\(43),
      O => \n_0_mcp1_dec_c5[7]_i_3\
    );
\mcp1_dec_c5[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410000000004000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c5[0]_i_2\,
      I1 => \^rx_66_enc\(46),
      I2 => \^rx_66_enc\(48),
      I3 => \^rx_66_enc\(47),
      I4 => \^rx_66_enc\(45),
      I5 => \^rx_66_enc\(44),
      O => \n_0_mcp1_dec_c5[7]_i_4\
    );
\mcp1_dec_c5[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
    port map (
      I0 => \^rx_66_enc\(44),
      I1 => I10(47),
      I2 => I10(8),
      I3 => p_0_in93_in,
      I4 => \^rx_66_enc\(48),
      I5 => \^rx_66_enc\(46),
      O => \n_0_mcp1_dec_c5[7]_i_5\
    );
\mcp1_dec_c5[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in96_in,
      I1 => I10(9),
      I2 => I10(48),
      I3 => p_0_in102_in,
      I4 => I10(11),
      I5 => I10(50),
      O => \n_0_mcp1_dec_c5[7]_i_6\
    );
\mcp1_dec_c5[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in99_in,
      I1 => I10(10),
      I2 => I10(49),
      I3 => p_0_in96_in,
      I4 => I10(9),
      I5 => I10(48),
      O => \n_0_mcp1_dec_c5[7]_i_7\
    );
\mcp1_dec_c5[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in105_in,
      I1 => I10(12),
      I2 => I10(51),
      I3 => p_0_in102_in,
      I4 => I10(11),
      I5 => I10(50),
      O => \n_0_mcp1_dec_c5[7]_i_8\
    );
\mcp1_dec_c6[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000001"
    )
    port map (
      I0 => \^rx_66_enc\(52),
      I1 => \^rx_66_enc\(51),
      I2 => \^rx_66_enc\(55),
      I3 => \n_0_mcp1_dec_c6[0]_i_2\,
      I4 => \^rx_66_enc\(54),
      I5 => \^rx_66_enc\(53),
      O => \^o20\(0)
    );
\mcp1_dec_c6[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEBEBBE"
    )
    port map (
      I0 => \^rx_66_enc\(50),
      I1 => \^rx_66_enc\(55),
      I2 => I10(58),
      I3 => I10(19),
      I4 => p_0_in126_in,
      O => \n_0_mcp1_dec_c6[0]_i_2\
    );
\mcp1_dec_c6[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o20\(0),
      I1 => \n_0_mcp1_dec_c6[1]_i_2\,
      O => \^o20\(1)
    );
\mcp1_dec_c6[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c6[1]_i_3\,
      I1 => \^rx_66_enc\(55),
      I2 => \^rx_66_enc\(51),
      I3 => \^rx_66_enc\(52),
      I4 => \^rx_66_enc\(50),
      I5 => \^rx_66_enc\(56),
      O => \n_0_mcp1_dec_c6[1]_i_2\
    );
\mcp1_dec_c6[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => p_0_in120_in,
      I1 => I10(17),
      I2 => I10(56),
      I3 => p_0_in117_in,
      I4 => I10(16),
      I5 => I10(55),
      O => \n_0_mcp1_dec_c6[1]_i_3\
    );
\mcp1_dec_c6[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1800000000000081"
    )
    port map (
      I0 => \^rx_66_enc\(51),
      I1 => \n_0_mcp1_dec_c6[2]_i_2\,
      I2 => \^rx_66_enc\(52),
      I3 => \n_0_mcp1_dec_c6[2]_i_3\,
      I4 => \n_0_mcp1_dec_c6[2]_i_4\,
      I5 => \^rx_66_enc\(50),
      O => \^o20\(2)
    );
\mcp1_dec_c6[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in117_in,
      I1 => I10(16),
      I2 => I10(55),
      I3 => p_0_in123_in,
      I4 => I10(18),
      I5 => I10(57),
      O => \n_0_mcp1_dec_c6[2]_i_2\
    );
\mcp1_dec_c6[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in126_in,
      I1 => I10(19),
      I2 => I10(58),
      I3 => p_0_in123_in,
      I4 => I10(18),
      I5 => I10(57),
      O => \n_0_mcp1_dec_c6[2]_i_3\
    );
\mcp1_dec_c6[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_in120_in,
      I1 => I10(17),
      I2 => I10(56),
      I3 => p_0_in117_in,
      I4 => I10(16),
      I5 => I10(55),
      O => \n_0_mcp1_dec_c6[2]_i_4\
    );
\mcp1_dec_c6[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAEA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c6[4]_i_2\,
      I1 => \^rx_66_enc\(55),
      I2 => \^rx_66_enc\(56),
      I3 => \n_0_mcp1_dec_c6[3]_i_2\,
      I4 => \^rx_66_enc\(54),
      I5 => \^rx_66_enc\(53),
      O => \^o20\(3)
    );
\mcp1_dec_c6[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FFFFFF"
    )
    port map (
      I0 => p_0_in108_in,
      I1 => I10(13),
      I2 => I10(52),
      I3 => \^rx_66_enc\(51),
      I4 => \^rx_66_enc\(52),
      O => \n_0_mcp1_dec_c6[3]_i_2\
    );
\mcp1_dec_c6[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_mcp1_dec_c6[4]_i_2\,
      I1 => \n_0_mcp1_dec_c6[7]_i_3\,
      O => \^o20\(4)
    );
\mcp1_dec_c6[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1441000000004114"
    )
    port map (
      I0 => \n_0_mcp1_dec_c6[5]_i_2\,
      I1 => p_0_in114_in,
      I2 => I10(15),
      I3 => I10(54),
      I4 => \n_0_mcp1_dec_c6[2]_i_2\,
      I5 => \^rx_66_enc\(51),
      O => \n_0_mcp1_dec_c6[4]_i_2\
    );
\mcp1_dec_c6[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040410"
    )
    port map (
      I0 => \n_0_mcp1_dec_c6[5]_i_2\,
      I1 => \^rx_66_enc\(51),
      I2 => \^rx_66_enc\(52),
      I3 => \^rx_66_enc\(55),
      I4 => \^rx_66_enc\(53),
      I5 => \n_0_mcp1_dec_c6[5]_i_3\,
      O => \^o20\(5)
    );
\mcp1_dec_c6[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77D7DD7FFFFFFFF"
    )
    port map (
      I0 => \^rx_66_enc\(50),
      I1 => p_0_in120_in,
      I2 => I10(17),
      I3 => I10(56),
      I4 => \^rx_66_enc\(53),
      I5 => \n_0_mcp1_dec_c6[2]_i_3\,
      O => \n_0_mcp1_dec_c6[5]_i_2\
    );
\mcp1_dec_c6[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1004000000000000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c6[0]_i_2\,
      I1 => \^rx_66_enc\(55),
      I2 => \^rx_66_enc\(52),
      I3 => \^rx_66_enc\(51),
      I4 => \^rx_66_enc\(54),
      I5 => \^rx_66_enc\(53),
      O => \n_0_mcp1_dec_c6[5]_i_3\
    );
\mcp1_dec_c6[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c6[7]_i_3\,
      I1 => \n_0_mcp1_dec_c6[6]_i_2\,
      I2 => \^rx_66_enc\(50),
      I3 => \^rx_66_enc\(51),
      I4 => \^rx_66_enc\(52),
      O => \^o20\(6)
    );
\mcp1_dec_c6[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF69FFFF"
    )
    port map (
      I0 => I10(58),
      I1 => I10(19),
      I2 => p_0_in126_in,
      I3 => \^rx_66_enc\(55),
      I4 => \^rx_66_enc\(53),
      I5 => \^rx_66_enc\(54),
      O => \n_0_mcp1_dec_c6[6]_i_2\
    );
\mcp1_dec_c6[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1,
      I1 => \^o20\(2),
      O => O21(0)
    );
\mcp1_dec_c6[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c6[7]_i_3\,
      I1 => \^rx_66_enc\(56),
      I2 => \^rx_66_enc\(50),
      I3 => \^rx_66_enc\(54),
      I4 => \n_0_mcp1_dec_c6[7]_i_4\,
      O => \^o20\(7)
    );
\mcp1_dec_c6[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410000000004000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c6[0]_i_2\,
      I1 => \^rx_66_enc\(54),
      I2 => \^rx_66_enc\(55),
      I3 => \^rx_66_enc\(53),
      I4 => \^rx_66_enc\(52),
      I5 => \^rx_66_enc\(51),
      O => \n_0_mcp1_dec_c6[7]_i_3\
    );
\mcp1_dec_c6[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
    port map (
      I0 => \^rx_66_enc\(51),
      I1 => I10(54),
      I2 => I10(15),
      I3 => p_0_in114_in,
      I4 => \^rx_66_enc\(55),
      I5 => \^rx_66_enc\(53),
      O => \n_0_mcp1_dec_c6[7]_i_4\
    );
\mcp1_dec_c7[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000001"
    )
    port map (
      I0 => I18,
      I1 => \^rx_66_enc\(57),
      I2 => I4(4),
      I3 => I4(5),
      I4 => I4(3),
      I5 => I4(2),
      O => \^o22\(0)
    );
\mcp1_dec_c7[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o22\(0),
      I1 => \n_0_mcp1_dec_c7[1]_i_2\,
      O => \^o22\(1)
    );
\mcp1_dec_c7[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => I19,
      I1 => \^rx_66_enc\(57),
      I2 => I4(2),
      I3 => I4(3),
      I4 => I4(4),
      I5 => I4(5),
      O => \n_0_mcp1_dec_c7[1]_i_2\
    );
\mcp1_dec_c7[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1800000000000081"
    )
    port map (
      I0 => I4(0),
      I1 => I6,
      I2 => I4(1),
      I3 => I7,
      I4 => I8,
      I5 => \^rx_66_enc\(57),
      O => \^o4\
    );
\mcp1_dec_c7[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c7[3]_i_2\,
      I1 => I4(4),
      I2 => I4(5),
      I3 => \n_0_mcp1_dec_c7[3]_i_3\,
      I4 => I4(3),
      I5 => I4(2),
      O => \^o22\(2)
    );
\mcp1_dec_c7[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0280800280020280"
    )
    port map (
      I0 => \n_0_mcp1_dec_c7[5]_i_2\,
      I1 => I4(0),
      I2 => I6,
      I3 => I10(61),
      I4 => I10(22),
      I5 => I10(3),
      O => \n_0_mcp1_dec_c7[3]_i_2\
    );
\mcp1_dec_c7[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69000000"
    )
    port map (
      I0 => \n_0_mcp1_descr_reg_reg[0]\,
      I1 => I10(20),
      I2 => I10(59),
      I3 => I4(0),
      I4 => I4(1),
      O => \n_0_mcp1_dec_c7[3]_i_3\
    );
\mcp1_dec_c7[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14820000"
    )
    port map (
      I0 => I4(1),
      I1 => I4(2),
      I2 => I4(4),
      I3 => I4(0),
      I4 => \n_0_mcp1_dec_c7[5]_i_2\,
      I5 => \n_0_mcp1_dec_c7[7]_i_3\,
      O => \^o22\(3)
    );
\mcp1_dec_c7[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02240000"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      I2 => I4(4),
      I3 => I4(2),
      I4 => \n_0_mcp1_dec_c7[5]_i_2\,
      I5 => \n_0_mcp1_dec_c7[5]_i_3\,
      O => \^o22\(4)
    );
\mcp1_dec_c7[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096960000000000"
    )
    port map (
      I0 => \n_0_mcp1_descr_reg_reg[0]\,
      I1 => I10(20),
      I2 => I10(59),
      I3 => I4(3),
      I4 => I4(2),
      I5 => I7,
      O => \n_0_mcp1_dec_c7[5]_i_2\
    );
\mcp1_dec_c7[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000020"
    )
    port map (
      I0 => I4(5),
      I1 => \^rx_66_enc\(57),
      I2 => I4(4),
      I3 => I4(1),
      I4 => I4(0),
      I5 => I5,
      O => \n_0_mcp1_dec_c7[5]_i_3\
    );
\mcp1_dec_c7[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c7[7]_i_3\,
      I1 => I17,
      I2 => \^rx_66_enc\(57),
      I3 => I4(0),
      I4 => I4(1),
      O => \^o22\(5)
    );
\mcp1_dec_c7[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1,
      I1 => \^o4\,
      O => O24(0)
    );
\mcp1_dec_c7[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_dec_c7[7]_i_3\,
      I1 => I4(5),
      I2 => \^rx_66_enc\(57),
      I3 => I4(3),
      I4 => I16,
      O => \^o22\(6)
    );
\mcp1_dec_c7[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410000000004000"
    )
    port map (
      I0 => \n_0_mcp1_dec_c7[7]_i_5\,
      I1 => I4(3),
      I2 => I4(4),
      I3 => I4(2),
      I4 => I4(1),
      I5 => I4(0),
      O => \n_0_mcp1_dec_c7[7]_i_3\
    );
\mcp1_dec_c7[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEBEBBE"
    )
    port map (
      I0 => \^rx_66_enc\(57),
      I1 => I4(4),
      I2 => I10(65),
      I3 => I10(26),
      I4 => I10(7),
      O => \n_0_mcp1_dec_c7[7]_i_5\
    );
\mcp1_descr_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(65),
      Q => \n_0_mcp1_descr_reg_reg[0]\,
      R => I20(0)
    );
\mcp1_descr_reg_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(55),
      Q => p_0_in99_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(54),
      Q => p_0_in96_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(53),
      Q => p_0_in93_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(52),
      Q => p_0_in90_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(51),
      Q => p_0_in87_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(50),
      Q => p_0_in84_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(49),
      Q => p_0_in81_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(48),
      Q => p_0_in78_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(47),
      Q => p_0_in75_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(46),
      Q => p_0_in72_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(64),
      Q => p_0_in126_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(45),
      Q => p_0_in68_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(44),
      Q => p_0_in64_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(43),
      Q => p_0_in60_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(42),
      Q => p_0_in56_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(41),
      Q => p_0_in52_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(40),
      Q => p_0_in48_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(39),
      Q => p_0_in44_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(38),
      Q => p_0_in40_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(37),
      Q => p_0_in36_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(36),
      Q => p_0_in32_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(63),
      Q => p_0_in123_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(35),
      Q => p_0_in28_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(34),
      Q => p_0_in24_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(33),
      Q => p_0_in20_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(32),
      Q => p_0_in16_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(31),
      Q => p_0_in12_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(30),
      Q => p_0_in8_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(29),
      Q => p_0_in4_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(28),
      Q => p_0_in1_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(27),
      Q => p_0_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(26),
      Q => p_2_in69_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(62),
      Q => p_0_in120_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(25),
      Q => p_2_in65_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(24),
      Q => p_2_in61_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(23),
      Q => p_2_in57_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(22),
      Q => p_2_in53_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(21),
      Q => p_2_in49_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(20),
      Q => p_2_in45_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(19),
      Q => p_2_in41_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(18),
      Q => p_2_in37_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(17),
      Q => p_2_in33_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(16),
      Q => p_2_in29_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(61),
      Q => p_0_in117_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(15),
      Q => p_2_in25_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(14),
      Q => p_2_in21_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(13),
      Q => p_2_in17_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(12),
      Q => p_2_in13_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(11),
      Q => p_2_in9_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(10),
      Q => p_2_in5_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(9),
      Q => p_2_in2_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(8),
      Q => p_2_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(60),
      Q => p_0_in114_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(59),
      Q => p_0_in111_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(58),
      Q => p_0_in108_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(57),
      Q => p_0_in105_in,
      R => I20(0)
    );
\mcp1_descr_reg_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I10(56),
      Q => p_0_in102_in,
      R => I20(0)
    );
mcp1_err_block_count_inc_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => n_0_mcp1_err_block_count_inc_out_i_2,
      I1 => I1,
      I2 => I9,
      I3 => err_block_count_inc,
      O => O5
    );
mcp1_err_block_count_inc_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FFFFFF"
    )
    port map (
      I0 => \rx_pcs_test_i/mcp1_err_block_count_inc_out2\,
      I1 => \rx_pcs_test_i/mcp1_err_block_count_inc_out20_out\,
      I2 => O6,
      I3 => rx_test_mode_int,
      I4 => I11,
      I5 => I12,
      O => n_0_mcp1_err_block_count_inc_out_i_2
    );
mcp1_ignore_next_mismatch_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101001"
    )
    port map (
      I0 => I4(0),
      I1 => \^rx_66_enc\(57),
      I2 => I10(61),
      I3 => I10(22),
      I4 => I10(3),
      O => n_0_mcp1_ignore_next_mismatch_i_13
    );
mcp1_ignore_next_mismatch_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001011001101001"
    )
    port map (
      I0 => \^rx_66_enc\(54),
      I1 => \^rx_66_enc\(55),
      I2 => I10(58),
      I3 => I14,
      I4 => I10(19),
      I5 => p_0_in126_in,
      O => n_0_mcp1_ignore_next_mismatch_i_14
    );
mcp1_ignore_next_mismatch_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000069"
    )
    port map (
      I0 => p_0_in114_in,
      I1 => I10(15),
      I2 => I10(54),
      I3 => \^rx_66_enc\(51),
      I4 => \^rx_66_enc\(53),
      O => n_0_mcp1_ignore_next_mismatch_i_15
    );
mcp1_ignore_next_mismatch_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000069"
    )
    port map (
      I0 => p_0_in105_in,
      I1 => I10(12),
      I2 => I10(51),
      I3 => \^rx_66_enc\(48),
      I4 => \^rx_66_enc\(50),
      O => n_0_mcp1_ignore_next_mismatch_i_16
    );
mcp1_ignore_next_mismatch_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080880"
    )
    port map (
      I0 => I4(0),
      I1 => \^rx_66_enc\(57),
      I2 => I10(61),
      I3 => I10(22),
      I4 => I10(3),
      O => n_0_mcp1_ignore_next_mismatch_i_18
    );
mcp1_ignore_next_mismatch_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996000000000000"
    )
    port map (
      I0 => I10(58),
      I1 => I14,
      I2 => I10(19),
      I3 => p_0_in126_in,
      I4 => \^rx_66_enc\(54),
      I5 => \^rx_66_enc\(55),
      O => n_0_mcp1_ignore_next_mismatch_i_19
    );
mcp1_ignore_next_mismatch_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \rx_pcs_test_i/mcp1_err_block_count_inc_out20_out\,
      I1 => rx_test_mode_int,
      I2 => I11,
      I3 => O6,
      I4 => \rx_pcs_test_i/mcp1_err_block_count_inc_out2\,
      O => O23
    );
mcp1_ignore_next_mismatch_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
    port map (
      I0 => p_0_in114_in,
      I1 => I10(15),
      I2 => I10(54),
      I3 => \^rx_66_enc\(51),
      I4 => \^rx_66_enc\(53),
      O => n_0_mcp1_ignore_next_mismatch_i_20
    );
mcp1_ignore_next_mismatch_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
    port map (
      I0 => p_0_in105_in,
      I1 => I10(12),
      I2 => I10(51),
      I3 => \^rx_66_enc\(48),
      I4 => \^rx_66_enc\(50),
      O => n_0_mcp1_ignore_next_mismatch_i_21
    );
mcp1_ignore_next_mismatch_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101001"
    )
    port map (
      I0 => \^rx_66_enc\(46),
      I1 => \^rx_66_enc\(45),
      I2 => I10(49),
      I3 => I10(10),
      I4 => p_0_in99_in,
      O => n_0_mcp1_ignore_next_mismatch_i_23
    );
mcp1_ignore_next_mismatch_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001441"
    )
    port map (
      I0 => \^rx_66_enc\(43),
      I1 => I10(44),
      I2 => I10(5),
      I3 => p_0_in84_in,
      I4 => \^rx_66_enc\(44),
      O => n_0_mcp1_ignore_next_mismatch_i_24
    );
mcp1_ignore_next_mismatch_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000069"
    )
    port map (
      I0 => p_0_in78_in,
      I1 => I10(3),
      I2 => I10(42),
      I3 => \^rx_66_enc\(39),
      I4 => \^rx_66_enc\(41),
      O => n_0_mcp1_ignore_next_mismatch_i_25
    );
mcp1_ignore_next_mismatch_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101001"
    )
    port map (
      I0 => \^rx_66_enc\(37),
      I1 => \^rx_66_enc\(36),
      I2 => I10(40),
      I3 => \n_0_mcp1_descr_reg_reg[0]\,
      I4 => p_0_in72_in,
      O => n_0_mcp1_ignore_next_mismatch_i_26
    );
mcp1_ignore_next_mismatch_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080880"
    )
    port map (
      I0 => \^rx_66_enc\(46),
      I1 => \^rx_66_enc\(45),
      I2 => I10(49),
      I3 => I10(10),
      I4 => p_0_in99_in,
      O => n_0_mcp1_ignore_next_mismatch_i_29
    );
mcp1_ignore_next_mismatch_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82280000"
    )
    port map (
      I0 => \^rx_66_enc\(43),
      I1 => I10(44),
      I2 => I10(5),
      I3 => p_0_in84_in,
      I4 => \^rx_66_enc\(44),
      O => n_0_mcp1_ignore_next_mismatch_i_30
    );
mcp1_ignore_next_mismatch_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
    port map (
      I0 => p_0_in78_in,
      I1 => I10(3),
      I2 => I10(42),
      I3 => \^rx_66_enc\(39),
      I4 => \^rx_66_enc\(41),
      O => n_0_mcp1_ignore_next_mismatch_i_31
    );
mcp1_ignore_next_mismatch_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080880"
    )
    port map (
      I0 => \^rx_66_enc\(37),
      I1 => \^rx_66_enc\(36),
      I2 => I10(40),
      I3 => \n_0_mcp1_descr_reg_reg[0]\,
      I4 => p_0_in72_in,
      O => n_0_mcp1_ignore_next_mismatch_i_32
    );
mcp1_ignore_next_mismatch_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101001"
    )
    port map (
      I0 => \^rx_66_enc\(34),
      I1 => \^rx_66_enc\(33),
      I2 => I10(37),
      I3 => p_0_in120_in,
      I4 => p_0_in60_in,
      O => n_0_mcp1_ignore_next_mismatch_i_34
    );
mcp1_ignore_next_mismatch_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000069"
    )
    port map (
      I0 => p_0_in44_in,
      I1 => p_0_in108_in,
      I2 => I10(33),
      I3 => \^rx_66_enc\(30),
      I4 => \^rx_66_enc\(32),
      O => n_0_mcp1_ignore_next_mismatch_i_35
    );
mcp1_ignore_next_mismatch_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000069"
    )
    port map (
      I0 => p_0_in32_in,
      I1 => p_0_in99_in,
      I2 => I10(30),
      I3 => \^rx_66_enc\(27),
      I4 => \^rx_66_enc\(29),
      O => n_0_mcp1_ignore_next_mismatch_i_36
    );
mcp1_ignore_next_mismatch_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001011001101001"
    )
    port map (
      I0 => \^rx_66_enc\(25),
      I1 => \^rx_66_enc\(26),
      I2 => I10(26),
      I3 => I14,
      I4 => p_0_in87_in,
      I5 => p_0_in16_in,
      O => n_0_mcp1_ignore_next_mismatch_i_37
    );
mcp1_ignore_next_mismatch_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080880"
    )
    port map (
      I0 => \^rx_66_enc\(34),
      I1 => \^rx_66_enc\(33),
      I2 => I10(37),
      I3 => p_0_in120_in,
      I4 => p_0_in60_in,
      O => n_0_mcp1_ignore_next_mismatch_i_39
    );
mcp1_ignore_next_mismatch_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
    port map (
      I0 => p_0_in44_in,
      I1 => p_0_in108_in,
      I2 => I10(33),
      I3 => \^rx_66_enc\(30),
      I4 => \^rx_66_enc\(32),
      O => n_0_mcp1_ignore_next_mismatch_i_40
    );
mcp1_ignore_next_mismatch_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
    port map (
      I0 => p_0_in32_in,
      I1 => p_0_in99_in,
      I2 => I10(30),
      I3 => \^rx_66_enc\(27),
      I4 => \^rx_66_enc\(29),
      O => n_0_mcp1_ignore_next_mismatch_i_41
    );
mcp1_ignore_next_mismatch_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996000000000000"
    )
    port map (
      I0 => I10(26),
      I1 => I14,
      I2 => p_0_in87_in,
      I3 => p_0_in16_in,
      I4 => \^rx_66_enc\(25),
      I5 => \^rx_66_enc\(26),
      O => n_0_mcp1_ignore_next_mismatch_i_42
    );
mcp1_ignore_next_mismatch_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000069"
    )
    port map (
      I0 => p_0_in8_in,
      I1 => p_0_in81_in,
      I2 => I10(24),
      I3 => \^rx_66_enc\(21),
      I4 => \^rx_66_enc\(23),
      O => n_0_mcp1_ignore_next_mismatch_i_44
    );
mcp1_ignore_next_mismatch_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000069"
    )
    port map (
      I0 => p_0_in,
      I1 => p_0_in72_in,
      I2 => I10(21),
      I3 => \^rx_66_enc\(18),
      I4 => \^rx_66_enc\(20),
      O => n_0_mcp1_ignore_next_mismatch_i_45
    );
mcp1_ignore_next_mismatch_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101001"
    )
    port map (
      I0 => \^rx_66_enc\(16),
      I1 => \^rx_66_enc\(15),
      I2 => I10(19),
      I3 => p_0_in64_in,
      I4 => p_2_in65_in,
      O => n_0_mcp1_ignore_next_mismatch_i_46
    );
mcp1_ignore_next_mismatch_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101001"
    )
    port map (
      I0 => \^rx_66_enc\(13),
      I1 => \^rx_66_enc\(12),
      I2 => I10(16),
      I3 => p_0_in52_in,
      I4 => p_2_in53_in,
      O => n_0_mcp1_ignore_next_mismatch_i_47
    );
mcp1_ignore_next_mismatch_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
    port map (
      I0 => p_0_in8_in,
      I1 => p_0_in81_in,
      I2 => I10(24),
      I3 => \^rx_66_enc\(21),
      I4 => \^rx_66_enc\(23),
      O => n_0_mcp1_ignore_next_mismatch_i_49
    );
mcp1_ignore_next_mismatch_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
    port map (
      I0 => p_0_in,
      I1 => p_0_in72_in,
      I2 => I10(21),
      I3 => \^rx_66_enc\(18),
      I4 => \^rx_66_enc\(20),
      O => n_0_mcp1_ignore_next_mismatch_i_50
    );
mcp1_ignore_next_mismatch_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080880"
    )
    port map (
      I0 => \^rx_66_enc\(16),
      I1 => \^rx_66_enc\(15),
      I2 => I10(19),
      I3 => p_0_in64_in,
      I4 => p_2_in65_in,
      O => n_0_mcp1_ignore_next_mismatch_i_51
    );
mcp1_ignore_next_mismatch_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080880"
    )
    port map (
      I0 => \^rx_66_enc\(13),
      I1 => \^rx_66_enc\(12),
      I2 => I10(16),
      I3 => p_0_in52_in,
      I4 => p_2_in53_in,
      O => n_0_mcp1_ignore_next_mismatch_i_52
    );
mcp1_ignore_next_mismatch_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000069"
    )
    port map (
      I0 => p_2_in37_in,
      I1 => p_0_in36_in,
      I2 => I10(12),
      I3 => \^rx_66_enc\(9),
      I4 => \^rx_66_enc\(11),
      O => n_0_mcp1_ignore_next_mismatch_i_53
    );
mcp1_ignore_next_mismatch_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001011001101001"
    )
    port map (
      I0 => \^rx_66_enc\(7),
      I1 => \^rx_66_enc\(8),
      I2 => I10(8),
      I3 => I14,
      I4 => p_0_in20_in,
      I5 => p_2_in21_in,
      O => n_0_mcp1_ignore_next_mismatch_i_54
    );
mcp1_ignore_next_mismatch_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001011001101001"
    )
    port map (
      I0 => \^rx_66_enc\(3),
      I1 => \^rx_66_enc\(5),
      I2 => I10(6),
      I3 => I14,
      I4 => p_0_in12_in,
      I5 => p_2_in13_in,
      O => n_0_mcp1_ignore_next_mismatch_i_55
    );
mcp1_ignore_next_mismatch_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009669"
    )
    port map (
      I0 => p_2_in,
      I1 => p_0_in,
      I2 => I14,
      I3 => I10(2),
      I4 => \^rx_66_enc\(1),
      I5 => n_0_mcp1_ignore_next_mismatch_i_61,
      O => n_0_mcp1_ignore_next_mismatch_i_56
    );
mcp1_ignore_next_mismatch_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
    port map (
      I0 => p_2_in37_in,
      I1 => p_0_in36_in,
      I2 => I10(12),
      I3 => \^rx_66_enc\(9),
      I4 => \^rx_66_enc\(11),
      O => n_0_mcp1_ignore_next_mismatch_i_57
    );
mcp1_ignore_next_mismatch_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996000000000000"
    )
    port map (
      I0 => I10(8),
      I1 => I14,
      I2 => p_0_in20_in,
      I3 => p_2_in21_in,
      I4 => \^rx_66_enc\(7),
      I5 => \^rx_66_enc\(8),
      O => n_0_mcp1_ignore_next_mismatch_i_58
    );
mcp1_ignore_next_mismatch_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996000000000000"
    )
    port map (
      I0 => I10(6),
      I1 => I14,
      I2 => p_0_in12_in,
      I3 => p_2_in13_in,
      I4 => \^rx_66_enc\(3),
      I5 => \^rx_66_enc\(5),
      O => n_0_mcp1_ignore_next_mismatch_i_59
    );
mcp1_ignore_next_mismatch_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996000000000000"
    )
    port map (
      I0 => I10(4),
      I1 => I14,
      I2 => p_0_in4_in,
      I3 => p_2_in5_in,
      I4 => n_0_mcp1_ignore_next_mismatch_i_62,
      I5 => \^rx_66_enc\(1),
      O => n_0_mcp1_ignore_next_mismatch_i_60
    );
mcp1_ignore_next_mismatch_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
    port map (
      I0 => p_2_in5_in,
      I1 => p_0_in4_in,
      I2 => rx_test_data_patt_sel_int,
      I3 => rx_test_patt_sel_int,
      I4 => I10(4),
      O => n_0_mcp1_ignore_next_mismatch_i_61
    );
mcp1_ignore_next_mismatch_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
    port map (
      I0 => p_2_in,
      I1 => p_0_in,
      I2 => rx_test_data_patt_sel_int,
      I3 => rx_test_patt_sel_int,
      I4 => I10(2),
      O => n_0_mcp1_ignore_next_mismatch_i_62
    );
mcp1_ignore_next_mismatch_reg_i_12: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mcp1_ignore_next_mismatch_reg_i_22,
      CO(3) => n_0_mcp1_ignore_next_mismatch_reg_i_12,
      CO(2) => n_1_mcp1_ignore_next_mismatch_reg_i_12,
      CO(1) => n_2_mcp1_ignore_next_mismatch_reg_i_12,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_12,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mcp1_ignore_next_mismatch_i_23,
      S(2) => n_0_mcp1_ignore_next_mismatch_i_24,
      S(1) => n_0_mcp1_ignore_next_mismatch_i_25,
      S(0) => n_0_mcp1_ignore_next_mismatch_i_26
    );
mcp1_ignore_next_mismatch_reg_i_17: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mcp1_ignore_next_mismatch_reg_i_28,
      CO(3) => n_0_mcp1_ignore_next_mismatch_reg_i_17,
      CO(2) => n_1_mcp1_ignore_next_mismatch_reg_i_17,
      CO(1) => n_2_mcp1_ignore_next_mismatch_reg_i_17,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_17,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_17_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mcp1_ignore_next_mismatch_i_29,
      S(2) => n_0_mcp1_ignore_next_mismatch_i_30,
      S(1) => n_0_mcp1_ignore_next_mismatch_i_31,
      S(0) => n_0_mcp1_ignore_next_mismatch_i_32
    );
mcp1_ignore_next_mismatch_reg_i_22: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mcp1_ignore_next_mismatch_reg_i_33,
      CO(3) => n_0_mcp1_ignore_next_mismatch_reg_i_22,
      CO(2) => n_1_mcp1_ignore_next_mismatch_reg_i_22,
      CO(1) => n_2_mcp1_ignore_next_mismatch_reg_i_22,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_22,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_22_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mcp1_ignore_next_mismatch_i_34,
      S(2) => n_0_mcp1_ignore_next_mismatch_i_35,
      S(1) => n_0_mcp1_ignore_next_mismatch_i_36,
      S(0) => n_0_mcp1_ignore_next_mismatch_i_37
    );
mcp1_ignore_next_mismatch_reg_i_28: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mcp1_ignore_next_mismatch_reg_i_38,
      CO(3) => n_0_mcp1_ignore_next_mismatch_reg_i_28,
      CO(2) => n_1_mcp1_ignore_next_mismatch_reg_i_28,
      CO(1) => n_2_mcp1_ignore_next_mismatch_reg_i_28,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_28,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_28_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mcp1_ignore_next_mismatch_i_39,
      S(2) => n_0_mcp1_ignore_next_mismatch_i_40,
      S(1) => n_0_mcp1_ignore_next_mismatch_i_41,
      S(0) => n_0_mcp1_ignore_next_mismatch_i_42
    );
mcp1_ignore_next_mismatch_reg_i_33: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mcp1_ignore_next_mismatch_reg_i_43,
      CO(3) => n_0_mcp1_ignore_next_mismatch_reg_i_33,
      CO(2) => n_1_mcp1_ignore_next_mismatch_reg_i_33,
      CO(1) => n_2_mcp1_ignore_next_mismatch_reg_i_33,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_33,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_33_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mcp1_ignore_next_mismatch_i_44,
      S(2) => n_0_mcp1_ignore_next_mismatch_i_45,
      S(1) => n_0_mcp1_ignore_next_mismatch_i_46,
      S(0) => n_0_mcp1_ignore_next_mismatch_i_47
    );
mcp1_ignore_next_mismatch_reg_i_38: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mcp1_ignore_next_mismatch_reg_i_48,
      CO(3) => n_0_mcp1_ignore_next_mismatch_reg_i_38,
      CO(2) => n_1_mcp1_ignore_next_mismatch_reg_i_38,
      CO(1) => n_2_mcp1_ignore_next_mismatch_reg_i_38,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_38,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_38_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mcp1_ignore_next_mismatch_i_49,
      S(2) => n_0_mcp1_ignore_next_mismatch_i_50,
      S(1) => n_0_mcp1_ignore_next_mismatch_i_51,
      S(0) => n_0_mcp1_ignore_next_mismatch_i_52
    );
mcp1_ignore_next_mismatch_reg_i_4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mcp1_ignore_next_mismatch_reg_i_6,
      CO(3 downto 2) => NLW_mcp1_ignore_next_mismatch_reg_i_4_CO_UNCONNECTED(3 downto 2),
      CO(1) => \rx_pcs_test_i/mcp1_err_block_count_inc_out20_out\,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_4,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1 downto 0) => S(1 downto 0)
    );
mcp1_ignore_next_mismatch_reg_i_43: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_mcp1_ignore_next_mismatch_reg_i_43,
      CO(2) => n_1_mcp1_ignore_next_mismatch_reg_i_43,
      CO(1) => n_2_mcp1_ignore_next_mismatch_reg_i_43,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_43,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_43_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mcp1_ignore_next_mismatch_i_53,
      S(2) => n_0_mcp1_ignore_next_mismatch_i_54,
      S(1) => n_0_mcp1_ignore_next_mismatch_i_55,
      S(0) => n_0_mcp1_ignore_next_mismatch_i_56
    );
mcp1_ignore_next_mismatch_reg_i_48: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_mcp1_ignore_next_mismatch_reg_i_48,
      CO(2) => n_1_mcp1_ignore_next_mismatch_reg_i_48,
      CO(1) => n_2_mcp1_ignore_next_mismatch_reg_i_48,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_48,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_48_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mcp1_ignore_next_mismatch_i_57,
      S(2) => n_0_mcp1_ignore_next_mismatch_i_58,
      S(1) => n_0_mcp1_ignore_next_mismatch_i_59,
      S(0) => n_0_mcp1_ignore_next_mismatch_i_60
    );
mcp1_ignore_next_mismatch_reg_i_5: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mcp1_ignore_next_mismatch_reg_i_9,
      CO(3 downto 2) => NLW_mcp1_ignore_next_mismatch_reg_i_5_CO_UNCONNECTED(3 downto 2),
      CO(1) => \rx_pcs_test_i/mcp1_err_block_count_inc_out2\,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_5,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1 downto 0) => I13(1 downto 0)
    );
mcp1_ignore_next_mismatch_reg_i_6: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mcp1_ignore_next_mismatch_reg_i_12,
      CO(3) => n_0_mcp1_ignore_next_mismatch_reg_i_6,
      CO(2) => n_1_mcp1_ignore_next_mismatch_reg_i_6,
      CO(1) => n_2_mcp1_ignore_next_mismatch_reg_i_6,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_6,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mcp1_ignore_next_mismatch_i_13,
      S(2) => n_0_mcp1_ignore_next_mismatch_i_14,
      S(1) => n_0_mcp1_ignore_next_mismatch_i_15,
      S(0) => n_0_mcp1_ignore_next_mismatch_i_16
    );
mcp1_ignore_next_mismatch_reg_i_9: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mcp1_ignore_next_mismatch_reg_i_17,
      CO(3) => n_0_mcp1_ignore_next_mismatch_reg_i_9,
      CO(2) => n_1_mcp1_ignore_next_mismatch_reg_i_9,
      CO(1) => n_2_mcp1_ignore_next_mismatch_reg_i_9,
      CO(0) => n_3_mcp1_ignore_next_mismatch_reg_i_9,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mcp1_ignore_next_mismatch_i_18,
      S(2) => n_0_mcp1_ignore_next_mismatch_i_19,
      S(1) => n_0_mcp1_ignore_next_mismatch_i_20,
      S(0) => n_0_mcp1_ignore_next_mismatch_i_21
    );
\mcp1_r_type_next_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8FF8888B800"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[0]_i_2\,
      I1 => \n_0_mcp1_r_type_next_reg[0]_i_3\,
      I2 => I15,
      I3 => I1,
      I4 => I2,
      I5 => D(0),
      O => O8
    );
\mcp1_r_type_next_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D0DFF0D"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_9\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_11\,
      I2 => \n_0_mcp1_r_type_next_reg[1]_i_3\,
      I3 => I10(1),
      I4 => I10(0),
      I5 => I2,
      O => \n_0_mcp1_r_type_next_reg[0]_i_2\
    );
\mcp1_r_type_next_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_7\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_6\,
      I2 => \n_0_mcp1_r_type_next_reg[0]_i_5\,
      I3 => \^rx_66_enc\(7),
      I4 => \^rx_66_enc\(0),
      I5 => \n_0_mcp1_r_type_next_reg[0]_i_6\,
      O => \n_0_mcp1_r_type_next_reg[0]_i_3\
    );
\mcp1_r_type_next_reg[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0FFFF"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_17\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_16\,
      I2 => \n_0_mcp1_dec_c5[7]_i_3\,
      I3 => \n_0_mcp1_r_type_next_reg[2]_i_15\,
      I4 => \n_0_mcp1_r_type_next_reg[2]_i_14\,
      O => \n_0_mcp1_r_type_next_reg[0]_i_5\
    );
\mcp1_r_type_next_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FFFF96FF9696FF"
    )
    port map (
      I0 => p_2_in2_in,
      I1 => p_0_in1_in,
      I2 => I10(3),
      I3 => p_2_in5_in,
      I4 => p_0_in4_in,
      I5 => I10(4),
      O => \n_0_mcp1_r_type_next_reg[0]_i_6\
    );
\mcp1_r_type_next_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBB88"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[1]_i_2\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_3\,
      I2 => I1,
      I3 => I2,
      I4 => D(1),
      O => O1
    );
\mcp1_r_type_next_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0BFFFFFF0B00"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_11\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_9\,
      I2 => \n_0_mcp1_r_type_next_reg[1]_i_3\,
      I3 => I1,
      I4 => I2,
      I5 => D(1),
      O => \n_0_mcp1_r_type_next_reg[1]_i_2\
    );
\mcp1_r_type_next_reg[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_12\,
      I1 => I10(0),
      I2 => I10(1),
      O => \n_0_mcp1_r_type_next_reg[1]_i_3\
    );
\mcp1_r_type_next_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B800FF00"
    )
    port map (
      I0 => I3,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_3\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_4\,
      I3 => D(2),
      I4 => I2,
      I5 => I1,
      O => O2
    );
\mcp1_r_type_next_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEE0EEEEEEE"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_25\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_19\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_27\,
      I3 => \n_0_mcp1_r_type_next_reg[2]_i_28\,
      I4 => \n_0_mcp1_r_type_next_reg[2]_i_14\,
      I5 => \n_0_mcp1_r_type_next_reg[2]_i_16\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_10\
    );
\mcp1_r_type_next_reg[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
    port map (
      I0 => \^rx_66_enc\(3),
      I1 => \^rx_66_enc\(6),
      I2 => \^rx_66_enc\(5),
      I3 => \^rx_66_enc\(4),
      I4 => \n_0_mcp1_r_type_next_reg[2]_i_29\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_11\
    );
\mcp1_r_type_next_reg[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001100000F"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_26\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_30\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_31\,
      I3 => \^rx_66_enc\(1),
      I4 => \^rx_66_enc\(2),
      I5 => \n_0_mcp1_r_type_next_reg[2]_i_32\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_12\
    );
\mcp1_r_type_next_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028820000"
    )
    port map (
      I0 => \^rx_66_enc\(7),
      I1 => I10(2),
      I2 => p_0_in,
      I3 => p_2_in,
      I4 => \^rx_66_enc\(2),
      I5 => \^rx_66_enc\(1),
      O => \n_0_mcp1_r_type_next_reg[2]_i_13\
    );
\mcp1_r_type_next_reg[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o20\(2),
      I1 => \^o4\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_14\
    );
\mcp1_r_type_next_reg[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96FFFFFFFFFFFF"
    )
    port map (
      I0 => I10(6),
      I1 => p_0_in12_in,
      I2 => p_2_in13_in,
      I3 => \^rx_66_enc\(5),
      I4 => \^rx_66_enc\(6),
      I5 => \^rx_66_enc\(3),
      O => \n_0_mcp1_r_type_next_reg[2]_i_15\
    );
\mcp1_r_type_next_reg[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_mcp1_dec_c4[7]_i_3\,
      I1 => \n_0_mcp1_dec_c5[7]_i_3\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_16\
    );
\mcp1_r_type_next_reg[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF69FF"
    )
    port map (
      I0 => I10(6),
      I1 => p_0_in12_in,
      I2 => p_2_in13_in,
      I3 => \^rx_66_enc\(5),
      I4 => \^rx_66_enc\(6),
      I5 => \^rx_66_enc\(3),
      O => \n_0_mcp1_r_type_next_reg[2]_i_17\
    );
\mcp1_r_type_next_reg[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_33\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_34\,
      I2 => \^rx_66_enc\(3),
      I3 => \^rx_66_enc\(6),
      I4 => \^o7\,
      I5 => \n_0_mcp1_dec_c1[7]_i_3\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_18\
    );
\mcp1_r_type_next_reg[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD77DFFFF"
    )
    port map (
      I0 => \^rx_66_enc\(5),
      I1 => I10(6),
      I2 => p_0_in12_in,
      I3 => p_2_in13_in,
      I4 => \^rx_66_enc\(3),
      I5 => \^rx_66_enc\(6),
      O => \n_0_mcp1_r_type_next_reg[2]_i_19\
    );
\mcp1_r_type_next_reg[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD77DFFFF"
    )
    port map (
      I0 => \^rx_66_enc\(7),
      I1 => I10(2),
      I2 => p_0_in,
      I3 => p_2_in,
      I4 => \^rx_66_enc\(1),
      I5 => \^rx_66_enc\(2),
      O => \n_0_mcp1_r_type_next_reg[2]_i_20\
    );
\mcp1_r_type_next_reg[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o7\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_35\,
      I3 => \n_0_mcp1_r_type_next_reg[2]_i_36\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_21\
    );
\mcp1_r_type_next_reg[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000044"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_30\,
      I1 => \^o4\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_31\,
      I3 => \^rx_66_enc\(1),
      I4 => \^rx_66_enc\(2),
      I5 => \n_0_mcp1_r_type_next_reg[2]_i_37\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_22\
    );
\mcp1_r_type_next_reg[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF69FFFF"
    )
    port map (
      I0 => I10(6),
      I1 => p_0_in12_in,
      I2 => p_2_in13_in,
      I3 => \^rx_66_enc\(5),
      I4 => \^rx_66_enc\(6),
      I5 => \^rx_66_enc\(3),
      O => \n_0_mcp1_r_type_next_reg[2]_i_23\
    );
\mcp1_r_type_next_reg[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => \^rx_66_enc\(3),
      I1 => \^rx_66_enc\(6),
      I2 => \^rx_66_enc\(5),
      I3 => \^rx_66_enc\(4),
      I4 => \n_0_mcp1_r_type_next_reg[2]_i_29\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_24\
    );
\mcp1_r_type_next_reg[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_38\,
      I1 => \n_0_mcp1_r_type_next_reg[0]_i_6\,
      I2 => \^rx_66_enc\(37),
      I3 => \^rx_66_enc\(38),
      I4 => \^rx_66_enc\(36),
      I5 => \^rx_66_enc\(39),
      O => \n_0_mcp1_r_type_next_reg[2]_i_25\
    );
\mcp1_r_type_next_reg[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF7F77FFEEFEFFE"
    )
    port map (
      I0 => \^rx_66_enc\(32),
      I1 => \^rx_66_enc\(33),
      I2 => p_0_in60_in,
      I3 => p_0_in120_in,
      I4 => I10(37),
      I5 => \^rx_66_enc\(34),
      O => \n_0_mcp1_r_type_next_reg[2]_i_26\
    );
\mcp1_r_type_next_reg[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_mcp1_dec_c7[1]_i_2\,
      I1 => \n_0_mcp1_dec_c0[1]_i_2\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_39\,
      I3 => \n_0_mcp1_dec_c1[1]_i_2\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_27\
    );
\mcp1_r_type_next_reg[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_36\,
      I1 => \n_0_mcp1_dec_c4[1]_i_2\,
      I2 => \n_0_mcp1_dec_c5[1]_i_2\,
      I3 => \n_0_mcp1_dec_c6[1]_i_2\,
      I4 => \n_0_mcp1_r_type_next_reg[2]_i_40\,
      I5 => \n_0_mcp1_r_type_next_reg[2]_i_41\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_28\
    );
\mcp1_r_type_next_reg[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD77DFFFF"
    )
    port map (
      I0 => \^rx_66_enc\(1),
      I1 => I10(4),
      I2 => p_0_in4_in,
      I3 => p_2_in5_in,
      I4 => \^rx_66_enc\(0),
      I5 => \^rx_66_enc\(7),
      O => \n_0_mcp1_r_type_next_reg[2]_i_29\
    );
\mcp1_r_type_next_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_5\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_6\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_7\,
      I3 => \n_0_mcp1_r_type_next_reg[2]_i_8\,
      I4 => \n_0_mcp1_r_type_next_reg[2]_i_9\,
      I5 => \n_0_mcp1_r_type_next_reg[2]_i_10\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_3\
    );
\mcp1_r_type_next_reg[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD77DFFFF"
    )
    port map (
      I0 => \^rx_66_enc\(5),
      I1 => I10(6),
      I2 => p_0_in12_in,
      I3 => p_2_in13_in,
      I4 => \^rx_66_enc\(6),
      I5 => \^rx_66_enc\(3),
      O => \n_0_mcp1_r_type_next_reg[2]_i_30\
    );
\mcp1_r_type_next_reg[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFFFFFFFFFFFF"
    )
    port map (
      I0 => I10(6),
      I1 => p_0_in12_in,
      I2 => p_2_in13_in,
      I3 => \^rx_66_enc\(5),
      I4 => \^rx_66_enc\(6),
      I5 => \^rx_66_enc\(3),
      O => \n_0_mcp1_r_type_next_reg[2]_i_31\
    );
\mcp1_r_type_next_reg[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696FF96FFFF96"
    )
    port map (
      I0 => p_2_in25_in,
      I1 => p_0_in24_in,
      I2 => I10(9),
      I3 => p_2_in,
      I4 => p_0_in,
      I5 => I10(2),
      O => \n_0_mcp1_r_type_next_reg[2]_i_32\
    );
\mcp1_r_type_next_reg[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696FF96FFFF96"
    )
    port map (
      I0 => p_2_in17_in,
      I1 => p_0_in16_in,
      I2 => I10(7),
      I3 => p_2_in13_in,
      I4 => p_0_in12_in,
      I5 => I10(6),
      O => \n_0_mcp1_r_type_next_reg[2]_i_33\
    );
\mcp1_r_type_next_reg[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228000000000000"
    )
    port map (
      I0 => \^rx_66_enc\(1),
      I1 => I10(4),
      I2 => p_0_in4_in,
      I3 => p_2_in5_in,
      I4 => \^rx_66_enc\(0),
      I5 => \^rx_66_enc\(7),
      O => \n_0_mcp1_r_type_next_reg[2]_i_34\
    );
\mcp1_r_type_next_reg[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF69FF"
    )
    port map (
      I0 => I10(2),
      I1 => p_0_in,
      I2 => p_2_in,
      I3 => \^rx_66_enc\(7),
      I4 => \^rx_66_enc\(1),
      I5 => \^rx_66_enc\(2),
      O => \n_0_mcp1_r_type_next_reg[2]_i_35\
    );
\mcp1_r_type_next_reg[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD77DFFFF"
    )
    port map (
      I0 => \^rx_66_enc\(3),
      I1 => I10(8),
      I2 => p_0_in20_in,
      I3 => p_2_in21_in,
      I4 => \^rx_66_enc\(4),
      I5 => \^rx_66_enc\(5),
      O => \n_0_mcp1_r_type_next_reg[2]_i_36\
    );
\mcp1_r_type_next_reg[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => p_2_in25_in,
      I1 => p_0_in24_in,
      I2 => I10(9),
      I3 => p_2_in,
      I4 => p_0_in,
      I5 => I10(2),
      O => \n_0_mcp1_r_type_next_reg[2]_i_37\
    );
\mcp1_r_type_next_reg[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FFFF96FF9696FF"
    )
    port map (
      I0 => p_2_in25_in,
      I1 => p_0_in24_in,
      I2 => I10(9),
      I3 => p_2_in,
      I4 => p_0_in,
      I5 => I10(2),
      O => \n_0_mcp1_r_type_next_reg[2]_i_38\
    );
\mcp1_r_type_next_reg[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => \^rx_66_enc\(26),
      I1 => \^rx_66_enc\(22),
      I2 => \^rx_66_enc\(28),
      I3 => \^rx_66_enc\(27),
      I4 => \^rx_66_enc\(25),
      I5 => \n_0_mcp1_dec_c2[3]_i_3\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_39\
    );
\mcp1_r_type_next_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0D00FF"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_9\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_11\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_12\,
      I3 => I10(1),
      I4 => I10(0),
      I5 => I2,
      O => \n_0_mcp1_r_type_next_reg[2]_i_4\
    );
\mcp1_r_type_next_reg[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7DD7"
    )
    port map (
      I0 => \^rx_66_enc\(1),
      I1 => I10(4),
      I2 => p_0_in4_in,
      I3 => p_2_in5_in,
      I4 => \^rx_66_enc\(0),
      I5 => \^rx_66_enc\(7),
      O => \n_0_mcp1_r_type_next_reg[2]_i_40\
    );
\mcp1_r_type_next_reg[2]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_mcp1_dec_c3[3]_i_3\,
      I1 => \^rx_66_enc\(29),
      I2 => \n_0_mcp1_dec_c3[5]_i_2\,
      I3 => \^rx_66_enc\(35),
      I4 => \^rx_66_enc\(34),
      O => \n_0_mcp1_r_type_next_reg[2]_i_41\
    );
\mcp1_r_type_next_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800088888"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_13\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_14\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_15\,
      I3 => \n_0_mcp1_dec_c5[7]_i_3\,
      I4 => \n_0_mcp1_r_type_next_reg[2]_i_16\,
      I5 => \n_0_mcp1_r_type_next_reg[2]_i_17\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_5\
    );
\mcp1_r_type_next_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AB000000"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_18\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_19\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_20\,
      I3 => \n_0_mcp1_r_type_next_reg[2]_i_14\,
      I4 => \^o3\,
      I5 => \n_0_mcp1_r_type_next_reg[2]_i_16\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_6\
    );
\mcp1_r_type_next_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F1F0F1F0FFF0"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_21\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_16\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_22\,
      I3 => \n_0_mcp1_r_type_next_reg[2]_i_14\,
      I4 => \n_0_mcp1_r_type_next_reg[2]_i_23\,
      I5 => \n_0_mcp1_r_type_next_reg[2]_i_20\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_7\
    );
\mcp1_r_type_next_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000101010FF"
    )
    port map (
      I0 => \n_0_mcp1_r_type_next_reg[2]_i_16\,
      I1 => \n_0_mcp1_r_type_next_reg[2]_i_24\,
      I2 => \n_0_mcp1_r_type_next_reg[2]_i_14\,
      I3 => \n_0_mcp1_r_type_next_reg[2]_i_23\,
      I4 => \n_0_mcp1_r_type_next_reg[2]_i_25\,
      I5 => \n_0_mcp1_r_type_next_reg[2]_i_26\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_8\
    );
\mcp1_r_type_next_reg[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^o7\,
      I1 => \^o3\,
      I2 => \n_0_mcp1_dec_c0[7]_i_3\,
      I3 => \n_0_mcp1_dec_c1[7]_i_3\,
      O => \n_0_mcp1_r_type_next_reg[2]_i_9\
    );
\mcp1_rx_66_enc_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(10),
      I1 => p_0_in28_in,
      I2 => p_2_in29_in,
      O => \^rx_66_enc\(8)
    );
\mcp1_rx_66_enc_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(11),
      I1 => p_0_in32_in,
      I2 => p_2_in33_in,
      O => \^rx_66_enc\(9)
    );
\mcp1_rx_66_enc_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(12),
      I1 => p_0_in36_in,
      I2 => p_2_in37_in,
      O => \^rx_66_enc\(10)
    );
\mcp1_rx_66_enc_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(13),
      I1 => p_0_in40_in,
      I2 => p_2_in41_in,
      O => \^rx_66_enc\(11)
    );
\mcp1_rx_66_enc_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(14),
      I1 => p_0_in44_in,
      I2 => p_2_in45_in,
      O => \^rx_66_enc\(12)
    );
\mcp1_rx_66_enc_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(15),
      I1 => p_0_in48_in,
      I2 => p_2_in49_in,
      O => \^rx_66_enc\(13)
    );
\mcp1_rx_66_enc_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(16),
      I1 => p_0_in52_in,
      I2 => p_2_in53_in,
      O => \^rx_66_enc\(14)
    );
\mcp1_rx_66_enc_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(17),
      I1 => p_0_in56_in,
      I2 => p_2_in57_in,
      O => \^rx_66_enc\(15)
    );
\mcp1_rx_66_enc_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(18),
      I1 => p_0_in60_in,
      I2 => p_2_in61_in,
      O => \^rx_66_enc\(16)
    );
\mcp1_rx_66_enc_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(19),
      I1 => p_0_in64_in,
      I2 => p_2_in65_in,
      O => \^rx_66_enc\(17)
    );
\mcp1_rx_66_enc_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(20),
      I1 => p_0_in68_in,
      I2 => p_2_in69_in,
      O => \^rx_66_enc\(18)
    );
\mcp1_rx_66_enc_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(21),
      I1 => p_0_in72_in,
      I2 => p_0_in,
      O => \^rx_66_enc\(19)
    );
\mcp1_rx_66_enc_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(22),
      I1 => p_0_in75_in,
      I2 => p_0_in1_in,
      O => \^rx_66_enc\(20)
    );
\mcp1_rx_66_enc_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(23),
      I1 => p_0_in78_in,
      I2 => p_0_in4_in,
      O => \^rx_66_enc\(21)
    );
\mcp1_rx_66_enc_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(24),
      I1 => p_0_in81_in,
      I2 => p_0_in8_in,
      O => \^rx_66_enc\(22)
    );
\mcp1_rx_66_enc_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(25),
      I1 => p_0_in84_in,
      I2 => p_0_in12_in,
      O => \^rx_66_enc\(23)
    );
\mcp1_rx_66_enc_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(26),
      I1 => p_0_in87_in,
      I2 => p_0_in16_in,
      O => \^rx_66_enc\(24)
    );
\mcp1_rx_66_enc_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(27),
      I1 => p_0_in90_in,
      I2 => p_0_in20_in,
      O => \^rx_66_enc\(25)
    );
\mcp1_rx_66_enc_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(28),
      I1 => p_0_in93_in,
      I2 => p_0_in24_in,
      O => \^rx_66_enc\(26)
    );
\mcp1_rx_66_enc_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(29),
      I1 => p_0_in96_in,
      I2 => p_0_in28_in,
      O => \^rx_66_enc\(27)
    );
\mcp1_rx_66_enc_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(2),
      I1 => p_0_in,
      I2 => p_2_in,
      O => \^rx_66_enc\(0)
    );
\mcp1_rx_66_enc_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(30),
      I1 => p_0_in99_in,
      I2 => p_0_in32_in,
      O => \^rx_66_enc\(28)
    );
\mcp1_rx_66_enc_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(31),
      I1 => p_0_in102_in,
      I2 => p_0_in36_in,
      O => \^rx_66_enc\(29)
    );
\mcp1_rx_66_enc_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(32),
      I1 => p_0_in105_in,
      I2 => p_0_in40_in,
      O => \^rx_66_enc\(30)
    );
\mcp1_rx_66_enc_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(33),
      I1 => p_0_in108_in,
      I2 => p_0_in44_in,
      O => \^rx_66_enc\(31)
    );
\mcp1_rx_66_enc_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(34),
      I1 => p_0_in111_in,
      I2 => p_0_in48_in,
      O => \^rx_66_enc\(32)
    );
\mcp1_rx_66_enc_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(35),
      I1 => p_0_in114_in,
      I2 => p_0_in52_in,
      O => \^rx_66_enc\(33)
    );
\mcp1_rx_66_enc_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(36),
      I1 => p_0_in117_in,
      I2 => p_0_in56_in,
      O => \^rx_66_enc\(34)
    );
\mcp1_rx_66_enc_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(37),
      I1 => p_0_in120_in,
      I2 => p_0_in60_in,
      O => \^rx_66_enc\(35)
    );
\mcp1_rx_66_enc_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(38),
      I1 => p_0_in123_in,
      I2 => p_0_in64_in,
      O => \^rx_66_enc\(36)
    );
\mcp1_rx_66_enc_reg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(39),
      I1 => p_0_in126_in,
      I2 => p_0_in68_in,
      O => \^rx_66_enc\(37)
    );
\mcp1_rx_66_enc_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(3),
      I1 => p_0_in1_in,
      I2 => p_2_in2_in,
      O => \^rx_66_enc\(1)
    );
\mcp1_rx_66_enc_reg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(40),
      I1 => \n_0_mcp1_descr_reg_reg[0]\,
      I2 => p_0_in72_in,
      O => \^rx_66_enc\(38)
    );
\mcp1_rx_66_enc_reg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(41),
      I1 => I10(2),
      I2 => p_0_in75_in,
      O => \^rx_66_enc\(39)
    );
\mcp1_rx_66_enc_reg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(42),
      I1 => I10(3),
      I2 => p_0_in78_in,
      O => \^rx_66_enc\(40)
    );
\mcp1_rx_66_enc_reg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(43),
      I1 => I10(4),
      I2 => p_0_in81_in,
      O => \^rx_66_enc\(41)
    );
\mcp1_rx_66_enc_reg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(44),
      I1 => I10(5),
      I2 => p_0_in84_in,
      O => \^rx_66_enc\(42)
    );
\mcp1_rx_66_enc_reg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(45),
      I1 => I10(6),
      I2 => p_0_in87_in,
      O => \^rx_66_enc\(43)
    );
\mcp1_rx_66_enc_reg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(46),
      I1 => I10(7),
      I2 => p_0_in90_in,
      O => \^rx_66_enc\(44)
    );
\mcp1_rx_66_enc_reg[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(47),
      I1 => I10(8),
      I2 => p_0_in93_in,
      O => \^rx_66_enc\(45)
    );
\mcp1_rx_66_enc_reg[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(48),
      I1 => I10(9),
      I2 => p_0_in96_in,
      O => \^rx_66_enc\(46)
    );
\mcp1_rx_66_enc_reg[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(49),
      I1 => I10(10),
      I2 => p_0_in99_in,
      O => \^rx_66_enc\(47)
    );
\mcp1_rx_66_enc_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(4),
      I1 => p_0_in4_in,
      I2 => p_2_in5_in,
      O => \^rx_66_enc\(2)
    );
\mcp1_rx_66_enc_reg[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(50),
      I1 => I10(11),
      I2 => p_0_in102_in,
      O => \^rx_66_enc\(48)
    );
\mcp1_rx_66_enc_reg[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(51),
      I1 => I10(12),
      I2 => p_0_in105_in,
      O => \^rx_66_enc\(49)
    );
\mcp1_rx_66_enc_reg[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(52),
      I1 => I10(13),
      I2 => p_0_in108_in,
      O => \^rx_66_enc\(50)
    );
\mcp1_rx_66_enc_reg[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(53),
      I1 => I10(14),
      I2 => p_0_in111_in,
      O => \^rx_66_enc\(51)
    );
\mcp1_rx_66_enc_reg[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(54),
      I1 => I10(15),
      I2 => p_0_in114_in,
      O => \^rx_66_enc\(52)
    );
\mcp1_rx_66_enc_reg[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(55),
      I1 => I10(16),
      I2 => p_0_in117_in,
      O => \^rx_66_enc\(53)
    );
\mcp1_rx_66_enc_reg[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(56),
      I1 => I10(17),
      I2 => p_0_in120_in,
      O => \^rx_66_enc\(54)
    );
\mcp1_rx_66_enc_reg[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(57),
      I1 => I10(18),
      I2 => p_0_in123_in,
      O => \^rx_66_enc\(55)
    );
\mcp1_rx_66_enc_reg[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(58),
      I1 => I10(19),
      I2 => p_0_in126_in,
      O => \^rx_66_enc\(56)
    );
\mcp1_rx_66_enc_reg[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(59),
      I1 => I10(20),
      I2 => \n_0_mcp1_descr_reg_reg[0]\,
      O => \^rx_66_enc\(57)
    );
\mcp1_rx_66_enc_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(5),
      I1 => p_0_in8_in,
      I2 => p_2_in9_in,
      O => \^rx_66_enc\(3)
    );
\mcp1_rx_66_enc_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(6),
      I1 => p_0_in12_in,
      I2 => p_2_in13_in,
      O => \^rx_66_enc\(4)
    );
\mcp1_rx_66_enc_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(7),
      I1 => p_0_in16_in,
      I2 => p_2_in17_in,
      O => \^rx_66_enc\(5)
    );
\mcp1_rx_66_enc_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(8),
      I1 => p_0_in20_in,
      I2 => p_2_in21_in,
      O => \^rx_66_enc\(6)
    );
\mcp1_rx_66_enc_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(9),
      I1 => p_0_in24_in,
      I2 => p_2_in25_in,
      O => \^rx_66_enc\(7)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_scramble is
  port (
    tx_66_fifo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk156 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 118 downto 0 );
    I1 : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_scramble;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_scramble is
  signal \<const1>\ : STD_LOGIC;
  signal \block_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_block_count[6]_i_2\ : STD_LOGIC;
  signal n_0_new_tx_test_seed_i_1 : STD_LOGIC;
  signal \n_0_scr_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[14]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[16]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[17]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[18]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[19]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[20]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[21]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[22]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[23]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[24]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[25]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[26]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[27]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[28]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[29]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[30]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[31]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[32]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[33]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[34]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[35]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[36]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[37]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[38]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[39]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[40]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[41]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[42]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[43]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[44]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[45]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[46]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[47]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[48]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[49]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[50]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[51]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[52]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[53]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[54]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[55]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[56]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[57]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_scr_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_scr_reg_reg[13]\ : STD_LOGIC;
  signal n_0_ten_gig_disti_ram_reg_0_31_0_5_i_10 : STD_LOGIC;
  signal n_0_ten_gig_disti_ram_reg_0_31_54_59_i_13 : STD_LOGIC;
  signal n_0_ten_gig_disti_ram_reg_0_31_54_59_i_14 : STD_LOGIC;
  signal \n_0_tx_test_patt_seed_sel[1]_i_1\ : STD_LOGIC;
  signal \n_0_tx_test_patt_seed_sel[1]_i_3\ : STD_LOGIC;
  signal new_tx_test_seed : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in151_in : STD_LOGIC;
  signal p_0_in160_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in170_in : STD_LOGIC;
  signal p_0_in180_in : STD_LOGIC;
  signal p_0_in190_in : STD_LOGIC;
  signal p_0_in200_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in36_in : STD_LOGIC;
  signal p_0_in40_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in172_in : STD_LOGIC;
  signal p_1_in192_in : STD_LOGIC;
  signal p_1_in204_in : STD_LOGIC;
  signal p_1_in75_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal p_2_in103_in : STD_LOGIC;
  signal p_2_in109_in : STD_LOGIC;
  signal p_2_in115_in : STD_LOGIC;
  signal p_2_in121_in : STD_LOGIC;
  signal p_2_in127_in : STD_LOGIC;
  signal p_2_in133_in : STD_LOGIC;
  signal p_2_in139_in : STD_LOGIC;
  signal p_2_in13_in : STD_LOGIC;
  signal p_2_in145_in : STD_LOGIC;
  signal p_2_in152_in : STD_LOGIC;
  signal p_2_in161_in : STD_LOGIC;
  signal p_2_in171_in : STD_LOGIC;
  signal p_2_in17_in : STD_LOGIC;
  signal p_2_in181_in : STD_LOGIC;
  signal p_2_in191_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in201_in : STD_LOGIC;
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in25_in : STD_LOGIC;
  signal p_2_in29_in : STD_LOGIC;
  signal p_2_in33_in : STD_LOGIC;
  signal p_2_in37_in : STD_LOGIC;
  signal p_2_in41_in : STD_LOGIC;
  signal p_2_in45_in : STD_LOGIC;
  signal p_2_in48_in : STD_LOGIC;
  signal p_2_in52_in : STD_LOGIC;
  signal p_2_in56_in : STD_LOGIC;
  signal p_2_in5_in : STD_LOGIC;
  signal p_2_in60_in : STD_LOGIC;
  signal p_2_in64_in : STD_LOGIC;
  signal p_2_in68_in : STD_LOGIC;
  signal p_2_in74_in : STD_LOGIC;
  signal p_2_in79_in : STD_LOGIC;
  signal p_2_in85_in : STD_LOGIC;
  signal p_2_in91_in : STD_LOGIC;
  signal p_2_in97_in : STD_LOGIC;
  signal p_2_in9_in : STD_LOGIC;
  signal scr_reg1 : STD_LOGIC;
  signal tx_test_patt_seed_sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \block_count[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \block_count[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \block_count[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \block_count[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \block_count[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \block_count[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \block_count[6]_i_2\ : label is "soft_lutpair121";
  attribute counter : integer;
  attribute counter of \block_count_reg[0]\ : label is 14;
  attribute counter of \block_count_reg[1]\ : label is 14;
  attribute counter of \block_count_reg[2]\ : label is 14;
  attribute counter of \block_count_reg[3]\ : label is 14;
  attribute counter of \block_count_reg[4]\ : label is 14;
  attribute counter of \block_count_reg[5]\ : label is 14;
  attribute counter of \block_count_reg[6]\ : label is 14;
  attribute SOFT_HLUTNM of ten_gig_disti_ram_reg_0_31_0_5_i_10 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of ten_gig_disti_ram_reg_0_31_54_59_i_14 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tx_test_patt_seed_sel[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tx_test_patt_seed_sel[1]_i_2\ : label is "soft_lutpair120";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\block_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \block_count_reg__0\(0),
      O => p_0_in(0)
    );
\block_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \block_count_reg__0\(0),
      I1 => \block_count_reg__0\(1),
      O => p_0_in(1)
    );
\block_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \block_count_reg__0\(0),
      I1 => \block_count_reg__0\(1),
      I2 => \block_count_reg__0\(2),
      O => p_0_in(2)
    );
\block_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \block_count_reg__0\(0),
      I1 => \block_count_reg__0\(1),
      I2 => \block_count_reg__0\(2),
      I3 => \block_count_reg__0\(3),
      O => p_0_in(3)
    );
\block_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \block_count_reg__0\(2),
      I1 => \block_count_reg__0\(1),
      I2 => \block_count_reg__0\(0),
      I3 => \block_count_reg__0\(3),
      I4 => \block_count_reg__0\(4),
      O => p_0_in(4)
    );
\block_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \block_count_reg__0\(2),
      I1 => \block_count_reg__0\(1),
      I2 => \block_count_reg__0\(0),
      I3 => \block_count_reg__0\(3),
      I4 => \block_count_reg__0\(4),
      I5 => \block_count_reg__0\(5),
      O => p_0_in(5)
    );
\block_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_block_count[6]_i_2\,
      I1 => \block_count_reg__0\(4),
      I2 => \block_count_reg__0\(5),
      I3 => \block_count_reg__0\(3),
      I4 => \block_count_reg__0\(6),
      O => p_0_in(6)
    );
\block_count[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \block_count_reg__0\(2),
      I1 => \block_count_reg__0\(1),
      I2 => \block_count_reg__0\(0),
      O => \n_0_block_count[6]_i_2\
    );
\block_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_0_in(0),
      Q => \block_count_reg__0\(0),
      R => \n_0_tx_test_patt_seed_sel[1]_i_1\
    );
\block_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_0_in(1),
      Q => \block_count_reg__0\(1),
      R => \n_0_tx_test_patt_seed_sel[1]_i_1\
    );
\block_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_0_in(2),
      Q => \block_count_reg__0\(2),
      R => \n_0_tx_test_patt_seed_sel[1]_i_1\
    );
\block_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_0_in(3),
      Q => \block_count_reg__0\(3),
      R => \n_0_tx_test_patt_seed_sel[1]_i_1\
    );
\block_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_0_in(4),
      Q => \block_count_reg__0\(4),
      R => \n_0_tx_test_patt_seed_sel[1]_i_1\
    );
\block_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_0_in(5),
      Q => \block_count_reg__0\(5),
      R => \n_0_tx_test_patt_seed_sel[1]_i_1\
    );
\block_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_0_in(6),
      Q => \block_count_reg__0\(6),
      R => \n_0_tx_test_patt_seed_sel[1]_i_1\
    );
new_tx_test_seed_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_tx_test_patt_seed_sel[1]_i_3\,
      I1 => \block_count_reg__0\(1),
      O => n_0_new_tx_test_seed_i_1
    );
new_tx_test_seed_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_new_tx_test_seed_i_1,
      Q => new_tx_test_seed,
      R => \n_0_tx_test_patt_seed_sel[1]_i_1\
    );
\scr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(58),
      I1 => p_1_in_0(63),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(0),
      O => \n_0_scr_reg[0]_i_1\
    );
\scr_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(63),
      I4 => p_1_in_0(24),
      I5 => p_1_in_0(5),
      O => p_1_in_0(63)
    );
\scr_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(68),
      I1 => p_1_in_0(53),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(10),
      O => \n_0_scr_reg[10]_i_1\
    );
\scr_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(53),
      I4 => p_1_in_0(14),
      I5 => p_0_in32_in,
      O => p_1_in_0(53)
    );
\scr_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(69),
      I1 => p_1_in_0(52),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(11),
      O => \n_0_scr_reg[11]_i_1\
    );
\scr_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(52),
      I4 => p_1_in_0(13),
      I5 => p_0_in28_in,
      O => p_1_in_0(52)
    );
\scr_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(70),
      I1 => p_1_in_0(51),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(12),
      O => \n_0_scr_reg[12]_i_1\
    );
\scr_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(51),
      I4 => p_1_in_0(12),
      I5 => p_0_in24_in,
      O => p_1_in_0(51)
    );
\scr_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(71),
      I1 => p_1_in_0(50),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(13),
      O => \n_0_scr_reg[13]_i_1\
    );
\scr_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(50),
      I4 => p_1_in_0(11),
      I5 => p_0_in20_in,
      O => p_1_in_0(50)
    );
\scr_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(72),
      I1 => p_1_in_0(49),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(14),
      O => \n_0_scr_reg[14]_i_1\
    );
\scr_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(49),
      I4 => p_1_in_0(10),
      I5 => p_0_in16_in,
      O => p_1_in_0(49)
    );
\scr_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(73),
      I1 => p_1_in_0(48),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(15),
      O => \n_0_scr_reg[15]_i_1\
    );
\scr_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(48),
      I4 => p_1_in_0(9),
      I5 => p_0_in12_in,
      O => p_1_in_0(48)
    );
\scr_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(74),
      I1 => p_1_in_0(47),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(16),
      O => \n_0_scr_reg[16]_i_1\
    );
\scr_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(47),
      I4 => p_1_in_0(8),
      I5 => p_0_in8_in,
      O => p_1_in_0(47)
    );
\scr_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(75),
      I1 => p_1_in_0(46),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(17),
      O => \n_0_scr_reg[17]_i_1\
    );
\scr_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(46),
      I4 => p_1_in_0(7),
      I5 => p_0_in4_in,
      O => p_1_in_0(46)
    );
\scr_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(76),
      I1 => p_1_in_0(45),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(18),
      O => \n_0_scr_reg[18]_i_1\
    );
\scr_reg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(45),
      I4 => p_1_in_0(6),
      I5 => p_0_in0_in,
      O => p_1_in_0(45)
    );
\scr_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(77),
      I1 => p_1_in_0(44),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(19),
      O => \n_0_scr_reg[19]_i_1\
    );
\scr_reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(44),
      I4 => p_1_in_0(5),
      I5 => \n_0_scr_reg_reg[13]\,
      O => p_1_in_0(44)
    );
\scr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(59),
      I1 => p_1_in_0(62),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(1),
      O => \n_0_scr_reg[1]_i_1\
    );
\scr_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(62),
      I4 => p_1_in_0(23),
      I5 => p_1_in_0(4),
      O => p_1_in_0(62)
    );
\scr_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(78),
      I1 => p_1_in_0(43),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(20),
      O => \n_0_scr_reg[20]_i_1\
    );
\scr_reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(43),
      I4 => p_1_in_0(4),
      I5 => p_2_in68_in,
      O => p_1_in_0(43)
    );
\scr_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(79),
      I1 => p_1_in_0(42),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(21),
      O => \n_0_scr_reg[21]_i_1\
    );
\scr_reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(42),
      I4 => p_1_in_0(3),
      I5 => p_2_in64_in,
      O => p_1_in_0(42)
    );
\scr_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(80),
      I1 => p_1_in_0(41),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(22),
      O => \n_0_scr_reg[22]_i_1\
    );
\scr_reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(41),
      I4 => p_1_in_0(2),
      I5 => p_2_in60_in,
      O => p_1_in_0(41)
    );
\scr_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(81),
      I1 => p_1_in_0(40),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(23),
      O => \n_0_scr_reg[23]_i_1\
    );
\scr_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(40),
      I4 => p_1_in_0(1),
      I5 => p_2_in56_in,
      O => p_1_in_0(40)
    );
\scr_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(82),
      I1 => p_1_in_0(39),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(24),
      O => \n_0_scr_reg[24]_i_1\
    );
\scr_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(39),
      I4 => p_1_in_0(0),
      I5 => p_2_in52_in,
      O => p_1_in_0(39)
    );
\scr_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(83),
      I1 => p_1_in_0(38),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(25),
      O => \n_0_scr_reg[25]_i_1\
    );
\scr_reg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(38),
      I4 => \n_0_scr_reg_reg[0]\,
      I5 => p_2_in48_in,
      O => p_1_in_0(38)
    );
\scr_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(84),
      I1 => p_1_in_0(37),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(26),
      O => \n_0_scr_reg[26]_i_1\
    );
\scr_reg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(37),
      I4 => p_0_in44_in,
      I5 => p_2_in45_in,
      O => p_1_in_0(37)
    );
\scr_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(85),
      I1 => p_1_in_0(36),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(27),
      O => \n_0_scr_reg[27]_i_1\
    );
\scr_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(36),
      I4 => p_0_in40_in,
      I5 => p_2_in41_in,
      O => p_1_in_0(36)
    );
\scr_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(86),
      I1 => p_1_in_0(35),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(28),
      O => \n_0_scr_reg[28]_i_1\
    );
\scr_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(35),
      I4 => p_0_in36_in,
      I5 => p_2_in37_in,
      O => p_1_in_0(35)
    );
\scr_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(87),
      I1 => p_1_in_0(34),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(29),
      O => \n_0_scr_reg[29]_i_1\
    );
\scr_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(34),
      I4 => p_0_in32_in,
      I5 => p_2_in33_in,
      O => p_1_in_0(34)
    );
\scr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(60),
      I1 => p_1_in_0(61),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(2),
      O => \n_0_scr_reg[2]_i_1\
    );
\scr_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(61),
      I4 => p_1_in_0(22),
      I5 => p_1_in_0(3),
      O => p_1_in_0(61)
    );
\scr_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(88),
      I1 => p_1_in_0(33),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(30),
      O => \n_0_scr_reg[30]_i_1\
    );
\scr_reg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(33),
      I4 => p_0_in28_in,
      I5 => p_2_in29_in,
      O => p_1_in_0(33)
    );
\scr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(89),
      I1 => p_1_in_0(32),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(31),
      O => \n_0_scr_reg[31]_i_1\
    );
\scr_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(32),
      I4 => p_0_in24_in,
      I5 => p_2_in25_in,
      O => p_1_in_0(32)
    );
\scr_reg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(90),
      I1 => p_1_in_0(31),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(32),
      O => \n_0_scr_reg[32]_i_1\
    );
\scr_reg[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(31),
      I4 => p_0_in20_in,
      I5 => p_2_in21_in,
      O => p_1_in_0(31)
    );
\scr_reg[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(91),
      I1 => p_1_in_0(30),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(33),
      O => \n_0_scr_reg[33]_i_1\
    );
\scr_reg[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(30),
      I4 => p_0_in16_in,
      I5 => p_2_in17_in,
      O => p_1_in_0(30)
    );
\scr_reg[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(92),
      I1 => p_1_in_0(29),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(34),
      O => \n_0_scr_reg[34]_i_1\
    );
\scr_reg[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(29),
      I4 => p_0_in12_in,
      I5 => p_2_in13_in,
      O => p_1_in_0(29)
    );
\scr_reg[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(93),
      I1 => p_1_in_0(28),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(35),
      O => \n_0_scr_reg[35]_i_1\
    );
\scr_reg[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(28),
      I4 => p_0_in8_in,
      I5 => p_2_in9_in,
      O => p_1_in_0(28)
    );
\scr_reg[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(94),
      I1 => p_1_in_0(27),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(36),
      O => \n_0_scr_reg[36]_i_1\
    );
\scr_reg[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(27),
      I4 => p_0_in4_in,
      I5 => p_2_in5_in,
      O => p_1_in_0(27)
    );
\scr_reg[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(95),
      I1 => p_1_in_0(26),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(37),
      O => \n_0_scr_reg[37]_i_1\
    );
\scr_reg[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(26),
      I4 => p_0_in0_in,
      I5 => p_2_in1_in,
      O => p_1_in_0(26)
    );
\scr_reg[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(96),
      I1 => p_1_in_0(25),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(38),
      O => \n_0_scr_reg[38]_i_1\
    );
\scr_reg[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(25),
      I4 => \n_0_scr_reg_reg[13]\,
      I5 => p_2_in,
      O => p_1_in_0(25)
    );
\scr_reg[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(97),
      I1 => p_1_in_0(24),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(39),
      O => \n_0_scr_reg[39]_i_1\
    );
\scr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(61),
      I1 => p_1_in_0(60),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(3),
      O => \n_0_scr_reg[3]_i_1\
    );
\scr_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(60),
      I4 => p_1_in_0(21),
      I5 => p_1_in_0(2),
      O => p_1_in_0(60)
    );
\scr_reg[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(98),
      I1 => p_1_in_0(23),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(40),
      O => \n_0_scr_reg[40]_i_1\
    );
\scr_reg[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(99),
      I1 => p_1_in_0(22),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(41),
      O => \n_0_scr_reg[41]_i_1\
    );
\scr_reg[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(100),
      I1 => p_1_in_0(21),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(42),
      O => \n_0_scr_reg[42]_i_1\
    );
\scr_reg[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(101),
      I1 => p_1_in_0(20),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(43),
      O => \n_0_scr_reg[43]_i_1\
    );
\scr_reg[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(102),
      I1 => p_1_in_0(19),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(44),
      O => \n_0_scr_reg[44]_i_1\
    );
\scr_reg[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(103),
      I1 => p_1_in_0(18),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(45),
      O => \n_0_scr_reg[45]_i_1\
    );
\scr_reg[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(104),
      I1 => p_1_in_0(17),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(46),
      O => \n_0_scr_reg[46]_i_1\
    );
\scr_reg[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(17),
      I4 => p_2_in41_in,
      I5 => p_2_in139_in,
      O => p_1_in_0(17)
    );
\scr_reg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(105),
      I1 => p_1_in_0(16),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(47),
      O => \n_0_scr_reg[47]_i_1\
    );
\scr_reg[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(106),
      I1 => p_1_in_0(15),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(48),
      O => \n_0_scr_reg[48]_i_1\
    );
\scr_reg[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(107),
      I1 => p_1_in_0(14),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(49),
      O => \n_0_scr_reg[49]_i_1\
    );
\scr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(62),
      I1 => p_1_in_0(59),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(4),
      O => \n_0_scr_reg[4]_i_1\
    );
\scr_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(59),
      I4 => p_1_in_0(20),
      I5 => p_1_in_0(1),
      O => p_1_in_0(59)
    );
\scr_reg[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(108),
      I1 => p_1_in_0(13),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(50),
      O => \n_0_scr_reg[50]_i_1\
    );
\scr_reg[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(109),
      I1 => p_1_in_0(12),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(51),
      O => \n_0_scr_reg[51]_i_1\
    );
\scr_reg[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(110),
      I1 => p_1_in_0(11),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(52),
      O => \n_0_scr_reg[52]_i_1\
    );
\scr_reg[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(111),
      I1 => p_1_in_0(10),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(53),
      O => \n_0_scr_reg[53]_i_1\
    );
\scr_reg[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(112),
      I1 => p_1_in_0(9),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(54),
      O => \n_0_scr_reg[54]_i_1\
    );
\scr_reg[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(113),
      I1 => p_1_in_0(8),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(55),
      O => \n_0_scr_reg[55]_i_1\
    );
\scr_reg[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(114),
      I1 => p_1_in_0(7),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(56),
      O => \n_0_scr_reg[56]_i_1\
    );
\scr_reg[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(115),
      I1 => p_1_in_0(6),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(57),
      O => \n_0_scr_reg[57]_i_1\
    );
\scr_reg[57]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => configuration_vector(118),
      I1 => new_tx_test_seed,
      O => scr_reg1
    );
\scr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(63),
      I1 => p_1_in_0(58),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(5),
      O => \n_0_scr_reg[5]_i_1\
    );
\scr_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(58),
      I4 => p_1_in_0(19),
      I5 => p_1_in_0(0),
      O => p_1_in_0(58)
    );
\scr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(64),
      I1 => p_1_in_0(57),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(6),
      O => \n_0_scr_reg[6]_i_1\
    );
\scr_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(57),
      I4 => p_1_in_0(18),
      I5 => \n_0_scr_reg_reg[0]\,
      O => p_1_in_0(57)
    );
\scr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(65),
      I1 => p_1_in_0(56),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(7),
      O => \n_0_scr_reg[7]_i_1\
    );
\scr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(66),
      I1 => p_1_in_0(55),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(8),
      O => \n_0_scr_reg[8]_i_1\
    );
\scr_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(55),
      I4 => p_1_in_0(16),
      I5 => p_0_in40_in,
      O => p_1_in_0(55)
    );
\scr_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0CACFC5CFCAC0C"
    )
    port map (
      I0 => configuration_vector(67),
      I1 => p_1_in_0(54),
      I2 => scr_reg1,
      I3 => tx_test_patt_seed_sel(1),
      I4 => tx_test_patt_seed_sel(0),
      I5 => configuration_vector(9),
      O => \n_0_scr_reg[9]_i_1\
    );
\scr_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(54),
      I4 => p_1_in_0(15),
      I5 => p_0_in36_in,
      O => p_1_in_0(54)
    );
\scr_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[0]_i_1\,
      Q => \n_0_scr_reg_reg[0]\,
      R => I1
    );
\scr_reg_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[10]_i_1\,
      Q => p_0_in8_in,
      R => I1
    );
\scr_reg_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[11]_i_1\,
      Q => p_0_in4_in,
      R => I1
    );
\scr_reg_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[12]_i_1\,
      Q => p_0_in0_in,
      R => I1
    );
\scr_reg_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[13]_i_1\,
      Q => \n_0_scr_reg_reg[13]\,
      R => I1
    );
\scr_reg_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[14]_i_1\,
      Q => p_2_in68_in,
      R => I1
    );
\scr_reg_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[15]_i_1\,
      Q => p_2_in64_in,
      R => I1
    );
\scr_reg_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[16]_i_1\,
      Q => p_2_in60_in,
      R => I1
    );
\scr_reg_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[17]_i_1\,
      Q => p_2_in56_in,
      R => I1
    );
\scr_reg_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[18]_i_1\,
      Q => p_2_in52_in,
      R => I1
    );
\scr_reg_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[19]_i_1\,
      Q => p_2_in48_in,
      R => I1
    );
\scr_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[1]_i_1\,
      Q => p_0_in44_in,
      R => I1
    );
\scr_reg_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[20]_i_1\,
      Q => p_2_in45_in,
      R => I1
    );
\scr_reg_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[21]_i_1\,
      Q => p_2_in41_in,
      R => I1
    );
\scr_reg_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[22]_i_1\,
      Q => p_2_in37_in,
      R => I1
    );
\scr_reg_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[23]_i_1\,
      Q => p_2_in33_in,
      R => I1
    );
\scr_reg_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[24]_i_1\,
      Q => p_2_in29_in,
      R => I1
    );
\scr_reg_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[25]_i_1\,
      Q => p_2_in25_in,
      R => I1
    );
\scr_reg_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[26]_i_1\,
      Q => p_2_in21_in,
      R => I1
    );
\scr_reg_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[27]_i_1\,
      Q => p_2_in17_in,
      R => I1
    );
\scr_reg_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[28]_i_1\,
      Q => p_2_in13_in,
      R => I1
    );
\scr_reg_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[29]_i_1\,
      Q => p_2_in9_in,
      R => I1
    );
\scr_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[2]_i_1\,
      Q => p_0_in40_in,
      R => I1
    );
\scr_reg_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[30]_i_1\,
      Q => p_2_in5_in,
      R => I1
    );
\scr_reg_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[31]_i_1\,
      Q => p_2_in1_in,
      R => I1
    );
\scr_reg_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[32]_i_1\,
      Q => p_2_in,
      R => I1
    );
\scr_reg_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[33]_i_1\,
      Q => p_0_in200_in,
      R => I1
    );
\scr_reg_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[34]_i_1\,
      Q => p_0_in190_in,
      R => I1
    );
\scr_reg_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[35]_i_1\,
      Q => p_0_in180_in,
      R => I1
    );
\scr_reg_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[36]_i_1\,
      Q => p_0_in170_in,
      R => I1
    );
\scr_reg_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[37]_i_1\,
      Q => p_0_in160_in,
      R => I1
    );
\scr_reg_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[38]_i_1\,
      Q => p_0_in151_in,
      R => I1
    );
\scr_reg_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[39]_i_1\,
      Q => p_2_in145_in,
      R => I1
    );
\scr_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[3]_i_1\,
      Q => p_0_in36_in,
      R => I1
    );
\scr_reg_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[40]_i_1\,
      Q => p_2_in139_in,
      R => I1
    );
\scr_reg_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[41]_i_1\,
      Q => p_2_in133_in,
      R => I1
    );
\scr_reg_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[42]_i_1\,
      Q => p_2_in127_in,
      R => I1
    );
\scr_reg_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[43]_i_1\,
      Q => p_2_in121_in,
      R => I1
    );
\scr_reg_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[44]_i_1\,
      Q => p_2_in115_in,
      R => I1
    );
\scr_reg_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[45]_i_1\,
      Q => p_2_in109_in,
      R => I1
    );
\scr_reg_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[46]_i_1\,
      Q => p_2_in103_in,
      R => I1
    );
\scr_reg_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[47]_i_1\,
      Q => p_2_in97_in,
      R => I1
    );
\scr_reg_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[48]_i_1\,
      Q => p_2_in91_in,
      R => I1
    );
\scr_reg_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[49]_i_1\,
      Q => p_2_in85_in,
      R => I1
    );
\scr_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[4]_i_1\,
      Q => p_0_in32_in,
      R => I1
    );
\scr_reg_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[50]_i_1\,
      Q => p_2_in79_in,
      R => I1
    );
\scr_reg_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[51]_i_1\,
      Q => p_2_in74_in,
      R => I1
    );
\scr_reg_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[52]_i_1\,
      Q => p_2_in201_in,
      R => I1
    );
\scr_reg_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[53]_i_1\,
      Q => p_2_in191_in,
      R => I1
    );
\scr_reg_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[54]_i_1\,
      Q => p_2_in181_in,
      R => I1
    );
\scr_reg_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[55]_i_1\,
      Q => p_2_in171_in,
      R => I1
    );
\scr_reg_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[56]_i_1\,
      Q => p_2_in161_in,
      R => I1
    );
\scr_reg_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[57]_i_1\,
      Q => p_2_in152_in,
      R => I1
    );
\scr_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[5]_i_1\,
      Q => p_0_in28_in,
      R => I1
    );
\scr_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[6]_i_1\,
      Q => p_0_in24_in,
      R => I1
    );
\scr_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[7]_i_1\,
      Q => p_0_in20_in,
      R => I1
    );
\scr_reg_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[8]_i_1\,
      Q => p_0_in16_in,
      R => I1
    );
\scr_reg_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_scr_reg[9]_i_1\,
      Q => p_0_in12_in,
      R => I1
    );
ten_gig_disti_ram_reg_0_31_0_5_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0900"
    )
    port map (
      I0 => configuration_vector(116),
      I1 => tx_test_patt_seed_sel(0),
      I2 => configuration_vector(117),
      I3 => configuration_vector(118),
      I4 => Q(0),
      O => n_0_ten_gig_disti_ram_reg_0_31_0_5_i_10
    );
ten_gig_disti_ram_reg_0_31_0_5_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0900"
    )
    port map (
      I0 => configuration_vector(116),
      I1 => tx_test_patt_seed_sel(0),
      I2 => configuration_vector(117),
      I3 => configuration_vector(118),
      I4 => Q(2),
      O => p_1_in172_in
    );
ten_gig_disti_ram_reg_0_31_0_5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in161_in,
      I1 => p_0_in160_in,
      I2 => Q(1),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(1)
    );
ten_gig_disti_ram_reg_0_31_0_5_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => p_1_in_0(0),
      I1 => configuration_vector(117),
      I2 => configuration_vector(118),
      O => tx_66_fifo(0)
    );
ten_gig_disti_ram_reg_0_31_0_5_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in181_in,
      I1 => p_0_in180_in,
      I2 => Q(3),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(3)
    );
ten_gig_disti_ram_reg_0_31_0_5_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => p_1_in_0(2),
      I1 => configuration_vector(117),
      I2 => configuration_vector(118),
      O => tx_66_fifo(2)
    );
ten_gig_disti_ram_reg_0_31_0_5_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => n_0_ten_gig_disti_ram_reg_0_31_0_5_i_10,
      I1 => p_0_in151_in,
      I2 => p_2_in152_in,
      O => p_1_in_0(0)
    );
ten_gig_disti_ram_reg_0_31_0_5_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => p_1_in172_in,
      I1 => p_0_in170_in,
      I2 => p_2_in171_in,
      O => p_1_in_0(2)
    );
ten_gig_disti_ram_reg_0_31_12_17_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in103_in,
      I1 => p_2_in17_in,
      I2 => Q(11),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(11)
    );
ten_gig_disti_ram_reg_0_31_12_17_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in97_in,
      I1 => p_2_in13_in,
      I2 => Q(10),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(10)
    );
ten_gig_disti_ram_reg_0_31_12_17_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in115_in,
      I1 => p_2_in25_in,
      I2 => Q(13),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(13)
    );
ten_gig_disti_ram_reg_0_31_12_17_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in109_in,
      I1 => p_2_in21_in,
      I2 => Q(12),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(12)
    );
ten_gig_disti_ram_reg_0_31_12_17_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in127_in,
      I1 => p_2_in33_in,
      I2 => Q(15),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(15)
    );
ten_gig_disti_ram_reg_0_31_12_17_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in121_in,
      I1 => p_2_in29_in,
      I2 => Q(14),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(14)
    );
ten_gig_disti_ram_reg_0_31_18_23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in139_in,
      I1 => p_2_in41_in,
      I2 => Q(17),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(17)
    );
ten_gig_disti_ram_reg_0_31_18_23_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in133_in,
      I1 => p_2_in37_in,
      I2 => Q(16),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(16)
    );
ten_gig_disti_ram_reg_0_31_18_23_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_0_in151_in,
      I1 => p_2_in48_in,
      I2 => Q(19),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(19)
    );
ten_gig_disti_ram_reg_0_31_18_23_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in145_in,
      I1 => p_2_in45_in,
      I2 => Q(18),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(18)
    );
ten_gig_disti_ram_reg_0_31_18_23_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in170_in,
      I1 => p_2_in56_in,
      I2 => Q(21),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(21)
    );
ten_gig_disti_ram_reg_0_31_18_23_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in160_in,
      I1 => p_2_in52_in,
      I2 => Q(20),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(20)
    );
ten_gig_disti_ram_reg_0_31_24_29_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in190_in,
      I1 => p_2_in64_in,
      I2 => Q(23),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(23)
    );
ten_gig_disti_ram_reg_0_31_24_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in180_in,
      I1 => p_2_in60_in,
      I2 => Q(22),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(22)
    );
ten_gig_disti_ram_reg_0_31_24_29_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in,
      I1 => \n_0_scr_reg_reg[13]\,
      I2 => Q(25),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(25)
    );
ten_gig_disti_ram_reg_0_31_24_29_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => p_1_in_0(24),
      I1 => configuration_vector(117),
      I2 => configuration_vector(118),
      O => tx_66_fifo(24)
    );
ten_gig_disti_ram_reg_0_31_24_29_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in5_in,
      I1 => p_0_in4_in,
      I2 => Q(27),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(27)
    );
ten_gig_disti_ram_reg_0_31_24_29_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in1_in,
      I1 => p_0_in0_in,
      I2 => Q(26),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(26)
    );
ten_gig_disti_ram_reg_0_31_24_29_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => p_1_in204_in,
      I1 => p_2_in68_in,
      I2 => p_0_in200_in,
      O => p_1_in_0(24)
    );
ten_gig_disti_ram_reg_0_31_24_29_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0900"
    )
    port map (
      I0 => configuration_vector(116),
      I1 => tx_test_patt_seed_sel(0),
      I2 => configuration_vector(117),
      I3 => configuration_vector(118),
      I4 => Q(24),
      O => p_1_in204_in
    );
ten_gig_disti_ram_reg_0_31_30_35_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in13_in,
      I1 => p_0_in12_in,
      I2 => Q(29),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(29)
    );
ten_gig_disti_ram_reg_0_31_30_35_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => p_0_in8_in,
      I2 => Q(28),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(28)
    );
ten_gig_disti_ram_reg_0_31_30_35_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in21_in,
      I1 => p_0_in20_in,
      I2 => Q(31),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(31)
    );
ten_gig_disti_ram_reg_0_31_30_35_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in17_in,
      I1 => p_0_in16_in,
      I2 => Q(30),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(30)
    );
ten_gig_disti_ram_reg_0_31_30_35_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in29_in,
      I1 => p_0_in28_in,
      I2 => Q(33),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(33)
    );
ten_gig_disti_ram_reg_0_31_30_35_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in25_in,
      I1 => p_0_in24_in,
      I2 => Q(32),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(32)
    );
ten_gig_disti_ram_reg_0_31_36_41_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in37_in,
      I1 => p_0_in36_in,
      I2 => Q(35),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(35)
    );
ten_gig_disti_ram_reg_0_31_36_41_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in33_in,
      I1 => p_0_in32_in,
      I2 => Q(34),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(34)
    );
ten_gig_disti_ram_reg_0_31_36_41_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in45_in,
      I1 => p_0_in44_in,
      I2 => Q(37),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(37)
    );
ten_gig_disti_ram_reg_0_31_36_41_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in41_in,
      I1 => p_0_in40_in,
      I2 => Q(36),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(36)
    );
ten_gig_disti_ram_reg_0_31_36_41_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in52_in,
      I1 => p_1_in_0(0),
      I2 => Q(39),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(39)
    );
ten_gig_disti_ram_reg_0_31_36_41_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in48_in,
      I1 => \n_0_scr_reg_reg[0]\,
      I2 => Q(38),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(38)
    );
ten_gig_disti_ram_reg_0_31_42_47_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in60_in,
      I1 => p_1_in_0(2),
      I2 => Q(41),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(41)
    );
ten_gig_disti_ram_reg_0_31_42_47_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in56_in,
      I1 => p_1_in_0(1),
      I2 => Q(40),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(40)
    );
ten_gig_disti_ram_reg_0_31_42_47_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in68_in,
      I1 => p_1_in_0(4),
      I2 => Q(43),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(43)
    );
ten_gig_disti_ram_reg_0_31_42_47_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in64_in,
      I1 => p_1_in_0(3),
      I2 => Q(42),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(42)
    );
ten_gig_disti_ram_reg_0_31_42_47_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in0_in,
      I1 => p_1_in_0(6),
      I2 => Q(45),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(45)
    );
ten_gig_disti_ram_reg_0_31_42_47_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => \n_0_scr_reg_reg[13]\,
      I1 => p_1_in_0(5),
      I2 => Q(44),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(44)
    );
ten_gig_disti_ram_reg_0_31_42_47_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(1),
      I4 => p_0_in160_in,
      I5 => p_2_in161_in,
      O => p_1_in_0(1)
    );
ten_gig_disti_ram_reg_0_31_42_47_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(3),
      I4 => p_0_in180_in,
      I5 => p_2_in181_in,
      O => p_1_in_0(3)
    );
ten_gig_disti_ram_reg_0_31_42_47_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(5),
      I4 => p_0_in200_in,
      I5 => p_2_in201_in,
      O => p_1_in_0(5)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in8_in,
      I1 => p_1_in_0(8),
      I2 => Q(47),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(47)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(9),
      I4 => p_2_in9_in,
      I5 => p_2_in91_in,
      O => p_1_in_0(9)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(12),
      I4 => p_2_in21_in,
      I5 => p_2_in109_in,
      O => p_1_in_0(12)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(11),
      I4 => p_2_in17_in,
      I5 => p_2_in103_in,
      O => p_1_in_0(11)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in4_in,
      I1 => p_1_in_0(7),
      I2 => Q(46),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(46)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in16_in,
      I1 => p_1_in_0(10),
      I2 => Q(49),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(49)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in12_in,
      I1 => p_1_in_0(9),
      I2 => Q(48),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(48)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in24_in,
      I1 => p_1_in_0(12),
      I2 => Q(51),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(51)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in20_in,
      I1 => p_1_in_0(11),
      I2 => Q(50),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(50)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(8),
      I4 => p_2_in5_in,
      I5 => p_2_in85_in,
      O => p_1_in_0(8)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(7),
      I4 => p_2_in1_in,
      I5 => p_2_in79_in,
      O => p_1_in_0(7)
    );
ten_gig_disti_ram_reg_0_31_48_53_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(10),
      I4 => p_2_in13_in,
      I5 => p_2_in97_in,
      O => p_1_in_0(10)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_0_in32_in,
      I1 => p_1_in_0(14),
      I2 => Q(53),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(53)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(15),
      I4 => p_2_in33_in,
      I5 => p_2_in127_in,
      O => p_1_in_0(15)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(18),
      I4 => p_2_in45_in,
      I5 => p_2_in145_in,
      O => p_1_in_0(18)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DDDDD12E22222E"
    )
    port map (
      I0 => Q(56),
      I1 => configuration_vector(118),
      I2 => configuration_vector(117),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(116),
      I5 => n_0_ten_gig_disti_ram_reg_0_31_54_59_i_13,
      O => p_1_in_0(56)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696996699696"
    )
    port map (
      I0 => p_0_in44_in,
      I1 => p_2_in139_in,
      I2 => p_2_in41_in,
      I3 => configuration_vector(118),
      I4 => Q(17),
      I5 => n_0_ten_gig_disti_ram_reg_0_31_54_59_i_14,
      O => n_0_ten_gig_disti_ram_reg_0_31_54_59_i_13
    );
ten_gig_disti_ram_reg_0_31_54_59_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      O => n_0_ten_gig_disti_ram_reg_0_31_54_59_i_14
    );
ten_gig_disti_ram_reg_0_31_54_59_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_0_in28_in,
      I1 => p_1_in_0(13),
      I2 => Q(52),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(52)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_0_in40_in,
      I1 => p_1_in_0(16),
      I2 => Q(55),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(55)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_0_in36_in,
      I1 => p_1_in_0(15),
      I2 => Q(54),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(54)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => \n_0_scr_reg_reg[0]\,
      I1 => p_1_in_0(18),
      I2 => Q(57),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(57)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => p_1_in_0(56),
      O => tx_66_fifo(56)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(14),
      I4 => p_2_in29_in,
      I5 => p_2_in121_in,
      O => p_1_in_0(14)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(13),
      I4 => p_2_in25_in,
      I5 => p_2_in115_in,
      O => p_1_in_0(13)
    );
ten_gig_disti_ram_reg_0_31_54_59_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(16),
      I4 => p_2_in37_in,
      I5 => p_2_in133_in,
      O => p_1_in_0(16)
    );
ten_gig_disti_ram_reg_0_31_60_65_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_1_in_0(1),
      I1 => p_1_in_0(20),
      I2 => Q(59),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(59)
    );
ten_gig_disti_ram_reg_0_31_60_65_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(21),
      I4 => p_2_in56_in,
      I5 => p_0_in170_in,
      O => p_1_in_0(21)
    );
ten_gig_disti_ram_reg_0_31_60_65_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(23),
      I4 => p_2_in64_in,
      I5 => p_0_in190_in,
      O => p_1_in_0(23)
    );
ten_gig_disti_ram_reg_0_31_60_65_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_1_in_0(0),
      I1 => p_1_in_0(19),
      I2 => Q(58),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(58)
    );
ten_gig_disti_ram_reg_0_31_60_65_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_1_in_0(3),
      I1 => p_1_in_0(22),
      I2 => Q(61),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(61)
    );
ten_gig_disti_ram_reg_0_31_60_65_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_1_in_0(2),
      I1 => p_1_in_0(21),
      I2 => Q(60),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(60)
    );
ten_gig_disti_ram_reg_0_31_60_65_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_1_in_0(5),
      I1 => p_1_in_0(24),
      I2 => Q(63),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(63)
    );
ten_gig_disti_ram_reg_0_31_60_65_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_1_in_0(4),
      I1 => p_1_in_0(23),
      I2 => Q(62),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(62)
    );
ten_gig_disti_ram_reg_0_31_60_65_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(20),
      I4 => p_2_in52_in,
      I5 => p_0_in160_in,
      O => p_1_in_0(20)
    );
ten_gig_disti_ram_reg_0_31_60_65_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(19),
      I4 => p_2_in48_in,
      I5 => p_0_in151_in,
      O => p_1_in_0(19)
    );
ten_gig_disti_ram_reg_0_31_60_65_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73408CBF8CBF7340"
    )
    port map (
      I0 => configuration_vector(117),
      I1 => configuration_vector(118),
      I2 => tx_test_patt_seed_sel(0),
      I3 => Q(22),
      I4 => p_2_in60_in,
      I5 => p_0_in180_in,
      O => p_1_in_0(22)
    );
ten_gig_disti_ram_reg_0_31_6_11_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in201_in,
      I1 => p_0_in200_in,
      I2 => Q(5),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(5)
    );
ten_gig_disti_ram_reg_0_31_6_11_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0900"
    )
    port map (
      I0 => configuration_vector(116),
      I1 => tx_test_patt_seed_sel(0),
      I2 => configuration_vector(117),
      I3 => configuration_vector(118),
      I4 => Q(6),
      O => p_1_in75_in
    );
ten_gig_disti_ram_reg_0_31_6_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => p_1_in_0(4),
      I1 => configuration_vector(117),
      I2 => configuration_vector(118),
      O => tx_66_fifo(4)
    );
ten_gig_disti_ram_reg_0_31_6_11_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in79_in,
      I1 => p_2_in1_in,
      I2 => Q(7),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(7)
    );
ten_gig_disti_ram_reg_0_31_6_11_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => p_1_in_0(6),
      I1 => configuration_vector(117),
      I2 => configuration_vector(118),
      O => tx_66_fifo(6)
    );
ten_gig_disti_ram_reg_0_31_6_11_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
    port map (
      I0 => p_2_in91_in,
      I1 => p_2_in9_in,
      I2 => Q(9),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(118),
      I5 => configuration_vector(117),
      O => tx_66_fifo(9)
    );
ten_gig_disti_ram_reg_0_31_6_11_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969696"
    )
    port map (
      I0 => p_2_in85_in,
      I1 => p_2_in5_in,
      I2 => Q(8),
      I3 => tx_test_patt_seed_sel(0),
      I4 => configuration_vector(117),
      I5 => configuration_vector(118),
      O => tx_66_fifo(8)
    );
ten_gig_disti_ram_reg_0_31_6_11_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => p_1_in192_in,
      I1 => p_0_in190_in,
      I2 => p_2_in191_in,
      O => p_1_in_0(4)
    );
ten_gig_disti_ram_reg_0_31_6_11_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => p_1_in75_in,
      I1 => p_2_in,
      I2 => p_2_in74_in,
      O => p_1_in_0(6)
    );
ten_gig_disti_ram_reg_0_31_6_11_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0900"
    )
    port map (
      I0 => configuration_vector(116),
      I1 => tx_test_patt_seed_sel(0),
      I2 => configuration_vector(117),
      I3 => configuration_vector(118),
      I4 => Q(4),
      O => p_1_in192_in
    );
\tx_test_patt_seed_sel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_tx_test_patt_seed_sel[1]_i_3\,
      I1 => \block_count_reg__0\(1),
      I2 => tx_test_patt_seed_sel(0),
      O => p_1_in(0)
    );
\tx_test_patt_seed_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I1,
      I1 => configuration_vector(118),
      O => \n_0_tx_test_patt_seed_sel[1]_i_1\
    );
\tx_test_patt_seed_sel[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_tx_test_patt_seed_sel[1]_i_3\,
      I1 => \block_count_reg__0\(1),
      I2 => tx_test_patt_seed_sel(0),
      I3 => tx_test_patt_seed_sel(1),
      O => p_1_in(1)
    );
\tx_test_patt_seed_sel[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \block_count_reg__0\(6),
      I1 => \block_count_reg__0\(0),
      I2 => \block_count_reg__0\(2),
      I3 => \block_count_reg__0\(4),
      I4 => \block_count_reg__0\(3),
      I5 => \block_count_reg__0\(5),
      O => \n_0_tx_test_patt_seed_sel[1]_i_3\
    );
\tx_test_patt_seed_sel_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_1_in(0),
      Q => tx_test_patt_seed_sel(0),
      R => \n_0_tx_test_patt_seed_sel[1]_i_1\
    );
\tx_test_patt_seed_sel_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_1_in(1),
      Q => tx_test_patt_seed_sel(1),
      R => \n_0_tx_test_patt_seed_sel[1]_i_1\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer is
  port (
    counter_sync_2 : out STD_LOGIC;
    counter_out0 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    counter_sync_1 : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^counter_sync_2\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal \n_0_newedge_i_1__0\ : STD_LOGIC;
  signal n_0_newedge_reg : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  signal newedge_reg2 : STD_LOGIC;
  signal newedge_reg3 : STD_LOGIC;
  signal \newedge_reg__0\ : STD_LOGIC;
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of newedge_reg1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG of newedge_reg2_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG of newedge_reg3_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG of newedge_reg_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_2 <= \^counter_sync_2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
counter_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^counter_sync_2\,
      I1 => counter_sync_1,
      I2 => counter_sync_3,
      I3 => counter_sync_extra,
      O => counter_out0
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I1,
      Q => dcapture,
      R => \<const0>\
    );
\newedge_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => I1,
      I1 => dcapture,
      I2 => n_0_newedge_reg,
      O => \n_0_newedge_i_1__0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_newedge_i_1__0\,
      Q => n_0_newedge_reg,
      R => \<const0>\
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => \<const0>\
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg1,
      Q => newedge_reg2,
      R => \<const0>\
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg2,
      Q => newedge_reg3,
      R => \<const0>\
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_newedge_reg,
      Q => \newedge_reg__0\,
      R => \<const0>\
    );
\q_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => newedge_reg3,
      I1 => newedge_reg2,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => out_comb,
      Q => \^counter_sync_2\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_12 is
  port (
    counter_sync_2 : out STD_LOGIC;
    counter_out0 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    counter_sync_1 : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_12 : entity is "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_12;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_12 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^counter_sync_2\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal \n_0_newedge_i_1__3\ : STD_LOGIC;
  signal n_0_newedge_reg : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  signal newedge_reg2 : STD_LOGIC;
  signal newedge_reg3 : STD_LOGIC;
  signal \newedge_reg__0\ : STD_LOGIC;
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of newedge_reg1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG of newedge_reg2_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG of newedge_reg3_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG of newedge_reg_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_2 <= \^counter_sync_2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\counter_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^counter_sync_2\,
      I1 => counter_sync_1,
      I2 => counter_sync_3,
      I3 => counter_sync_extra,
      O => counter_out0
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I1,
      Q => dcapture,
      R => \<const0>\
    );
\newedge_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => I1,
      I1 => dcapture,
      I2 => n_0_newedge_reg,
      O => \n_0_newedge_i_1__3\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_newedge_i_1__3\,
      Q => n_0_newedge_reg,
      R => \<const0>\
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => \<const0>\
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg1,
      Q => newedge_reg2,
      R => \<const0>\
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg2,
      Q => newedge_reg3,
      R => \<const0>\
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_newedge_reg,
      Q => \newedge_reg__0\,
      R => \<const0>\
    );
\q_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => newedge_reg3,
      I1 => newedge_reg2,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => out_comb,
      Q => \^counter_sync_2\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_13 is
  port (
    counter_sync_3 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_13 : entity is "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_13;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_13 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal \n_0_newedge_i_1__4\ : STD_LOGIC;
  signal n_0_newedge_reg : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  signal newedge_reg2 : STD_LOGIC;
  signal newedge_reg3 : STD_LOGIC;
  signal \newedge_reg__0\ : STD_LOGIC;
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of newedge_reg1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG of newedge_reg2_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG of newedge_reg3_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG of newedge_reg_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I1,
      Q => dcapture,
      R => \<const0>\
    );
\newedge_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => I1,
      I1 => dcapture,
      I2 => n_0_newedge_reg,
      O => \n_0_newedge_i_1__4\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_newedge_i_1__4\,
      Q => n_0_newedge_reg,
      R => \<const0>\
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => \<const0>\
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg1,
      Q => newedge_reg2,
      R => \<const0>\
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg2,
      Q => newedge_reg3,
      R => \<const0>\
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_newedge_reg,
      Q => \newedge_reg__0\,
      R => \<const0>\
    );
\q_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => newedge_reg3,
      I1 => newedge_reg2,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => out_comb,
      Q => counter_sync_3,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_14 is
  port (
    counter_sync_1 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_14 : entity is "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_14;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_14 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^counter_sync_1\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal \n_0_newedge_i_1__2\ : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  signal newedge_reg2 : STD_LOGIC;
  signal newedge_reg3 : STD_LOGIC;
  signal \newedge_reg__0\ : STD_LOGIC;
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of newedge_reg1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG of newedge_reg2_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG of newedge_reg3_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG of newedge_reg_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_1 <= \^counter_sync_1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\counter_sync_extra_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => counter_sync_extra,
      I1 => \^counter_sync_1\,
      I2 => counter_sync_3,
      I3 => counter_sync_2,
      O => O1
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I1,
      Q => dcapture,
      R => \<const0>\
    );
\newedge_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => I1,
      I1 => dcapture,
      I2 => newedge,
      O => \n_0_newedge_i_1__2\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_newedge_i_1__2\,
      Q => newedge,
      R => \<const0>\
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => \<const0>\
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg1,
      Q => newedge_reg2,
      R => \<const0>\
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg2,
      Q => newedge_reg3,
      R => \<const0>\
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge,
      Q => \newedge_reg__0\,
      R => \<const0>\
    );
\q_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => newedge_reg3,
      I1 => newedge_reg2,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => out_comb,
      Q => \^counter_sync_1\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_16 is
  port (
    counter_sync_2 : out STD_LOGIC;
    counter_out0 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    counter_sync_1 : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_16 : entity is "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_16;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_16 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^counter_sync_2\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal \n_0_newedge_i_1__6\ : STD_LOGIC;
  signal n_0_newedge_reg : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  signal newedge_reg2 : STD_LOGIC;
  signal newedge_reg3 : STD_LOGIC;
  signal \newedge_reg__0\ : STD_LOGIC;
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of newedge_reg1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG of newedge_reg2_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG of newedge_reg3_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG of newedge_reg_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_2 <= \^counter_sync_2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\counter_out_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^counter_sync_2\,
      I1 => counter_sync_1,
      I2 => counter_sync_3,
      I3 => counter_sync_extra,
      O => counter_out0
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I1,
      Q => dcapture,
      R => \<const0>\
    );
\newedge_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => I1,
      I1 => dcapture,
      I2 => n_0_newedge_reg,
      O => \n_0_newedge_i_1__6\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_newedge_i_1__6\,
      Q => n_0_newedge_reg,
      R => \<const0>\
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => \<const0>\
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg1,
      Q => newedge_reg2,
      R => \<const0>\
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg2,
      Q => newedge_reg3,
      R => \<const0>\
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_newedge_reg,
      Q => \newedge_reg__0\,
      R => \<const0>\
    );
\q_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => newedge_reg3,
      I1 => newedge_reg2,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => out_comb,
      Q => \^counter_sync_2\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_17 is
  port (
    counter_sync_3 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_17 : entity is "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_17;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_17 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal \n_0_newedge_i_1__7\ : STD_LOGIC;
  signal n_0_newedge_reg : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  signal newedge_reg2 : STD_LOGIC;
  signal newedge_reg3 : STD_LOGIC;
  signal \newedge_reg__0\ : STD_LOGIC;
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of newedge_reg1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG of newedge_reg2_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG of newedge_reg3_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG of newedge_reg_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I1,
      Q => dcapture,
      R => \<const0>\
    );
\newedge_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => I1,
      I1 => dcapture,
      I2 => n_0_newedge_reg,
      O => \n_0_newedge_i_1__7\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_newedge_i_1__7\,
      Q => n_0_newedge_reg,
      R => \<const0>\
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => \<const0>\
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg1,
      Q => newedge_reg2,
      R => \<const0>\
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg2,
      Q => newedge_reg3,
      R => \<const0>\
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_newedge_reg,
      Q => \newedge_reg__0\,
      R => \<const0>\
    );
\q_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => newedge_reg3,
      I1 => newedge_reg2,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => out_comb,
      Q => counter_sync_3,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_18 is
  port (
    counter_sync_1 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_18 : entity is "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_18;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_18 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^counter_sync_1\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal \n_0_newedge_i_1__5\ : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  signal newedge_reg2 : STD_LOGIC;
  signal newedge_reg3 : STD_LOGIC;
  signal \newedge_reg__0\ : STD_LOGIC;
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of newedge_reg1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG of newedge_reg2_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG of newedge_reg3_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG of newedge_reg_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_1 <= \^counter_sync_1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\counter_sync_extra_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => counter_sync_extra,
      I1 => \^counter_sync_1\,
      I2 => counter_sync_3,
      I3 => counter_sync_2,
      O => O1
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I1,
      Q => dcapture,
      R => \<const0>\
    );
\newedge_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => I1,
      I1 => dcapture,
      I2 => newedge,
      O => \n_0_newedge_i_1__5\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_newedge_i_1__5\,
      Q => newedge,
      R => \<const0>\
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => \<const0>\
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg1,
      Q => newedge_reg2,
      R => \<const0>\
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg2,
      Q => newedge_reg3,
      R => \<const0>\
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge,
      Q => \newedge_reg__0\,
      R => \<const0>\
    );
\q_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => newedge_reg3,
      I1 => newedge_reg2,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => out_comb,
      Q => \^counter_sync_1\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_4 is
  port (
    counter_sync_3 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_4 : entity is "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_4;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal \n_0_newedge_i_1__1\ : STD_LOGIC;
  signal n_0_newedge_reg : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  signal newedge_reg2 : STD_LOGIC;
  signal newedge_reg3 : STD_LOGIC;
  signal \newedge_reg__0\ : STD_LOGIC;
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of newedge_reg1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG of newedge_reg2_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG of newedge_reg3_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG of newedge_reg_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I1,
      Q => dcapture,
      R => \<const0>\
    );
\newedge_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => I1,
      I1 => dcapture,
      I2 => n_0_newedge_reg,
      O => \n_0_newedge_i_1__1\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_newedge_i_1__1\,
      Q => n_0_newedge_reg,
      R => \<const0>\
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => \<const0>\
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg1,
      Q => newedge_reg2,
      R => \<const0>\
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg2,
      Q => newedge_reg3,
      R => \<const0>\
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_newedge_reg,
      Q => \newedge_reg__0\,
      R => \<const0>\
    );
\q_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => newedge_reg3,
      I1 => newedge_reg2,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => out_comb,
      Q => counter_sync_3,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_5 is
  port (
    counter_sync_1 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_5 : entity is "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_5;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^counter_sync_1\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal n_0_newedge_i_1 : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  signal newedge_reg2 : STD_LOGIC;
  signal newedge_reg3 : STD_LOGIC;
  signal \newedge_reg__0\ : STD_LOGIC;
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of newedge_reg1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG of newedge_reg2_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG of newedge_reg3_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG of newedge_reg_reg : label is true;
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_1 <= \^counter_sync_1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
counter_sync_extra_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => counter_sync_extra,
      I1 => \^counter_sync_1\,
      I2 => counter_sync_3,
      I3 => counter_sync_2,
      O => O1
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I1,
      Q => dcapture,
      R => \<const0>\
    );
newedge_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => I1,
      I1 => dcapture,
      I2 => newedge,
      O => n_0_newedge_i_1
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_newedge_i_1,
      Q => newedge,
      R => \<const0>\
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => \<const0>\
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg1,
      Q => newedge_reg2,
      R => \<const0>\
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge_reg2,
      Q => newedge_reg3,
      R => \<const0>\
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => newedge,
      Q => \newedge_reg__0\,
      R => \<const0>\
    );
q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => newedge_reg3,
      I1 => newedge_reg2,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => out_comb,
      Q => \^counter_sync_1\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm is
  port (
    ber_count_inc : out STD_LOGIC;
    hiber : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mcp1_ber_test_sh : STD_LOGIC;
  signal mcp1_timer_125us : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \n_0_FSM_onehot_mcp1_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[4]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[5]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[5]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[5]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[5]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[5]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[5]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[5]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[5]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[5]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state_reg[3]\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt[4]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_mcp1_ber_cnt_reg[4]\ : STD_LOGIC;
  signal n_0_mcp1_ber_count_inc_i_1 : STD_LOGIC;
  signal n_0_mcp1_ber_test_sh_i_1 : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[0]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[10]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[11]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[11]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[11]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[11]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[11]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[12]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[13]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[14]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[15]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[15]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[15]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[15]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[15]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[15]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[15]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[1]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[2]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[3]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[3]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[3]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[3]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[3]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[4]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[5]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[6]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[7]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[7]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[7]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[7]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[7]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[8]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us[9]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_timer_125us_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_mcp1_timer_125us_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_mcp1_timer_125us_reg[15]_i_4\ : STD_LOGIC;
  signal \n_1_mcp1_timer_125us_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_mcp1_timer_125us_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_mcp1_timer_125us_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_mcp1_timer_125us_reg[15]_i_4\ : STD_LOGIC;
  signal \n_2_mcp1_timer_125us_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_mcp1_timer_125us_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_mcp1_timer_125us_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_mcp1_timer_125us_reg[15]_i_4\ : STD_LOGIC;
  signal \n_3_mcp1_timer_125us_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_mcp1_timer_125us_reg[7]_i_2\ : STD_LOGIC;
  signal \n_4_mcp1_timer_125us_reg[11]_i_2\ : STD_LOGIC;
  signal \n_4_mcp1_timer_125us_reg[15]_i_4\ : STD_LOGIC;
  signal \n_4_mcp1_timer_125us_reg[3]_i_2\ : STD_LOGIC;
  signal \n_4_mcp1_timer_125us_reg[7]_i_2\ : STD_LOGIC;
  signal \n_5_mcp1_timer_125us_reg[11]_i_2\ : STD_LOGIC;
  signal \n_5_mcp1_timer_125us_reg[15]_i_4\ : STD_LOGIC;
  signal \n_5_mcp1_timer_125us_reg[3]_i_2\ : STD_LOGIC;
  signal \n_5_mcp1_timer_125us_reg[7]_i_2\ : STD_LOGIC;
  signal \n_6_mcp1_timer_125us_reg[11]_i_2\ : STD_LOGIC;
  signal \n_6_mcp1_timer_125us_reg[15]_i_4\ : STD_LOGIC;
  signal \n_6_mcp1_timer_125us_reg[3]_i_2\ : STD_LOGIC;
  signal \n_6_mcp1_timer_125us_reg[7]_i_2\ : STD_LOGIC;
  signal \n_7_mcp1_timer_125us_reg[11]_i_2\ : STD_LOGIC;
  signal \n_7_mcp1_timer_125us_reg[15]_i_4\ : STD_LOGIC;
  signal \n_7_mcp1_timer_125us_reg[3]_i_2\ : STD_LOGIC;
  signal \n_7_mcp1_timer_125us_reg[7]_i_2\ : STD_LOGIC;
  signal \NLW_mcp1_timer_125us_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_mcp1_state[3]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_onehot_mcp1_state[5]_i_10\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mcp1_ber_cnt[4]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of mcp1_ber_count_inc_i_1 : label is "soft_lutpair66";
begin
  O1 <= \^o1\;
  Q(2 downto 0) <= \^q\(2 downto 0);
\FSM_onehot_mcp1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010002"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      I1 => \^q\(0),
      I2 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I3 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \n_0_FSM_onehot_mcp1_state[1]_i_1\
    );
\FSM_onehot_mcp1_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F0800"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state[3]_i_2\,
      I1 => I3,
      I2 => \^q\(2),
      I3 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I4 => \^q\(0),
      I5 => \n_0_FSM_onehot_mcp1_state[2]_i_2\,
      O => \n_0_FSM_onehot_mcp1_state[2]_i_1\
    );
\FSM_onehot_mcp1_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      O => \n_0_FSM_onehot_mcp1_state[2]_i_2\
    );
\FSM_onehot_mcp1_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D00000000005D"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I1 => \n_0_FSM_onehot_mcp1_state[3]_i_2\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I3 => \n_0_FSM_onehot_mcp1_state[5]_i_11\,
      I4 => I10(0),
      I5 => I10(1),
      O => \n_0_FSM_onehot_mcp1_state[3]_i_1\
    );
\FSM_onehot_mcp1_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state[5]_i_9\,
      I1 => \n_0_mcp1_ber_cnt_reg[1]\,
      I2 => \n_0_mcp1_ber_cnt_reg[0]\,
      I3 => \n_0_mcp1_ber_cnt_reg[2]\,
      I4 => \n_0_mcp1_ber_cnt_reg[3]\,
      O => \n_0_FSM_onehot_mcp1_state[3]_i_2\
    );
\FSM_onehot_mcp1_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state[5]_i_10\,
      I1 => \n_0_FSM_onehot_mcp1_state[4]_i_2\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I3 => \^q\(1),
      I4 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      I5 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      O => \n_0_FSM_onehot_mcp1_state[4]_i_1\
    );
\FSM_onehot_mcp1_state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      O => \n_0_FSM_onehot_mcp1_state[4]_i_2\
    );
\FSM_onehot_mcp1_state[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_mcp1_ber_cnt_reg[3]\,
      I1 => \n_0_mcp1_ber_cnt_reg[2]\,
      I2 => \n_0_mcp1_ber_cnt_reg[0]\,
      I3 => \n_0_mcp1_ber_cnt_reg[1]\,
      O => \n_0_FSM_onehot_mcp1_state[5]_i_10\
    );
\FSM_onehot_mcp1_state[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      I3 => \^q\(0),
      I4 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I5 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      O => \n_0_FSM_onehot_mcp1_state[5]_i_11\
    );
\FSM_onehot_mcp1_state[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => mcp1_timer_125us(4),
      I1 => mcp1_timer_125us(0),
      I2 => mcp1_timer_125us(2),
      I3 => mcp1_timer_125us(6),
      I4 => mcp1_timer_125us(8),
      I5 => mcp1_timer_125us(12),
      O => \n_0_FSM_onehot_mcp1_state[5]_i_12\
    );
\FSM_onehot_mcp1_state[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => mcp1_timer_125us(14),
      I1 => mcp1_timer_125us(11),
      I2 => mcp1_timer_125us(10),
      I3 => mcp1_timer_125us(15),
      I4 => mcp1_timer_125us(1),
      I5 => mcp1_timer_125us(5),
      O => \n_0_FSM_onehot_mcp1_state[5]_i_13\
    );
\FSM_onehot_mcp1_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A8A8A8A8A8A8A"
    )
    port map (
      I0 => I2,
      I1 => \n_0_FSM_onehot_mcp1_state[5]_i_4\,
      I2 => \^o1\,
      I3 => I3,
      I4 => \n_0_FSM_onehot_mcp1_state[5]_i_7\,
      I5 => \n_0_FSM_onehot_mcp1_state[5]_i_8\,
      O => \n_0_FSM_onehot_mcp1_state[5]_i_2\
    );
\FSM_onehot_mcp1_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000202FF02"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state[5]_i_9\,
      I1 => \n_0_FSM_onehot_mcp1_state[5]_i_10\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I3 => I3,
      I4 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I5 => \n_0_FSM_onehot_mcp1_state[5]_i_11\,
      O => \n_0_FSM_onehot_mcp1_state[5]_i_3\
    );
\FSM_onehot_mcp1_state[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFAFAFFCA0"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state[5]_i_9\,
      I1 => mcp1_ber_test_sh,
      I2 => \n_0_mcp1_ber_cnt[4]_i_3\,
      I3 => \^o1\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \n_0_FSM_onehot_mcp1_state[5]_i_4\
    );
\FSM_onehot_mcp1_state[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      O => \^o1\
    );
\FSM_onehot_mcp1_state[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \n_0_FSM_onehot_mcp1_state[5]_i_7\
    );
\FSM_onehot_mcp1_state[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0101"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I3 => mcp1_ber_test_sh,
      I4 => \n_0_FSM_onehot_mcp1_state[3]_i_2\,
      O => \n_0_FSM_onehot_mcp1_state[5]_i_8\
    );
\FSM_onehot_mcp1_state[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => mcp1_timer_125us(3),
      I1 => mcp1_timer_125us(7),
      I2 => mcp1_timer_125us(9),
      I3 => mcp1_timer_125us(13),
      I4 => \n_0_FSM_onehot_mcp1_state[5]_i_12\,
      I5 => \n_0_FSM_onehot_mcp1_state[5]_i_13\,
      O => \n_0_FSM_onehot_mcp1_state[5]_i_9\
    );
\FSM_onehot_mcp1_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_FSM_onehot_mcp1_state[5]_i_2\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      S => SR(0)
    );
\FSM_onehot_mcp1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_FSM_onehot_mcp1_state[5]_i_2\,
      D => \n_0_FSM_onehot_mcp1_state[1]_i_1\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_onehot_mcp1_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_FSM_onehot_mcp1_state[5]_i_2\,
      D => \n_0_FSM_onehot_mcp1_state[2]_i_1\,
      Q => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      R => SR(0)
    );
\FSM_onehot_mcp1_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_FSM_onehot_mcp1_state[5]_i_2\,
      D => \n_0_FSM_onehot_mcp1_state[3]_i_1\,
      Q => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      R => SR(0)
    );
\FSM_onehot_mcp1_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_FSM_onehot_mcp1_state[5]_i_2\,
      D => \n_0_FSM_onehot_mcp1_state[4]_i_1\,
      Q => \^q\(1),
      R => SR(0)
    );
\FSM_onehot_mcp1_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_FSM_onehot_mcp1_state[5]_i_2\,
      D => \n_0_FSM_onehot_mcp1_state[5]_i_3\,
      Q => \^q\(2),
      R => SR(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\mcp1_ber_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => \n_0_mcp1_ber_cnt_reg[0]\,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      O => \n_0_mcp1_ber_cnt[0]_i_1\
    );
\mcp1_ber_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
    port map (
      I0 => \n_0_mcp1_ber_cnt_reg[1]\,
      I1 => \n_0_mcp1_ber_cnt_reg[0]\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I3 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      O => \n_0_mcp1_ber_cnt[1]_i_1\
    );
\mcp1_ber_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEEE000"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I2 => \n_0_mcp1_ber_cnt_reg[0]\,
      I3 => \n_0_mcp1_ber_cnt_reg[1]\,
      I4 => \n_0_mcp1_ber_cnt_reg[2]\,
      O => \n_0_mcp1_ber_cnt[2]_i_1\
    );
\mcp1_ber_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEEEEEE0000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I2 => \n_0_mcp1_ber_cnt_reg[1]\,
      I3 => \n_0_mcp1_ber_cnt_reg[0]\,
      I4 => \n_0_mcp1_ber_cnt_reg[2]\,
      I5 => \n_0_mcp1_ber_cnt_reg[3]\,
      O => \n_0_mcp1_ber_cnt[3]_i_1\
    );
\mcp1_ber_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044040000"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \n_0_mcp1_ber_cnt_reg[4]\,
      I3 => \^o1\,
      I4 => \n_0_FSM_onehot_mcp1_state[5]_i_7\,
      I5 => \n_0_mcp1_ber_cnt[4]_i_3\,
      O => \n_0_mcp1_ber_cnt[4]_i_1\
    );
\mcp1_ber_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
    port map (
      I0 => \n_0_mcp1_ber_cnt_reg[3]\,
      I1 => \n_0_mcp1_ber_cnt_reg[2]\,
      I2 => \n_0_mcp1_ber_cnt_reg[0]\,
      I3 => \n_0_mcp1_ber_cnt_reg[1]\,
      I4 => \n_0_mcp1_ber_cnt_reg[4]\,
      I5 => \^o1\,
      O => \n_0_mcp1_ber_cnt[4]_i_2\
    );
\mcp1_ber_cnt[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => \n_0_mcp1_ber_cnt[4]_i_3\
    );
\mcp1_ber_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_ber_cnt[4]_i_1\,
      D => \n_0_mcp1_ber_cnt[0]_i_1\,
      Q => \n_0_mcp1_ber_cnt_reg[0]\,
      R => \<const0>\
    );
\mcp1_ber_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_ber_cnt[4]_i_1\,
      D => \n_0_mcp1_ber_cnt[1]_i_1\,
      Q => \n_0_mcp1_ber_cnt_reg[1]\,
      R => \<const0>\
    );
\mcp1_ber_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_ber_cnt[4]_i_1\,
      D => \n_0_mcp1_ber_cnt[2]_i_1\,
      Q => \n_0_mcp1_ber_cnt_reg[2]\,
      R => \<const0>\
    );
\mcp1_ber_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_ber_cnt[4]_i_1\,
      D => \n_0_mcp1_ber_cnt[3]_i_1\,
      Q => \n_0_mcp1_ber_cnt_reg[3]\,
      R => \<const0>\
    );
\mcp1_ber_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_ber_cnt[4]_i_1\,
      D => \n_0_mcp1_ber_cnt[4]_i_2\,
      Q => \n_0_mcp1_ber_cnt_reg[4]\,
      R => \<const0>\
    );
mcp1_ber_count_inc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020300"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I4 => \^q\(0),
      O => n_0_mcp1_ber_count_inc_i_1
    );
mcp1_ber_count_inc_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I2,
      D => n_0_mcp1_ber_count_inc_i_1,
      Q => ber_count_inc,
      R => I1
    );
mcp1_ber_test_sh_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"030303FE"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I4 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      O => n_0_mcp1_ber_test_sh_i_1
    );
mcp1_ber_test_sh_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I2,
      D => n_0_mcp1_ber_test_sh_i_1,
      Q => mcp1_ber_test_sh,
      R => I1
    );
mcp1_hiber_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I7,
      Q => hiber,
      R => I1
    );
\mcp1_timer_125us[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_7_mcp1_timer_125us_reg[3]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(0),
      O => \n_0_mcp1_timer_125us[0]_i_1\
    );
\mcp1_timer_125us[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_5_mcp1_timer_125us_reg[11]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(10),
      O => \n_0_mcp1_timer_125us[10]_i_1\
    );
\mcp1_timer_125us[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_4_mcp1_timer_125us_reg[11]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(11),
      O => \n_0_mcp1_timer_125us[11]_i_1\
    );
\mcp1_timer_125us[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(11),
      O => \n_0_mcp1_timer_125us[11]_i_3\
    );
\mcp1_timer_125us[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(10),
      O => \n_0_mcp1_timer_125us[11]_i_4\
    );
\mcp1_timer_125us[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(9),
      O => \n_0_mcp1_timer_125us[11]_i_5\
    );
\mcp1_timer_125us[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(8),
      O => \n_0_mcp1_timer_125us[11]_i_6\
    );
\mcp1_timer_125us[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_7_mcp1_timer_125us_reg[15]_i_4\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(12),
      O => \n_0_mcp1_timer_125us[12]_i_1\
    );
\mcp1_timer_125us[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_6_mcp1_timer_125us_reg[15]_i_4\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(13),
      O => \n_0_mcp1_timer_125us[13]_i_1\
    );
\mcp1_timer_125us[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_5_mcp1_timer_125us_reg[15]_i_4\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(14),
      O => \n_0_mcp1_timer_125us[14]_i_1\
    );
\mcp1_timer_125us[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \n_0_mcp1_timer_125us[15]_i_3\,
      I3 => \n_0_FSM_onehot_mcp1_state[5]_i_9\,
      O => \n_0_mcp1_timer_125us[15]_i_1\
    );
\mcp1_timer_125us[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_4_mcp1_timer_125us_reg[15]_i_4\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(15),
      O => \n_0_mcp1_timer_125us[15]_i_2\
    );
\mcp1_timer_125us[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => I1,
      O => \n_0_mcp1_timer_125us[15]_i_3\
    );
\mcp1_timer_125us[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(15),
      O => \n_0_mcp1_timer_125us[15]_i_5\
    );
\mcp1_timer_125us[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(14),
      O => \n_0_mcp1_timer_125us[15]_i_6\
    );
\mcp1_timer_125us[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(13),
      O => \n_0_mcp1_timer_125us[15]_i_7\
    );
\mcp1_timer_125us[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(12),
      O => \n_0_mcp1_timer_125us[15]_i_8\
    );
\mcp1_timer_125us[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_6_mcp1_timer_125us_reg[3]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(1),
      O => \n_0_mcp1_timer_125us[1]_i_1\
    );
\mcp1_timer_125us[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_5_mcp1_timer_125us_reg[3]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(2),
      O => \n_0_mcp1_timer_125us[2]_i_1\
    );
\mcp1_timer_125us[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_4_mcp1_timer_125us_reg[3]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(3),
      O => \n_0_mcp1_timer_125us[3]_i_1\
    );
\mcp1_timer_125us[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(3),
      O => \n_0_mcp1_timer_125us[3]_i_3\
    );
\mcp1_timer_125us[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(2),
      O => \n_0_mcp1_timer_125us[3]_i_4\
    );
\mcp1_timer_125us[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(1),
      O => \n_0_mcp1_timer_125us[3]_i_5\
    );
\mcp1_timer_125us[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(0),
      O => \n_0_mcp1_timer_125us[3]_i_6\
    );
\mcp1_timer_125us[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_7_mcp1_timer_125us_reg[7]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(4),
      O => \n_0_mcp1_timer_125us[4]_i_1\
    );
\mcp1_timer_125us[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_6_mcp1_timer_125us_reg[7]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(5),
      O => \n_0_mcp1_timer_125us[5]_i_1\
    );
\mcp1_timer_125us[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_5_mcp1_timer_125us_reg[7]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(6),
      O => \n_0_mcp1_timer_125us[6]_i_1\
    );
\mcp1_timer_125us[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_4_mcp1_timer_125us_reg[7]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(7),
      O => \n_0_mcp1_timer_125us[7]_i_1\
    );
\mcp1_timer_125us[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(7),
      O => \n_0_mcp1_timer_125us[7]_i_3\
    );
\mcp1_timer_125us[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(6),
      O => \n_0_mcp1_timer_125us[7]_i_4\
    );
\mcp1_timer_125us[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(5),
      O => \n_0_mcp1_timer_125us[7]_i_5\
    );
\mcp1_timer_125us[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_timer_125us(4),
      O => \n_0_mcp1_timer_125us[7]_i_6\
    );
\mcp1_timer_125us[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_7_mcp1_timer_125us_reg[11]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(8),
      O => \n_0_mcp1_timer_125us[8]_i_1\
    );
\mcp1_timer_125us[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_6_mcp1_timer_125us_reg[11]_i_2\,
      I1 => \n_0_mcp1_timer_125us[15]_i_3\,
      I2 => configuration_vector(9),
      O => \n_0_mcp1_timer_125us[9]_i_1\
    );
\mcp1_timer_125us_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[0]_i_1\,
      Q => mcp1_timer_125us(0),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[10]_i_1\,
      Q => mcp1_timer_125us(10),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[11]_i_1\,
      Q => mcp1_timer_125us(11),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_mcp1_timer_125us_reg[7]_i_2\,
      CO(3) => \n_0_mcp1_timer_125us_reg[11]_i_2\,
      CO(2) => \n_1_mcp1_timer_125us_reg[11]_i_2\,
      CO(1) => \n_2_mcp1_timer_125us_reg[11]_i_2\,
      CO(0) => \n_3_mcp1_timer_125us_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => mcp1_timer_125us(11 downto 8),
      O(3) => \n_4_mcp1_timer_125us_reg[11]_i_2\,
      O(2) => \n_5_mcp1_timer_125us_reg[11]_i_2\,
      O(1) => \n_6_mcp1_timer_125us_reg[11]_i_2\,
      O(0) => \n_7_mcp1_timer_125us_reg[11]_i_2\,
      S(3) => \n_0_mcp1_timer_125us[11]_i_3\,
      S(2) => \n_0_mcp1_timer_125us[11]_i_4\,
      S(1) => \n_0_mcp1_timer_125us[11]_i_5\,
      S(0) => \n_0_mcp1_timer_125us[11]_i_6\
    );
\mcp1_timer_125us_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[12]_i_1\,
      Q => mcp1_timer_125us(12),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[13]_i_1\,
      Q => mcp1_timer_125us(13),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[14]_i_1\,
      Q => mcp1_timer_125us(14),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[15]_i_2\,
      Q => mcp1_timer_125us(15),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[15]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_mcp1_timer_125us_reg[11]_i_2\,
      CO(3) => \NLW_mcp1_timer_125us_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \n_1_mcp1_timer_125us_reg[15]_i_4\,
      CO(1) => \n_2_mcp1_timer_125us_reg[15]_i_4\,
      CO(0) => \n_3_mcp1_timer_125us_reg[15]_i_4\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2 downto 0) => mcp1_timer_125us(14 downto 12),
      O(3) => \n_4_mcp1_timer_125us_reg[15]_i_4\,
      O(2) => \n_5_mcp1_timer_125us_reg[15]_i_4\,
      O(1) => \n_6_mcp1_timer_125us_reg[15]_i_4\,
      O(0) => \n_7_mcp1_timer_125us_reg[15]_i_4\,
      S(3) => \n_0_mcp1_timer_125us[15]_i_5\,
      S(2) => \n_0_mcp1_timer_125us[15]_i_6\,
      S(1) => \n_0_mcp1_timer_125us[15]_i_7\,
      S(0) => \n_0_mcp1_timer_125us[15]_i_8\
    );
\mcp1_timer_125us_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[1]_i_1\,
      Q => mcp1_timer_125us(1),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[2]_i_1\,
      Q => mcp1_timer_125us(2),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[3]_i_1\,
      Q => mcp1_timer_125us(3),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_mcp1_timer_125us_reg[3]_i_2\,
      CO(2) => \n_1_mcp1_timer_125us_reg[3]_i_2\,
      CO(1) => \n_2_mcp1_timer_125us_reg[3]_i_2\,
      CO(0) => \n_3_mcp1_timer_125us_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => mcp1_timer_125us(3 downto 0),
      O(3) => \n_4_mcp1_timer_125us_reg[3]_i_2\,
      O(2) => \n_5_mcp1_timer_125us_reg[3]_i_2\,
      O(1) => \n_6_mcp1_timer_125us_reg[3]_i_2\,
      O(0) => \n_7_mcp1_timer_125us_reg[3]_i_2\,
      S(3) => \n_0_mcp1_timer_125us[3]_i_3\,
      S(2) => \n_0_mcp1_timer_125us[3]_i_4\,
      S(1) => \n_0_mcp1_timer_125us[3]_i_5\,
      S(0) => \n_0_mcp1_timer_125us[3]_i_6\
    );
\mcp1_timer_125us_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[4]_i_1\,
      Q => mcp1_timer_125us(4),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[5]_i_1\,
      Q => mcp1_timer_125us(5),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[6]_i_1\,
      Q => mcp1_timer_125us(6),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[7]_i_1\,
      Q => mcp1_timer_125us(7),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_mcp1_timer_125us_reg[3]_i_2\,
      CO(3) => \n_0_mcp1_timer_125us_reg[7]_i_2\,
      CO(2) => \n_1_mcp1_timer_125us_reg[7]_i_2\,
      CO(1) => \n_2_mcp1_timer_125us_reg[7]_i_2\,
      CO(0) => \n_3_mcp1_timer_125us_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => mcp1_timer_125us(7 downto 4),
      O(3) => \n_4_mcp1_timer_125us_reg[7]_i_2\,
      O(2) => \n_5_mcp1_timer_125us_reg[7]_i_2\,
      O(1) => \n_6_mcp1_timer_125us_reg[7]_i_2\,
      O(0) => \n_7_mcp1_timer_125us_reg[7]_i_2\,
      S(3) => \n_0_mcp1_timer_125us[7]_i_3\,
      S(2) => \n_0_mcp1_timer_125us[7]_i_4\,
      S(1) => \n_0_mcp1_timer_125us[7]_i_5\,
      S(0) => \n_0_mcp1_timer_125us[7]_i_6\
    );
\mcp1_timer_125us_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[8]_i_1\,
      Q => mcp1_timer_125us(8),
      R => \<const0>\
    );
\mcp1_timer_125us_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_timer_125us[15]_i_1\,
      D => \n_0_mcp1_timer_125us[9]_i_1\,
      Q => mcp1_timer_125us(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm is
  port (
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gt_slip_int : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    pcs_rx_link_up_core_int : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O30 : out STD_LOGIC;
    I3 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hiber : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    rx_test_mode_int : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mcp1_slip_done_cnt_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \n_0_mcp1_sh_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt[5]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt[5]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt[5]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt[5]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_mcp1_sh_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt[3]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt[3]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_mcp1_sh_invalid_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_mcp1_slip_done_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_state[1]_i_4\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_sh_cnt[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mcp1_sh_cnt[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mcp1_sh_cnt[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mcp1_sh_cnt[5]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mcp1_sh_invalid_cnt[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mcp1_sh_invalid_cnt[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mcp1_sh_invalid_cnt[3]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mcp1_sh_invalid_cnt[3]_i_5\ : label is "soft_lutpair112";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \mcp1_slip_done_cnt[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[4]_i_2\ : label is "soft_lutpair114";
  attribute counter : integer;
  attribute counter of \mcp1_slip_done_cnt_reg[0]\ : label is 15;
  attribute counter of \mcp1_slip_done_cnt_reg[1]\ : label is 15;
  attribute counter of \mcp1_slip_done_cnt_reg[2]\ : label is 15;
  attribute counter of \mcp1_slip_done_cnt_reg[3]\ : label is 15;
  attribute counter of \mcp1_slip_done_cnt_reg[4]\ : label is 15;
  attribute SOFT_HLUTNM of mcp1_slip_done_i_2 : label is "soft_lutpair114";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  SR(0) <= \^sr\(0);
\FSM_onehot_mcp1_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0D0"
    )
    port map (
      I0 => \^o2\,
      I1 => rx_test_mode_int,
      I2 => I1,
      I3 => hiber,
      I4 => I8,
      O => O8(0)
    );
\FSM_onehot_mcp1_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
    port map (
      I0 => I9,
      I1 => \^o2\,
      I2 => rx_test_mode_int,
      I3 => I1,
      O => O9(0)
    );
\FSM_onehot_mcp1_state[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I10(0),
      I1 => I10(1),
      O => \^o6\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
mcp1_b_lock_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_mcp1_sh_cnt[5]_i_5\,
      I1 => \n_0_mcp1_sh_invalid_cnt_reg[3]\,
      I2 => \n_0_mcp1_sh_invalid_cnt_reg[2]\,
      I3 => \^o5\,
      I4 => \n_0_mcp1_sh_invalid_cnt_reg[1]\,
      I5 => \n_0_mcp1_sh_invalid_cnt_reg[0]\,
      O => O29
    );
mcp1_b_lock_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I5,
      Q => \^o2\,
      R => \<const0>\
    );
\mcp1_sh_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o5\,
      I1 => \n_0_mcp1_sh_cnt_reg[0]\,
      O => \n_0_mcp1_sh_cnt[0]_i_1\
    );
\mcp1_sh_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \n_0_mcp1_sh_cnt_reg[0]\,
      I1 => \n_0_mcp1_sh_cnt_reg[1]\,
      I2 => \^o5\,
      O => \n_0_mcp1_sh_cnt[1]_i_1\
    );
\mcp1_sh_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \^o5\,
      I1 => \n_0_mcp1_sh_cnt_reg[1]\,
      I2 => \n_0_mcp1_sh_cnt_reg[0]\,
      I3 => \n_0_mcp1_sh_cnt_reg[2]\,
      O => \n_0_mcp1_sh_cnt[2]_i_1\
    );
\mcp1_sh_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => \^o5\,
      I1 => \n_0_mcp1_sh_cnt_reg[0]\,
      I2 => \n_0_mcp1_sh_cnt_reg[1]\,
      I3 => \n_0_mcp1_sh_cnt_reg[2]\,
      I4 => \n_0_mcp1_sh_cnt_reg[3]\,
      O => \n_0_mcp1_sh_cnt[3]_i_1\
    );
\mcp1_sh_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
    port map (
      I0 => \^o5\,
      I1 => \n_0_mcp1_sh_cnt_reg[2]\,
      I2 => \n_0_mcp1_sh_cnt_reg[1]\,
      I3 => \n_0_mcp1_sh_cnt_reg[0]\,
      I4 => \n_0_mcp1_sh_cnt_reg[3]\,
      I5 => \n_0_mcp1_sh_cnt_reg[4]\,
      O => \n_0_mcp1_sh_cnt[4]_i_1\
    );
\mcp1_sh_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I7,
      I1 => I2,
      O => \^sr\(0)
    );
\mcp1_sh_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28282820"
    )
    port map (
      I0 => I1,
      I1 => \^o5\,
      I2 => \^o3\,
      I3 => \^o7\,
      I4 => \n_0_mcp1_sh_cnt[5]_i_5\,
      O => \n_0_mcp1_sh_cnt[5]_i_2\
    );
\mcp1_sh_cnt[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => \^o5\,
      I1 => \n_0_mcp1_sh_cnt[5]_i_6\,
      I2 => \n_0_mcp1_sh_cnt_reg[5]\,
      O => \n_0_mcp1_sh_cnt[5]_i_3\
    );
\mcp1_sh_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
    port map (
      I0 => \^o6\,
      I1 => \n_0_mcp1_sh_invalid_cnt_reg[3]\,
      I2 => \n_0_mcp1_sh_invalid_cnt_reg[2]\,
      I3 => \n_0_mcp1_sh_invalid_cnt_reg[1]\,
      I4 => \n_0_mcp1_sh_invalid_cnt_reg[0]\,
      I5 => \^o2\,
      O => \^o7\
    );
\mcp1_sh_cnt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_mcp1_sh_cnt_reg[4]\,
      I1 => \n_0_mcp1_sh_cnt_reg[2]\,
      I2 => \n_0_mcp1_sh_cnt_reg[1]\,
      I3 => \n_0_mcp1_sh_cnt_reg[0]\,
      I4 => \n_0_mcp1_sh_cnt_reg[3]\,
      I5 => \n_0_mcp1_sh_cnt_reg[5]\,
      O => \n_0_mcp1_sh_cnt[5]_i_5\
    );
\mcp1_sh_cnt[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \n_0_mcp1_sh_cnt_reg[3]\,
      I1 => \n_0_mcp1_sh_cnt_reg[0]\,
      I2 => \n_0_mcp1_sh_cnt_reg[1]\,
      I3 => \n_0_mcp1_sh_cnt_reg[2]\,
      I4 => \n_0_mcp1_sh_cnt_reg[4]\,
      O => \n_0_mcp1_sh_cnt[5]_i_6\
    );
\mcp1_sh_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_sh_cnt[5]_i_2\,
      D => \n_0_mcp1_sh_cnt[0]_i_1\,
      Q => \n_0_mcp1_sh_cnt_reg[0]\,
      R => \^sr\(0)
    );
\mcp1_sh_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_sh_cnt[5]_i_2\,
      D => \n_0_mcp1_sh_cnt[1]_i_1\,
      Q => \n_0_mcp1_sh_cnt_reg[1]\,
      R => \^sr\(0)
    );
\mcp1_sh_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_sh_cnt[5]_i_2\,
      D => \n_0_mcp1_sh_cnt[2]_i_1\,
      Q => \n_0_mcp1_sh_cnt_reg[2]\,
      R => \^sr\(0)
    );
\mcp1_sh_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_sh_cnt[5]_i_2\,
      D => \n_0_mcp1_sh_cnt[3]_i_1\,
      Q => \n_0_mcp1_sh_cnt_reg[3]\,
      R => \^sr\(0)
    );
\mcp1_sh_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_sh_cnt[5]_i_2\,
      D => \n_0_mcp1_sh_cnt[4]_i_1\,
      Q => \n_0_mcp1_sh_cnt_reg[4]\,
      R => \^sr\(0)
    );
\mcp1_sh_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_sh_cnt[5]_i_2\,
      D => \n_0_mcp1_sh_cnt[5]_i_3\,
      Q => \n_0_mcp1_sh_cnt_reg[5]\,
      R => \^sr\(0)
    );
\mcp1_sh_invalid_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_mcp1_sh_invalid_cnt[3]_i_4\,
      I1 => \^o5\,
      I2 => \n_0_mcp1_sh_invalid_cnt_reg[0]\,
      O => \n_0_mcp1_sh_invalid_cnt[0]_i_1\
    );
\mcp1_sh_invalid_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2800"
    )
    port map (
      I0 => \n_0_mcp1_sh_invalid_cnt[3]_i_4\,
      I1 => \n_0_mcp1_sh_invalid_cnt_reg[1]\,
      I2 => \n_0_mcp1_sh_invalid_cnt_reg[0]\,
      I3 => \^o5\,
      O => \n_0_mcp1_sh_invalid_cnt[1]_i_1\
    );
\mcp1_sh_invalid_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
    port map (
      I0 => \n_0_mcp1_sh_invalid_cnt[3]_i_4\,
      I1 => \^o5\,
      I2 => \n_0_mcp1_sh_invalid_cnt_reg[2]\,
      I3 => \n_0_mcp1_sh_invalid_cnt_reg[0]\,
      I4 => \n_0_mcp1_sh_invalid_cnt_reg[1]\,
      O => \n_0_mcp1_sh_invalid_cnt[2]_i_1\
    );
\mcp1_sh_invalid_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0828080808282828"
    )
    port map (
      I0 => I1,
      I1 => \^o3\,
      I2 => \^o5\,
      I3 => \n_0_mcp1_sh_cnt[5]_i_5\,
      I4 => \^o6\,
      I5 => \n_0_mcp1_sh_invalid_cnt[3]_i_3\,
      O => \n_0_mcp1_sh_invalid_cnt[3]_i_1\
    );
\mcp1_sh_invalid_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880808080808080"
    )
    port map (
      I0 => \n_0_mcp1_sh_invalid_cnt[3]_i_4\,
      I1 => \^o5\,
      I2 => \n_0_mcp1_sh_invalid_cnt_reg[3]\,
      I3 => \n_0_mcp1_sh_invalid_cnt_reg[2]\,
      I4 => \n_0_mcp1_sh_invalid_cnt_reg[1]\,
      I5 => \n_0_mcp1_sh_invalid_cnt_reg[0]\,
      O => \n_0_mcp1_sh_invalid_cnt[3]_i_2\
    );
\mcp1_sh_invalid_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_mcp1_sh_invalid_cnt_reg[3]\,
      I1 => \n_0_mcp1_sh_invalid_cnt_reg[2]\,
      I2 => \n_0_mcp1_sh_invalid_cnt_reg[1]\,
      I3 => \n_0_mcp1_sh_invalid_cnt_reg[0]\,
      O => \n_0_mcp1_sh_invalid_cnt[3]_i_3\
    );
\mcp1_sh_invalid_cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
    port map (
      I0 => \n_0_mcp1_sh_invalid_cnt[3]_i_5\,
      I1 => \n_0_mcp1_sh_cnt[5]_i_5\,
      I2 => I10(1),
      I3 => I10(0),
      O => \n_0_mcp1_sh_invalid_cnt[3]_i_4\
    );
\mcp1_sh_invalid_cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => \^o2\,
      I1 => \n_0_mcp1_sh_invalid_cnt_reg[0]\,
      I2 => \n_0_mcp1_sh_invalid_cnt_reg[1]\,
      I3 => \n_0_mcp1_sh_invalid_cnt_reg[2]\,
      I4 => \n_0_mcp1_sh_invalid_cnt_reg[3]\,
      O => \n_0_mcp1_sh_invalid_cnt[3]_i_5\
    );
\mcp1_sh_invalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_sh_invalid_cnt[3]_i_1\,
      D => \n_0_mcp1_sh_invalid_cnt[0]_i_1\,
      Q => \n_0_mcp1_sh_invalid_cnt_reg[0]\,
      R => \^sr\(0)
    );
\mcp1_sh_invalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_sh_invalid_cnt[3]_i_1\,
      D => \n_0_mcp1_sh_invalid_cnt[1]_i_1\,
      Q => \n_0_mcp1_sh_invalid_cnt_reg[1]\,
      R => \^sr\(0)
    );
\mcp1_sh_invalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_sh_invalid_cnt[3]_i_1\,
      D => \n_0_mcp1_sh_invalid_cnt[2]_i_1\,
      Q => \n_0_mcp1_sh_invalid_cnt_reg[2]\,
      R => \^sr\(0)
    );
\mcp1_sh_invalid_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \n_0_mcp1_sh_invalid_cnt[3]_i_1\,
      D => \n_0_mcp1_sh_invalid_cnt[3]_i_2\,
      Q => \n_0_mcp1_sh_invalid_cnt_reg[3]\,
      R => \^sr\(0)
    );
\mcp1_slip_done_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\mcp1_slip_done_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(0),
      I1 => \mcp1_slip_done_cnt_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\mcp1_slip_done_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(2),
      I1 => \mcp1_slip_done_cnt_reg__0\(1),
      I2 => \mcp1_slip_done_cnt_reg__0\(0),
      O => \p_0_in__1\(2)
    );
\mcp1_slip_done_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(3),
      I1 => \mcp1_slip_done_cnt_reg__0\(0),
      I2 => \mcp1_slip_done_cnt_reg__0\(1),
      I3 => \mcp1_slip_done_cnt_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\mcp1_slip_done_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1000FFFF"
    )
    port map (
      I0 => \^o7\,
      I1 => \^o3\,
      I2 => \^o5\,
      I3 => I1,
      I4 => I2,
      I5 => I7,
      O => \n_0_mcp1_slip_done_cnt[4]_i_1\
    );
\mcp1_slip_done_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(4),
      I1 => \mcp1_slip_done_cnt_reg__0\(3),
      I2 => \mcp1_slip_done_cnt_reg__0\(2),
      I3 => \mcp1_slip_done_cnt_reg__0\(1),
      I4 => \mcp1_slip_done_cnt_reg__0\(0),
      O => \p_0_in__1\(4)
    );
\mcp1_slip_done_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => \p_0_in__1\(0),
      Q => \mcp1_slip_done_cnt_reg__0\(0),
      R => \n_0_mcp1_slip_done_cnt[4]_i_1\
    );
\mcp1_slip_done_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => \p_0_in__1\(1),
      Q => \mcp1_slip_done_cnt_reg__0\(1),
      R => \n_0_mcp1_slip_done_cnt[4]_i_1\
    );
\mcp1_slip_done_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => \p_0_in__1\(2),
      Q => \mcp1_slip_done_cnt_reg__0\(2),
      R => \n_0_mcp1_slip_done_cnt[4]_i_1\
    );
\mcp1_slip_done_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => \p_0_in__1\(3),
      Q => \mcp1_slip_done_cnt_reg__0\(3),
      R => \n_0_mcp1_slip_done_cnt[4]_i_1\
    );
\mcp1_slip_done_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => \p_0_in__1\(4),
      Q => \mcp1_slip_done_cnt_reg__0\(4),
      R => \n_0_mcp1_slip_done_cnt[4]_i_1\
    );
mcp1_slip_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(1),
      I1 => \mcp1_slip_done_cnt_reg__0\(0),
      I2 => \mcp1_slip_done_cnt_reg__0\(3),
      I3 => \mcp1_slip_done_cnt_reg__0\(2),
      I4 => \mcp1_slip_done_cnt_reg__0\(4),
      O => O30
    );
mcp1_slip_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000008"
    )
    port map (
      I0 => I1,
      I1 => \^o5\,
      I2 => \^o3\,
      I3 => I10(1),
      I4 => I10(0),
      I5 => \n_0_mcp1_sh_invalid_cnt[3]_i_5\,
      O => O27
    );
mcp1_slip_done_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4,
      Q => \^o4\,
      R => \<const0>\
    );
mcp1_slip_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I6,
      Q => gt_slip_int,
      R => \<const0>\
    );
\mcp1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A6E60000"
    )
    port map (
      I0 => \^o3\,
      I1 => \n_0_mcp1_state[1]_i_2\,
      I2 => \^o5\,
      I3 => \^o7\,
      I4 => I2,
      I5 => I7,
      O => \n_0_mcp1_state[0]_i_1\
    );
\mcp1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^o5\,
      I1 => \n_0_mcp1_state[1]_i_2\,
      I2 => \n_0_mcp1_state[1]_i_3\,
      I3 => I2,
      I4 => I7,
      O => \n_0_mcp1_state[1]_i_1\
    );
\mcp1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBFFFFF"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o5\,
      I2 => \^o7\,
      I3 => \^o1\,
      I4 => \n_0_mcp1_sh_cnt[5]_i_5\,
      I5 => \n_0_mcp1_state[1]_i_4\,
      O => \n_0_mcp1_state[1]_i_2\
    );
\mcp1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C1C3C3C"
    )
    port map (
      I0 => \n_0_mcp1_sh_invalid_cnt[3]_i_5\,
      I1 => \^o3\,
      I2 => \^o5\,
      I3 => \^o1\,
      I4 => \n_0_mcp1_sh_cnt[5]_i_5\,
      I5 => \^o6\,
      O => \n_0_mcp1_state[1]_i_3\
    );
\mcp1_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4070FFFF"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o5\,
      I2 => \^o3\,
      I3 => \^o1\,
      I4 => I1,
      O => \n_0_mcp1_state[1]_i_4\
    );
\mcp1_state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_state[0]_i_1\,
      Q => \^o3\,
      R => \<const0>\
    );
\mcp1_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_state[1]_i_1\,
      Q => \^o5\,
      R => \<const0>\
    );
mcp1_test_sh_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I3,
      Q => \^o1\,
      R => \<const0>\
    );
pcs_rx_link_up_core_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\,
      I1 => hiber,
      O => pcs_rx_link_up_core_int
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_decoder is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    I12 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 57 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I19 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I25 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_decoder;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_decoder is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o11\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_block_field_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_dec_c0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_dec_c1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_dec_c2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_dec_c3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_dec_c4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_dec_c5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_dec_c6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_dec_c7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_mcp1_rx_64_ctrl_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[0]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[0]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[1]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[1]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[3]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[3]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[3]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[4]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[4]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[4]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[5]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[5]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[5]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[5]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[5]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[5]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[5]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[6]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[6]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[6]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[7]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[7]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_ctrl_out[7]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[0]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[0]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[0]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[0]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[0]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[0]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[0]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[0]_i_9\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[10]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[10]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[11]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[11]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[12]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[12]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[13]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[13]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[14]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[14]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[14]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[14]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[15]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[15]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[15]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[15]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[16]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[16]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[16]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[16]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[16]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[17]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[17]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[17]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[17]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[17]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[18]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[18]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[19]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[19]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[1]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[1]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[1]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[1]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[1]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[20]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[20]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[21]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[21]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[22]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[22]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[23]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[23]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[23]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[23]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[24]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[24]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[24]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[24]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[24]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[24]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[25]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[25]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[25]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[26]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[27]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[28]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[28]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[28]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[29]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[29]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[2]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[30]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[30]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[30]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[30]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[30]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[30]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[31]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[31]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[31]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[31]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[31]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[31]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[31]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_10\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_11\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_12\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_13\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[32]_i_9\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[33]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[33]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[33]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[33]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[33]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[33]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[33]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[33]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[33]_i_9\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[34]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[34]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[34]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[34]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[34]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[35]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[35]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[35]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[36]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[36]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[36]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[36]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[36]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[36]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[37]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[37]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[37]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[37]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[37]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[37]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[38]_i_10\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[38]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[38]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[38]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[38]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[38]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[38]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[38]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[38]_i_9\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[39]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[39]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[39]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[39]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[39]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[3]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[3]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[3]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[3]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[40]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[40]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[40]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[40]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[40]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[41]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[41]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[41]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[41]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[41]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[41]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[42]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[42]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[42]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[42]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[42]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[43]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[43]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[43]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[43]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[43]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[44]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[44]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[44]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[44]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[44]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[44]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[44]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[45]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[45]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[45]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[45]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[45]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[46]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[46]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[46]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[46]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[46]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[47]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[47]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[47]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[47]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[47]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[48]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[48]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[48]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[48]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[48]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[49]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[49]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[49]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[49]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[49]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[49]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[49]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[49]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[4]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[4]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[4]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[50]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[50]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[50]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[50]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[50]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[51]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[51]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[51]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[51]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[51]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[52]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[52]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[52]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[52]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[52]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[53]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[53]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[53]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[53]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[53]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[54]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[54]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[54]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[54]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[54]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[55]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[55]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[55]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[55]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[55]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[55]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[55]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[55]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[56]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[56]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[56]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[57]_i_10\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[57]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[57]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[57]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[57]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[57]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[57]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[57]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[57]_i_9\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[58]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[58]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[58]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[59]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[59]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[59]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[5]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[5]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[5]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[5]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[5]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[5]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[5]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[5]_i_9\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[60]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[60]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[60]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[61]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[61]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[61]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[62]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[62]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[62]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[62]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[62]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[63]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[63]_i_10\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[63]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[63]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[63]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[63]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[63]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[63]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[63]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[63]_i_9\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_10\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_11\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_12\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_13\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_14\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_8\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[6]_i_9\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[7]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[7]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[7]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[7]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[7]_i_6\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[7]_i_7\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[8]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[8]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[9]_i_2\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[9]_i_3\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[9]_i_4\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out[9]_i_5\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out_reg[37]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out_reg[38]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out_reg[48]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_64_data_out_reg[57]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_66_enc_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_mcp1_rx_66_enc_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_mcp1_rx_66_enc_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_mcp1_rx_66_enc_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_mcp1_rx_66_enc_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_mcp1_rx_66_enc_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_mcp1_rx_66_enc_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_mcp1_rx_66_enc_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_mcp1_rx_66_enc_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_mcp1_rx_66_enc_reg_reg[9]\ : STD_LOGIC;
  signal rx_64_dec_ctrl : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_64_dec_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_mcp1_state[1]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \FSM_onehot_mcp1_state[2]_i_2__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_onehot_mcp1_state[2]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \FSM_onehot_mcp1_state[3]_i_2__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[1]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[3]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[3]_i_4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[3]_i_5\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[4]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[4]_i_4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[5]_i_4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[5]_i_5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[5]_i_6\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[5]_i_8\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[0]_i_6\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[0]_i_7\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[0]_i_8\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[14]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[15]_i_5\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[16]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[18]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[1]_i_5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[23]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[24]_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[24]_i_5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[24]_i_7\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[25]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[25]_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[28]_i_3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[30]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[30]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[30]_i_6\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[31]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[31]_i_4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[32]_i_10\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[32]_i_11\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[32]_i_13\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[32]_i_6\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[32]_i_7\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[32]_i_8\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[32]_i_9\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[33]_i_8\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[34]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[34]_i_5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[36]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[37]_i_7\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[38]_i_10\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[38]_i_7\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[39]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[39]_i_5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[3]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[3]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[40]_i_5\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[41]_i_5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[41]_i_6\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[43]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[44]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[44]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[44]_i_7\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[48]_i_6\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[49]_i_8\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[4]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[4]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[55]_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[56]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[57]_i_10\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[57]_i_7\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[57]_i_8\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[57]_i_9\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[5]_i_5\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[5]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[5]_i_9\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[63]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[63]_i_5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[63]_i_7\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[63]_i_8\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[6]_i_12\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[6]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[6]_i_7\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[6]_i_9\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[7]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[7]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[7]_i_5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[9]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[9]_i_5\ : label is "soft_lutpair93";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  O11(5 downto 0) <= \^o11\(5 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\FSM_onehot_mcp1_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001F0000"
    )
    port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => O4
    );
\FSM_onehot_mcp1_state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      O => O8
    );
\FSM_onehot_mcp1_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF030C070C"
    )
    port map (
      I0 => \^d\(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^d\(2),
      I5 => I6,
      O => O3
    );
\FSM_onehot_mcp1_state[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => O5
    );
\FSM_onehot_mcp1_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \^d\(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^d\(2),
      O => O6
    );
\FSM_onehot_mcp1_state[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => O7
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\mcp1_block_field_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(0),
      Q => mcp1_block_field_reg(0),
      R => I4
    );
\mcp1_block_field_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(1),
      Q => mcp1_block_field_reg(1),
      R => I4
    );
\mcp1_block_field_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(2),
      Q => mcp1_block_field_reg(2),
      R => I4
    );
\mcp1_block_field_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(3),
      Q => mcp1_block_field_reg(3),
      R => I4
    );
\mcp1_block_field_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(4),
      Q => mcp1_block_field_reg(4),
      R => I4
    );
\mcp1_block_field_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(5),
      Q => mcp1_block_field_reg(5),
      R => I4
    );
\mcp1_block_field_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(6),
      Q => mcp1_block_field_reg(6),
      R => I4
    );
\mcp1_block_field_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(7),
      Q => mcp1_block_field_reg(7),
      R => I4
    );
\mcp1_dec_c0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I19(0),
      Q => mcp1_dec_c0(0),
      R => I18(0)
    );
\mcp1_dec_c0_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I19(1),
      Q => mcp1_dec_c0(1),
      S => I18(0)
    );
\mcp1_dec_c0_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I19(2),
      Q => mcp1_dec_c0(2),
      S => I18(0)
    );
\mcp1_dec_c0_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I19(3),
      Q => mcp1_dec_c0(3),
      S => I18(0)
    );
\mcp1_dec_c0_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I19(4),
      Q => mcp1_dec_c0(4),
      S => I18(0)
    );
\mcp1_dec_c0_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I19(5),
      Q => mcp1_dec_c0(5),
      S => I18(0)
    );
\mcp1_dec_c0_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I19(6),
      Q => mcp1_dec_c0(6),
      S => I18(0)
    );
\mcp1_dec_c0_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I19(7),
      Q => mcp1_dec_c0(7),
      S => I18(0)
    );
\mcp1_dec_c1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I21(0),
      Q => mcp1_dec_c1(0),
      R => I20(0)
    );
\mcp1_dec_c1_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I21(1),
      Q => mcp1_dec_c1(1),
      S => I20(0)
    );
\mcp1_dec_c1_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I21(2),
      Q => mcp1_dec_c1(2),
      S => I20(0)
    );
\mcp1_dec_c1_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I21(3),
      Q => mcp1_dec_c1(3),
      S => I20(0)
    );
\mcp1_dec_c1_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I21(4),
      Q => mcp1_dec_c1(4),
      S => I20(0)
    );
\mcp1_dec_c1_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I21(5),
      Q => mcp1_dec_c1(5),
      S => I20(0)
    );
\mcp1_dec_c1_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I21(6),
      Q => mcp1_dec_c1(6),
      S => I20(0)
    );
\mcp1_dec_c1_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I21(7),
      Q => mcp1_dec_c1(7),
      S => I20(0)
    );
\mcp1_dec_c2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I23(0),
      Q => mcp1_dec_c2(0),
      R => I22(0)
    );
\mcp1_dec_c2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I23(1),
      Q => mcp1_dec_c2(1),
      S => I22(0)
    );
\mcp1_dec_c2_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I23(2),
      Q => mcp1_dec_c2(2),
      S => I22(0)
    );
\mcp1_dec_c2_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I23(3),
      Q => mcp1_dec_c2(3),
      S => I22(0)
    );
\mcp1_dec_c2_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I23(4),
      Q => mcp1_dec_c2(4),
      S => I22(0)
    );
\mcp1_dec_c2_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I23(5),
      Q => mcp1_dec_c2(5),
      S => I22(0)
    );
\mcp1_dec_c2_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I23(6),
      Q => mcp1_dec_c2(6),
      S => I22(0)
    );
\mcp1_dec_c2_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I23(7),
      Q => mcp1_dec_c2(7),
      S => I22(0)
    );
\mcp1_dec_c3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I25(0),
      Q => mcp1_dec_c3(0),
      R => I24(0)
    );
\mcp1_dec_c3_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I25(1),
      Q => mcp1_dec_c3(1),
      S => I24(0)
    );
\mcp1_dec_c3_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I25(2),
      Q => mcp1_dec_c3(2),
      S => I24(0)
    );
\mcp1_dec_c3_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I25(3),
      Q => mcp1_dec_c3(3),
      S => I24(0)
    );
\mcp1_dec_c3_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I25(4),
      Q => mcp1_dec_c3(4),
      S => I24(0)
    );
\mcp1_dec_c3_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I25(5),
      Q => mcp1_dec_c3(5),
      S => I24(0)
    );
\mcp1_dec_c3_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I25(6),
      Q => mcp1_dec_c3(6),
      S => I24(0)
    );
\mcp1_dec_c3_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I25(7),
      Q => mcp1_dec_c3(7),
      S => I24(0)
    );
\mcp1_dec_c4_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I9(0),
      Q => mcp1_dec_c4(0),
      R => SR(0)
    );
\mcp1_dec_c4_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I9(1),
      Q => mcp1_dec_c4(1),
      S => SR(0)
    );
\mcp1_dec_c4_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I9(2),
      Q => mcp1_dec_c4(2),
      S => SR(0)
    );
\mcp1_dec_c4_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I9(3),
      Q => mcp1_dec_c4(3),
      S => SR(0)
    );
\mcp1_dec_c4_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I9(4),
      Q => mcp1_dec_c4(4),
      S => SR(0)
    );
\mcp1_dec_c4_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I9(5),
      Q => mcp1_dec_c4(5),
      S => SR(0)
    );
\mcp1_dec_c4_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I9(6),
      Q => mcp1_dec_c4(6),
      S => SR(0)
    );
\mcp1_dec_c4_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I9(7),
      Q => mcp1_dec_c4(7),
      S => SR(0)
    );
\mcp1_dec_c5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I13(0),
      Q => mcp1_dec_c5(0),
      R => I11(0)
    );
\mcp1_dec_c5_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I13(1),
      Q => mcp1_dec_c5(1),
      S => I11(0)
    );
\mcp1_dec_c5_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I13(2),
      Q => mcp1_dec_c5(2),
      S => I11(0)
    );
\mcp1_dec_c5_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I13(3),
      Q => mcp1_dec_c5(3),
      S => I11(0)
    );
\mcp1_dec_c5_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I13(4),
      Q => mcp1_dec_c5(4),
      S => I11(0)
    );
\mcp1_dec_c5_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I13(5),
      Q => mcp1_dec_c5(5),
      S => I11(0)
    );
\mcp1_dec_c5_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I13(6),
      Q => mcp1_dec_c5(6),
      S => I11(0)
    );
\mcp1_dec_c5_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I13(7),
      Q => mcp1_dec_c5(7),
      S => I11(0)
    );
\mcp1_dec_c6_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I15(0),
      Q => mcp1_dec_c6(0),
      R => I14(0)
    );
\mcp1_dec_c6_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I15(1),
      Q => mcp1_dec_c6(1),
      S => I14(0)
    );
\mcp1_dec_c6_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I15(2),
      Q => mcp1_dec_c6(2),
      S => I14(0)
    );
\mcp1_dec_c6_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I15(3),
      Q => mcp1_dec_c6(3),
      S => I14(0)
    );
\mcp1_dec_c6_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I15(4),
      Q => mcp1_dec_c6(4),
      S => I14(0)
    );
\mcp1_dec_c6_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I15(5),
      Q => mcp1_dec_c6(5),
      S => I14(0)
    );
\mcp1_dec_c6_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I15(6),
      Q => mcp1_dec_c6(6),
      S => I14(0)
    );
\mcp1_dec_c6_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I15(7),
      Q => mcp1_dec_c6(7),
      S => I14(0)
    );
\mcp1_dec_c7[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696FF96FFFF96"
    )
    port map (
      I0 => I10(3),
      I1 => I10(9),
      I2 => I10(15),
      I3 => I10(2),
      I4 => I10(8),
      I5 => I10(14),
      O => O12
    );
\mcp1_dec_c7[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => I10(3),
      I1 => I10(9),
      I2 => I10(15),
      I3 => I10(2),
      I4 => I10(8),
      I5 => I10(14),
      O => O9
    );
\mcp1_dec_c7[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => I10(4),
      I1 => I10(10),
      I2 => I10(16),
      I3 => I10(6),
      I4 => I10(12),
      I5 => I10(18),
      O => O14
    );
\mcp1_dec_c7[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => I10(7),
      I1 => I10(13),
      I2 => I10(19),
      I3 => I10(6),
      I4 => I10(12),
      I5 => I10(18),
      O => O17
    );
\mcp1_dec_c7[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => I10(5),
      I1 => I10(11),
      I2 => I10(17),
      I3 => I10(4),
      I4 => I10(10),
      I5 => I10(16),
      O => O13
    );
\mcp1_dec_c7[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFF69FF6969FF"
    )
    port map (
      I0 => I10(5),
      I1 => I10(11),
      I2 => I10(17),
      I3 => I10(4),
      I4 => I10(10),
      I5 => I10(16),
      O => O15
    );
\mcp1_dec_c7[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF69FFFF"
    )
    port map (
      I0 => I10(19),
      I1 => I10(13),
      I2 => I10(7),
      I3 => \^o11\(4),
      I4 => \^o11\(2),
      I5 => \^o11\(3),
      O => O16
    );
\mcp1_dec_c7[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
    port map (
      I0 => \^o11\(0),
      I1 => I10(15),
      I2 => I10(9),
      I3 => I10(3),
      I4 => \^o11\(4),
      I5 => \^o11\(2),
      O => O10
    );
\mcp1_dec_c7_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I17(0),
      Q => mcp1_dec_c7(0),
      R => I16(0)
    );
\mcp1_dec_c7_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I17(1),
      Q => mcp1_dec_c7(1),
      S => I16(0)
    );
\mcp1_dec_c7_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I17(2),
      Q => mcp1_dec_c7(2),
      S => I16(0)
    );
\mcp1_dec_c7_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I17(3),
      Q => mcp1_dec_c7(3),
      S => I16(0)
    );
\mcp1_dec_c7_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I17(4),
      Q => mcp1_dec_c7(4),
      S => I16(0)
    );
\mcp1_dec_c7_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I17(5),
      Q => mcp1_dec_c7(5),
      S => I16(0)
    );
\mcp1_dec_c7_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I17(6),
      Q => mcp1_dec_c7(6),
      S => I16(0)
    );
\mcp1_dec_c7_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I17(7),
      Q => mcp1_dec_c7(7),
      S => I16(0)
    );
\mcp1_r_type_next_reg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I10(1),
      I1 => I10(0),
      O => O18
    );
\mcp1_r_type_next_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
    port map (
      I0 => I10(1),
      I1 => I10(0),
      I2 => I4,
      O => O1
    );
\mcp1_r_type_next_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I3,
      Q => \^d\(0),
      R => \<const0>\
    );
\mcp1_r_type_next_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I2,
      Q => \^d\(1),
      R => \<const0>\
    );
\mcp1_r_type_next_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I1,
      Q => \^d\(2),
      R => \<const0>\
    );
\mcp1_r_type_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \^d\(0),
      Q => \^q\(0),
      R => I4
    );
\mcp1_r_type_reg_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \^d\(1),
      Q => \^q\(1),
      S => I4
    );
\mcp1_r_type_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \^d\(2),
      Q => \^q\(2),
      R => I4
    );
\mcp1_rx_64_ctrl_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2EE2222"
    )
    port map (
      I0 => rx_64_dec_ctrl(0),
      I1 => I7,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I3 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I4 => \n_0_mcp1_rx_64_ctrl_out[0]_i_2\,
      I5 => I4,
      O => \n_0_mcp1_rx_64_ctrl_out[0]_i_1\
    );
\mcp1_rx_64_ctrl_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFBFB7FF7BFFFF7"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => \n_0_mcp1_rx_64_ctrl_out[0]_i_3\,
      I2 => mcp1_block_field_reg(1),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(3),
      I5 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_ctrl_out[0]_i_2\
    );
\mcp1_rx_64_ctrl_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000606000"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(1),
      I5 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_ctrl_out[0]_i_3\
    );
\mcp1_rx_64_ctrl_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA0ACACA"
    )
    port map (
      I0 => rx_64_dec_ctrl(1),
      I1 => \n_0_mcp1_rx_64_ctrl_out[1]_i_2\,
      I2 => I7,
      I3 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I5 => I4,
      O => \n_0_mcp1_rx_64_ctrl_out[1]_i_1\
    );
\mcp1_rx_64_ctrl_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AABA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_ctrl_out[3]_i_2\,
      I1 => mcp1_block_field_reg(0),
      I2 => \n_0_mcp1_rx_64_ctrl_out[1]_i_3\,
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_ctrl_out[1]_i_2\
    );
\mcp1_rx_64_ctrl_out[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_ctrl_out[1]_i_3\
    );
\mcp1_rx_64_ctrl_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AA03AA"
    )
    port map (
      I0 => rx_64_dec_ctrl(2),
      I1 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I2 => mcp1_block_field_reg(6),
      I3 => I7,
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I5 => I4,
      O => \n_0_mcp1_rx_64_ctrl_out[2]_i_1\
    );
\mcp1_rx_64_ctrl_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222EEE2"
    )
    port map (
      I0 => rx_64_dec_ctrl(3),
      I1 => I7,
      I2 => \n_0_mcp1_rx_64_ctrl_out[3]_i_2\,
      I3 => \n_0_mcp1_rx_64_ctrl_out[3]_i_3\,
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_ctrl_out[3]_i_4\,
      O => \n_0_mcp1_rx_64_ctrl_out[3]_i_1\
    );
\mcp1_rx_64_ctrl_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400020"
    )
    port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(0),
      I3 => \n_0_mcp1_rx_64_ctrl_out[3]_i_5\,
      I4 => \n_0_mcp1_rx_64_data_out[49]_i_8\,
      I5 => \n_0_mcp1_rx_64_data_out[24]_i_5\,
      O => \n_0_mcp1_rx_64_ctrl_out[3]_i_2\
    );
\mcp1_rx_64_ctrl_out[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[32]_i_5\,
      I1 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_ctrl_out[3]_i_3\
    );
\mcp1_rx_64_ctrl_out[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => I4,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I3 => I7,
      O => \n_0_mcp1_rx_64_ctrl_out[3]_i_4\
    );
\mcp1_rx_64_ctrl_out[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(1),
      O => \n_0_mcp1_rx_64_ctrl_out[3]_i_5\
    );
\mcp1_rx_64_ctrl_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2EE2222"
    )
    port map (
      I0 => rx_64_dec_ctrl(4),
      I1 => I7,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I3 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I4 => \n_0_mcp1_rx_64_ctrl_out[4]_i_2\,
      I5 => I4,
      O => \n_0_mcp1_rx_64_ctrl_out[4]_i_1\
    );
\mcp1_rx_64_ctrl_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFFBFAFB"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_ctrl_out[4]_i_3\,
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(4),
      I5 => \n_0_mcp1_rx_64_ctrl_out[4]_i_4\,
      O => \n_0_mcp1_rx_64_ctrl_out[4]_i_2\
    );
\mcp1_rx_64_ctrl_out[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FAFFFAF"
    )
    port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(0),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_ctrl_out[4]_i_3\
    );
\mcp1_rx_64_ctrl_out[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DDB"
    )
    port map (
      I0 => mcp1_block_field_reg(7),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(1),
      I3 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_ctrl_out[4]_i_4\
    );
\mcp1_rx_64_ctrl_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2EEE2"
    )
    port map (
      I0 => rx_64_dec_ctrl(5),
      I1 => I7,
      I2 => \n_0_mcp1_rx_64_ctrl_out[5]_i_2\,
      I3 => \n_0_mcp1_rx_64_ctrl_out[5]_i_3\,
      I4 => mcp1_block_field_reg(0),
      I5 => \n_0_mcp1_rx_64_ctrl_out[5]_i_4\,
      O => \n_0_mcp1_rx_64_ctrl_out[5]_i_1\
    );
\mcp1_rx_64_ctrl_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003220040"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(1),
      I5 => \n_0_mcp1_rx_64_ctrl_out[5]_i_5\,
      O => \n_0_mcp1_rx_64_ctrl_out[5]_i_2\
    );
\mcp1_rx_64_ctrl_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF880088C0"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[5]_i_5\,
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(1),
      I4 => \n_0_mcp1_rx_64_ctrl_out[5]_i_6\,
      I5 => \n_0_mcp1_rx_64_ctrl_out[5]_i_7\,
      O => \n_0_mcp1_rx_64_ctrl_out[5]_i_3\
    );
\mcp1_rx_64_ctrl_out[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => I4,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I3 => I7,
      O => \n_0_mcp1_rx_64_ctrl_out[5]_i_4\
    );
\mcp1_rx_64_ctrl_out[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9DFFFF"
    )
    port map (
      I0 => mcp1_block_field_reg(7),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_ctrl_out[5]_i_5\
    );
\mcp1_rx_64_ctrl_out[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBDF"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_ctrl_out[5]_i_6\
    );
\mcp1_rx_64_ctrl_out[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_ctrl_out[5]_i_8\,
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(1),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_ctrl_out[5]_i_7\
    );
\mcp1_rx_64_ctrl_out[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_ctrl_out[5]_i_8\
    );
\mcp1_rx_64_ctrl_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA0ACACA"
    )
    port map (
      I0 => rx_64_dec_ctrl(6),
      I1 => \n_0_mcp1_rx_64_ctrl_out[6]_i_2\,
      I2 => I7,
      I3 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I5 => I4,
      O => \n_0_mcp1_rx_64_ctrl_out[6]_i_1\
    );
\mcp1_rx_64_ctrl_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
    port map (
      I0 => mcp1_block_field_reg(7),
      I1 => \n_0_mcp1_rx_64_ctrl_out[7]_i_3\,
      I2 => \n_0_mcp1_rx_64_ctrl_out[6]_i_3\,
      I3 => mcp1_block_field_reg(0),
      I4 => \n_0_mcp1_rx_64_ctrl_out[5]_i_3\,
      O => \n_0_mcp1_rx_64_ctrl_out[6]_i_2\
    );
\mcp1_rx_64_ctrl_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000200000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_ctrl_out[6]_i_4\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(7),
      I5 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_ctrl_out[6]_i_3\
    );
\mcp1_rx_64_ctrl_out[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_ctrl_out[6]_i_4\
    );
\mcp1_rx_64_ctrl_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA0ACACA"
    )
    port map (
      I0 => rx_64_dec_ctrl(7),
      I1 => \n_0_mcp1_rx_64_ctrl_out[7]_i_2\,
      I2 => I7,
      I3 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I5 => I4,
      O => \n_0_mcp1_rx_64_ctrl_out[7]_i_1\
    );
\mcp1_rx_64_ctrl_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
    port map (
      I0 => mcp1_block_field_reg(7),
      I1 => \n_0_mcp1_rx_64_ctrl_out[7]_i_3\,
      I2 => \n_0_mcp1_rx_64_ctrl_out[7]_i_4\,
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(0),
      I5 => \n_0_mcp1_rx_64_ctrl_out[5]_i_3\,
      O => \n_0_mcp1_rx_64_ctrl_out[7]_i_2\
    );
\mcp1_rx_64_ctrl_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000008"
    )
    port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_ctrl_out[7]_i_3\
    );
\mcp1_rx_64_ctrl_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFBFEFFFFFF"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(2),
      I5 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_ctrl_out[7]_i_4\
    );
\mcp1_rx_64_ctrl_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_rx_64_ctrl_out[0]_i_1\,
      Q => rx_64_dec_ctrl(0),
      R => \<const0>\
    );
\mcp1_rx_64_ctrl_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_rx_64_ctrl_out[1]_i_1\,
      Q => rx_64_dec_ctrl(1),
      R => \<const0>\
    );
\mcp1_rx_64_ctrl_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_rx_64_ctrl_out[2]_i_1\,
      Q => rx_64_dec_ctrl(2),
      R => \<const0>\
    );
\mcp1_rx_64_ctrl_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_rx_64_ctrl_out[3]_i_1\,
      Q => rx_64_dec_ctrl(3),
      R => \<const0>\
    );
\mcp1_rx_64_ctrl_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_rx_64_ctrl_out[4]_i_1\,
      Q => rx_64_dec_ctrl(4),
      R => \<const0>\
    );
\mcp1_rx_64_ctrl_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_rx_64_ctrl_out[5]_i_1\,
      Q => rx_64_dec_ctrl(5),
      R => \<const0>\
    );
\mcp1_rx_64_ctrl_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_rx_64_ctrl_out[6]_i_1\,
      Q => rx_64_dec_ctrl(6),
      R => \<const0>\
    );
\mcp1_rx_64_ctrl_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_rx_64_ctrl_out[7]_i_1\,
      Q => rx_64_dec_ctrl(7),
      R => \<const0>\
    );
\mcp1_rx_64_data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[0]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[0]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[0]_i_4\,
      I3 => \n_0_mcp1_rx_64_data_out[0]_i_5\,
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[2]\,
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[0]_i_1\
    );
\mcp1_rx_64_data_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC33DF3FD"
    )
    port map (
      I0 => mcp1_dec_c0(0),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(6),
      I4 => d1(0),
      I5 => \n_0_mcp1_rx_64_data_out[6]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[0]_i_2\
    );
\mcp1_rx_64_data_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018040042000080"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(3),
      I5 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[0]_i_3\
    );
\mcp1_rx_64_data_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2220000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[0]_i_6\,
      I1 => \n_0_mcp1_rx_64_data_out[0]_i_7\,
      I2 => \n_0_mcp1_rx_64_data_out[0]_i_8\,
      I3 => d1(0),
      I4 => \n_0_mcp1_rx_64_data_out[36]_i_2\,
      I5 => \n_0_mcp1_rx_64_data_out[0]_i_9\,
      O => \n_0_mcp1_rx_64_data_out[0]_i_4\
    );
\mcp1_rx_64_data_out[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5FF0FF3F"
    )
    port map (
      I0 => d1(0),
      I1 => mcp1_dec_c0(0),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_data_out[1]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[0]_i_5\
    );
\mcp1_rx_64_data_out[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[0]_i_6\
    );
\mcp1_rx_64_data_out[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[0]_i_7\
    );
\mcp1_rx_64_data_out[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[0]_i_8\
    );
\mcp1_rx_64_data_out[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000800402008"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(3),
      I5 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_data_out[0]_i_9\
    );
\mcp1_rx_64_data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F444FF4F"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[10]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I3 => d1(2),
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[10]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[10]_i_1\
    );
\mcp1_rx_64_data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FA30BF3FFF3FBF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I1 => d2(2),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(5),
      I5 => d1(2),
      O => \n_0_mcp1_rx_64_data_out[10]_i_2\
    );
\mcp1_rx_64_data_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0037070737373737"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[44]_i_2\,
      I1 => \n_0_mcp1_rx_64_ctrl_out[3]_i_2\,
      I2 => mcp1_dec_c1(2),
      I3 => d2(2),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_ctrl_out[3]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[10]_i_3\
    );
\mcp1_rx_64_data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F444F4FF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[11]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I2 => d1(3),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[11]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[11]_i_1\
    );
\mcp1_rx_64_data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FA30BF3FFF3FBF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I1 => d2(3),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(5),
      I5 => d1(3),
      O => \n_0_mcp1_rx_64_data_out[11]_i_2\
    );
\mcp1_rx_64_data_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0037070737373737"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[44]_i_2\,
      I1 => \n_0_mcp1_rx_64_ctrl_out[3]_i_2\,
      I2 => mcp1_dec_c1(3),
      I3 => d2(3),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_ctrl_out[3]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[11]_i_3\
    );
\mcp1_rx_64_data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F444F4FF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[12]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I2 => d1(4),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[12]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[12]_i_1\
    );
\mcp1_rx_64_data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FA30BF3FFF3FBF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I1 => d2(4),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(5),
      I5 => d1(4),
      O => \n_0_mcp1_rx_64_data_out[12]_i_2\
    );
\mcp1_rx_64_data_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0037070737373737"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[44]_i_2\,
      I1 => \n_0_mcp1_rx_64_ctrl_out[3]_i_2\,
      I2 => mcp1_dec_c1(4),
      I3 => d2(4),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_ctrl_out[3]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[12]_i_3\
    );
\mcp1_rx_64_data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F444F4FF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[13]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I2 => d1(5),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[13]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[13]_i_1\
    );
\mcp1_rx_64_data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FA30BF3FFF3FBF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I1 => d2(5),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(5),
      I5 => d1(5),
      O => \n_0_mcp1_rx_64_data_out[13]_i_2\
    );
\mcp1_rx_64_data_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0037070737373737"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[44]_i_2\,
      I1 => \n_0_mcp1_rx_64_ctrl_out[3]_i_2\,
      I2 => mcp1_dec_c1(5),
      I3 => d2(5),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_ctrl_out[3]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[13]_i_3\
    );
\mcp1_rx_64_data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F444F4FF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[14]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I2 => d1(6),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[14]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[14]_i_1\
    );
\mcp1_rx_64_data_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FA30BF3FFF3FBF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I1 => d2(6),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(5),
      I5 => d1(6),
      O => \n_0_mcp1_rx_64_data_out[14]_i_2\
    );
\mcp1_rx_64_data_out[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000757F"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_ctrl_out[3]_i_3\,
      I1 => d2(6),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_dec_c1(6),
      I4 => \n_0_mcp1_rx_64_data_out[14]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[14]_i_3\
    );
\mcp1_rx_64_data_out[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A088080"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[14]_i_5\,
      I1 => mcp1_dec_c1(6),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(7),
      O => \n_0_mcp1_rx_64_data_out[14]_i_4\
    );
\mcp1_rx_64_data_out[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000240018000000"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[14]_i_5\
    );
\mcp1_rx_64_data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F444F4FF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[15]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I2 => d1(7),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[15]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[15]_i_1\
    );
\mcp1_rx_64_data_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FA30BF3FFF3FBF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I1 => d2(7),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(5),
      I5 => d1(7),
      O => \n_0_mcp1_rx_64_data_out[15]_i_2\
    );
\mcp1_rx_64_data_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAA8AAAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[15]_i_4\,
      I1 => mcp1_block_field_reg(0),
      I2 => mcp1_dec_c1(7),
      I3 => mcp1_block_field_reg(7),
      I4 => d2(7),
      I5 => \n_0_mcp1_rx_64_data_out[32]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[15]_i_3\
    );
\mcp1_rx_64_data_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF9FFF9FFF9FFFF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[49]_i_8\,
      I1 => mcp1_block_field_reg(2),
      I2 => \n_0_mcp1_rx_64_data_out[15]_i_5\,
      I3 => \n_0_mcp1_rx_64_data_out[24]_i_5\,
      I4 => \n_0_mcp1_rx_64_data_out[44]_i_2\,
      I5 => mcp1_dec_c1(7),
      O => \n_0_mcp1_rx_64_data_out[15]_i_4\
    );
\mcp1_rx_64_data_out[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F9FFF"
    )
    port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(0),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(1),
      O => \n_0_mcp1_rx_64_data_out[15]_i_5\
    );
\mcp1_rx_64_data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3A0A0000"
    )
    port map (
      I0 => d2(0),
      I1 => \n_0_mcp1_rx_64_data_out[16]_i_2\,
      I2 => mcp1_block_field_reg(7),
      I3 => d3(0),
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[16]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[16]_i_1\
    );
\mcp1_rx_64_data_out[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[16]_i_2\
    );
\mcp1_rx_64_data_out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454000004540"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => \n_0_mcp1_rx_64_data_out[16]_i_4\,
      I2 => mcp1_block_field_reg(0),
      I3 => \n_0_mcp1_rx_64_data_out[16]_i_5\,
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I5 => d2(0),
      O => \n_0_mcp1_rx_64_data_out[16]_i_3\
    );
\mcp1_rx_64_data_out[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010004000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[24]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[49]_i_8\,
      I2 => \n_0_mcp1_rx_64_ctrl_out[3]_i_5\,
      I3 => mcp1_dec_c2(0),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[16]_i_4\
    );
\mcp1_rx_64_data_out[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444444444"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I1 => d3(0),
      I2 => mcp1_dec_c2(0),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_data_out[31]_i_7\,
      O => \n_0_mcp1_rx_64_data_out[16]_i_5\
    );
\mcp1_rx_64_data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEF2FEFEFE02"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[17]_i_2\,
      I1 => mcp1_block_field_reg(6),
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I3 => \n_0_mcp1_rx_64_data_out[17]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[17]_i_4\,
      I5 => d2(1),
      O => \n_0_mcp1_rx_64_data_out[17]_i_1\
    );
\mcp1_rx_64_data_out[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[17]_i_5\,
      I1 => mcp1_block_field_reg(0),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(4),
      I4 => \n_0_mcp1_rx_64_data_out[17]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[17]_i_2\
    );
\mcp1_rx_64_data_out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000800A8000"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => d3(1),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(7),
      I4 => d2(1),
      I5 => \n_0_mcp1_rx_64_data_out[31]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[17]_i_3\
    );
\mcp1_rx_64_data_out[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005400040"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => d2(1),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(7),
      I4 => d3(1),
      I5 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[17]_i_4\
    );
\mcp1_rx_64_data_out[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010004000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[24]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[49]_i_8\,
      I2 => \n_0_mcp1_rx_64_ctrl_out[3]_i_5\,
      I3 => mcp1_dec_c2(1),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[17]_i_5\
    );
\mcp1_rx_64_data_out[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3FDDFFFFFF"
    )
    port map (
      I0 => mcp1_dec_c2(1),
      I1 => mcp1_block_field_reg(7),
      I2 => d3(1),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(3),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[17]_i_6\
    );
\mcp1_rx_64_data_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F044F044FFFFF044"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => \n_0_mcp1_rx_64_data_out[18]_i_2\,
      I2 => d2(2),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[18]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[18]_i_1\
    );
\mcp1_rx_64_data_out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FFFF44F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I1 => mcp1_dec_c2(2),
      I2 => d3(2),
      I3 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_5\,
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[18]_i_2\
    );
\mcp1_rx_64_data_out[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005DFF"
    )
    port map (
      I0 => d3(2),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(0),
      I3 => mcp1_block_field_reg(7),
      I4 => d2(2),
      O => \n_0_mcp1_rx_64_data_out[18]_i_3\
    );
\mcp1_rx_64_data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F044F044FFFFF044"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => \n_0_mcp1_rx_64_data_out[19]_i_2\,
      I2 => d2(3),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[19]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[19]_i_1\
    );
\mcp1_rx_64_data_out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FFFF44F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I1 => mcp1_dec_c2(3),
      I2 => d3(3),
      I3 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_5\,
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[19]_i_2\
    );
\mcp1_rx_64_data_out[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005DFF"
    )
    port map (
      I0 => d3(3),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(0),
      I3 => mcp1_block_field_reg(7),
      I4 => d2(3),
      O => \n_0_mcp1_rx_64_data_out[19]_i_3\
    );
\mcp1_rx_64_data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[1]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[5]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[1]_i_3\,
      I3 => \n_0_mcp1_rx_64_data_out[1]_i_4\,
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[3]\,
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[1]_i_1\
    );
\mcp1_rx_64_data_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF333FDD"
    )
    port map (
      I0 => mcp1_dec_c0(1),
      I1 => mcp1_block_field_reg(5),
      I2 => d1(1),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[6]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[1]_i_2\
    );
\mcp1_rx_64_data_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000042002401008"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(2),
      I5 => mcp1_block_field_reg(1),
      O => \n_0_mcp1_rx_64_data_out[1]_i_3\
    );
\mcp1_rx_64_data_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEFFFFFEEEF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[5]_i_8\,
      I1 => \n_0_mcp1_rx_64_data_out[1]_i_5\,
      I2 => d1(1),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      I5 => \n_0_mcp1_rx_64_data_out[1]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[1]_i_4\
    );
\mcp1_rx_64_data_out[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I2 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[1]_i_5\
    );
\mcp1_rx_64_data_out[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
    port map (
      I0 => d1(1),
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_dec_c0(1),
      O => \n_0_mcp1_rx_64_data_out[1]_i_6\
    );
\mcp1_rx_64_data_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F044F044FFFFF044"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => \n_0_mcp1_rx_64_data_out[20]_i_2\,
      I2 => d2(4),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[20]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[20]_i_1\
    );
\mcp1_rx_64_data_out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FFFF44F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I1 => mcp1_dec_c2(4),
      I2 => d3(4),
      I3 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_5\,
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[20]_i_2\
    );
\mcp1_rx_64_data_out[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005DFF"
    )
    port map (
      I0 => d3(4),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(0),
      I3 => mcp1_block_field_reg(7),
      I4 => d2(4),
      O => \n_0_mcp1_rx_64_data_out[20]_i_3\
    );
\mcp1_rx_64_data_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F044F044FFFFF044"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => \n_0_mcp1_rx_64_data_out[21]_i_2\,
      I2 => d2(5),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[21]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[21]_i_1\
    );
\mcp1_rx_64_data_out[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FFFF44F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I1 => mcp1_dec_c2(5),
      I2 => d3(5),
      I3 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_5\,
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[21]_i_2\
    );
\mcp1_rx_64_data_out[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005DFF"
    )
    port map (
      I0 => d3(5),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(0),
      I3 => mcp1_block_field_reg(7),
      I4 => d2(5),
      O => \n_0_mcp1_rx_64_data_out[21]_i_3\
    );
\mcp1_rx_64_data_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F044F044FFFFF044"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => \n_0_mcp1_rx_64_data_out[22]_i_2\,
      I2 => d2(6),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[22]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[22]_i_1\
    );
\mcp1_rx_64_data_out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FFFF44F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I1 => mcp1_dec_c2(6),
      I2 => d3(6),
      I3 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_5\,
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[22]_i_2\
    );
\mcp1_rx_64_data_out[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005DFF"
    )
    port map (
      I0 => d3(6),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(0),
      I3 => mcp1_block_field_reg(7),
      I4 => d2(6),
      O => \n_0_mcp1_rx_64_data_out[22]_i_3\
    );
\mcp1_rx_64_data_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF044F044F044"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => \n_0_mcp1_rx_64_data_out[23]_i_2\,
      I2 => d2(7),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[23]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[23]_i_1\
    );
\mcp1_rx_64_data_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FFFF44F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I1 => mcp1_dec_c2(7),
      I2 => d3(7),
      I3 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[23]_i_5\,
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[23]_i_2\
    );
\mcp1_rx_64_data_out[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF8A00"
    )
    port map (
      I0 => d3(7),
      I1 => mcp1_block_field_reg(0),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(7),
      I4 => d2(7),
      O => \n_0_mcp1_rx_64_data_out[23]_i_3\
    );
\mcp1_rx_64_data_out[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA00A8"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(7),
      I3 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I4 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[23]_i_4\
    );
\mcp1_rx_64_data_out[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(7),
      O => \n_0_mcp1_rx_64_data_out[23]_i_5\
    );
\mcp1_rx_64_data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFF4F4444FF4F"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[24]_i_2\,
      I1 => d3(0),
      I2 => \n_0_mcp1_rx_64_data_out[24]_i_3\,
      I3 => \n_0_mcp1_rx_64_data_out[24]_i_4\,
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I5 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      O => \n_0_mcp1_rx_64_data_out[24]_i_1\
    );
\mcp1_rx_64_data_out[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BB0BBB0BBB00B"
    )
    port map (
      I0 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(1),
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[24]_i_2\
    );
\mcp1_rx_64_data_out[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090060690"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[57]_i_9\,
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(2),
      I4 => \n_0_mcp1_rx_64_data_out[24]_i_5\,
      I5 => \n_0_mcp1_rx_64_data_out[24]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[24]_i_3\
    );
\mcp1_rx_64_data_out[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEAEAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[24]_i_7\,
      I1 => mcp1_dec_c3(0),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[24]_i_4\
    );
\mcp1_rx_64_data_out[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => mcp1_block_field_reg(7),
      I1 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[24]_i_5\
    );
\mcp1_rx_64_data_out[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF9F96FF69F9FF6"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[24]_i_6\
    );
\mcp1_rx_64_data_out[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008803"
    )
    port map (
      I0 => d4(0),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[24]_i_7\
    );
\mcp1_rx_64_data_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8080000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[25]_i_2\,
      I1 => d3(1),
      I2 => mcp1_block_field_reg(7),
      I3 => d4(1),
      I4 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[25]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[25]_i_1\
    );
\mcp1_rx_64_data_out[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[25]_i_2\
    );
\mcp1_rx_64_data_out[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
    port map (
      I0 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I2 => mcp1_block_field_reg(6),
      I3 => \n_0_mcp1_rx_64_data_out[31]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[25]_i_3\
    );
\mcp1_rx_64_data_out[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF0404040004"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I1 => mcp1_dec_c3(1),
      I2 => mcp1_block_field_reg(6),
      I3 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I5 => d3(1),
      O => \n_0_mcp1_rx_64_data_out[25]_i_4\
    );
\mcp1_rx_64_data_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1F110000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I1 => mcp1_block_field_reg(0),
      I2 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I3 => mcp1_dec_c3(2),
      I4 => \n_0_mcp1_rx_64_data_out[30]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[26]_i_2\,
      O => \n_0_mcp1_rx_64_data_out[26]_i_1\
    );
\mcp1_rx_64_data_out[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA20080008000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[25]_i_2\,
      I1 => mcp1_block_field_reg(7),
      I2 => d4(2),
      I3 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I5 => d3(2),
      O => \n_0_mcp1_rx_64_data_out[26]_i_2\
    );
\mcp1_rx_64_data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1F110000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I1 => mcp1_block_field_reg(0),
      I2 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I3 => mcp1_dec_c3(3),
      I4 => \n_0_mcp1_rx_64_data_out[30]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[27]_i_2\,
      O => \n_0_mcp1_rx_64_data_out[27]_i_1\
    );
\mcp1_rx_64_data_out[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA20080008000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[25]_i_2\,
      I1 => mcp1_block_field_reg(7),
      I2 => d4(3),
      I3 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I5 => d3(3),
      O => \n_0_mcp1_rx_64_data_out[27]_i_2\
    );
\mcp1_rx_64_data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F444F4FF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[28]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[28]_i_3\,
      I2 => d3(4),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[28]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[28]_i_1\
    );
\mcp1_rx_64_data_out[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF750075FF"
    )
    port map (
      I0 => d4(4),
      I1 => mcp1_block_field_reg(0),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(7),
      I4 => d3(4),
      I5 => \n_0_mcp1_rx_64_data_out[30]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[28]_i_2\
    );
\mcp1_rx_64_data_out[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550054"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[31]_i_3\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(7),
      I3 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I4 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[28]_i_3\
    );
\mcp1_rx_64_data_out[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F2FAFA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I1 => \n_0_mcp1_rx_64_data_out[31]_i_7\,
      I2 => mcp1_block_field_reg(0),
      I3 => \n_0_mcp1_rx_64_ctrl_out[3]_i_2\,
      I4 => mcp1_dec_c3(4),
      O => \n_0_mcp1_rx_64_data_out[28]_i_4\
    );
\mcp1_rx_64_data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FB08080808"
    )
    port map (
      I0 => d3(5),
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I3 => mcp1_block_field_reg(6),
      I4 => \n_0_mcp1_rx_64_data_out[29]_i_2\,
      I5 => \n_0_mcp1_rx_64_data_out[29]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[29]_i_1\
    );
\mcp1_rx_64_data_out[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A808080808"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[28]_i_3\,
      I1 => d3(5),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(5),
      I5 => d4(5),
      O => \n_0_mcp1_rx_64_data_out[29]_i_2\
    );
\mcp1_rx_64_data_out[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFF4FFFF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I1 => mcp1_dec_c3(5),
      I2 => mcp1_block_field_reg(6),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => mcp1_block_field_reg(0),
      I5 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[29]_i_3\
    );
\mcp1_rx_64_data_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF20EFEF"
    )
    port map (
      I0 => \n_0_mcp1_rx_66_enc_reg_reg[4]\,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I3 => \n_0_mcp1_rx_64_data_out[2]_i_2\,
      I4 => \n_0_mcp1_rx_64_data_out[4]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[2]_i_1\
    );
\mcp1_rx_64_data_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC5FCDFFCC50CDF5"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => d1(2),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_dec_c0(2),
      O => \n_0_mcp1_rx_64_data_out[2]_i_2\
    );
\mcp1_rx_64_data_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF222F0000"
    )
    port map (
      I0 => mcp1_dec_c3(6),
      I1 => \n_0_mcp1_rx_64_data_out[30]_i_2\,
      I2 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I3 => mcp1_block_field_reg(0),
      I4 => \n_0_mcp1_rx_64_data_out[30]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[30]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[30]_i_1\
    );
\mcp1_rx_64_data_out[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_ctrl_out[3]_i_2\,
      I1 => mcp1_block_field_reg(0),
      I2 => \n_0_mcp1_rx_64_data_out[31]_i_7\,
      O => \n_0_mcp1_rx_64_data_out[30]_i_2\
    );
\mcp1_rx_64_data_out[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[30]_i_3\
    );
\mcp1_rx_64_data_out[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      O => \n_0_mcp1_rx_64_data_out[30]_i_4\
    );
\mcp1_rx_64_data_out[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAB00AB00AB00"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I2 => \n_0_mcp1_rx_64_data_out[30]_i_6\,
      I3 => \n_0_mcp1_rx_64_data_out[30]_i_7\,
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I5 => d3(6),
      O => \n_0_mcp1_rx_64_data_out[30]_i_5\
    );
\mcp1_rx_64_data_out[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_block_field_reg(7),
      I1 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[30]_i_6\
    );
\mcp1_rx_64_data_out[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111000100010"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[31]_i_3\,
      I1 => \n_0_mcp1_rx_64_data_out[30]_i_4\,
      I2 => d3(6),
      I3 => mcp1_block_field_reg(7),
      I4 => \n_0_mcp1_rx_64_data_out[16]_i_2\,
      I5 => d4(6),
      O => \n_0_mcp1_rx_64_data_out[30]_i_7\
    );
\mcp1_rx_64_data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F111F010F111FF1F"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[31]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[31]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I3 => d3(7),
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[31]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[31]_i_1\
    );
\mcp1_rx_64_data_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0EFFFF0DFF0DFF"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I2 => mcp1_block_field_reg(0),
      I3 => d3(7),
      I4 => d4(7),
      I5 => mcp1_block_field_reg(7),
      O => \n_0_mcp1_rx_64_data_out[31]_i_2\
    );
\mcp1_rx_64_data_out[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => \n_0_mcp1_rx_64_data_out[31]_i_6\,
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[31]_i_3\
    );
\mcp1_rx_64_data_out[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F2FAFA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[30]_i_3\,
      I1 => \n_0_mcp1_rx_64_data_out[31]_i_7\,
      I2 => mcp1_block_field_reg(0),
      I3 => \n_0_mcp1_rx_64_ctrl_out[3]_i_2\,
      I4 => mcp1_dec_c3(7),
      O => \n_0_mcp1_rx_64_data_out[31]_i_4\
    );
\mcp1_rx_64_data_out[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFDFFFFFDEFFF"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[31]_i_5\
    );
\mcp1_rx_64_data_out[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFDFFFFEFFB"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(1),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I5 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[31]_i_6\
    );
\mcp1_rx_64_data_out[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000008000"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(7),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[31]_i_7\
    );
\mcp1_rx_64_data_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8B8"
    )
    port map (
      I0 => d4(0),
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[32]_i_2\,
      I3 => \n_0_mcp1_rx_64_data_out[32]_i_3\,
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_data_out[32]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[32]_i_1\
    );
\mcp1_rx_64_data_out[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBDF"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[32]_i_10\
    );
\mcp1_rx_64_data_out[32]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A88FFFF"
    )
    port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(4),
      I2 => d5(0),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(7),
      O => \n_0_mcp1_rx_64_data_out[32]_i_11\
    );
\mcp1_rx_64_data_out[32]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
    port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(2),
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[32]_i_12\
    );
\mcp1_rx_64_data_out[32]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFBFF"
    )
    port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(1),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[32]_i_13\
    );
\mcp1_rx_64_data_out[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFFEAAAEAAAEA"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => \n_0_mcp1_rx_64_data_out[32]_i_5\,
      I2 => mcp1_dec_c4(0),
      I3 => mcp1_block_field_reg(0),
      I4 => \n_0_mcp1_rx_64_data_out[32]_i_6\,
      I5 => \n_0_mcp1_rx_64_data_out[32]_i_7\,
      O => \n_0_mcp1_rx_64_data_out[32]_i_2\
    );
\mcp1_rx_64_data_out[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001101FFFFFFFF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[32]_i_8\,
      I1 => \n_0_mcp1_rx_64_data_out[32]_i_9\,
      I2 => \n_0_mcp1_rx_64_data_out[32]_i_10\,
      I3 => mcp1_block_field_reg(0),
      I4 => \n_0_mcp1_rx_64_data_out[32]_i_11\,
      I5 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_data_out[32]_i_3\
    );
\mcp1_rx_64_data_out[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8AAAAA88AAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[32]_i_12\,
      I1 => \n_0_mcp1_rx_64_data_out[32]_i_13\,
      I2 => d4(0),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_dec_c4(0),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[32]_i_4\
    );
\mcp1_rx_64_data_out[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008200040000000"
    )
    port map (
      I0 => mcp1_block_field_reg(7),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(2),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[32]_i_5\
    );
\mcp1_rx_64_data_out[32]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
    port map (
      I0 => mcp1_dec_c4(0),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_data_out[32]_i_6\
    );
\mcp1_rx_64_data_out[32]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00026400"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[32]_i_7\
    );
\mcp1_rx_64_data_out[32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4155"
    )
    port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(4),
      I3 => d5(0),
      O => \n_0_mcp1_rx_64_data_out[32]_i_8\
    );
\mcp1_rx_64_data_out[32]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAA8"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_data_out[32]_i_9\
    );
\mcp1_rx_64_data_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFF2F2F20002020"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[33]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[33]_i_3\,
      I2 => mcp1_block_field_reg(7),
      I3 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I5 => \n_0_mcp1_rx_64_data_out[33]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[33]_i_1\
    );
\mcp1_rx_64_data_out[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9494690000006900"
    )
    port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_dec_c4(1),
      I4 => mcp1_block_field_reg(6),
      I5 => d5(1),
      O => \n_0_mcp1_rx_64_data_out[33]_i_2\
    );
\mcp1_rx_64_data_out[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFDFBEBEFFFFD7F"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(2),
      I5 => mcp1_block_field_reg(1),
      O => \n_0_mcp1_rx_64_data_out[33]_i_3\
    );
\mcp1_rx_64_data_out[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5550000"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(5),
      I3 => d4(1),
      I4 => \n_0_mcp1_rx_64_data_out[33]_i_5\,
      I5 => \n_0_mcp1_rx_64_data_out[33]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[33]_i_4\
    );
\mcp1_rx_64_data_out[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800000C0000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[33]_i_7\,
      I1 => \n_0_mcp1_rx_64_data_out[33]_i_8\,
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[33]_i_5\
    );
\mcp1_rx_64_data_out[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
    port map (
      I0 => mcp1_dec_c4(1),
      I1 => \n_0_mcp1_rx_64_data_out[33]_i_9\,
      I2 => \n_0_mcp1_rx_64_data_out[38]_i_4\,
      I3 => d4(1),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[37]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[33]_i_6\
    );
\mcp1_rx_64_data_out[33]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222222222220"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(6),
      I2 => d4(5),
      I3 => d4(6),
      I4 => d4(4),
      I5 => d4(7),
      O => \n_0_mcp1_rx_64_data_out[33]_i_7\
    );
\mcp1_rx_64_data_out[33]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(1),
      O => \n_0_mcp1_rx_64_data_out[33]_i_8\
    );
\mcp1_rx_64_data_out[33]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[33]_i_9\
    );
\mcp1_rx_64_data_out[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFF007F007F"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[34]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[34]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[34]_i_4\,
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[34]_i_5\,
      I5 => d4(2),
      O => \n_0_mcp1_rx_64_data_out[34]_i_1\
    );
\mcp1_rx_64_data_out[34]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A69"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[34]_i_2\
    );
\mcp1_rx_64_data_out[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5001055005505001"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[36]_i_6\,
      I1 => mcp1_dec_c4(2),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(2),
      I5 => mcp1_block_field_reg(7),
      O => \n_0_mcp1_rx_64_data_out[34]_i_3\
    );
\mcp1_rx_64_data_out[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F770C553F443344"
    )
    port map (
      I0 => mcp1_dec_c4(2),
      I1 => mcp1_block_field_reg(7),
      I2 => d5(2),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_data_out[34]_i_4\
    );
\mcp1_rx_64_data_out[34]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB0"
    )
    port map (
      I0 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I2 => mcp1_block_field_reg(0),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(1),
      O => \n_0_mcp1_rx_64_data_out[34]_i_5\
    );
\mcp1_rx_64_data_out[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFFF40FF"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => \n_0_mcp1_rx_64_data_out[36]_i_2\,
      I2 => d4(3),
      I3 => \n_0_mcp1_rx_64_data_out[36]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[35]_i_2\,
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[35]_i_1\
    );
\mcp1_rx_64_data_out[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABABABAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[35]_i_3\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_dec_c4(3),
      I4 => mcp1_block_field_reg(5),
      I5 => \n_0_mcp1_rx_64_data_out[36]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[35]_i_2\
    );
\mcp1_rx_64_data_out[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0BBF3AAC0BBCCBB"
    )
    port map (
      I0 => mcp1_dec_c4(3),
      I1 => mcp1_block_field_reg(7),
      I2 => d5(3),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_data_out[35]_i_3\
    );
\mcp1_rx_64_data_out[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFFF40FF"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => \n_0_mcp1_rx_64_data_out[36]_i_2\,
      I2 => d4(4),
      I3 => \n_0_mcp1_rx_64_data_out[36]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[36]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[36]_i_1\
    );
\mcp1_rx_64_data_out[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(1),
      O => \n_0_mcp1_rx_64_data_out[36]_i_2\
    );
\mcp1_rx_64_data_out[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"900009C006996009"
    )
    port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[36]_i_3\
    );
\mcp1_rx_64_data_out[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFEEEE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[36]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[36]_i_6\,
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_dec_c4(4),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[36]_i_4\
    );
\mcp1_rx_64_data_out[36]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3B0FFFFA3B00C0F"
    )
    port map (
      I0 => d5(4),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c4(4),
      O => \n_0_mcp1_rx_64_data_out[36]_i_5\
    );
\mcp1_rx_64_data_out[36]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6F99FF99F6FF6"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[36]_i_6\
    );
\mcp1_rx_64_data_out[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
    port map (
      I0 => mcp1_dec_c4(5),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(5),
      I3 => \n_0_mcp1_rx_64_data_out[38]_i_4\,
      I4 => \n_0_mcp1_rx_64_data_out[37]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[37]_i_2\
    );
\mcp1_rx_64_data_out[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800008000022000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[37]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[57]_i_8\,
      I2 => \n_0_mcp1_rx_64_data_out[49]_i_8\,
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(1),
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[37]_i_3\
    );
\mcp1_rx_64_data_out[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF50D050"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => \n_0_mcp1_rx_64_data_out[0]_i_6\,
      I2 => \n_0_mcp1_rx_64_data_out[33]_i_5\,
      I3 => d4(5),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[37]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[37]_i_4\
    );
\mcp1_rx_64_data_out[37]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669906006290020"
    )
    port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_dec_c4(5),
      I5 => d5(5),
      O => \n_0_mcp1_rx_64_data_out[37]_i_5\
    );
\mcp1_rx_64_data_out[37]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222222222222"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[38]_i_8\,
      I1 => \n_0_mcp1_rx_64_data_out[37]_i_7\,
      I2 => d4(7),
      I3 => d4(4),
      I4 => d4(6),
      I5 => d4(5),
      O => \n_0_mcp1_rx_64_data_out[37]_i_6\
    );
\mcp1_rx_64_data_out[37]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I3 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[37]_i_7\
    );
\mcp1_rx_64_data_out[38]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => d4(5),
      I1 => d4(4),
      I2 => d4(7),
      I3 => d4(6),
      O => \n_0_mcp1_rx_64_data_out[38]_i_10\
    );
\mcp1_rx_64_data_out[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8FFA8FFA8"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[38]_i_4\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_dec_c4(6),
      I3 => \n_0_mcp1_rx_64_data_out[38]_i_5\,
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I5 => mcp1_block_field_reg(1),
      O => \n_0_mcp1_rx_64_data_out[38]_i_2\
    );
\mcp1_rx_64_data_out[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800008000022000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[38]_i_6\,
      I1 => \n_0_mcp1_rx_64_data_out[57]_i_8\,
      I2 => \n_0_mcp1_rx_64_data_out[49]_i_8\,
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(1),
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[38]_i_3\
    );
\mcp1_rx_64_data_out[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001040010000040"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[38]_i_7\,
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[38]_i_4\
    );
\mcp1_rx_64_data_out[38]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF2FEF202020E02"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[38]_i_8\,
      I1 => mcp1_block_field_reg(3),
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I3 => \n_0_mcp1_rx_64_data_out[38]_i_9\,
      I4 => mcp1_block_field_reg(6),
      I5 => d4(6),
      O => \n_0_mcp1_rx_64_data_out[38]_i_5\
    );
\mcp1_rx_64_data_out[38]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A05050AA44888844"
    )
    port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_dec_c4(6),
      I2 => d5(6),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_data_out[38]_i_6\
    );
\mcp1_rx_64_data_out[38]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5D5DFF"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[38]_i_7\
    );
\mcp1_rx_64_data_out[38]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(0),
      I5 => \n_0_mcp1_rx_64_data_out[38]_i_10\,
      O => \n_0_mcp1_rx_64_data_out[38]_i_8\
    );
\mcp1_rx_64_data_out[38]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000800"
    )
    port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(0),
      I2 => \n_0_mcp1_rx_64_data_out[38]_i_10\,
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_data_out[38]_i_9\
    );
\mcp1_rx_64_data_out[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD0D0D0F0D"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[39]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[39]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I3 => mcp1_block_field_reg(7),
      I4 => \n_0_mcp1_rx_64_data_out[39]_i_4\,
      I5 => d4(7),
      O => \n_0_mcp1_rx_64_data_out[39]_i_1\
    );
\mcp1_rx_64_data_out[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA02200AAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[24]_i_3\,
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c4(7),
      O => \n_0_mcp1_rx_64_data_out[39]_i_2\
    );
\mcp1_rx_64_data_out[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554400505555005"
    )
    port map (
      I0 => mcp1_block_field_reg(7),
      I1 => \n_0_mcp1_rx_64_data_out[39]_i_5\,
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(5),
      I5 => d4(7),
      O => \n_0_mcp1_rx_64_data_out[39]_i_3\
    );
\mcp1_rx_64_data_out[39]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F4F"
    )
    port map (
      I0 => d5(7),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[39]_i_4\
    );
\mcp1_rx_64_data_out[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => d4(5),
      I1 => d4(6),
      I2 => d4(4),
      O => \n_0_mcp1_rx_64_data_out[39]_i_5\
    );
\mcp1_rx_64_data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFB08FB"
    )
    port map (
      I0 => \n_0_mcp1_rx_66_enc_reg_reg[5]\,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I3 => \n_0_mcp1_rx_64_data_out[3]_i_2\,
      I4 => \n_0_mcp1_rx_64_data_out[3]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[3]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[3]_i_1\
    );
\mcp1_rx_64_data_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008679"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(1),
      I4 => \n_0_mcp1_rx_64_data_out[3]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[3]_i_2\
    );
\mcp1_rx_64_data_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF10011FFF1"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_dec_c0(3),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(7),
      I5 => d1(3),
      O => \n_0_mcp1_rx_64_data_out[3]_i_3\
    );
\mcp1_rx_64_data_out[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"699A"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[3]_i_4\
    );
\mcp1_rx_64_data_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF3F993F99F6FFF"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(7),
      I5 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[3]_i_5\
    );
\mcp1_rx_64_data_out[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA88A888888888"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[40]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[40]_i_3\,
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_dec_c5(0),
      I5 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[40]_i_1\
    );
\mcp1_rx_64_data_out[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I1 => d5(0),
      I2 => \n_0_mcp1_rx_64_data_out[40]_i_4\,
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_8\,
      I5 => mcp1_dec_c5(0),
      O => \n_0_mcp1_rx_64_data_out[40]_i_2\
    );
\mcp1_rx_64_data_out[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88003000FFFFFFFF"
    )
    port map (
      I0 => d6(0),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_dec_c5(0),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I4 => mcp1_block_field_reg(5),
      I5 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      O => \n_0_mcp1_rx_64_data_out[40]_i_3\
    );
\mcp1_rx_64_data_out[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEBEAAAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(5),
      I4 => \n_0_mcp1_rx_64_data_out[40]_i_5\,
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[40]_i_4\
    );
\mcp1_rx_64_data_out[40]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFEEFF"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(5),
      I2 => d5(0),
      I3 => mcp1_dec_c5(0),
      I4 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_data_out[40]_i_5\
    );
\mcp1_rx_64_data_out[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EEFEEEFE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[41]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[41]_i_3\,
      I2 => d5(1),
      I3 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[41]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      O => \n_0_mcp1_rx_64_data_out[41]_i_1\
    );
\mcp1_rx_64_data_out[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8202800000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(6),
      I3 => d5(1),
      I4 => mcp1_dec_c5(1),
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[41]_i_2\
    );
\mcp1_rx_64_data_out[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c5(1),
      O => \n_0_mcp1_rx_64_data_out[41]_i_3\
    );
\mcp1_rx_64_data_out[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88003000"
    )
    port map (
      I0 => d6(1),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_dec_c5(1),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I4 => mcp1_block_field_reg(5),
      I5 => \n_0_mcp1_rx_64_data_out[41]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[41]_i_4\
    );
\mcp1_rx_64_data_out[41]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000440"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[41]_i_6\,
      I1 => mcp1_dec_c5(1),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[41]_i_5\
    );
\mcp1_rx_64_data_out[41]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBDFFFBF"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[41]_i_6\
    );
\mcp1_rx_64_data_out[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE00000"
    )
    port map (
      I0 => mcp1_dec_c5(2),
      I1 => \n_0_mcp1_rx_64_data_out[44]_i_2\,
      I2 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I3 => \n_0_mcp1_rx_64_data_out[42]_i_2\,
      I4 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      I5 => \n_0_mcp1_rx_64_data_out[42]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[42]_i_1\
    );
\mcp1_rx_64_data_out[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I1 => mcp1_dec_c5(2),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(5),
      I4 => d6(2),
      O => \n_0_mcp1_rx_64_data_out[42]_i_2\
    );
\mcp1_rx_64_data_out[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[42]_i_4\,
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I2 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I3 => \n_0_mcp1_rx_64_data_out[42]_i_5\,
      I4 => d5(2),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[42]_i_3\
    );
\mcp1_rx_64_data_out[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF7DF7FFFF7DF7F"
    )
    port map (
      I0 => d5(2),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c5(2),
      O => \n_0_mcp1_rx_64_data_out[42]_i_4\
    );
\mcp1_rx_64_data_out[42]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBFFEFEF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[44]_i_7\,
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_dec_c5(2),
      I3 => d5(2),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[42]_i_5\
    );
\mcp1_rx_64_data_out[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE00000"
    )
    port map (
      I0 => mcp1_dec_c5(3),
      I1 => \n_0_mcp1_rx_64_data_out[44]_i_2\,
      I2 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I3 => \n_0_mcp1_rx_64_data_out[43]_i_2\,
      I4 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      I5 => \n_0_mcp1_rx_64_data_out[43]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[43]_i_1\
    );
\mcp1_rx_64_data_out[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I1 => mcp1_dec_c5(3),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(5),
      I4 => d6(3),
      O => \n_0_mcp1_rx_64_data_out[43]_i_2\
    );
\mcp1_rx_64_data_out[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[43]_i_4\,
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I2 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I3 => \n_0_mcp1_rx_64_data_out[43]_i_5\,
      I4 => d5(3),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[43]_i_3\
    );
\mcp1_rx_64_data_out[43]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF7DF7FFFF7DF7F"
    )
    port map (
      I0 => d5(3),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c5(3),
      O => \n_0_mcp1_rx_64_data_out[43]_i_4\
    );
\mcp1_rx_64_data_out[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBFFEFEF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[44]_i_7\,
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_dec_c5(3),
      I3 => d5(3),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[43]_i_5\
    );
\mcp1_rx_64_data_out[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE00000"
    )
    port map (
      I0 => mcp1_dec_c5(4),
      I1 => \n_0_mcp1_rx_64_data_out[44]_i_2\,
      I2 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I3 => \n_0_mcp1_rx_64_data_out[44]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      I5 => \n_0_mcp1_rx_64_data_out[44]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[44]_i_1\
    );
\mcp1_rx_64_data_out[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[44]_i_2\
    );
\mcp1_rx_64_data_out[44]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I1 => mcp1_dec_c5(4),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(5),
      I4 => d6(4),
      O => \n_0_mcp1_rx_64_data_out[44]_i_3\
    );
\mcp1_rx_64_data_out[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF007575750075"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[44]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[44]_i_6\,
      I2 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I3 => mcp1_block_field_reg(7),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I5 => d5(4),
      O => \n_0_mcp1_rx_64_data_out[44]_i_4\
    );
\mcp1_rx_64_data_out[44]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7077FFFF"
    )
    port map (
      I0 => mcp1_dec_c5(4),
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_8\,
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_7\,
      I3 => d5(4),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[44]_i_5\
    );
\mcp1_rx_64_data_out[44]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBFFEFEF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[44]_i_7\,
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_dec_c5(4),
      I3 => d5(4),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[44]_i_6\
    );
\mcp1_rx_64_data_out[44]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3D"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_data_out[44]_i_7\
    );
\mcp1_rx_64_data_out[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A88888A888"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[45]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[45]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_dec_c5(5),
      O => \n_0_mcp1_rx_64_data_out[45]_i_1\
    );
\mcp1_rx_64_data_out[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I1 => d5(5),
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I3 => mcp1_block_field_reg(7),
      I4 => \n_0_mcp1_rx_64_data_out[45]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[45]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[45]_i_2\
    );
\mcp1_rx_64_data_out[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00C0000FFFFFFFF"
    )
    port map (
      I0 => d6(5),
      I1 => mcp1_dec_c5(5),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(5),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I5 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      O => \n_0_mcp1_rx_64_data_out[45]_i_3\
    );
\mcp1_rx_64_data_out[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c5(5),
      O => \n_0_mcp1_rx_64_data_out[45]_i_4\
    );
\mcp1_rx_64_data_out[45]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008880000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I2 => d5(5),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_dec_c5(5),
      O => \n_0_mcp1_rx_64_data_out[45]_i_5\
    );
\mcp1_rx_64_data_out[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A88888A888"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[46]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[46]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_dec_c5(6),
      O => \n_0_mcp1_rx_64_data_out[46]_i_1\
    );
\mcp1_rx_64_data_out[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I1 => d5(6),
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I3 => mcp1_block_field_reg(7),
      I4 => \n_0_mcp1_rx_64_data_out[46]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[46]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[46]_i_2\
    );
\mcp1_rx_64_data_out[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00C0000FFFFFFFF"
    )
    port map (
      I0 => d6(6),
      I1 => mcp1_dec_c5(6),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(5),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I5 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      O => \n_0_mcp1_rx_64_data_out[46]_i_3\
    );
\mcp1_rx_64_data_out[46]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c5(6),
      O => \n_0_mcp1_rx_64_data_out[46]_i_4\
    );
\mcp1_rx_64_data_out[46]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008880000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I2 => d5(6),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_dec_c5(6),
      O => \n_0_mcp1_rx_64_data_out[46]_i_5\
    );
\mcp1_rx_64_data_out[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A88888A888"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[47]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[47]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_dec_c5(7),
      O => \n_0_mcp1_rx_64_data_out[47]_i_1\
    );
\mcp1_rx_64_data_out[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I1 => d5(7),
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I3 => mcp1_block_field_reg(7),
      I4 => \n_0_mcp1_rx_64_data_out[47]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[47]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[47]_i_2\
    );
\mcp1_rx_64_data_out[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00C0000FFFFFFFF"
    )
    port map (
      I0 => d6(7),
      I1 => mcp1_dec_c5(7),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(5),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I5 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      O => \n_0_mcp1_rx_64_data_out[47]_i_3\
    );
\mcp1_rx_64_data_out[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c5(7),
      O => \n_0_mcp1_rx_64_data_out[47]_i_4\
    );
\mcp1_rx_64_data_out[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008880000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I2 => d5(7),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_dec_c5(7),
      O => \n_0_mcp1_rx_64_data_out[47]_i_5\
    );
\mcp1_rx_64_data_out[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4F4F4F4F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[48]_i_4\,
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I2 => \n_0_mcp1_rx_64_data_out[48]_i_5\,
      I3 => d6(0),
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I5 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      O => \n_0_mcp1_rx_64_data_out[48]_i_2\
    );
\mcp1_rx_64_data_out[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8CCFFCC88888888"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I1 => mcp1_dec_c6(0),
      I2 => d7(0),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(3),
      I5 => \n_0_mcp1_rx_64_data_out[48]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[48]_i_3\
    );
\mcp1_rx_64_data_out[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF7DF7FFFF7DF7F"
    )
    port map (
      I0 => d6(0),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c6(0),
      O => \n_0_mcp1_rx_64_data_out[48]_i_4\
    );
\mcp1_rx_64_data_out[48]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80800A0000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I1 => d6(0),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_dec_c6(0),
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[48]_i_5\
    );
\mcp1_rx_64_data_out[48]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_data_out[48]_i_6\
    );
\mcp1_rx_64_data_out[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAE00AE00AE00"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[49]_i_2\,
      I1 => d6(1),
      I2 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I3 => \n_0_mcp1_rx_64_data_out[49]_i_3\,
      I4 => mcp1_dec_c6(1),
      I5 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[49]_i_1\
    );
\mcp1_rx_64_data_out[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[49]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_8\,
      I3 => mcp1_dec_c6(1),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[49]_i_2\
    );
\mcp1_rx_64_data_out[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005111FFFFFFFF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[49]_i_6\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(6),
      I3 => d7(1),
      I4 => \n_0_mcp1_rx_64_data_out[49]_i_7\,
      I5 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      O => \n_0_mcp1_rx_64_data_out[49]_i_3\
    );
\mcp1_rx_64_data_out[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001004"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(2),
      I3 => \n_0_mcp1_rx_64_data_out[49]_i_8\,
      I4 => \n_0_mcp1_rx_64_data_out[57]_i_8\,
      I5 => \n_0_mcp1_rx_64_data_out[57]_i_9\,
      O => \n_0_mcp1_rx_64_data_out[49]_i_4\
    );
\mcp1_rx_64_data_out[49]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000080880000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I2 => mcp1_block_field_reg(5),
      I3 => d6(1),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c6(1),
      O => \n_0_mcp1_rx_64_data_out[49]_i_5\
    );
\mcp1_rx_64_data_out[49]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F5FFDFDFDFD"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(2),
      I5 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_data_out[49]_i_6\
    );
\mcp1_rx_64_data_out[49]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0FFFDDDDDFFF"
    )
    port map (
      I0 => mcp1_dec_c6(1),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(3),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[49]_i_7\
    );
\mcp1_rx_64_data_out[49]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[49]_i_8\
    );
\mcp1_rx_64_data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
    port map (
      I0 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[6]\,
      I3 => \n_0_mcp1_rx_64_data_out[4]_i_2\,
      I4 => \n_0_mcp1_rx_64_data_out[4]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[4]_i_1\
    );
\mcp1_rx_64_data_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFECCEEFFFE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[4]_i_4\,
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I2 => mcp1_dec_c0(4),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(7),
      I5 => d1(4),
      O => \n_0_mcp1_rx_64_data_out[4]_i_2\
    );
\mcp1_rx_64_data_out[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80282A82"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[3]_i_2\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[4]_i_3\
    );
\mcp1_rx_64_data_out[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_data_out[4]_i_4\
    );
\mcp1_rx_64_data_out[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFFFE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[50]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[50]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      I3 => d6(2),
      I4 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[50]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[50]_i_1\
    );
\mcp1_rx_64_data_out[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880000A000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => d6(2),
      I2 => mcp1_dec_c6(2),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[50]_i_2\
    );
\mcp1_rx_64_data_out[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c6(2),
      O => \n_0_mcp1_rx_64_data_out[50]_i_3\
    );
\mcp1_rx_64_data_out[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070007000000070"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I1 => mcp1_dec_c6(2),
      I2 => mcp1_block_field_reg(7),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[55]_i_7\,
      I5 => \n_0_mcp1_rx_64_data_out[50]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[50]_i_4\
    );
\mcp1_rx_64_data_out[50]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0FFF0DFFDDFFD"
    )
    port map (
      I0 => mcp1_dec_c6(2),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      I4 => d7(2),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[50]_i_5\
    );
\mcp1_rx_64_data_out[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFFFE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[51]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[51]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      I3 => d6(3),
      I4 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[51]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[51]_i_1\
    );
\mcp1_rx_64_data_out[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000080880000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I2 => mcp1_block_field_reg(5),
      I3 => d6(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c6(3),
      O => \n_0_mcp1_rx_64_data_out[51]_i_2\
    );
\mcp1_rx_64_data_out[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c6(3),
      O => \n_0_mcp1_rx_64_data_out[51]_i_3\
    );
\mcp1_rx_64_data_out[51]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070007000000070"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I1 => mcp1_dec_c6(3),
      I2 => mcp1_block_field_reg(7),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[55]_i_7\,
      I5 => \n_0_mcp1_rx_64_data_out[51]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[51]_i_4\
    );
\mcp1_rx_64_data_out[51]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0FFF0DFFDDFFD"
    )
    port map (
      I0 => mcp1_dec_c6(3),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      I4 => d7(3),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[51]_i_5\
    );
\mcp1_rx_64_data_out[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFFFE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[52]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[52]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      I3 => d6(4),
      I4 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[52]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[52]_i_1\
    );
\mcp1_rx_64_data_out[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000008800"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I2 => d6(4),
      I3 => mcp1_dec_c6(4),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[52]_i_2\
    );
\mcp1_rx_64_data_out[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c6(4),
      O => \n_0_mcp1_rx_64_data_out[52]_i_3\
    );
\mcp1_rx_64_data_out[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D000D000D0"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_7\,
      I1 => \n_0_mcp1_rx_64_data_out[52]_i_5\,
      I2 => mcp1_block_field_reg(7),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I5 => mcp1_dec_c6(4),
      O => \n_0_mcp1_rx_64_data_out[52]_i_4\
    );
\mcp1_rx_64_data_out[52]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0FFF0DFFDDFFD"
    )
    port map (
      I0 => mcp1_dec_c6(4),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      I4 => d7(4),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[52]_i_5\
    );
\mcp1_rx_64_data_out[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFFFE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[53]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[53]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      I3 => d6(5),
      I4 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[53]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[53]_i_1\
    );
\mcp1_rx_64_data_out[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000008800"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I2 => d6(5),
      I3 => mcp1_dec_c6(5),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[53]_i_2\
    );
\mcp1_rx_64_data_out[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c6(5),
      O => \n_0_mcp1_rx_64_data_out[53]_i_3\
    );
\mcp1_rx_64_data_out[53]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D000D000D0"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_7\,
      I1 => \n_0_mcp1_rx_64_data_out[53]_i_5\,
      I2 => mcp1_block_field_reg(7),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I5 => mcp1_dec_c6(5),
      O => \n_0_mcp1_rx_64_data_out[53]_i_4\
    );
\mcp1_rx_64_data_out[53]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0FFF0DFFDDFFD"
    )
    port map (
      I0 => mcp1_dec_c6(5),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      I4 => d7(5),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[53]_i_5\
    );
\mcp1_rx_64_data_out[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFFFE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[54]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[54]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      I3 => d6(6),
      I4 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[54]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[54]_i_1\
    );
\mcp1_rx_64_data_out[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880000A000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => d6(6),
      I2 => mcp1_dec_c6(6),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[54]_i_2\
    );
\mcp1_rx_64_data_out[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c6(6),
      O => \n_0_mcp1_rx_64_data_out[54]_i_3\
    );
\mcp1_rx_64_data_out[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070007000000070"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I1 => mcp1_dec_c6(6),
      I2 => mcp1_block_field_reg(7),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[55]_i_7\,
      I5 => \n_0_mcp1_rx_64_data_out[54]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[54]_i_4\
    );
\mcp1_rx_64_data_out[54]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0FFF0DFFDDFFD"
    )
    port map (
      I0 => mcp1_dec_c6(6),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      I4 => d7(6),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[54]_i_5\
    );
\mcp1_rx_64_data_out[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFFFE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[55]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[57]_i_2\,
      I3 => d6(7),
      I4 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[55]_i_1\
    );
\mcp1_rx_64_data_out[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880000A000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => d6(7),
      I2 => mcp1_dec_c6(7),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[55]_i_2\
    );
\mcp1_rx_64_data_out[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c6(7),
      O => \n_0_mcp1_rx_64_data_out[55]_i_3\
    );
\mcp1_rx_64_data_out[55]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070007000000070"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      I1 => mcp1_dec_c6(7),
      I2 => mcp1_block_field_reg(7),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[55]_i_7\,
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_8\,
      O => \n_0_mcp1_rx_64_data_out[55]_i_4\
    );
\mcp1_rx_64_data_out[55]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4140"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[55]_i_5\
    );
\mcp1_rx_64_data_out[55]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888000018881888"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(5),
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I5 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      O => \n_0_mcp1_rx_64_data_out[55]_i_6\
    );
\mcp1_rx_64_data_out[55]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8100180000001800"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_data_out[55]_i_7\
    );
\mcp1_rx_64_data_out[55]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0FFF0DFFDDFFD"
    )
    port map (
      I0 => mcp1_dec_c6(7),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      I4 => d7(7),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[55]_i_8\
    );
\mcp1_rx_64_data_out[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF57D700005555"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[56]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[56]_i_3\,
      I2 => mcp1_block_field_reg(1),
      I3 => mcp1_block_field_reg(3),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I5 => d7(0),
      O => \n_0_mcp1_rx_64_data_out[56]_i_1\
    );
\mcp1_rx_64_data_out[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2A2A222A2A2220"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[24]_i_3\,
      I1 => mcp1_dec_c7(0),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_data_out[56]_i_2\
    );
\mcp1_rx_64_data_out[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[56]_i_3\
    );
\mcp1_rx_64_data_out[57]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F69F"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(1),
      O => \n_0_mcp1_rx_64_data_out[57]_i_10\
    );
\mcp1_rx_64_data_out[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => mcp1_block_field_reg(7),
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      O => \n_0_mcp1_rx_64_data_out[57]_i_2\
    );
\mcp1_rx_64_data_out[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44F44444"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[57]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I2 => d7(1),
      I3 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I5 => \n_0_mcp1_rx_64_data_out[57]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[57]_i_3\
    );
\mcp1_rx_64_data_out[57]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400000044000300"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[57]_i_7\,
      I1 => mcp1_block_field_reg(0),
      I2 => \n_0_mcp1_rx_64_data_out[57]_i_8\,
      I3 => mcp1_dec_c7(1),
      I4 => \n_0_mcp1_rx_64_data_out[57]_i_9\,
      I5 => \n_0_mcp1_rx_64_data_out[57]_i_10\,
      O => \n_0_mcp1_rx_64_data_out[57]_i_4\
    );
\mcp1_rx_64_data_out[57]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF7DF7FFFF7DF7F"
    )
    port map (
      I0 => d7(1),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_dec_c7(1),
      O => \n_0_mcp1_rx_64_data_out[57]_i_5\
    );
\mcp1_rx_64_data_out[57]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80800A0000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => d7(1),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_dec_c7(1),
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[57]_i_6\
    );
\mcp1_rx_64_data_out[57]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFDB"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(1),
      O => \n_0_mcp1_rx_64_data_out[57]_i_7\
    );
\mcp1_rx_64_data_out[57]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[57]_i_8\
    );
\mcp1_rx_64_data_out[57]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[57]_i_9\
    );
\mcp1_rx_64_data_out[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AEAEAEAE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[58]_i_2\,
      I1 => d7(2),
      I2 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I3 => mcp1_dec_c7(2),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_5\,
      I5 => \n_0_mcp1_rx_64_data_out[62]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[58]_i_1\
    );
\mcp1_rx_64_data_out[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[58]_i_3\,
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_8\,
      I3 => mcp1_dec_c7(2),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[58]_i_2\
    );
\mcp1_rx_64_data_out[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8820002000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_dec_c7(2),
      I3 => mcp1_block_field_reg(5),
      I4 => d7(2),
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[58]_i_3\
    );
\mcp1_rx_64_data_out[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AEAEAEAE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[59]_i_2\,
      I1 => d7(3),
      I2 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I3 => mcp1_dec_c7(3),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_5\,
      I5 => \n_0_mcp1_rx_64_data_out[62]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[59]_i_1\
    );
\mcp1_rx_64_data_out[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[59]_i_3\,
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_8\,
      I3 => mcp1_dec_c7(3),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[59]_i_2\
    );
\mcp1_rx_64_data_out[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8820002000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_dec_c7(3),
      I3 => mcp1_block_field_reg(5),
      I4 => d7(3),
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[59]_i_3\
    );
\mcp1_rx_64_data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44F44444"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[5]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[5]_i_3\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[7]\,
      I3 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I5 => \n_0_mcp1_rx_64_data_out[5]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[5]_i_1\
    );
\mcp1_rx_64_data_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC33DFF3D"
    )
    port map (
      I0 => mcp1_dec_c0(5),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(7),
      I4 => d1(5),
      I5 => \n_0_mcp1_rx_64_data_out[6]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[5]_i_2\
    );
\mcp1_rx_64_data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAA8AAA8"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[6]_i_3\,
      I1 => \n_0_mcp1_rx_64_data_out[5]_i_5\,
      I2 => \n_0_mcp1_rx_64_data_out[7]_i_3\,
      I3 => \n_0_mcp1_rx_64_data_out[5]_i_6\,
      I4 => mcp1_block_field_reg(1),
      I5 => \n_0_mcp1_rx_64_data_out[6]_i_7\,
      O => \n_0_mcp1_rx_64_data_out[5]_i_3\
    );
\mcp1_rx_64_data_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF0E"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[6]_i_9\,
      I1 => d1(5),
      I2 => \n_0_mcp1_rx_64_data_out[6]_i_10\,
      I3 => \n_0_mcp1_rx_64_data_out[6]_i_8\,
      I4 => \n_0_mcp1_rx_64_data_out[5]_i_7\,
      I5 => \n_0_mcp1_rx_64_data_out[5]_i_8\,
      O => \n_0_mcp1_rx_64_data_out[5]_i_4\
    );
\mcp1_rx_64_data_out[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000420"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[5]_i_5\
    );
\mcp1_rx_64_data_out[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[5]_i_6\
    );
\mcp1_rx_64_data_out[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFAFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[1]_i_5\,
      I1 => d1(5),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_dec_c0(5),
      I4 => mcp1_block_field_reg(7),
      I5 => mcp1_block_field_reg(5),
      O => \n_0_mcp1_rx_64_data_out[5]_i_7\
    );
\mcp1_rx_64_data_out[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000002AAAAAAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[5]_i_9\,
      I1 => d4(1),
      I2 => d4(0),
      I3 => d4(3),
      I4 => d4(2),
      I5 => \n_0_mcp1_rx_64_data_out[7]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[5]_i_8\
    );
\mcp1_rx_64_data_out[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(7),
      O => \n_0_mcp1_rx_64_data_out[5]_i_9\
    );
\mcp1_rx_64_data_out[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AEAEAEAE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[60]_i_2\,
      I1 => d7(4),
      I2 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I3 => mcp1_dec_c7(4),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_5\,
      I5 => \n_0_mcp1_rx_64_data_out[62]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[60]_i_1\
    );
\mcp1_rx_64_data_out[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[60]_i_3\,
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_8\,
      I3 => mcp1_dec_c7(4),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[60]_i_2\
    );
\mcp1_rx_64_data_out[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8820002000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_dec_c7(4),
      I3 => mcp1_block_field_reg(5),
      I4 => d7(4),
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[60]_i_3\
    );
\mcp1_rx_64_data_out[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AEAEAEAE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[61]_i_2\,
      I1 => d7(5),
      I2 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I3 => mcp1_dec_c7(5),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_5\,
      I5 => \n_0_mcp1_rx_64_data_out[62]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[61]_i_1\
    );
\mcp1_rx_64_data_out[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[61]_i_3\,
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_8\,
      I3 => mcp1_dec_c7(5),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[61]_i_2\
    );
\mcp1_rx_64_data_out[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8820002000000000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_dec_c7(5),
      I3 => mcp1_block_field_reg(5),
      I4 => d7(5),
      I5 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[61]_i_3\
    );
\mcp1_rx_64_data_out[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AEAEAEAE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[62]_i_2\,
      I1 => d7(6),
      I2 => \n_0_mcp1_rx_64_data_out[62]_i_3\,
      I3 => mcp1_dec_c7(6),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_5\,
      I5 => \n_0_mcp1_rx_64_data_out[62]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[62]_i_1\
    );
\mcp1_rx_64_data_out[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[62]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_8\,
      I3 => mcp1_dec_c7(6),
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[62]_i_2\
    );
\mcp1_rx_64_data_out[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545415555555555"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(3),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[62]_i_3\
    );
\mcp1_rx_64_data_out[62]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444444444444"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(4),
      I4 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I5 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_data_out[62]_i_4\
    );
\mcp1_rx_64_data_out[62]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000880000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I2 => d7(6),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_dec_c7(6),
      I5 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_data_out[62]_i_5\
    );
\mcp1_rx_64_data_out[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D5D5DFD0D5D5"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_2\,
      I1 => d7(7),
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_4\,
      I4 => mcp1_block_field_reg(7),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[63]_i_1\
    );
\mcp1_rx_64_data_out[63]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8100001800000000"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(3),
      I5 => mcp1_block_field_reg(0),
      O => \n_0_mcp1_rx_64_data_out[63]_i_10\
    );
\mcp1_rx_64_data_out[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055F7F7F7"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_6\,
      I1 => d7(7),
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_7\,
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_8\,
      I4 => mcp1_dec_c7(7),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_9\,
      O => \n_0_mcp1_rx_64_data_out[63]_i_2\
    );
\mcp1_rx_64_data_out[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      O => \n_0_mcp1_rx_64_data_out[63]_i_3\
    );
\mcp1_rx_64_data_out[63]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
    port map (
      I0 => mcp1_dec_c7(7),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(4),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I4 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_data_out[63]_i_4\
    );
\mcp1_rx_64_data_out[63]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006F"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(5),
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_10\,
      I3 => \n_0_mcp1_rx_64_data_out[49]_i_4\,
      O => \n_0_mcp1_rx_64_data_out[63]_i_5\
    );
\mcp1_rx_64_data_out[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000024420000"
    )
    port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(0),
      I5 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[63]_i_6\
    );
\mcp1_rx_64_data_out[63]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB9F"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[63]_i_7\
    );
\mcp1_rx_64_data_out[63]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_data_out[63]_i_8\
    );
\mcp1_rx_64_data_out[63]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008800000080000"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[55]_i_5\,
      I1 => \n_0_mcp1_rx_64_data_out[55]_i_6\,
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_dec_c7(7),
      I5 => d7(7),
      O => \n_0_mcp1_rx_64_data_out[63]_i_9\
    );
\mcp1_rx_64_data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4F4F4F4F4"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[6]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[6]_i_3\,
      I2 => \n_0_mcp1_rx_64_data_out[6]_i_4\,
      I3 => \n_0_mcp1_rx_66_enc_reg_reg[8]\,
      I4 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I5 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      O => \n_0_mcp1_rx_64_data_out[6]_i_1\
    );
\mcp1_rx_64_data_out[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFBFFFEFFFFBF"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[6]_i_10\
    );
\mcp1_rx_64_data_out[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B0FFB0"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(7),
      I2 => \n_0_mcp1_rx_64_data_out[6]_i_13\,
      I3 => mcp1_block_field_reg(5),
      I4 => \n_0_mcp1_rx_64_data_out[6]_i_14\,
      I5 => \n_0_mcp1_rx_64_data_out[1]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[6]_i_11\
    );
\mcp1_rx_64_data_out[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => d4(2),
      I1 => d4(3),
      I2 => d4(0),
      I3 => d4(1),
      O => \n_0_mcp1_rx_64_data_out[6]_i_12\
    );
\mcp1_rx_64_data_out[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0001FFFFFFFF"
    )
    port map (
      I0 => d4(1),
      I1 => d4(0),
      I2 => d4(3),
      I3 => d4(2),
      I4 => mcp1_block_field_reg(7),
      I5 => mcp1_block_field_reg(6),
      O => \n_0_mcp1_rx_64_data_out[6]_i_13\
    );
\mcp1_rx_64_data_out[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
    port map (
      I0 => d1(6),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_dec_c0(6),
      I3 => mcp1_block_field_reg(7),
      O => \n_0_mcp1_rx_64_data_out[6]_i_14\
    );
\mcp1_rx_64_data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC33DFF3D"
    )
    port map (
      I0 => mcp1_dec_c0(6),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(7),
      I4 => d1(6),
      I5 => \n_0_mcp1_rx_64_data_out[6]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[6]_i_2\
    );
\mcp1_rx_64_data_out[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[6]_i_6\,
      I1 => mcp1_block_field_reg(1),
      I2 => \n_0_mcp1_rx_64_data_out[6]_i_7\,
      O => \n_0_mcp1_rx_64_data_out[6]_i_3\
    );
\mcp1_rx_64_data_out[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAFE"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[6]_i_8\,
      I1 => \n_0_mcp1_rx_64_data_out[6]_i_9\,
      I2 => d1(6),
      I3 => \n_0_mcp1_rx_64_data_out[6]_i_10\,
      I4 => \n_0_mcp1_rx_64_data_out[6]_i_11\,
      O => \n_0_mcp1_rx_64_data_out[6]_i_4\
    );
\mcp1_rx_64_data_out[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => mcp1_block_field_reg(0),
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I2 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      O => \n_0_mcp1_rx_64_data_out[6]_i_5\
    );
\mcp1_rx_64_data_out[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022004411000800"
    )
    port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(5),
      I2 => \n_0_mcp1_rx_64_data_out[6]_i_12\,
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[6]_i_6\
    );
\mcp1_rx_64_data_out[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04208000"
    )
    port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[6]_i_7\
    );
\mcp1_rx_64_data_out[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000002002000008"
    )
    port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[6]_i_8\
    );
\mcp1_rx_64_data_out[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04200000"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(2),
      O => \n_0_mcp1_rx_64_data_out[6]_i_9\
    );
\mcp1_rx_64_data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD0D0D0D0D0D"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[9]\,
      I2 => \n_0_mcp1_rx_64_data_out[7]_i_2\,
      I3 => \n_0_mcp1_rx_64_data_out[7]_i_3\,
      I4 => \n_0_mcp1_rx_64_data_out[7]_i_4\,
      I5 => \n_0_mcp1_rx_64_data_out[7]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[7]_i_1\
    );
\mcp1_rx_64_data_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFD0000"
    )
    port map (
      I0 => mcp1_dec_c0(7),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(7),
      I3 => d1(7),
      I4 => \n_0_mcp1_rx_64_data_out[7]_i_6\,
      O => \n_0_mcp1_rx_64_data_out[7]_i_2\
    );
\mcp1_rx_64_data_out[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => d4(0),
      I1 => d4(1),
      I2 => d4(2),
      I3 => d4(3),
      O => \n_0_mcp1_rx_64_data_out[7]_i_3\
    );
\mcp1_rx_64_data_out[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(4),
      O => \n_0_mcp1_rx_64_data_out[7]_i_4\
    );
\mcp1_rx_64_data_out[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(7),
      O => \n_0_mcp1_rx_64_data_out[7]_i_5\
    );
\mcp1_rx_64_data_out[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002022002202002"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[7]_i_7\,
      I1 => \n_0_mcp1_rx_64_data_out[24]_i_6\,
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(7),
      O => \n_0_mcp1_rx_64_data_out[7]_i_6\
    );
\mcp1_rx_64_data_out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00D0DD00DD0D000"
    )
    port map (
      I0 => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      I1 => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[7]_i_7\
    );
\mcp1_rx_64_data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F444F4FF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[8]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I2 => d1(0),
      I3 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I4 => mcp1_block_field_reg(6),
      I5 => \n_0_mcp1_rx_64_data_out[8]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[8]_i_1\
    );
\mcp1_rx_64_data_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FA30BF3FFF3FBF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I1 => d2(0),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(5),
      I5 => d1(0),
      O => \n_0_mcp1_rx_64_data_out[8]_i_2\
    );
\mcp1_rx_64_data_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007F4F7F4F7F"
    )
    port map (
      I0 => d2(0),
      I1 => mcp1_block_field_reg(7),
      I2 => \n_0_mcp1_rx_64_ctrl_out[3]_i_3\,
      I3 => mcp1_dec_c1(0),
      I4 => \n_0_mcp1_rx_64_data_out[44]_i_2\,
      I5 => \n_0_mcp1_rx_64_ctrl_out[3]_i_2\,
      O => \n_0_mcp1_rx_64_data_out[8]_i_3\
    );
\mcp1_rx_64_data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F101F101FFFFF101"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[9]_i_2\,
      I1 => mcp1_block_field_reg(6),
      I2 => \n_0_mcp1_rx_64_data_out[63]_i_3\,
      I3 => d1(1),
      I4 => \n_0_mcp1_rx_64_data_out[25]_i_3\,
      I5 => \n_0_mcp1_rx_64_data_out[9]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[9]_i_1\
    );
\mcp1_rx_64_data_out[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03737777"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[9]_i_4\,
      I1 => mcp1_dec_c1(1),
      I2 => mcp1_block_field_reg(7),
      I3 => d2(1),
      I4 => \n_0_mcp1_rx_64_ctrl_out[3]_i_3\,
      O => \n_0_mcp1_rx_64_data_out[9]_i_2\
    );
\mcp1_rx_64_data_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FA30BF3FFF3FBF"
    )
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[31]_i_5\,
      I1 => d2(1),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(5),
      I5 => d1(1),
      O => \n_0_mcp1_rx_64_data_out[9]_i_3\
    );
\mcp1_rx_64_data_out[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004060"
    )
    port map (
      I0 => mcp1_block_field_reg(7),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(0),
      I3 => mcp1_block_field_reg(4),
      I4 => \n_0_mcp1_rx_64_data_out[9]_i_5\,
      O => \n_0_mcp1_rx_64_data_out[9]_i_4\
    );
\mcp1_rx_64_data_out[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFA3FF"
    )
    port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(3),
      O => \n_0_mcp1_rx_64_data_out[9]_i_5\
    );
\mcp1_rx_64_data_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[0]_i_1\,
      Q => rx_64_dec_data(0),
      R => I4
    );
\mcp1_rx_64_data_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[10]_i_1\,
      Q => rx_64_dec_data(10),
      R => I4
    );
\mcp1_rx_64_data_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[11]_i_1\,
      Q => rx_64_dec_data(11),
      R => I4
    );
\mcp1_rx_64_data_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[12]_i_1\,
      Q => rx_64_dec_data(12),
      R => I4
    );
\mcp1_rx_64_data_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[13]_i_1\,
      Q => rx_64_dec_data(13),
      R => I4
    );
\mcp1_rx_64_data_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[14]_i_1\,
      Q => rx_64_dec_data(14),
      R => I4
    );
\mcp1_rx_64_data_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[15]_i_1\,
      Q => rx_64_dec_data(15),
      R => I4
    );
\mcp1_rx_64_data_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[16]_i_1\,
      Q => rx_64_dec_data(16),
      R => I4
    );
\mcp1_rx_64_data_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[17]_i_1\,
      Q => rx_64_dec_data(17),
      R => I4
    );
\mcp1_rx_64_data_out_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[18]_i_1\,
      Q => rx_64_dec_data(18),
      R => I4
    );
\mcp1_rx_64_data_out_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[19]_i_1\,
      Q => rx_64_dec_data(19),
      R => I4
    );
\mcp1_rx_64_data_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[1]_i_1\,
      Q => rx_64_dec_data(1),
      R => I4
    );
\mcp1_rx_64_data_out_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[20]_i_1\,
      Q => rx_64_dec_data(20),
      R => I4
    );
\mcp1_rx_64_data_out_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[21]_i_1\,
      Q => rx_64_dec_data(21),
      R => I4
    );
\mcp1_rx_64_data_out_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[22]_i_1\,
      Q => rx_64_dec_data(22),
      R => I4
    );
\mcp1_rx_64_data_out_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[23]_i_1\,
      Q => rx_64_dec_data(23),
      R => I4
    );
\mcp1_rx_64_data_out_reg[24]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[24]_i_1\,
      Q => rx_64_dec_data(24),
      S => I4
    );
\mcp1_rx_64_data_out_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[25]_i_1\,
      Q => rx_64_dec_data(25),
      R => I4
    );
\mcp1_rx_64_data_out_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[26]_i_1\,
      Q => rx_64_dec_data(26),
      R => I4
    );
\mcp1_rx_64_data_out_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[27]_i_1\,
      Q => rx_64_dec_data(27),
      R => I4
    );
\mcp1_rx_64_data_out_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[28]_i_1\,
      Q => rx_64_dec_data(28),
      R => I4
    );
\mcp1_rx_64_data_out_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[29]_i_1\,
      Q => rx_64_dec_data(29),
      R => I4
    );
\mcp1_rx_64_data_out_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[2]_i_1\,
      Q => rx_64_dec_data(2),
      S => I4
    );
\mcp1_rx_64_data_out_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[30]_i_1\,
      Q => rx_64_dec_data(30),
      R => I4
    );
\mcp1_rx_64_data_out_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[31]_i_1\,
      Q => rx_64_dec_data(31),
      R => I4
    );
\mcp1_rx_64_data_out_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[32]_i_1\,
      Q => rx_64_dec_data(32),
      R => I4
    );
\mcp1_rx_64_data_out_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[33]_i_1\,
      Q => rx_64_dec_data(33),
      R => I4
    );
\mcp1_rx_64_data_out_reg[34]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[34]_i_1\,
      Q => rx_64_dec_data(34),
      S => I4
    );
\mcp1_rx_64_data_out_reg[35]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[35]_i_1\,
      Q => rx_64_dec_data(35),
      S => I4
    );
\mcp1_rx_64_data_out_reg[36]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[36]_i_1\,
      Q => rx_64_dec_data(36),
      S => I4
    );
\mcp1_rx_64_data_out_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out_reg[37]_i_1\,
      Q => rx_64_dec_data(37),
      R => I4
    );
\mcp1_rx_64_data_out_reg[37]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[37]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[37]_i_3\,
      O => \n_0_mcp1_rx_64_data_out_reg[37]_i_1\,
      S => \n_0_mcp1_rx_64_data_out[57]_i_2\
    );
\mcp1_rx_64_data_out_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out_reg[38]_i_1\,
      Q => rx_64_dec_data(38),
      R => I4
    );
\mcp1_rx_64_data_out_reg[38]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[38]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[38]_i_3\,
      O => \n_0_mcp1_rx_64_data_out_reg[38]_i_1\,
      S => \n_0_mcp1_rx_64_data_out[57]_i_2\
    );
\mcp1_rx_64_data_out_reg[39]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[39]_i_1\,
      Q => rx_64_dec_data(39),
      S => I4
    );
\mcp1_rx_64_data_out_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[3]_i_1\,
      Q => rx_64_dec_data(3),
      S => I4
    );
\mcp1_rx_64_data_out_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[40]_i_1\,
      Q => rx_64_dec_data(40),
      R => I4
    );
\mcp1_rx_64_data_out_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[41]_i_1\,
      Q => rx_64_dec_data(41),
      R => I4
    );
\mcp1_rx_64_data_out_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[42]_i_1\,
      Q => rx_64_dec_data(42),
      R => I4
    );
\mcp1_rx_64_data_out_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[43]_i_1\,
      Q => rx_64_dec_data(43),
      R => I4
    );
\mcp1_rx_64_data_out_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[44]_i_1\,
      Q => rx_64_dec_data(44),
      R => I4
    );
\mcp1_rx_64_data_out_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[45]_i_1\,
      Q => rx_64_dec_data(45),
      R => I4
    );
\mcp1_rx_64_data_out_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[46]_i_1\,
      Q => rx_64_dec_data(46),
      R => I4
    );
\mcp1_rx_64_data_out_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[47]_i_1\,
      Q => rx_64_dec_data(47),
      R => I4
    );
\mcp1_rx_64_data_out_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out_reg[48]_i_1\,
      Q => rx_64_dec_data(48),
      R => I4
    );
\mcp1_rx_64_data_out_reg[48]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[48]_i_2\,
      I1 => \n_0_mcp1_rx_64_data_out[48]_i_3\,
      O => \n_0_mcp1_rx_64_data_out_reg[48]_i_1\,
      S => \n_0_mcp1_rx_64_data_out[57]_i_2\
    );
\mcp1_rx_64_data_out_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[49]_i_1\,
      Q => rx_64_dec_data(49),
      R => I4
    );
\mcp1_rx_64_data_out_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[4]_i_1\,
      Q => rx_64_dec_data(4),
      S => I4
    );
\mcp1_rx_64_data_out_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[50]_i_1\,
      Q => rx_64_dec_data(50),
      R => I4
    );
\mcp1_rx_64_data_out_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[51]_i_1\,
      Q => rx_64_dec_data(51),
      R => I4
    );
\mcp1_rx_64_data_out_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[52]_i_1\,
      Q => rx_64_dec_data(52),
      R => I4
    );
\mcp1_rx_64_data_out_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[53]_i_1\,
      Q => rx_64_dec_data(53),
      R => I4
    );
\mcp1_rx_64_data_out_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[54]_i_1\,
      Q => rx_64_dec_data(54),
      R => I4
    );
\mcp1_rx_64_data_out_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[55]_i_1\,
      Q => rx_64_dec_data(55),
      R => I4
    );
\mcp1_rx_64_data_out_reg[56]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[56]_i_1\,
      Q => rx_64_dec_data(56),
      S => I4
    );
\mcp1_rx_64_data_out_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out_reg[57]_i_1\,
      Q => rx_64_dec_data(57),
      R => I4
    );
\mcp1_rx_64_data_out_reg[57]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_mcp1_rx_64_data_out[57]_i_3\,
      I1 => \n_0_mcp1_rx_64_data_out[57]_i_4\,
      O => \n_0_mcp1_rx_64_data_out_reg[57]_i_1\,
      S => \n_0_mcp1_rx_64_data_out[57]_i_2\
    );
\mcp1_rx_64_data_out_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[58]_i_1\,
      Q => rx_64_dec_data(58),
      R => I4
    );
\mcp1_rx_64_data_out_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[59]_i_1\,
      Q => rx_64_dec_data(59),
      R => I4
    );
\mcp1_rx_64_data_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[5]_i_1\,
      Q => rx_64_dec_data(5),
      R => I4
    );
\mcp1_rx_64_data_out_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[60]_i_1\,
      Q => rx_64_dec_data(60),
      R => I4
    );
\mcp1_rx_64_data_out_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[61]_i_1\,
      Q => rx_64_dec_data(61),
      R => I4
    );
\mcp1_rx_64_data_out_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[62]_i_1\,
      Q => rx_64_dec_data(62),
      R => I4
    );
\mcp1_rx_64_data_out_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[63]_i_1\,
      Q => rx_64_dec_data(63),
      R => I4
    );
\mcp1_rx_64_data_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[6]_i_1\,
      Q => rx_64_dec_data(6),
      R => I4
    );
\mcp1_rx_64_data_out_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[7]_i_1\,
      Q => rx_64_dec_data(7),
      S => I4
    );
\mcp1_rx_64_data_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[8]_i_1\,
      Q => rx_64_dec_data(8),
      R => I4
    );
\mcp1_rx_64_data_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \n_0_mcp1_rx_64_data_out[9]_i_1\,
      Q => rx_64_dec_data(9),
      R => I4
    );
\mcp1_rx_66_enc_reg[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(14),
      I1 => I10(8),
      I2 => I10(2),
      O => \^o11\(0)
    );
\mcp1_rx_66_enc_reg[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(15),
      I1 => I10(9),
      I2 => I10(3),
      O => \^o11\(1)
    );
\mcp1_rx_66_enc_reg[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(16),
      I1 => I10(10),
      I2 => I10(4),
      O => \^o11\(2)
    );
\mcp1_rx_66_enc_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(17),
      I1 => I10(11),
      I2 => I10(5),
      O => \^o11\(3)
    );
\mcp1_rx_66_enc_reg[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(18),
      I1 => I10(12),
      I2 => I10(6),
      O => \^o11\(4)
    );
\mcp1_rx_66_enc_reg[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(19),
      I1 => I10(13),
      I2 => I10(7),
      O => \^o11\(5)
    );
\mcp1_rx_66_enc_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I10(0),
      Q => \n_0_mcp1_rx_66_enc_reg_reg[0]\,
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(8),
      Q => d1(0),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(9),
      Q => d1(1),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(10),
      Q => d1(2),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(11),
      Q => d1(3),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(12),
      Q => d1(4),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(13),
      Q => d1(5),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(14),
      Q => d1(6),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(15),
      Q => d1(7),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(16),
      Q => d2(0),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(17),
      Q => d2(1),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I10(1),
      Q => \n_0_mcp1_rx_66_enc_reg_reg[1]\,
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(18),
      Q => d2(2),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(19),
      Q => d2(3),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(20),
      Q => d2(4),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(21),
      Q => d2(5),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(22),
      Q => d2(6),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(23),
      Q => d2(7),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(24),
      Q => d3(0),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(25),
      Q => d3(1),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(26),
      Q => d3(2),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(27),
      Q => d3(3),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(0),
      Q => \n_0_mcp1_rx_66_enc_reg_reg[2]\,
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(28),
      Q => d3(4),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(29),
      Q => d3(5),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(30),
      Q => d3(6),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(31),
      Q => d3(7),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(32),
      Q => d4(0),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(33),
      Q => d4(1),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(34),
      Q => d4(2),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(35),
      Q => d4(3),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(36),
      Q => d4(4),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(37),
      Q => d4(5),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(1),
      Q => \n_0_mcp1_rx_66_enc_reg_reg[3]\,
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(38),
      Q => d4(6),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(39),
      Q => d4(7),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(40),
      Q => d5(0),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(41),
      Q => d5(1),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(42),
      Q => d5(2),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(43),
      Q => d5(3),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(44),
      Q => d5(4),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(45),
      Q => d5(5),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(46),
      Q => d5(6),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(47),
      Q => d5(7),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(2),
      Q => \n_0_mcp1_rx_66_enc_reg_reg[4]\,
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(48),
      Q => d6(0),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(49),
      Q => d6(1),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(50),
      Q => d6(2),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(51),
      Q => d6(3),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(52),
      Q => d6(4),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(53),
      Q => d6(5),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(54),
      Q => d6(6),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(55),
      Q => d6(7),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(56),
      Q => d7(0),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(57),
      Q => d7(1),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(3),
      Q => \n_0_mcp1_rx_66_enc_reg_reg[5]\,
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \^o11\(0),
      Q => d7(2),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \^o11\(1),
      Q => d7(3),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \^o11\(2),
      Q => d7(4),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \^o11\(3),
      Q => d7(5),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \^o11\(4),
      Q => d7(6),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => \^o11\(5),
      Q => d7(7),
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(4),
      Q => \n_0_mcp1_rx_66_enc_reg_reg[6]\,
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(5),
      Q => \n_0_mcp1_rx_66_enc_reg_reg[7]\,
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(6),
      Q => \n_0_mcp1_rx_66_enc_reg_reg[8]\,
      R => I4
    );
\mcp1_rx_66_enc_reg_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I7,
      D => I8(7),
      Q => \n_0_mcp1_rx_66_enc_reg_reg[9]\,
      R => I4
    );
\mcp1_rx_ebuff_ctrl[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_ctrl(0),
      I1 => I5,
      O => O2(0)
    );
\mcp1_rx_ebuff_ctrl[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_ctrl(1),
      I1 => I5,
      O => O2(1)
    );
\mcp1_rx_ebuff_ctrl[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_ctrl(2),
      I1 => I5,
      O => O2(2)
    );
\mcp1_rx_ebuff_ctrl[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_ctrl(3),
      I1 => I5,
      O => O2(3)
    );
\mcp1_rx_ebuff_ctrl[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_ctrl(4),
      I1 => I5,
      O => O2(4)
    );
\mcp1_rx_ebuff_ctrl[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_ctrl(5),
      I1 => I5,
      O => O2(5)
    );
\mcp1_rx_ebuff_ctrl[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_ctrl(6),
      I1 => I5,
      O => O2(6)
    );
\mcp1_rx_ebuff_ctrl[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_ctrl(7),
      I1 => I5,
      O => O2(7)
    );
\mcp1_rx_ebuff_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_64_dec_data(0),
      I1 => I5,
      O => I12(0)
    );
\mcp1_rx_ebuff_data[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(10),
      I1 => I5,
      O => I12(10)
    );
\mcp1_rx_ebuff_data[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(11),
      I1 => I5,
      O => I12(11)
    );
\mcp1_rx_ebuff_data[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(12),
      I1 => I5,
      O => I12(12)
    );
\mcp1_rx_ebuff_data[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(13),
      I1 => I5,
      O => I12(13)
    );
\mcp1_rx_ebuff_data[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(14),
      I1 => I5,
      O => I12(14)
    );
\mcp1_rx_ebuff_data[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(15),
      I1 => I5,
      O => I12(15)
    );
\mcp1_rx_ebuff_data[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_64_dec_data(16),
      I1 => I5,
      O => I12(16)
    );
\mcp1_rx_ebuff_data[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(17),
      I1 => I5,
      O => I12(17)
    );
\mcp1_rx_ebuff_data[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(18),
      I1 => I5,
      O => I12(18)
    );
\mcp1_rx_ebuff_data[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(19),
      I1 => I5,
      O => I12(19)
    );
\mcp1_rx_ebuff_data[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(1),
      I1 => I5,
      O => I12(1)
    );
\mcp1_rx_ebuff_data[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(20),
      I1 => I5,
      O => I12(20)
    );
\mcp1_rx_ebuff_data[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(21),
      I1 => I5,
      O => I12(21)
    );
\mcp1_rx_ebuff_data[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(22),
      I1 => I5,
      O => I12(22)
    );
\mcp1_rx_ebuff_data[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(23),
      I1 => I5,
      O => I12(23)
    );
\mcp1_rx_ebuff_data[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_64_dec_data(24),
      I1 => I5,
      O => I12(24)
    );
\mcp1_rx_ebuff_data[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(25),
      I1 => I5,
      O => I12(25)
    );
\mcp1_rx_ebuff_data[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(26),
      I1 => I5,
      O => I12(26)
    );
\mcp1_rx_ebuff_data[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(27),
      I1 => I5,
      O => I12(27)
    );
\mcp1_rx_ebuff_data[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(28),
      I1 => I5,
      O => I12(28)
    );
\mcp1_rx_ebuff_data[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(29),
      I1 => I5,
      O => I12(29)
    );
\mcp1_rx_ebuff_data[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(2),
      I1 => I5,
      O => I12(2)
    );
\mcp1_rx_ebuff_data[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(30),
      I1 => I5,
      O => I12(30)
    );
\mcp1_rx_ebuff_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(31),
      I1 => I5,
      O => I12(31)
    );
\mcp1_rx_ebuff_data[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_64_dec_data(32),
      I1 => I5,
      O => I12(32)
    );
\mcp1_rx_ebuff_data[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(33),
      I1 => I5,
      O => I12(33)
    );
\mcp1_rx_ebuff_data[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(34),
      I1 => I5,
      O => I12(34)
    );
\mcp1_rx_ebuff_data[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(35),
      I1 => I5,
      O => I12(35)
    );
\mcp1_rx_ebuff_data[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(36),
      I1 => I5,
      O => I12(36)
    );
\mcp1_rx_ebuff_data[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(37),
      I1 => I5,
      O => I12(37)
    );
\mcp1_rx_ebuff_data[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(38),
      I1 => I5,
      O => I12(38)
    );
\mcp1_rx_ebuff_data[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(39),
      I1 => I5,
      O => I12(39)
    );
\mcp1_rx_ebuff_data[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(3),
      I1 => I5,
      O => I12(3)
    );
\mcp1_rx_ebuff_data[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_64_dec_data(40),
      I1 => I5,
      O => I12(40)
    );
\mcp1_rx_ebuff_data[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(41),
      I1 => I5,
      O => I12(41)
    );
\mcp1_rx_ebuff_data[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(42),
      I1 => I5,
      O => I12(42)
    );
\mcp1_rx_ebuff_data[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(43),
      I1 => I5,
      O => I12(43)
    );
\mcp1_rx_ebuff_data[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(44),
      I1 => I5,
      O => I12(44)
    );
\mcp1_rx_ebuff_data[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(45),
      I1 => I5,
      O => I12(45)
    );
\mcp1_rx_ebuff_data[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(46),
      I1 => I5,
      O => I12(46)
    );
\mcp1_rx_ebuff_data[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(47),
      I1 => I5,
      O => I12(47)
    );
\mcp1_rx_ebuff_data[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_64_dec_data(48),
      I1 => I5,
      O => I12(48)
    );
\mcp1_rx_ebuff_data[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(49),
      I1 => I5,
      O => I12(49)
    );
\mcp1_rx_ebuff_data[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(4),
      I1 => I5,
      O => I12(4)
    );
\mcp1_rx_ebuff_data[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(50),
      I1 => I5,
      O => I12(50)
    );
\mcp1_rx_ebuff_data[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(51),
      I1 => I5,
      O => I12(51)
    );
\mcp1_rx_ebuff_data[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(52),
      I1 => I5,
      O => I12(52)
    );
\mcp1_rx_ebuff_data[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(53),
      I1 => I5,
      O => I12(53)
    );
\mcp1_rx_ebuff_data[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(54),
      I1 => I5,
      O => I12(54)
    );
\mcp1_rx_ebuff_data[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(55),
      I1 => I5,
      O => I12(55)
    );
\mcp1_rx_ebuff_data[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_64_dec_data(56),
      I1 => I5,
      O => I12(56)
    );
\mcp1_rx_ebuff_data[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(57),
      I1 => I5,
      O => I12(57)
    );
\mcp1_rx_ebuff_data[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(58),
      I1 => I5,
      O => I12(58)
    );
\mcp1_rx_ebuff_data[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(59),
      I1 => I5,
      O => I12(59)
    );
\mcp1_rx_ebuff_data[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(5),
      I1 => I5,
      O => I12(5)
    );
\mcp1_rx_ebuff_data[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(60),
      I1 => I5,
      O => I12(60)
    );
\mcp1_rx_ebuff_data[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(61),
      I1 => I5,
      O => I12(61)
    );
\mcp1_rx_ebuff_data[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(62),
      I1 => I5,
      O => I12(62)
    );
\mcp1_rx_ebuff_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(63),
      I1 => I5,
      O => I12(63)
    );
\mcp1_rx_ebuff_data[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(6),
      I1 => I5,
      O => I12(6)
    );
\mcp1_rx_ebuff_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(7),
      I1 => I5,
      O => I12(7)
    );
\mcp1_rx_ebuff_data[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_64_dec_data(8),
      I1 => I5,
      O => I12(8)
    );
\mcp1_rx_ebuff_data[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_64_dec_data(9),
      I1 => I5,
      O => I12(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm is
  port (
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O31 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    I11 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm is
  signal \<const0>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \n_0_FSM_onehot_mcp1_state[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[4]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[4]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state[4]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mcp1_state_reg[4]\ : STD_LOGIC;
  signal \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\ : STD_LOGIC;
  signal \n_0_mcp1_rx_ebuff_ctrl[7]_i_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_mcp1_state[1]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_onehot_mcp1_state[4]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_mcp1_state[4]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of mcp1_err_block_count_inc_out_i_3 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_ctrl[7]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_ctrl[7]_i_4\ : label is "soft_lutpair25";
begin
  O2 <= \^o2\;
  O31(7 downto 0) <= \^o31\(7 downto 0);
  Q(63 downto 0) <= \^q\(63 downto 0);
\FSM_onehot_mcp1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505050535"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state[1]_i_2\,
      I1 => I3,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[4]\,
      I3 => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      I4 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      I5 => \^o2\,
      O => \n_0_FSM_onehot_mcp1_state[1]_i_1__0\
    );
\FSM_onehot_mcp1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFDFF00D7D7"
    )
    port map (
      I0 => I4,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I3 => I5,
      I4 => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      I5 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      O => \n_0_FSM_onehot_mcp1_state[1]_i_2\
    );
\FSM_onehot_mcp1_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004600"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[4]\,
      I2 => I9,
      I3 => I10,
      I4 => \^o2\,
      I5 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      O => \n_0_FSM_onehot_mcp1_state[2]_i_1__0\
    );
\FSM_onehot_mcp1_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      O => \^o2\
    );
\FSM_onehot_mcp1_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001160000"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      I3 => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      I4 => I6,
      I5 => \n_0_FSM_onehot_mcp1_state_reg[4]\,
      O => \n_0_FSM_onehot_mcp1_state[3]_i_1__0\
    );
\FSM_onehot_mcp1_state[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000008A"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state[4]_i_3\,
      I1 => \n_0_FSM_onehot_mcp1_state[4]_i_4\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      I3 => I7(2),
      I4 => I7(1),
      I5 => \n_0_FSM_onehot_mcp1_state[4]_i_5\,
      O => \n_0_FSM_onehot_mcp1_state[4]_i_2__0\
    );
\FSM_onehot_mcp1_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000310FFFFFFFF"
    )
    port map (
      I0 => I10,
      I1 => \^o2\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[4]\,
      I3 => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      I4 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      I5 => I7(0),
      O => \n_0_FSM_onehot_mcp1_state[4]_i_3\
    );
\FSM_onehot_mcp1_state[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      I3 => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      O => \n_0_FSM_onehot_mcp1_state[4]_i_4\
    );
\FSM_onehot_mcp1_state[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F5C4C4C5"
    )
    port map (
      I0 => I7(0),
      I1 => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      I3 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I4 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I5 => \n_0_FSM_onehot_mcp1_state_reg[4]\,
      O => \n_0_FSM_onehot_mcp1_state[4]_i_5\
    );
\FSM_onehot_mcp1_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rxusrclk2,
      CE => I1,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      S => SR(0)
    );
\FSM_onehot_mcp1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => I1,
      D => \n_0_FSM_onehot_mcp1_state[1]_i_1__0\,
      Q => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      R => SR(0)
    );
\FSM_onehot_mcp1_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => I1,
      D => \n_0_FSM_onehot_mcp1_state[2]_i_1__0\,
      Q => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      R => SR(0)
    );
\FSM_onehot_mcp1_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => I1,
      D => \n_0_FSM_onehot_mcp1_state[3]_i_1__0\,
      Q => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      R => SR(0)
    );
\FSM_onehot_mcp1_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => I1,
      D => \n_0_FSM_onehot_mcp1_state[4]_i_2__0\,
      Q => \n_0_FSM_onehot_mcp1_state_reg[4]\,
      R => SR(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
mcp1_err_block_count_inc_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB00FFFF"
    )
    port map (
      I0 => \^o2\,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      I2 => \n_0_FSM_onehot_mcp1_state_reg[4]\,
      I3 => I11,
      I4 => I1,
      I5 => I2,
      O => O1
    );
\mcp1_rx_ebuff_ctrl[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
    port map (
      I0 => I8,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[4]\,
      I2 => I1,
      I3 => \^o2\,
      I4 => \n_0_FSM_onehot_mcp1_state_reg[0]\,
      I5 => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      O => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_ctrl[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEFFAEAE"
    )
    port map (
      I0 => \n_0_mcp1_rx_ebuff_ctrl[7]_i_4\,
      I1 => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      I2 => I5,
      I3 => \^o2\,
      I4 => \n_0_FSM_onehot_mcp1_state_reg[4]\,
      I5 => I3,
      O => O3
    );
\mcp1_rx_ebuff_ctrl[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE0FFF0EEEE"
    )
    port map (
      I0 => I7(0),
      I1 => I7(2),
      I2 => \n_0_FSM_onehot_mcp1_state_reg[3]\,
      I3 => \n_0_FSM_onehot_mcp1_state_reg[2]\,
      I4 => \n_0_FSM_onehot_mcp1_state_reg[1]\,
      I5 => \n_0_FSM_onehot_mcp1_state_reg[4]\,
      O => \n_0_mcp1_rx_ebuff_ctrl[7]_i_4\
    );
\mcp1_rx_ebuff_ctrl_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => D(0),
      Q => \^o31\(0),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_ctrl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => D(1),
      Q => \^o31\(1),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_ctrl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => D(2),
      Q => \^o31\(2),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_ctrl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => D(3),
      Q => \^o31\(3),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_ctrl_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => D(4),
      Q => \^o31\(4),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_ctrl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => D(5),
      Q => \^o31\(5),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_ctrl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => D(6),
      Q => \^o31\(6),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_ctrl_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => D(7),
      Q => \^o31\(7),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(0),
      Q => \^q\(0),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(10),
      Q => \^q\(10),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(11),
      Q => \^q\(11),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(12),
      Q => \^q\(12),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(13),
      Q => \^q\(13),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(14),
      Q => \^q\(14),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(15),
      Q => \^q\(15),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(16),
      Q => \^q\(16),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(17),
      Q => \^q\(17),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(18),
      Q => \^q\(18),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(19),
      Q => \^q\(19),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(1),
      Q => \^q\(1),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(20),
      Q => \^q\(20),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(21),
      Q => \^q\(21),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(22),
      Q => \^q\(22),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(23),
      Q => \^q\(23),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[24]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(24),
      Q => \^q\(24),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(25),
      Q => \^q\(25),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(26),
      Q => \^q\(26),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(27),
      Q => \^q\(27),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(28),
      Q => \^q\(28),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(29),
      Q => \^q\(29),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(2),
      Q => \^q\(2),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(30),
      Q => \^q\(30),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(31),
      Q => \^q\(31),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(32),
      Q => \^q\(32),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(33),
      Q => \^q\(33),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[34]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(34),
      Q => \^q\(34),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[35]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(35),
      Q => \^q\(35),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[36]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(36),
      Q => \^q\(36),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(37),
      Q => \^q\(37),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(38),
      Q => \^q\(38),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[39]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(39),
      Q => \^q\(39),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(3),
      Q => \^q\(3),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(40),
      Q => \^q\(40),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(41),
      Q => \^q\(41),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(42),
      Q => \^q\(42),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(43),
      Q => \^q\(43),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(44),
      Q => \^q\(44),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(45),
      Q => \^q\(45),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(46),
      Q => \^q\(46),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(47),
      Q => \^q\(47),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(48),
      Q => \^q\(48),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(49),
      Q => \^q\(49),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(4),
      Q => \^q\(4),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(50),
      Q => \^q\(50),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(51),
      Q => \^q\(51),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(52),
      Q => \^q\(52),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(53),
      Q => \^q\(53),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(54),
      Q => \^q\(54),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(55),
      Q => \^q\(55),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[56]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(56),
      Q => \^q\(56),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(57),
      Q => \^q\(57),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(58),
      Q => \^q\(58),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(59),
      Q => \^q\(59),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(5),
      Q => \^q\(5),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(60),
      Q => \^q\(60),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(61),
      Q => \^q\(61),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(62),
      Q => \^q\(62),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(63),
      Q => \^q\(63),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(6),
      Q => \^q\(6),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(7),
      Q => \^q\(7),
      S => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(8),
      Q => \^q\(8),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\mcp1_rx_ebuff_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I1,
      D => I12(9),
      Q => \^q\(9),
      R => \n_0_mcp1_rx_ebuff_ctrl[7]_i_1\
    );
\muxcy_i0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => O36
    );
\muxcy_i0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => O37
    );
\muxcy_i0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(34),
      I1 => \^q\(35),
      I2 => \^q\(32),
      I3 => \^q\(33),
      O => O42
    );
\muxcy_i0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^q\(32),
      I1 => \^q\(33),
      I2 => \^q\(35),
      I3 => \^q\(34),
      O => O43
    );
\muxcy_i1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => O34
    );
\muxcy_i1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \^q\(7),
      O => O35
    );
\muxcy_i1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(39),
      I1 => \^q\(38),
      I2 => \^q\(36),
      I3 => \^q\(37),
      O => O40
    );
\muxcy_i1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^q\(37),
      I1 => \^q\(38),
      I2 => \^q\(36),
      I3 => \^q\(39),
      O => O41
    );
muxcy_i2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => \^q\(8),
      I3 => \^q\(9),
      O => O12
    );
\muxcy_i2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(42),
      I1 => \^q\(43),
      I2 => \^q\(40),
      I3 => \^q\(41),
      O => O18
    );
\muxcy_i2_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o31\(3),
      I1 => \^o31\(2),
      I2 => \^o31\(0),
      I3 => \^o31\(1),
      O => O33
    );
\muxcy_i2_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o31\(7),
      I1 => \^o31\(6),
      I2 => \^o31\(4),
      I3 => \^o31\(5),
      O => O39
    );
muxcy_i3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      I2 => \^q\(12),
      I3 => \^q\(13),
      O => O11
    );
\muxcy_i3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(47),
      I1 => \^q\(46),
      I2 => \^q\(44),
      I3 => \^q\(45),
      O => O17
    );
muxcy_i4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(18),
      I1 => \^q\(19),
      I2 => \^q\(16),
      I3 => \^q\(17),
      O => O10
    );
\muxcy_i4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(50),
      I1 => \^q\(51),
      I2 => \^q\(48),
      I3 => \^q\(49),
      O => O16
    );
muxcy_i5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(23),
      I1 => \^q\(22),
      I2 => \^q\(20),
      I3 => \^q\(21),
      O => O9
    );
\muxcy_i5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(55),
      I1 => \^q\(54),
      I2 => \^q\(52),
      I3 => \^q\(53),
      O => O15
    );
muxcy_i6_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      I2 => \^q\(24),
      I3 => \^q\(25),
      O => O8
    );
\muxcy_i6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(58),
      I1 => \^q\(59),
      I2 => \^q\(56),
      I3 => \^q\(57),
      O => O14
    );
muxcy_i7_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(31),
      I1 => \^q\(30),
      I2 => \^q\(28),
      I3 => \^q\(29),
      O => O7
    );
\muxcy_i7_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(63),
      I1 => \^q\(62),
      I2 => \^q\(60),
      I3 => \^q\(61),
      O => O13
    );
\muxcy_i8_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o31\(3),
      I1 => \^o31\(2),
      I2 => \^o31\(0),
      I3 => \^o31\(1),
      O => O32
    );
\muxcy_i8_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o31\(7),
      I1 => \^o31\(6),
      I2 => \^o31\(4),
      I3 => \^o31\(5),
      O => O38
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_test is
  port (
    O6 : out STD_LOGIC;
    err_block_count_inc : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O25 : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rx_66_enc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_test;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_test is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mcp1_block_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_mcp1_block_count[6]_i_2\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \mcp1_block_count[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_block_count[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mcp1_block_count[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mcp1_block_count[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mcp1_block_count[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mcp1_block_count[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mcp1_block_count[6]_i_2\ : label is "soft_lutpair26";
  attribute counter : integer;
  attribute counter of \mcp1_block_count_reg[0]\ : label is 13;
  attribute counter of \mcp1_block_count_reg[1]\ : label is 13;
  attribute counter of \mcp1_block_count_reg[2]\ : label is 13;
  attribute counter of \mcp1_block_count_reg[3]\ : label is 13;
  attribute counter of \mcp1_block_count_reg[4]\ : label is 13;
  attribute counter of \mcp1_block_count_reg[5]\ : label is 13;
  attribute counter of \mcp1_block_count_reg[6]\ : label is 13;
begin
  Q(0) <= \^q\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\mcp1_block_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mcp1_block_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\mcp1_block_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mcp1_block_count_reg__0\(0),
      I1 => \mcp1_block_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\mcp1_block_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mcp1_block_count_reg__0\(2),
      I1 => \mcp1_block_count_reg__0\(1),
      I2 => \mcp1_block_count_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\mcp1_block_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mcp1_block_count_reg__0\(3),
      I1 => \mcp1_block_count_reg__0\(0),
      I2 => \mcp1_block_count_reg__0\(1),
      I3 => \mcp1_block_count_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\mcp1_block_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(0),
      I1 => \mcp1_block_count_reg__0\(2),
      I2 => \mcp1_block_count_reg__0\(1),
      I3 => \mcp1_block_count_reg__0\(0),
      I4 => \mcp1_block_count_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\mcp1_block_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mcp1_block_count_reg__0\(5),
      I1 => \^q\(0),
      I2 => \mcp1_block_count_reg__0\(3),
      I3 => \mcp1_block_count_reg__0\(0),
      I4 => \mcp1_block_count_reg__0\(1),
      I5 => \mcp1_block_count_reg__0\(2),
      O => \p_0_in__0\(5)
    );
\mcp1_block_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mcp1_block_count_reg__0\(6),
      I1 => \n_0_mcp1_block_count[6]_i_2\,
      I2 => \mcp1_block_count_reg__0\(5),
      O => \p_0_in__0\(6)
    );
\mcp1_block_count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \mcp1_block_count_reg__0\(2),
      I1 => \mcp1_block_count_reg__0\(1),
      I2 => \mcp1_block_count_reg__0\(0),
      I3 => \mcp1_block_count_reg__0\(3),
      I4 => \^q\(0),
      O => \n_0_mcp1_block_count[6]_i_2\
    );
\mcp1_block_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I3,
      D => \p_0_in__0\(0),
      Q => \mcp1_block_count_reg__0\(0),
      R => I1
    );
\mcp1_block_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I3,
      D => \p_0_in__0\(1),
      Q => \mcp1_block_count_reg__0\(1),
      R => I1
    );
\mcp1_block_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I3,
      D => \p_0_in__0\(2),
      Q => \mcp1_block_count_reg__0\(2),
      R => I1
    );
\mcp1_block_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I3,
      D => \p_0_in__0\(3),
      Q => \mcp1_block_count_reg__0\(3),
      R => I1
    );
\mcp1_block_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I3,
      D => \p_0_in__0\(4),
      Q => \^q\(0),
      R => I1
    );
\mcp1_block_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I3,
      D => \p_0_in__0\(5),
      Q => \mcp1_block_count_reg__0\(5),
      R => I1
    );
\mcp1_block_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I3,
      D => \p_0_in__0\(6),
      Q => \mcp1_block_count_reg__0\(6),
      R => I1
    );
mcp1_err_block_count_inc_out_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I2,
      Q => err_block_count_inc,
      R => \<const0>\
    );
mcp1_ignore_next_mismatch_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I10(5),
      I1 => I10(3),
      I2 => I10(1),
      O => O1(1)
    );
mcp1_ignore_next_mismatch_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
    port map (
      I0 => I10(0),
      I1 => I10(2),
      I2 => I10(4),
      I3 => rx_66_enc(0),
      I4 => rx_66_enc(1),
      O => O1(0)
    );
mcp1_ignore_next_mismatch_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \mcp1_block_count_reg__0\(6),
      I1 => \mcp1_block_count_reg__0\(3),
      I2 => \mcp1_block_count_reg__0\(2),
      I3 => \mcp1_block_count_reg__0\(5),
      I4 => \mcp1_block_count_reg__0\(0),
      I5 => \mcp1_block_count_reg__0\(1),
      O => O25
    );
mcp1_ignore_next_mismatch_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => I10(1),
      I1 => I10(3),
      I2 => I10(5),
      O => S(1)
    );
mcp1_ignore_next_mismatch_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000069"
    )
    port map (
      I0 => I10(0),
      I1 => I10(2),
      I2 => I10(4),
      I3 => rx_66_enc(0),
      I4 => rx_66_enc(1),
      O => S(0)
    );
mcp1_ignore_next_mismatch_reg: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I8,
      Q => O6,
      S => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxratecounter is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 65 downto 0 );
    rxusrclk2 : in STD_LOGIC;
    rxdatavalid : in STD_LOGIC;
    rxheadervalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxratecounter;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxratecounter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_eq_rxusrclk2_en156_reg : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_eq_rxusrclk2_en156_reg : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of n_0_eq_rxusrclk2_en156_reg : signal is "found";
  signal n_0_rxusrclk2_en156_dup1_reg : STD_LOGIC;
  attribute RTL_KEEP of n_0_rxusrclk2_en156_dup1_reg : signal is "true";
  attribute RTL_MAX_FANOUT of n_0_rxusrclk2_en156_dup1_reg : signal is "found";
  signal n_0_rxusrclk2_en156_dup2_reg : STD_LOGIC;
  attribute RTL_KEEP of n_0_rxusrclk2_en156_dup2_reg : signal is "true";
  attribute RTL_MAX_FANOUT of n_0_rxusrclk2_en156_dup2_reg : signal is "found";
  signal n_0_rxusrclk2_en156_i_1 : STD_LOGIC;
  signal rx_66_out_reg0 : STD_LOGIC;
  attribute keep : string;
  attribute keep of eq_rxusrclk2_en156_reg : label is "yes";
  attribute keep of rxusrclk2_en156_dup1_reg : label is "yes";
  attribute keep of rxusrclk2_en156_dup2_reg : label is "yes";
  attribute keep of rxusrclk2_en156_reg : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
eq_rxusrclk2_en156_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_rxusrclk2_en156_i_1,
      Q => n_0_eq_rxusrclk2_en156_reg,
      R => \<const0>\
    );
\rx_66_out[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rxdatavalid,
      I1 => rxheadervalid,
      O => rx_66_out_reg0
    );
\rx_66_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(0),
      Q => D(0),
      R => \<const0>\
    );
\rx_66_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(10),
      Q => D(10),
      R => \<const0>\
    );
\rx_66_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(11),
      Q => D(11),
      R => \<const0>\
    );
\rx_66_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(12),
      Q => D(12),
      R => \<const0>\
    );
\rx_66_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(13),
      Q => D(13),
      R => \<const0>\
    );
\rx_66_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(14),
      Q => D(14),
      R => \<const0>\
    );
\rx_66_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(15),
      Q => D(15),
      R => \<const0>\
    );
\rx_66_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(16),
      Q => D(16),
      R => \<const0>\
    );
\rx_66_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(17),
      Q => D(17),
      R => \<const0>\
    );
\rx_66_out_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(18),
      Q => D(18),
      R => \<const0>\
    );
\rx_66_out_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(19),
      Q => D(19),
      R => \<const0>\
    );
\rx_66_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(1),
      Q => D(1),
      R => \<const0>\
    );
\rx_66_out_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(20),
      Q => D(20),
      R => \<const0>\
    );
\rx_66_out_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(21),
      Q => D(21),
      R => \<const0>\
    );
\rx_66_out_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(22),
      Q => D(22),
      R => \<const0>\
    );
\rx_66_out_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(23),
      Q => D(23),
      R => \<const0>\
    );
\rx_66_out_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(24),
      Q => D(24),
      R => \<const0>\
    );
\rx_66_out_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(25),
      Q => D(25),
      R => \<const0>\
    );
\rx_66_out_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(26),
      Q => D(26),
      R => \<const0>\
    );
\rx_66_out_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(27),
      Q => D(27),
      R => \<const0>\
    );
\rx_66_out_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(28),
      Q => D(28),
      R => \<const0>\
    );
\rx_66_out_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(29),
      Q => D(29),
      R => \<const0>\
    );
\rx_66_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(2),
      Q => D(2),
      R => \<const0>\
    );
\rx_66_out_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(30),
      Q => D(30),
      R => \<const0>\
    );
\rx_66_out_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(31),
      Q => D(31),
      R => \<const0>\
    );
\rx_66_out_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(32),
      Q => D(32),
      R => \<const0>\
    );
\rx_66_out_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(33),
      Q => D(33),
      R => \<const0>\
    );
\rx_66_out_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(2),
      Q => D(34),
      R => \<const0>\
    );
\rx_66_out_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(3),
      Q => D(35),
      R => \<const0>\
    );
\rx_66_out_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(4),
      Q => D(36),
      R => \<const0>\
    );
\rx_66_out_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(5),
      Q => D(37),
      R => \<const0>\
    );
\rx_66_out_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(6),
      Q => D(38),
      R => \<const0>\
    );
\rx_66_out_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(7),
      Q => D(39),
      R => \<const0>\
    );
\rx_66_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(3),
      Q => D(3),
      R => \<const0>\
    );
\rx_66_out_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(8),
      Q => D(40),
      R => \<const0>\
    );
\rx_66_out_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(9),
      Q => D(41),
      R => \<const0>\
    );
\rx_66_out_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(10),
      Q => D(42),
      R => \<const0>\
    );
\rx_66_out_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(11),
      Q => D(43),
      R => \<const0>\
    );
\rx_66_out_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(12),
      Q => D(44),
      R => \<const0>\
    );
\rx_66_out_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(13),
      Q => D(45),
      R => \<const0>\
    );
\rx_66_out_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(14),
      Q => D(46),
      R => \<const0>\
    );
\rx_66_out_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(15),
      Q => D(47),
      R => \<const0>\
    );
\rx_66_out_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(16),
      Q => D(48),
      R => \<const0>\
    );
\rx_66_out_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(17),
      Q => D(49),
      R => \<const0>\
    );
\rx_66_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(4),
      Q => D(4),
      R => \<const0>\
    );
\rx_66_out_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(18),
      Q => D(50),
      R => \<const0>\
    );
\rx_66_out_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(19),
      Q => D(51),
      R => \<const0>\
    );
\rx_66_out_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(20),
      Q => D(52),
      R => \<const0>\
    );
\rx_66_out_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(21),
      Q => D(53),
      R => \<const0>\
    );
\rx_66_out_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(22),
      Q => D(54),
      R => \<const0>\
    );
\rx_66_out_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(23),
      Q => D(55),
      R => \<const0>\
    );
\rx_66_out_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(24),
      Q => D(56),
      R => \<const0>\
    );
\rx_66_out_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(25),
      Q => D(57),
      R => \<const0>\
    );
\rx_66_out_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(26),
      Q => D(58),
      R => \<const0>\
    );
\rx_66_out_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(27),
      Q => D(59),
      R => \<const0>\
    );
\rx_66_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(5),
      Q => D(5),
      R => \<const0>\
    );
\rx_66_out_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(28),
      Q => D(60),
      R => \<const0>\
    );
\rx_66_out_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(29),
      Q => D(61),
      R => \<const0>\
    );
\rx_66_out_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(30),
      Q => D(62),
      R => \<const0>\
    );
\rx_66_out_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(31),
      Q => D(63),
      R => \<const0>\
    );
\rx_66_out_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(32),
      Q => D(64),
      R => \<const0>\
    );
\rx_66_out_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => n_0_rxusrclk2_en156_i_1,
      D => Q(33),
      Q => D(65),
      R => \<const0>\
    );
\rx_66_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(6),
      Q => D(6),
      R => \<const0>\
    );
\rx_66_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(7),
      Q => D(7),
      R => \<const0>\
    );
\rx_66_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(8),
      Q => D(8),
      R => \<const0>\
    );
\rx_66_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(9),
      Q => D(9),
      R => \<const0>\
    );
rxusrclk2_en156_dup1_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_rxusrclk2_en156_i_1,
      Q => n_0_rxusrclk2_en156_dup1_reg,
      R => \<const0>\
    );
rxusrclk2_en156_dup2_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_rxusrclk2_en156_i_1,
      Q => n_0_rxusrclk2_en156_dup2_reg,
      R => \<const0>\
    );
rxusrclk2_en156_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxdatavalid,
      I1 => rxheadervalid,
      O => n_0_rxusrclk2_en156_i_1
    );
rxusrclk2_en156_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_rxusrclk2_en156_i_1,
      Q => O1,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(3),
      CO(2) => D(0),
      CO(1 downto 0) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(1 downto 0),
      CYINIT => \<const1>\,
      DI(3) => NLW_muxcy_i0_CARRY4_DI_UNCONNECTED(3),
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => NLW_muxcy_i0_CARRY4_S_UNCONNECTED(3),
      S(2) => I21,
      S(1) => I20,
      S(0) => I19
    );
muxcy_i0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect_8 : entity is "ten_gig_eth_pcs_pma_v4_0_seq_detect";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect_8;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect_8 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(3),
      CO(2) => D(0),
      CO(1 downto 0) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(1 downto 0),
      CYINIT => \<const1>\,
      DI(3) => NLW_muxcy_i0_CARRY4_DI_UNCONNECTED(3),
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => NLW_muxcy_i0_CARRY4_S_UNCONNECTED(3),
      S(2) => I24,
      S(1) => I23,
      S(0) => I22
    );
muxcy_i0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer is
  port (
    tx_disable : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2 : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => configuration_vector(0),
      Q => d1,
      R => \<const0>\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => d1,
      Q => d2,
      R => \<const0>\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => d2,
      Q => d3,
      R => \<const0>\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => d3,
      Q => d4,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => d4,
      O => tx_disable
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_2 is
  port (
    signal_detect_sync : out STD_LOGIC;
    signal_detect_comb : in STD_LOGIC;
    clk156 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_2 : entity is "ten_gig_eth_pcs_pma_v4_0_synchronizer";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_2;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => signal_detect_comb,
      Q => d1,
      R => \<const0>\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d1,
      Q => d2,
      R => \<const0>\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d2,
      Q => d3,
      R => \<const0>\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d3,
      Q => d4,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => d4,
      O => signal_detect_sync
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable is
  port (
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    b_lock : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in2_in : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => b_lock,
      Q => d1,
      R => \<const0>\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d1,
      Q => d2,
      R => \<const0>\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d2,
      Q => d3,
      R => \<const0>\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d3,
      Q => d4,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => d4,
      O => core_status(0)
    );
\q[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => d4,
      I1 => \out\(0),
      I2 => p_0_in2_in,
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_10 is
  port (
    O2 : out STD_LOGIC;
    hiber : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in2_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_10 : entity is "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_10;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_10 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => hiber,
      Q => d1,
      R => \<const0>\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d1,
      Q => d2,
      R => \<const0>\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d2,
      Q => d3,
      R => \<const0>\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d3,
      Q => d4,
      R => \<const0>\
    );
\q[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => d4,
      I1 => \out\(0),
      I2 => p_0_in2_in,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_11 is
  port (
    pcs_rx_link_up_core_sync_int : out STD_LOGIC;
    O1 : out STD_LOGIC;
    pcs_rx_link_up_core_reg : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in2_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_11 : entity is "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_11;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_11 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => pcs_rx_link_up_core_reg,
      Q => d1,
      R => \<const0>\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d1,
      Q => d2,
      R => \<const0>\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d2,
      Q => d3,
      R => \<const0>\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => d3,
      Q => d4,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => d4,
      O => pcs_rx_link_up_core_sync_int
    );
\q[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => d4,
      I1 => \out\(0),
      I2 => p_0_in2_in,
      O => O1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_15 is
  port (
    pcs_rxreset_int : out STD_LOGIC;
    pcs_rxreset : out STD_LOGIC;
    pcs_reset_core_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_15 : entity is "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_15;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_15 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => pcs_reset_core_reg,
      Q => d1,
      R => \<const0>\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => d1,
      Q => d2,
      R => \<const0>\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => d2,
      Q => d3,
      R => \<const0>\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => d3,
      Q => d4,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => d4,
      O => pcs_rxreset_int
    );
rxreset_local_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => d4,
      I1 => O2(0),
      O => pcs_rxreset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_19 is
  port (
    rx_test_patt_sel_int : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_19 : entity is "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_19;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_19 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  signal \n_0_d2_i_1__1\ : STD_LOGIC;
  signal \n_0_d3_i_1__1\ : STD_LOGIC;
  signal \n_0_d4_i_1__1\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => configuration_vector(0),
      Q => d1,
      R => \<const0>\
    );
\d2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d1,
      I1 => I1,
      I2 => d2,
      O => \n_0_d2_i_1__1\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d2_i_1__1\,
      Q => d2,
      R => \<const0>\
    );
\d3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d2,
      I1 => I1,
      I2 => d3,
      O => \n_0_d3_i_1__1\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d3_i_1__1\,
      Q => d3,
      R => \<const0>\
    );
\d4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d3,
      I1 => I1,
      I2 => d4,
      O => \n_0_d4_i_1__1\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d4_i_1__1\,
      Q => d4,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => d4,
      O => rx_test_patt_sel_int
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_20 is
  port (
    clear_rx_prbs_err_count0 : out STD_LOGIC;
    clear_test_pattern_err_count_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    pcs_rxreset_int : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_20 : entity is "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_20;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_20 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  signal n_0_d2_i_1 : STD_LOGIC;
  signal n_0_d3_i_1 : STD_LOGIC;
  signal n_0_d4_i_1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
clear_rx_prbs_err_count_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => pcs_rxreset_int,
      I1 => I2(0),
      I2 => d4,
      I3 => I3,
      I4 => I4,
      O => clear_rx_prbs_err_count0
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => clear_test_pattern_err_count_reg,
      Q => d1,
      R => \<const0>\
    );
d2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d1,
      I1 => I1,
      I2 => d2,
      O => n_0_d2_i_1
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_d2_i_1,
      Q => d2,
      R => \<const0>\
    );
d3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d2,
      I1 => I1,
      I2 => d3,
      O => n_0_d3_i_1
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_d3_i_1,
      Q => d3,
      R => \<const0>\
    );
d4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d3,
      I1 => I1,
      I2 => d4,
      O => n_0_d4_i_1
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_d4_i_1,
      Q => d4,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_21 is
  port (
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    b_lock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_21 : entity is "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_21;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_21 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  signal \n_0_d2_i_1__2\ : STD_LOGIC;
  signal \n_0_d3_i_1__2\ : STD_LOGIC;
  signal \n_0_d4_i_1__2\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => configuration_vector(0),
      Q => d1,
      R => \<const0>\
    );
\d2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d1,
      I1 => I1,
      I2 => d2,
      O => \n_0_d2_i_1__2\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d2_i_1__2\,
      Q => d2,
      R => \<const0>\
    );
\d3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d2,
      I1 => I1,
      I2 => d3,
      O => \n_0_d3_i_1__2\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d3_i_1__2\,
      Q => d3,
      R => \<const0>\
    );
\d4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d3,
      I1 => I1,
      I2 => d4,
      O => \n_0_d4_i_1__2\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d4_i_1__2\,
      Q => d4,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => d4,
      O => O1
    );
mcp1_err_block_count_inc_out_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => d4,
      I1 => b_lock,
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_22 is
  port (
    rx_test_data_patt_sel_int : out STD_LOGIC;
    O4 : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_test_patt_sel_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_22 : entity is "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_22;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_22 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  signal \n_0_d2_i_1__0\ : STD_LOGIC;
  signal \n_0_d3_i_1__0\ : STD_LOGIC;
  signal \n_0_d4_i_1__0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => configuration_vector(0),
      Q => d1,
      R => \<const0>\
    );
\d2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d1,
      I1 => I1,
      I2 => d2,
      O => \n_0_d2_i_1__0\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d2_i_1__0\,
      Q => d2,
      R => \<const0>\
    );
\d3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d2,
      I1 => I1,
      I2 => d3,
      O => \n_0_d3_i_1__0\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d3_i_1__0\,
      Q => d3,
      R => \<const0>\
    );
\d4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d3,
      I1 => I1,
      I2 => d4,
      O => \n_0_d4_i_1__0\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d4_i_1__0\,
      Q => d4,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => d4,
      O => rx_test_data_patt_sel_int
    );
mcp1_ignore_next_mismatch_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => d4,
      I1 => rx_test_patt_sel_int,
      O => O4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_23 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    prbs31_rx_enable_core_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_test_mode_int_reg : in STD_LOGIC;
    err_block_count_inc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_23 : entity is "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_23;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_23 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  signal \n_0_d2_i_1__3\ : STD_LOGIC;
  signal \n_0_d3_i_1__3\ : STD_LOGIC;
  signal \n_0_d4_i_1__3\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => prbs31_rx_enable_core_reg,
      Q => d1,
      R => \<const0>\
    );
\d2_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d1,
      I1 => I1,
      I2 => d2,
      O => \n_0_d2_i_1__3\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d2_i_1__3\,
      Q => d2,
      R => \<const0>\
    );
\d3_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d2,
      I1 => I1,
      I2 => d3,
      O => \n_0_d3_i_1__3\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d3_i_1__3\,
      Q => d3,
      R => \<const0>\
    );
\d4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => d3,
      I1 => I1,
      I2 => d4,
      O => \n_0_d4_i_1__3\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_d4_i_1__3\,
      Q => d4,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => d4,
      O => O1
    );
mcp1_counter_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => rx_test_mode_int_reg,
      I1 => d4,
      I2 => err_block_count_inc,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_24 is
  port (
    TXPRBSSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    prbs31_tx_enable_core_reg : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_24 : entity is "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_24;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_24 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => prbs31_tx_enable_core_reg,
      Q => d1,
      R => \<const0>\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => d1,
      Q => d2,
      R => \<const0>\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => d2,
      Q => d3,
      R => \<const0>\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => d3,
      Q => d4,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => d4,
      O => TXPRBSSEL(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_25 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_25 : entity is "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_25;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_25 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal d2 : STD_LOGIC;
  signal d3 : STD_LOGIC;
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d1_reg : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG of d2_reg : label is true;
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG of d3_reg : label is true;
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG of d4_reg : label is true;
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => configuration_vector(0),
      Q => d1,
      R => \<const0>\
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => d1,
      Q => d2,
      R => \<const0>\
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => d2,
      Q => d3,
      R => \<const0>\
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => d3,
      Q => d4,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => d4,
      O => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_encoder is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    tx_xgmii_ctrl : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk156 : in STD_LOGIC;
    tx_xgmii_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_encoder;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_encoder is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal c0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal c1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal c2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal c3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal c4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal c5 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal c6 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal c7 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_block_field[0]_i_1\ : STD_LOGIC;
  signal \n_0_block_field[0]_i_2\ : STD_LOGIC;
  signal \n_0_block_field[0]_i_3\ : STD_LOGIC;
  signal \n_0_block_field[0]_i_4\ : STD_LOGIC;
  signal \n_0_block_field[0]_i_5\ : STD_LOGIC;
  signal \n_0_block_field[0]_i_6\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_1\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_10\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_11\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_12\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_2\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_3\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_4\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_5\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_6\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_7\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_8\ : STD_LOGIC;
  signal \n_0_block_field[1]_i_9\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_1\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_10\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_11\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_12\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_13\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_2\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_3\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_4\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_5\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_6\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_7\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_8\ : STD_LOGIC;
  signal \n_0_block_field[2]_i_9\ : STD_LOGIC;
  signal \n_0_block_field[3]_i_1\ : STD_LOGIC;
  signal \n_0_block_field[3]_i_10\ : STD_LOGIC;
  signal \n_0_block_field[3]_i_11\ : STD_LOGIC;
  signal \n_0_block_field[3]_i_2\ : STD_LOGIC;
  signal \n_0_block_field[3]_i_3\ : STD_LOGIC;
  signal \n_0_block_field[3]_i_4\ : STD_LOGIC;
  signal \n_0_block_field[3]_i_5\ : STD_LOGIC;
  signal \n_0_block_field[3]_i_6\ : STD_LOGIC;
  signal \n_0_block_field[3]_i_7\ : STD_LOGIC;
  signal \n_0_block_field[3]_i_8\ : STD_LOGIC;
  signal \n_0_block_field[3]_i_9\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_1\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_10\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_11\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_12\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_13\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_14\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_15\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_16\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_17\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_18\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_19\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_2\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_3\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_4\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_5\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_6\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_7\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_8\ : STD_LOGIC;
  signal \n_0_block_field[4]_i_9\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_1\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_10\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_11\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_12\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_13\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_14\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_15\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_16\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_17\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_18\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_19\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_2\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_20\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_21\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_22\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_23\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_24\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_25\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_26\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_27\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_28\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_29\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_3\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_30\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_31\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_32\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_33\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_34\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_35\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_4\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_5\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_6\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_7\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_8\ : STD_LOGIC;
  signal \n_0_block_field[5]_i_9\ : STD_LOGIC;
  signal \n_0_block_field[6]_i_1\ : STD_LOGIC;
  signal \n_0_block_field[6]_i_2\ : STD_LOGIC;
  signal \n_0_block_field[6]_i_3\ : STD_LOGIC;
  signal \n_0_block_field[7]_i_1\ : STD_LOGIC;
  signal \n_0_block_field[7]_i_2\ : STD_LOGIC;
  signal \n_0_block_field[7]_i_3\ : STD_LOGIC;
  signal \n_0_block_field[7]_i_4\ : STD_LOGIC;
  signal \n_0_block_field[7]_i_5\ : STD_LOGIC;
  signal \n_0_block_field[7]_i_6\ : STD_LOGIC;
  signal \n_0_block_field_reg[0]\ : STD_LOGIC;
  signal \n_0_block_field_reg[1]\ : STD_LOGIC;
  signal \n_0_block_field_reg[2]\ : STD_LOGIC;
  signal \n_0_block_field_reg[3]\ : STD_LOGIC;
  signal \n_0_block_field_reg[4]\ : STD_LOGIC;
  signal \n_0_block_field_reg[5]\ : STD_LOGIC;
  signal \n_0_block_field_reg[6]\ : STD_LOGIC;
  signal \n_0_block_field_reg[7]\ : STD_LOGIC;
  signal \n_0_c0[0]_i_1\ : STD_LOGIC;
  signal \n_0_c0[1]_i_1\ : STD_LOGIC;
  signal \n_0_c0[2]_i_1\ : STD_LOGIC;
  signal \n_0_c0[3]_i_1\ : STD_LOGIC;
  signal \n_0_c0[4]_i_1\ : STD_LOGIC;
  signal \n_0_c0[4]_i_2\ : STD_LOGIC;
  signal \n_0_c0[5]_i_1\ : STD_LOGIC;
  signal \n_0_c0[6]_i_1\ : STD_LOGIC;
  signal \n_0_c0[6]_i_2\ : STD_LOGIC;
  signal \n_0_c0[6]_i_3\ : STD_LOGIC;
  signal \n_0_c1[0]_i_1\ : STD_LOGIC;
  signal \n_0_c1[1]_i_1\ : STD_LOGIC;
  signal \n_0_c1[2]_i_1\ : STD_LOGIC;
  signal \n_0_c1[3]_i_1\ : STD_LOGIC;
  signal \n_0_c1[4]_i_1\ : STD_LOGIC;
  signal \n_0_c1[4]_i_2\ : STD_LOGIC;
  signal \n_0_c1[5]_i_1\ : STD_LOGIC;
  signal \n_0_c1[6]_i_1\ : STD_LOGIC;
  signal \n_0_c1[6]_i_2\ : STD_LOGIC;
  signal \n_0_c1[6]_i_3\ : STD_LOGIC;
  signal \n_0_c2[0]_i_1\ : STD_LOGIC;
  signal \n_0_c2[1]_i_1\ : STD_LOGIC;
  signal \n_0_c2[2]_i_1\ : STD_LOGIC;
  signal \n_0_c2[3]_i_1\ : STD_LOGIC;
  signal \n_0_c2[4]_i_1\ : STD_LOGIC;
  signal \n_0_c2[4]_i_2\ : STD_LOGIC;
  signal \n_0_c2[5]_i_1\ : STD_LOGIC;
  signal \n_0_c2[6]_i_1\ : STD_LOGIC;
  signal \n_0_c2[6]_i_2\ : STD_LOGIC;
  signal \n_0_c2[6]_i_3\ : STD_LOGIC;
  signal \n_0_c3[0]_i_1\ : STD_LOGIC;
  signal \n_0_c3[1]_i_1\ : STD_LOGIC;
  signal \n_0_c3[2]_i_1\ : STD_LOGIC;
  signal \n_0_c3[3]_i_1\ : STD_LOGIC;
  signal \n_0_c3[4]_i_1\ : STD_LOGIC;
  signal \n_0_c3[4]_i_2\ : STD_LOGIC;
  signal \n_0_c3[5]_i_1\ : STD_LOGIC;
  signal \n_0_c3[6]_i_1\ : STD_LOGIC;
  signal \n_0_c3[6]_i_2\ : STD_LOGIC;
  signal \n_0_c3[6]_i_3\ : STD_LOGIC;
  signal \n_0_c4[0]_i_1\ : STD_LOGIC;
  signal \n_0_c4[1]_i_1\ : STD_LOGIC;
  signal \n_0_c4[2]_i_1\ : STD_LOGIC;
  signal \n_0_c4[3]_i_1\ : STD_LOGIC;
  signal \n_0_c4[4]_i_1\ : STD_LOGIC;
  signal \n_0_c4[4]_i_2\ : STD_LOGIC;
  signal \n_0_c4[5]_i_1\ : STD_LOGIC;
  signal \n_0_c4[6]_i_1\ : STD_LOGIC;
  signal \n_0_c4[6]_i_2\ : STD_LOGIC;
  signal \n_0_c4[6]_i_3\ : STD_LOGIC;
  signal \n_0_c4[6]_i_4\ : STD_LOGIC;
  signal \n_0_c5[0]_i_1\ : STD_LOGIC;
  signal \n_0_c5[1]_i_1\ : STD_LOGIC;
  signal \n_0_c5[2]_i_1\ : STD_LOGIC;
  signal \n_0_c5[3]_i_1\ : STD_LOGIC;
  signal \n_0_c5[4]_i_1\ : STD_LOGIC;
  signal \n_0_c5[4]_i_2\ : STD_LOGIC;
  signal \n_0_c5[5]_i_1\ : STD_LOGIC;
  signal \n_0_c5[6]_i_1\ : STD_LOGIC;
  signal \n_0_c5[6]_i_2\ : STD_LOGIC;
  signal \n_0_c5[6]_i_3\ : STD_LOGIC;
  signal \n_0_c6[0]_i_1\ : STD_LOGIC;
  signal \n_0_c6[1]_i_1\ : STD_LOGIC;
  signal \n_0_c6[2]_i_1\ : STD_LOGIC;
  signal \n_0_c6[3]_i_1\ : STD_LOGIC;
  signal \n_0_c6[4]_i_1\ : STD_LOGIC;
  signal \n_0_c6[4]_i_2\ : STD_LOGIC;
  signal \n_0_c6[5]_i_1\ : STD_LOGIC;
  signal \n_0_c6[6]_i_1\ : STD_LOGIC;
  signal \n_0_c6[6]_i_2\ : STD_LOGIC;
  signal \n_0_c6[6]_i_3\ : STD_LOGIC;
  signal \n_0_c7[0]_i_1\ : STD_LOGIC;
  signal \n_0_c7[1]_i_1\ : STD_LOGIC;
  signal \n_0_c7[2]_i_1\ : STD_LOGIC;
  signal \n_0_c7[3]_i_1\ : STD_LOGIC;
  signal \n_0_c7[4]_i_1\ : STD_LOGIC;
  signal \n_0_c7[4]_i_2\ : STD_LOGIC;
  signal \n_0_c7[5]_i_1\ : STD_LOGIC;
  signal \n_0_c7[6]_i_1\ : STD_LOGIC;
  signal \n_0_c7[6]_i_2\ : STD_LOGIC;
  signal \n_0_c7[6]_i_3\ : STD_LOGIC;
  signal \n_0_d0[7]_i_1\ : STD_LOGIC;
  signal \n_0_d1[7]_i_1\ : STD_LOGIC;
  signal \n_0_d2[7]_i_1\ : STD_LOGIC;
  signal \n_0_d3[7]_i_1\ : STD_LOGIC;
  signal \n_0_d4[7]_i_1\ : STD_LOGIC;
  signal \n_0_o0[0]_i_1\ : STD_LOGIC;
  signal \n_0_o0[1]_i_1\ : STD_LOGIC;
  signal \n_0_o0[2]_i_1\ : STD_LOGIC;
  signal \n_0_o0[3]_i_1\ : STD_LOGIC;
  signal \n_0_o0[3]_i_2\ : STD_LOGIC;
  signal \n_0_o4[0]_i_1\ : STD_LOGIC;
  signal \n_0_o4[1]_i_1\ : STD_LOGIC;
  signal \n_0_o4[2]_i_1\ : STD_LOGIC;
  signal \n_0_o4[3]_i_1\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_10\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_11\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_12\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_13\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_14\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_15\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_16\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_17\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_18\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_19\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_20\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_21\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_22\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_23\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_24\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_25\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_26\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_27\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_28\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_29\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_30\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_31\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_32\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_33\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_34\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_35\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_36\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_37\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_38\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_39\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_4\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_40\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_5\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_6\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_7\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_8\ : STD_LOGIC;
  signal \n_0_t_type_reg[0]_i_9\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_10\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_11\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_12\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_13\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_14\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_15\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_16\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_17\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_4\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_5\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_6\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_7\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_8\ : STD_LOGIC;
  signal \n_0_t_type_reg[1]_i_9\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_10\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_11\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_12\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_13\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_14\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_15\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_16\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_17\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_18\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_19\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_20\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_21\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_22\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_23\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_24\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_25\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_26\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_27\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_28\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_29\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_30\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_31\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_32\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_33\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_34\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_35\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_36\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_37\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_38\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_39\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_4\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_40\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_41\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_42\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_43\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_44\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_45\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_46\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_47\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_48\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_49\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_5\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_50\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_51\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_52\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_53\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_54\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_55\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_56\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_57\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_6\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_7\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_8\ : STD_LOGIC;
  signal \n_0_t_type_reg[2]_i_9\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[0]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[10]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[10]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[10]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[10]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[10]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[11]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[11]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[11]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[11]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[11]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[12]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[12]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[12]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[12]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[12]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[13]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[13]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[13]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[13]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[13]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[14]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[14]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[14]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[14]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[14]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[15]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[15]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[15]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[15]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[15]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[16]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[16]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[16]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[16]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[16]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[17]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[17]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[17]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[17]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[17]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[18]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[18]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[18]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[18]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[18]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[18]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[19]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[19]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[19]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[19]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[19]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[19]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[1]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[1]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[1]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[1]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[1]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[1]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[20]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[20]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[20]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[20]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[20]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[20]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[21]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[21]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[21]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[21]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[21]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[21]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[22]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[22]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[22]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[22]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[22]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[22]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[23]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[23]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[23]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[23]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[23]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[23]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[24]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[24]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[24]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[24]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[24]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[24]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[25]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[25]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[25]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[25]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[25]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[25]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[26]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[26]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[26]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[26]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[26]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[26]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[27]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[27]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[27]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[27]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[27]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[27]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[28]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[28]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[28]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[28]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[28]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[28]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[29]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[29]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[29]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[29]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[29]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[29]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[2]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[2]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[2]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[30]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[30]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[30]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[30]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[30]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[30]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[31]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[31]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[31]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[31]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[31]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[32]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[32]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[32]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[32]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[32]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[33]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[33]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[33]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[33]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[33]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[34]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[34]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[34]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[34]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[34]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[35]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[35]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[35]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[35]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[35]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[36]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[36]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[36]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[36]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[36]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[37]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[37]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[37]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[37]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[37]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[38]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[38]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[38]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[38]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[38]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[38]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[39]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[39]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[39]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[39]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[39]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[39]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[3]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[3]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[3]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[40]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[40]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[40]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[40]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[40]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[40]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[41]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[41]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[41]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[41]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[41]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[41]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[41]_i_7\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[42]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[42]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[42]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[42]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[42]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[43]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[43]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[43]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[43]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[43]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[44]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[44]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[44]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[44]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[44]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[45]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[45]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[45]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[45]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[45]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[46]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[46]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[46]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[46]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[46]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[47]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[47]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[47]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[47]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[47]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[48]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[48]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[48]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[48]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[48]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[49]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[49]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[49]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[49]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[49]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[4]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[4]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[4]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[50]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[50]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[50]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[50]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[50]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[51]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[51]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[51]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[51]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[51]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[52]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[52]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[52]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[52]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[52]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[53]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[53]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[53]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[53]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[53]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[54]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[54]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[54]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[54]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[54]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[55]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[55]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[55]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[55]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[55]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[56]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[56]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[56]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[56]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[56]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[57]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[57]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[57]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[57]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[57]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[58]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[58]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[58]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[58]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[58]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[58]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[58]_i_7\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[59]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[59]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[59]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[59]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[5]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[5]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[5]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[60]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[60]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[60]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[60]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[61]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[61]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[61]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[61]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[62]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[62]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[62]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[62]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[63]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[63]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[63]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[63]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[64]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[64]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[64]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[64]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_10\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_11\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_12\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_13\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_14\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_15\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_16\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_17\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_18\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_4\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_5\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_6\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_7\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_8\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[65]_i_9\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[6]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[6]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[6]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[7]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[7]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[7]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[8]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[8]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[8]_i_3\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[9]_i_1\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[9]_i_2\ : STD_LOGIC;
  signal \n_0_tx_encoded_data[9]_i_3\ : STD_LOGIC;
  signal o0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal o4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \t_type_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tx_66_enc : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal tx_xgmii_ctrl_reg1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_xgmii_ctrl_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tx_xgmii_ctrl_reg2_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_xgmii_data_reg1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tx_xgmii_data_reg2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \block_field[4]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \block_field[7]_i_4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \t_type_reg[0]_i_12\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \t_type_reg[0]_i_5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \t_type_reg[0]_i_7\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \t_type_reg[1]_i_7\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \t_type_reg[2]_i_13\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \t_type_reg[2]_i_24\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tx_66_enc_out[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tx_66_enc_out[10]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tx_66_enc_out[11]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \tx_66_enc_out[12]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \tx_66_enc_out[13]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tx_66_enc_out[14]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tx_66_enc_out[15]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \tx_66_enc_out[16]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tx_66_enc_out[17]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tx_66_enc_out[18]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tx_66_enc_out[19]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tx_66_enc_out[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \tx_66_enc_out[20]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tx_66_enc_out[21]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \tx_66_enc_out[22]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \tx_66_enc_out[23]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \tx_66_enc_out[24]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \tx_66_enc_out[25]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \tx_66_enc_out[26]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \tx_66_enc_out[27]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \tx_66_enc_out[28]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \tx_66_enc_out[29]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \tx_66_enc_out[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tx_66_enc_out[30]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \tx_66_enc_out[31]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \tx_66_enc_out[32]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tx_66_enc_out[33]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \tx_66_enc_out[34]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tx_66_enc_out[35]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tx_66_enc_out[36]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \tx_66_enc_out[37]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \tx_66_enc_out[38]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \tx_66_enc_out[39]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \tx_66_enc_out[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tx_66_enc_out[40]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \tx_66_enc_out[41]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tx_66_enc_out[42]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tx_66_enc_out[43]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \tx_66_enc_out[44]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \tx_66_enc_out[45]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \tx_66_enc_out[46]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \tx_66_enc_out[47]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \tx_66_enc_out[48]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tx_66_enc_out[49]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \tx_66_enc_out[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tx_66_enc_out[50]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tx_66_enc_out[51]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tx_66_enc_out[52]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \tx_66_enc_out[53]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \tx_66_enc_out[54]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \tx_66_enc_out[55]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tx_66_enc_out[56]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tx_66_enc_out[57]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tx_66_enc_out[58]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tx_66_enc_out[59]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tx_66_enc_out[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tx_66_enc_out[60]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \tx_66_enc_out[61]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tx_66_enc_out[62]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tx_66_enc_out[63]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \tx_66_enc_out[64]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tx_66_enc_out[65]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \tx_66_enc_out[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tx_66_enc_out[7]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tx_66_enc_out[8]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \tx_66_enc_out[9]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tx_encoded_data[10]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \tx_encoded_data[11]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \tx_encoded_data[12]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tx_encoded_data[13]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tx_encoded_data[14]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tx_encoded_data[15]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tx_encoded_data[16]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \tx_encoded_data[17]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \tx_encoded_data[18]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tx_encoded_data[18]_i_4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \tx_encoded_data[19]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tx_encoded_data[19]_i_4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \tx_encoded_data[1]_i_6\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tx_encoded_data[20]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tx_encoded_data[20]_i_4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tx_encoded_data[21]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tx_encoded_data[21]_i_4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tx_encoded_data[22]_i_4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tx_encoded_data[23]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tx_encoded_data[23]_i_4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tx_encoded_data[24]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tx_encoded_data[25]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tx_encoded_data[26]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tx_encoded_data[26]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tx_encoded_data[27]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tx_encoded_data[27]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tx_encoded_data[28]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tx_encoded_data[28]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tx_encoded_data[29]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tx_encoded_data[29]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tx_encoded_data[30]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tx_encoded_data[30]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tx_encoded_data[31]_i_3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tx_encoded_data[32]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tx_encoded_data[33]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tx_encoded_data[42]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \tx_encoded_data[43]_i_4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tx_encoded_data[50]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \tx_encoded_data[51]_i_4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tx_encoded_data[52]_i_4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \tx_encoded_data[53]_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tx_encoded_data[54]_i_4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tx_encoded_data[55]_i_4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tx_encoded_data[56]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tx_encoded_data[57]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tx_encoded_data[60]_i_4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \tx_encoded_data[61]_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tx_encoded_data[62]_i_4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tx_encoded_data[63]_i_4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tx_encoded_data[64]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_10\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_11\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_12\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_13\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_17\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_18\ : label is "soft_lutpair125";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[0]\ : label is true;
  attribute keep : string;
  attribute keep of \tx_xgmii_ctrl_reg1_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[1]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg1_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[2]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg1_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[3]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg1_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[4]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg1_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[5]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg1_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[6]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg1_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[7]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg1_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[0]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg2_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[1]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg2_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[2]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg2_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[3]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg2_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[4]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg2_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[5]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg2_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[6]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg2_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[7]\ : label is true;
  attribute keep of \tx_xgmii_ctrl_reg2_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[0]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[10]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[11]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[12]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[13]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[14]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[15]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[16]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[16]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[17]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[17]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[18]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[18]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[19]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[19]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[1]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[20]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[20]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[21]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[21]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[22]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[22]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[23]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[23]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[24]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[24]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[25]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[25]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[26]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[26]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[27]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[27]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[28]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[28]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[29]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[29]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[2]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[30]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[30]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[31]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[31]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[32]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[32]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[33]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[33]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[34]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[34]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[35]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[35]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[36]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[36]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[37]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[37]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[38]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[38]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[39]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[39]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[3]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[40]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[40]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[41]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[41]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[42]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[42]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[43]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[43]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[44]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[44]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[45]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[45]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[46]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[46]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[47]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[47]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[48]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[48]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[49]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[49]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[4]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[50]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[50]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[51]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[51]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[52]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[52]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[53]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[53]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[54]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[54]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[55]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[55]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[56]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[56]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[57]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[57]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[58]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[58]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[59]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[59]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[5]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[60]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[60]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[61]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[61]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[62]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[62]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[63]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[63]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[6]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[7]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[8]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg1_reg[9]\ : label is true;
  attribute keep of \tx_xgmii_data_reg1_reg[9]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[0]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[10]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[11]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[12]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[13]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[14]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[15]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[16]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[16]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[17]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[17]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[18]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[18]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[19]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[19]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[1]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[20]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[20]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[21]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[21]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[22]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[22]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[23]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[23]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[24]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[24]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[25]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[25]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[26]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[26]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[27]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[27]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[28]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[28]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[29]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[29]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[2]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[30]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[30]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[31]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[31]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[32]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[32]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[33]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[33]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[34]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[34]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[35]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[35]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[36]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[36]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[37]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[37]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[38]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[38]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[39]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[39]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[3]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[40]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[40]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[41]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[41]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[42]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[42]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[43]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[43]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[44]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[44]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[45]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[45]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[46]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[46]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[47]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[47]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[48]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[48]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[49]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[49]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[4]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[50]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[50]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[51]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[51]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[52]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[52]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[53]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[53]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[54]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[54]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[55]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[55]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[56]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[56]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[57]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[57]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[58]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[58]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[59]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[59]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[5]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[60]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[60]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[61]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[61]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[62]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[62]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[63]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[63]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[6]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[7]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[8]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[9]\ : label is true;
  attribute keep of \tx_xgmii_data_reg2_reg[9]\ : label is "yes";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\block_field[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFEEE"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_4\,
      I1 => \n_0_t_type_reg[0]_i_2\,
      I2 => \n_0_block_field[0]_i_2\,
      I3 => tx_xgmii_ctrl_reg1(0),
      I4 => \n_0_block_field[0]_i_3\,
      I5 => \n_0_block_field[5]_i_2\,
      O => \n_0_block_field[0]_i_1\
    );
\block_field[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
    port map (
      I0 => \n_0_block_field[0]_i_4\,
      I1 => \n_0_t_type_reg[2]_i_25\,
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(1),
      I4 => tx_xgmii_ctrl_reg1(2),
      O => \n_0_block_field[0]_i_2\
    );
\block_field[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FBFBFBFBFBFBFB"
    )
    port map (
      I0 => \n_0_t_type_reg[1]_i_9\,
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => \n_0_t_type_reg[1]_i_8\,
      I3 => tx_xgmii_ctrl_reg1(2),
      I4 => \n_0_block_field[0]_i_5\,
      I5 => \n_0_block_field[1]_i_8\,
      O => \n_0_block_field[0]_i_3\
    );
\block_field[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A80011"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(1),
      I1 => \n_0_block_field[0]_i_6\,
      I2 => \n_0_block_field[3]_i_8\,
      I3 => tx_xgmii_ctrl_reg1(6),
      I4 => tx_xgmii_ctrl_reg1(2),
      I5 => tx_xgmii_ctrl_reg1(5),
      O => \n_0_block_field[0]_i_4\
    );
\block_field[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => tx_xgmii_ctrl_reg1(6),
      O => \n_0_block_field[0]_i_5\
    );
\block_field[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(34),
      I1 => tx_xgmii_data_reg1(33),
      I2 => tx_xgmii_data_reg1(32),
      I3 => \n_0_t_type_reg[1]_i_17\,
      I4 => tx_xgmii_data_reg1(35),
      O => \n_0_block_field[0]_i_6\
    );
\block_field[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAA8AA"
    )
    port map (
      I0 => \n_0_block_field[7]_i_2\,
      I1 => \n_0_block_field[3]_i_2\,
      I2 => \n_0_block_field[1]_i_2\,
      I3 => \n_0_block_field[1]_i_3\,
      I4 => \n_0_block_field[1]_i_4\,
      I5 => \n_0_block_field[1]_i_5\,
      O => \n_0_block_field[1]_i_1\
    );
\block_field[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \n_0_block_field[5]_i_8\,
      I1 => \n_0_block_field[5]_i_9\,
      I2 => \n_0_block_field[5]_i_10\,
      O => \n_0_block_field[1]_i_10\
    );
\block_field[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7EFFFF"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(1),
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => \n_0_t_type_reg[2]_i_27\,
      I4 => tx_xgmii_ctrl_reg1(0),
      O => \n_0_block_field[1]_i_11\
    );
\block_field[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
    port map (
      I0 => \n_0_block_field[2]_i_7\,
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => tx_xgmii_data_reg1(10),
      I3 => tx_xgmii_ctrl_reg1(1),
      I4 => \n_0_block_field[2]_i_11\,
      I5 => \n_0_block_field[5]_i_20\,
      O => \n_0_block_field[1]_i_12\
    );
\block_field[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440000000000"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_30\,
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(2),
      I4 => tx_xgmii_ctrl_reg1(0),
      I5 => \n_0_t_type_reg[2]_i_22\,
      O => \n_0_block_field[1]_i_2\
    );
\block_field[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C100"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => \n_0_t_type_reg[2]_i_30\,
      O => \n_0_block_field[1]_i_3\
    );
\block_field[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AAA8A8"
    )
    port map (
      I0 => \n_0_block_field[1]_i_6\,
      I1 => \n_0_block_field[1]_i_7\,
      I2 => tx_xgmii_ctrl_reg1(3),
      I3 => \n_0_t_type_reg[2]_i_8\,
      I4 => tx_xgmii_ctrl_reg1(4),
      I5 => \n_0_block_field[1]_i_8\,
      O => \n_0_block_field[1]_i_4\
    );
\block_field[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFFEFEEFFFF"
    )
    port map (
      I0 => \n_0_block_field[7]_i_6\,
      I1 => \n_0_block_field[1]_i_9\,
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(4),
      I4 => \n_0_block_field[7]_i_5\,
      I5 => \n_0_block_field[1]_i_10\,
      O => \n_0_block_field[1]_i_5\
    );
\block_field[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFF7FF"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(6),
      I1 => tx_xgmii_ctrl_reg1(7),
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => \n_0_block_field[7]_i_5\,
      I4 => tx_xgmii_ctrl_reg1(5),
      O => \n_0_block_field[1]_i_6\
    );
\block_field[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F4FFF5FFF4FF"
    )
    port map (
      I0 => \n_0_t_type_reg[1]_i_11\,
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => \n_0_block_field[1]_i_11\,
      I3 => \n_0_block_field[5]_i_14\,
      I4 => tx_xgmii_ctrl_reg1(4),
      I5 => \n_0_block_field[3]_i_8\,
      O => \n_0_block_field[1]_i_7\
    );
\block_field[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010100"
    )
    port map (
      I0 => \n_0_block_field[1]_i_12\,
      I1 => \n_0_t_type_reg[1]_i_6\,
      I2 => \n_0_t_type_reg[0]_i_9\,
      I3 => \n_0_block_field[5]_i_9\,
      I4 => \n_0_block_field[5]_i_8\,
      O => \n_0_block_field[1]_i_8\
    );
\block_field[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => tx_xgmii_ctrl_reg1(6),
      O => \n_0_block_field[1]_i_9\
    );
\block_field[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101011111111"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_2\,
      I1 => \n_0_t_type_reg[0]_i_3\,
      I2 => \n_0_block_field[2]_i_2\,
      I3 => \n_0_block_field[2]_i_3\,
      I4 => \n_0_block_field[2]_i_4\,
      I5 => \n_0_block_field[4]_i_4\,
      O => \n_0_block_field[2]_i_1\
    );
\block_field[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => tx_xgmii_data_reg1(9),
      I1 => tx_xgmii_data_reg1(10),
      I2 => tx_xgmii_data_reg1(13),
      I3 => tx_xgmii_data_reg1(8),
      O => \n_0_block_field[2]_i_10\
    );
\block_field[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
    port map (
      I0 => tx_xgmii_data_reg1(8),
      I1 => tx_xgmii_data_reg1(11),
      I2 => tx_xgmii_data_reg1(9),
      O => \n_0_block_field[2]_i_11\
    );
\block_field[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(14),
      I1 => tx_xgmii_data_reg1(15),
      I2 => tx_xgmii_data_reg1(12),
      I3 => tx_xgmii_data_reg1(11),
      O => \n_0_block_field[2]_i_12\
    );
\block_field[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF0000FBFFFBFF"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_29\,
      I1 => tx_xgmii_data_reg1(1),
      I2 => tx_xgmii_data_reg1(0),
      I3 => \n_0_t_type_reg[0]_i_22\,
      I4 => \n_0_t_type_reg[0]_i_31\,
      I5 => \n_0_t_type_reg[0]_i_30\,
      O => \n_0_block_field[2]_i_13\
    );
\block_field[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000202A2A0A2A2"
    )
    port map (
      I0 => \n_0_block_field[4]_i_3\,
      I1 => \n_0_block_field[3]_i_3\,
      I2 => \n_0_block_field[2]_i_5\,
      I3 => \n_0_block_field[5]_i_5\,
      I4 => \n_0_block_field[5]_i_3\,
      I5 => \n_0_block_field[2]_i_6\,
      O => \n_0_block_field[2]_i_2\
    );
\block_field[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_block_field[3]_i_9\,
      I1 => tx_xgmii_data_reg1(34),
      I2 => \n_0_t_type_reg[2]_i_27\,
      I3 => tx_xgmii_ctrl_reg1(2),
      I4 => tx_xgmii_ctrl_reg1(1),
      I5 => tx_xgmii_ctrl_reg1(3),
      O => \n_0_block_field[2]_i_3\
    );
\block_field[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_block_field[2]_i_7\,
      I1 => \n_0_block_field[2]_i_8\,
      I2 => \n_0_t_type_reg[0]_i_9\,
      I3 => \n_0_block_field[2]_i_9\,
      I4 => \n_0_t_type_reg[1]_i_6\,
      O => \n_0_block_field[2]_i_4\
    );
\block_field[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(5),
      I1 => \n_0_block_field[7]_i_5\,
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => tx_xgmii_ctrl_reg1(7),
      I4 => tx_xgmii_ctrl_reg1(6),
      O => \n_0_block_field[2]_i_5\
    );
\block_field[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_33\,
      I1 => \n_0_t_type_reg[2]_i_32\,
      I2 => \n_0_block_field[2]_i_9\,
      O => \n_0_block_field[2]_i_6\
    );
\block_field[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"147FFFFE947FFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg1(13),
      I1 => tx_xgmii_data_reg1(14),
      I2 => tx_xgmii_data_reg1(15),
      I3 => tx_xgmii_data_reg1(11),
      I4 => tx_xgmii_data_reg1(12),
      I5 => \n_0_block_field[2]_i_10\,
      O => \n_0_block_field[2]_i_7\
    );
\block_field[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F777F"
    )
    port map (
      I0 => tx_xgmii_data_reg1(10),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => \n_0_block_field[2]_i_11\,
      I3 => \n_0_block_field[2]_i_10\,
      I4 => \n_0_block_field[2]_i_12\,
      O => \n_0_block_field[2]_i_8\
    );
\block_field[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFDFFF"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_25\,
      I1 => \n_0_block_field[5]_i_23\,
      I2 => \n_0_block_field[2]_i_13\,
      I3 => \n_0_block_field[5]_i_21\,
      I4 => \n_0_block_field[5]_i_20\,
      I5 => \n_0_block_field[5]_i_9\,
      O => \n_0_block_field[2]_i_9\
    );
\block_field[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABA0000"
    )
    port map (
      I0 => \n_0_block_field[3]_i_2\,
      I1 => \n_0_block_field[3]_i_3\,
      I2 => \n_0_block_field[3]_i_4\,
      I3 => \n_0_block_field[3]_i_5\,
      I4 => \n_0_block_field[7]_i_2\,
      I5 => \n_0_t_type_reg[0]_i_4\,
      O => \n_0_block_field[3]_i_1\
    );
\block_field[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_ctrl_reg1(1),
      O => \n_0_block_field[3]_i_10\
    );
\block_field[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
    port map (
      I0 => tx_xgmii_data_reg1(37),
      I1 => tx_xgmii_data_reg1(38),
      I2 => tx_xgmii_data_reg1(39),
      O => \n_0_block_field[3]_i_11\
    );
\block_field[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_7\,
      I1 => \n_0_block_field[5]_i_17\,
      O => \n_0_block_field[3]_i_2\
    );
\block_field[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010100"
    )
    port map (
      I0 => \n_0_block_field[5]_i_11\,
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => \n_0_block_field[5]_i_10\,
      I3 => \n_0_block_field[5]_i_9\,
      I4 => \n_0_block_field[5]_i_8\,
      O => \n_0_block_field[3]_i_3\
    );
\block_field[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045555555"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_17\,
      I1 => \n_0_block_field[3]_i_6\,
      I2 => \n_0_block_field[3]_i_7\,
      I3 => \n_0_block_field[3]_i_8\,
      I4 => \n_0_t_type_reg[2]_i_8\,
      I5 => \n_0_t_type_reg[0]_i_12\,
      O => \n_0_block_field[3]_i_4\
    );
\block_field[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
    port map (
      I0 => \n_0_block_field[3]_i_9\,
      I1 => \n_0_block_field[3]_i_10\,
      I2 => \n_0_t_type_reg[2]_i_27\,
      I3 => tx_xgmii_data_reg1(34),
      I4 => \n_0_t_type_reg[2]_i_15\,
      I5 => \n_0_block_field[2]_i_4\,
      O => \n_0_block_field[3]_i_5\
    );
\block_field[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(5),
      I1 => tx_xgmii_ctrl_reg1(6),
      I2 => tx_xgmii_ctrl_reg1(7),
      I3 => tx_xgmii_ctrl_reg1(4),
      I4 => tx_xgmii_ctrl_reg1(0),
      O => \n_0_block_field[3]_i_6\
    );
\block_field[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(1),
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_ctrl_reg1(2),
      O => \n_0_block_field[3]_i_7\
    );
\block_field[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => \n_0_block_field[3]_i_11\,
      I1 => tx_xgmii_data_reg1(34),
      I2 => tx_xgmii_data_reg1(32),
      I3 => tx_xgmii_data_reg1(33),
      I4 => tx_xgmii_data_reg1(35),
      I5 => tx_xgmii_data_reg1(36),
      O => \n_0_block_field[3]_i_8\
    );
\block_field[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(4),
      I1 => tx_xgmii_ctrl_reg1(0),
      I2 => tx_xgmii_data_reg1(35),
      I3 => tx_xgmii_data_reg1(32),
      I4 => tx_xgmii_data_reg1(33),
      I5 => \n_0_t_type_reg[1]_i_17\,
      O => \n_0_block_field[3]_i_9\
    );
\block_field[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D0FF"
    )
    port map (
      I0 => \n_0_block_field[1]_i_5\,
      I1 => \n_0_block_field[4]_i_2\,
      I2 => \n_0_block_field[4]_i_3\,
      I3 => \n_0_block_field[4]_i_4\,
      I4 => \n_0_t_type_reg[0]_i_4\,
      I5 => \n_0_t_type_reg[0]_i_3\,
      O => \n_0_block_field[4]_i_1\
    );
\block_field[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF007F"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_23\,
      I1 => \n_0_t_type_reg[0]_i_24\,
      I2 => \n_0_t_type_reg[0]_i_25\,
      I3 => \n_0_block_field[5]_i_9\,
      I4 => \n_0_t_type_reg[2]_i_40\,
      I5 => \n_0_t_type_reg[2]_i_33\,
      O => \n_0_block_field[4]_i_10\
    );
\block_field[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_30\,
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(2),
      O => \n_0_block_field[4]_i_11\
    );
\block_field[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => tx_xgmii_data_reg1(32),
      I1 => tx_xgmii_data_reg1(33),
      I2 => tx_xgmii_data_reg1(34),
      O => \n_0_block_field[4]_i_12\
    );
\block_field[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDFF0000BDFFBDFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(43),
      I1 => tx_xgmii_data_reg1(41),
      I2 => tx_xgmii_data_reg1(40),
      I3 => \n_0_block_field[4]_i_15\,
      I4 => \n_0_t_type_reg[0]_i_35\,
      I5 => \n_0_t_type_reg[0]_i_36\,
      O => \n_0_block_field[4]_i_13\
    );
\block_field[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBFAFFBABBBABB"
    )
    port map (
      I0 => \n_0_block_field[4]_i_16\,
      I1 => \n_0_block_field[4]_i_17\,
      I2 => \n_0_t_type_reg[0]_i_31\,
      I3 => \n_0_t_type_reg[0]_i_30\,
      I4 => \n_0_block_field[4]_i_18\,
      I5 => \n_0_block_field[4]_i_19\,
      O => \n_0_block_field[4]_i_14\
    );
\block_field[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"608080A1"
    )
    port map (
      I0 => tx_xgmii_data_reg1(43),
      I1 => tx_xgmii_data_reg1(45),
      I2 => tx_xgmii_data_reg1(44),
      I3 => tx_xgmii_data_reg1(47),
      I4 => tx_xgmii_data_reg1(46),
      O => \n_0_block_field[4]_i_15\
    );
\block_field[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(34),
      I1 => tx_xgmii_ctrl_reg1(4),
      O => \n_0_block_field[4]_i_16\
    );
\block_field[4]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
    port map (
      I0 => tx_xgmii_data_reg1(35),
      I1 => tx_xgmii_data_reg1(33),
      I2 => tx_xgmii_data_reg1(32),
      O => \n_0_block_field[4]_i_17\
    );
\block_field[4]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6D000000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(38),
      I1 => tx_xgmii_data_reg1(37),
      I2 => tx_xgmii_data_reg1(39),
      I3 => tx_xgmii_data_reg1(35),
      I4 => tx_xgmii_data_reg1(36),
      O => \n_0_block_field[4]_i_18\
    );
\block_field[4]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFE"
    )
    port map (
      I0 => tx_xgmii_data_reg1(36),
      I1 => tx_xgmii_data_reg1(37),
      I2 => tx_xgmii_data_reg1(39),
      I3 => tx_xgmii_data_reg1(38),
      I4 => tx_xgmii_data_reg1(35),
      O => \n_0_block_field[4]_i_19\
    );
\block_field[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA02AAAAAA0A"
    )
    port map (
      I0 => \n_0_block_field[1]_i_6\,
      I1 => \n_0_block_field[2]_i_4\,
      I2 => \n_0_t_type_reg[2]_i_15\,
      I3 => \n_0_block_field[4]_i_5\,
      I4 => \n_0_block_field[4]_i_6\,
      I5 => \n_0_block_field[3]_i_8\,
      O => \n_0_block_field[4]_i_2\
    );
\block_field[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_13\,
      I1 => \n_0_block_field[4]_i_7\,
      I2 => \n_0_block_field[4]_i_8\,
      I3 => \n_0_block_field[4]_i_9\,
      I4 => \n_0_block_field[4]_i_10\,
      O => \n_0_block_field[4]_i_3\
    );
\block_field[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040444"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_17\,
      I1 => \n_0_block_field[4]_i_11\,
      I2 => \n_0_t_type_reg[0]_i_13\,
      I3 => \n_0_t_type_reg[0]_i_14\,
      I4 => \n_0_t_type_reg[0]_i_7\,
      I5 => \n_0_t_type_reg[0]_i_8\,
      O => \n_0_block_field[4]_i_4\
    );
\block_field[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400040400040"
    )
    port map (
      I0 => tx_xgmii_data_reg1(34),
      I1 => tx_xgmii_data_reg1(33),
      I2 => tx_xgmii_data_reg1(32),
      I3 => tx_xgmii_data_reg1(35),
      I4 => \n_0_t_type_reg[1]_i_17\,
      I5 => tx_xgmii_ctrl_reg1(1),
      O => \n_0_block_field[4]_i_5\
    );
\block_field[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F7F7FF"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => \n_0_t_type_reg[2]_i_27\,
      I3 => tx_xgmii_ctrl_reg1(1),
      I4 => \n_0_block_field[4]_i_12\,
      I5 => \n_0_block_field[3]_i_10\,
      O => \n_0_block_field[4]_i_6\
    );
\block_field[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_block_field[4]_i_13\,
      I1 => \n_0_t_type_reg[0]_i_27\,
      O => \n_0_block_field[4]_i_7\
    );
\block_field[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45555555"
    )
    port map (
      I0 => \n_0_block_field[5]_i_9\,
      I1 => \n_0_block_field[5]_i_20\,
      I2 => \n_0_block_field[5]_i_21\,
      I3 => \n_0_t_type_reg[0]_i_24\,
      I4 => \n_0_t_type_reg[0]_i_25\,
      I5 => \n_0_block_field[4]_i_14\,
      O => \n_0_block_field[4]_i_8\
    );
\block_field[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_8\,
      I1 => \n_0_t_type_reg[2]_i_30\,
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => tx_xgmii_ctrl_reg1(1),
      I5 => tx_xgmii_ctrl_reg1(0),
      O => \n_0_block_field[4]_i_9\
    );
\block_field[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEFEFE"
    )
    port map (
      I0 => \n_0_block_field[5]_i_2\,
      I1 => \n_0_block_field[7]_i_3\,
      I2 => \n_0_block_field[5]_i_3\,
      I3 => \n_0_block_field[5]_i_4\,
      I4 => \n_0_block_field[5]_i_5\,
      I5 => \n_0_block_field[5]_i_6\,
      O => \n_0_block_field[5]_i_1\
    );
\block_field[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_33\,
      I1 => tx_xgmii_data_reg1(49),
      I2 => tx_xgmii_data_reg1(51),
      I3 => tx_xgmii_data_reg1(48),
      I4 => tx_xgmii_data_reg1(50),
      I5 => \n_0_block_field[5]_i_26\,
      O => \n_0_block_field[5]_i_10\
    );
\block_field[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(6),
      I1 => tx_xgmii_ctrl_reg1(7),
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => \n_0_block_field[5]_i_27\,
      I4 => tx_xgmii_ctrl_reg1(1),
      I5 => tx_xgmii_ctrl_reg1(0),
      O => \n_0_block_field[5]_i_11\
    );
\block_field[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \n_0_block_field[2]_i_7\,
      I1 => \n_0_block_field[2]_i_8\,
      I2 => \n_0_block_field[2]_i_9\,
      I3 => tx_xgmii_ctrl_reg1(1),
      I4 => \n_0_block_field[5]_i_28\,
      O => \n_0_block_field[5]_i_12\
    );
\block_field[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_data_reg1(35),
      I3 => tx_xgmii_data_reg1(32),
      I4 => tx_xgmii_data_reg1(33),
      I5 => \n_0_block_field[5]_i_29\,
      O => \n_0_block_field[5]_i_13\
    );
\block_field[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_26\,
      I1 => tx_xgmii_data_reg1(5),
      I2 => tx_xgmii_data_reg1(4),
      I3 => tx_xgmii_data_reg1(6),
      I4 => tx_xgmii_ctrl_reg1(4),
      O => \n_0_block_field[5]_i_14\
    );
\block_field[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0200000"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_14\,
      I1 => tx_xgmii_ctrl_reg1(0),
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => tx_xgmii_ctrl_reg1(1),
      I4 => tx_xgmii_ctrl_reg1(3),
      I5 => \n_0_t_type_reg[2]_i_30\,
      O => \n_0_block_field[5]_i_15\
    );
\block_field[5]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C400"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => \n_0_t_type_reg[2]_i_30\,
      O => \n_0_block_field[5]_i_16\
    );
\block_field[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA02AAAAAAAA"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_17\,
      I1 => \n_0_block_field[5]_i_8\,
      I2 => \n_0_block_field[5]_i_9\,
      I3 => \n_0_t_type_reg[2]_i_33\,
      I4 => \n_0_block_field[4]_i_8\,
      I5 => \n_0_block_field[5]_i_30\,
      O => \n_0_block_field[5]_i_17\
    );
\block_field[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(57),
      I1 => tx_xgmii_data_reg1(59),
      I2 => tx_xgmii_ctrl_reg1(7),
      I3 => tx_xgmii_ctrl_reg1(4),
      I4 => tx_xgmii_data_reg1(58),
      I5 => tx_xgmii_data_reg1(56),
      O => \n_0_block_field[5]_i_18\
    );
\block_field[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(60),
      I1 => tx_xgmii_data_reg1(61),
      I2 => tx_xgmii_data_reg1(62),
      I3 => tx_xgmii_data_reg1(63),
      O => \n_0_block_field[5]_i_19\
    );
\block_field[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAFE"
    )
    port map (
      I0 => \n_0_block_field[5]_i_7\,
      I1 => \n_0_block_field[5]_i_8\,
      I2 => \n_0_block_field[5]_i_9\,
      I3 => \n_0_block_field[5]_i_10\,
      I4 => tx_xgmii_ctrl_reg1(5),
      I5 => \n_0_block_field[5]_i_11\,
      O => \n_0_block_field[5]_i_2\
    );
\block_field[5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(8),
      I1 => tx_xgmii_data_reg1(13),
      I2 => tx_xgmii_data_reg1(10),
      I3 => tx_xgmii_data_reg1(9),
      I4 => \n_0_block_field[2]_i_12\,
      O => \n_0_block_field[5]_i_20\
    );
\block_field[5]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(19),
      I1 => tx_xgmii_data_reg1(20),
      I2 => tx_xgmii_data_reg1(23),
      I3 => tx_xgmii_data_reg1(22),
      I4 => \n_0_t_type_reg[0]_i_19\,
      O => \n_0_block_field[5]_i_21\
    );
\block_field[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(32),
      I1 => tx_xgmii_data_reg1(38),
      I2 => tx_xgmii_data_reg1(34),
      I3 => tx_xgmii_data_reg1(33),
      I4 => \n_0_t_type_reg[2]_i_48\,
      I5 => \n_0_block_field[5]_i_31\,
      O => \n_0_block_field[5]_i_22\
    );
\block_field[5]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(48),
      I1 => tx_xgmii_data_reg1(53),
      I2 => tx_xgmii_data_reg1(50),
      I3 => tx_xgmii_data_reg1(49),
      I4 => \n_0_t_type_reg[0]_i_33\,
      O => \n_0_block_field[5]_i_23\
    );
\block_field[5]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => tx_xgmii_data_reg1(5),
      I1 => tx_xgmii_data_reg1(4),
      I2 => tx_xgmii_data_reg1(0),
      I3 => tx_xgmii_data_reg1(1),
      O => \n_0_block_field[5]_i_24\
    );
\block_field[5]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(3),
      O => \n_0_block_field[5]_i_25\
    );
\block_field[5]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(52),
      I1 => tx_xgmii_data_reg1(53),
      I2 => tx_xgmii_data_reg1(55),
      I3 => tx_xgmii_data_reg1(54),
      O => \n_0_block_field[5]_i_26\
    );
\block_field[5]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(3),
      O => \n_0_block_field[5]_i_27\
    );
\block_field[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555551555555"
    )
    port map (
      I0 => \n_0_block_field[3]_i_8\,
      I1 => tx_xgmii_data_reg1(35),
      I2 => \n_0_t_type_reg[1]_i_17\,
      I3 => tx_xgmii_data_reg1(32),
      I4 => tx_xgmii_data_reg1(33),
      I5 => tx_xgmii_data_reg1(34),
      O => \n_0_block_field[5]_i_28\
    );
\block_field[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(37),
      I1 => tx_xgmii_data_reg1(38),
      I2 => tx_xgmii_data_reg1(36),
      I3 => tx_xgmii_data_reg1(34),
      I4 => tx_xgmii_data_reg1(39),
      I5 => tx_xgmii_ctrl_reg1(1),
      O => \n_0_block_field[5]_i_29\
    );
\block_field[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_ctrl_reg1(6),
      I3 => tx_xgmii_ctrl_reg1(7),
      O => \n_0_block_field[5]_i_3\
    );
\block_field[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \n_0_block_field[4]_i_13\,
      I1 => \n_0_block_field[5]_i_32\,
      I2 => \n_0_block_field[5]_i_33\,
      I3 => \n_0_block_field[5]_i_34\,
      I4 => tx_xgmii_data_reg1(28),
      I5 => tx_xgmii_data_reg1(29),
      O => \n_0_block_field[5]_i_30\
    );
\block_field[5]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(35),
      I1 => tx_xgmii_data_reg1(36),
      O => \n_0_block_field[5]_i_31\
    );
\block_field[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFBF00BFFF"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_33\,
      I1 => tx_xgmii_data_reg1(50),
      I2 => tx_xgmii_data_reg1(53),
      I3 => tx_xgmii_data_reg1(49),
      I4 => tx_xgmii_data_reg1(51),
      I5 => tx_xgmii_data_reg1(48),
      O => \n_0_block_field[5]_i_32\
    );
\block_field[5]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"147FFFFE947FFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg1(53),
      I1 => tx_xgmii_data_reg1(54),
      I2 => tx_xgmii_data_reg1(55),
      I3 => tx_xgmii_data_reg1(51),
      I4 => tx_xgmii_data_reg1(52),
      I5 => \n_0_t_type_reg[0]_i_34\,
      O => \n_0_block_field[5]_i_33\
    );
\block_field[5]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(42),
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_data_reg1(50),
      I3 => tx_xgmii_ctrl_reg1(6),
      I4 => \n_0_block_field[5]_i_35\,
      O => \n_0_block_field[5]_i_34\
    );
\block_field[5]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(30),
      I1 => tx_xgmii_data_reg1(27),
      I2 => tx_xgmii_data_reg1(31),
      I3 => tx_xgmii_data_reg1(25),
      I4 => tx_xgmii_data_reg1(24),
      I5 => tx_xgmii_data_reg1(26),
      O => \n_0_block_field[5]_i_35\
    );
\block_field[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(4),
      I1 => \n_0_block_field[5]_i_12\,
      I2 => \n_0_t_type_reg[1]_i_6\,
      I3 => \n_0_t_type_reg[1]_i_7\,
      I4 => \n_0_block_field[5]_i_13\,
      I5 => \n_0_t_type_reg[2]_i_8\,
      O => \n_0_block_field[5]_i_4\
    );
\block_field[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => \n_0_block_field[5]_i_14\,
      O => \n_0_block_field[5]_i_5\
    );
\block_field[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE02FFFF"
    )
    port map (
      I0 => \n_0_block_field[5]_i_15\,
      I1 => \n_0_t_type_reg[0]_i_7\,
      I2 => \n_0_t_type_reg[0]_i_8\,
      I3 => \n_0_block_field[5]_i_16\,
      I4 => \n_0_block_field[7]_i_2\,
      I5 => \n_0_block_field[5]_i_17\,
      O => \n_0_block_field[5]_i_6\
    );
\block_field[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_block_field[5]_i_18\,
      I1 => \n_0_block_field[7]_i_5\,
      I2 => \n_0_block_field[5]_i_19\,
      I3 => tx_xgmii_ctrl_reg1(6),
      I4 => tx_xgmii_ctrl_reg1(5),
      O => \n_0_block_field[5]_i_7\
    );
\block_field[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_block_field[5]_i_20\,
      I1 => \n_0_block_field[5]_i_21\,
      I2 => \n_0_block_field[5]_i_22\,
      I3 => \n_0_t_type_reg[1]_i_14\,
      I4 => \n_0_block_field[5]_i_23\,
      I5 => \n_0_t_type_reg[0]_i_25\,
      O => \n_0_block_field[5]_i_8\
    );
\block_field[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFFF"
    )
    port map (
      I0 => \n_0_block_field[5]_i_24\,
      I1 => \n_0_t_type_reg[0]_i_22\,
      I2 => \n_0_t_type_reg[2]_i_30\,
      I3 => \n_0_block_field[5]_i_25\,
      I4 => tx_xgmii_ctrl_reg1(0),
      O => \n_0_block_field[5]_i_9\
    );
\block_field[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
    port map (
      I0 => \n_0_block_field[7]_i_4\,
      I1 => \n_0_block_field[6]_i_2\,
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => tx_xgmii_ctrl_reg1(1),
      I5 => tx_xgmii_ctrl_reg1(0),
      O => \n_0_block_field[6]_i_1\
    );
\block_field[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFD00FF00FD00"
    )
    port map (
      I0 => \n_0_block_field[5]_i_14\,
      I1 => tx_xgmii_ctrl_reg1(7),
      I2 => tx_xgmii_ctrl_reg1(6),
      I3 => \n_0_block_field[6]_i_3\,
      I4 => tx_xgmii_ctrl_reg1(5),
      I5 => \n_0_t_type_reg[2]_i_25\,
      O => \n_0_block_field[6]_i_2\
    );
\block_field[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFFEFEFFFFFFFFF"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => \n_0_block_field[5]_i_28\,
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => tx_xgmii_ctrl_reg1(5),
      I4 => tx_xgmii_ctrl_reg1(6),
      I5 => \n_0_t_type_reg[2]_i_8\,
      O => \n_0_block_field[6]_i_3\
    );
\block_field[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => \n_0_block_field[7]_i_2\,
      I1 => \n_0_t_type_reg[0]_i_2\,
      I2 => \n_0_t_type_reg[0]_i_4\,
      I3 => \n_0_block_field[7]_i_3\,
      I4 => \n_0_block_field[7]_i_4\,
      O => \n_0_block_field[7]_i_1\
    );
\block_field[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555545555"
    )
    port map (
      I0 => I1,
      I1 => tx_xgmii_ctrl_reg1(7),
      I2 => tx_xgmii_ctrl_reg1(6),
      I3 => tx_xgmii_ctrl_reg1(5),
      I4 => \n_0_block_field[7]_i_5\,
      I5 => tx_xgmii_ctrl_reg1(4),
      O => \n_0_block_field[7]_i_2\
    );
\block_field[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_7\,
      I1 => \n_0_t_type_reg[0]_i_8\,
      I2 => \n_0_t_type_reg[0]_i_14\,
      I3 => \n_0_t_type_reg[0]_i_13\,
      I4 => \n_0_t_type_reg[2]_i_20\,
      O => \n_0_block_field[7]_i_3\
    );
\block_field[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_12\,
      I1 => \n_0_block_field[5]_i_2\,
      I2 => \n_0_block_field[7]_i_6\,
      O => \n_0_block_field[7]_i_4\
    );
\block_field[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(3),
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(0),
      O => \n_0_block_field[7]_i_5\
    );
\block_field[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_18\,
      I1 => \n_0_t_type_reg[2]_i_33\,
      I2 => \n_0_block_field[2]_i_9\,
      I3 => \n_0_t_type_reg[2]_i_34\,
      I4 => tx_xgmii_ctrl_reg1(5),
      I5 => tx_xgmii_data_reg1(42),
      O => \n_0_block_field[7]_i_6\
    );
\block_field_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_block_field[0]_i_1\,
      Q => \n_0_block_field_reg[0]\,
      S => I1
    );
\block_field_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_block_field[1]_i_1\,
      Q => \n_0_block_field_reg[1]\,
      R => \<const0>\
    );
\block_field_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_block_field[2]_i_1\,
      Q => \n_0_block_field_reg[2]\,
      S => I1
    );
\block_field_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_block_field[3]_i_1\,
      Q => \n_0_block_field_reg[3]\,
      R => \<const0>\
    );
\block_field_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_block_field[4]_i_1\,
      Q => \n_0_block_field_reg[4]\,
      S => I1
    );
\block_field_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_block_field[5]_i_1\,
      Q => \n_0_block_field_reg[5]\,
      R => \<const0>\
    );
\block_field_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_block_field[6]_i_1\,
      Q => \n_0_block_field_reg[6]\,
      S => I1
    );
\block_field_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_block_field[7]_i_1\,
      Q => \n_0_block_field_reg[7]\,
      R => \<const0>\
    );
\c0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020B"
    )
    port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => tx_xgmii_data_reg2(7),
      I2 => \n_0_o0[3]_i_2\,
      I3 => tx_xgmii_data_reg2(6),
      O => \n_0_c0[0]_i_1\
    );
\c0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7C7FFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => tx_xgmii_data_reg2(7),
      I2 => tx_xgmii_data_reg2(5),
      I3 => tx_xgmii_data_reg2(6),
      I4 => tx_xgmii_data_reg2(3),
      I5 => \n_0_c0[4]_i_2\,
      O => \n_0_c0[1]_i_1\
    );
\c0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFBFFFFFFFFFFFA"
    )
    port map (
      I0 => \n_0_c0[4]_i_2\,
      I1 => tx_xgmii_data_reg2(3),
      I2 => tx_xgmii_data_reg2(7),
      I3 => tx_xgmii_data_reg2(6),
      I4 => tx_xgmii_data_reg2(5),
      I5 => tx_xgmii_data_reg2(4),
      O => \n_0_c0[2]_i_1\
    );
\c0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFCFCFFFFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => \n_0_c0[4]_i_2\,
      I2 => tx_xgmii_data_reg2(3),
      I3 => tx_xgmii_data_reg2(6),
      I4 => tx_xgmii_data_reg2(7),
      I5 => tx_xgmii_data_reg2(5),
      O => \n_0_c0[3]_i_1\
    );
\c0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF99FFEEFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(7),
      I1 => tx_xgmii_data_reg2(5),
      I2 => tx_xgmii_data_reg2(4),
      I3 => tx_xgmii_data_reg2(3),
      I4 => tx_xgmii_data_reg2(6),
      I5 => \n_0_c0[4]_i_2\,
      O => \n_0_c0[4]_i_1\
    );
\c0[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7DFF7FF"
    )
    port map (
      I0 => tx_xgmii_data_reg2(2),
      I1 => tx_xgmii_data_reg2(1),
      I2 => tx_xgmii_data_reg2(3),
      I3 => tx_xgmii_data_reg2(0),
      I4 => tx_xgmii_data_reg2(4),
      O => \n_0_c0[4]_i_2\
    );
\c0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080000F"
    )
    port map (
      I0 => \n_0_c0[6]_i_3\,
      I1 => tx_xgmii_data_reg2(2),
      I2 => tx_xgmii_data_reg2(7),
      I3 => \n_0_o0[3]_i_2\,
      I4 => tx_xgmii_data_reg2(6),
      O => \n_0_c0[5]_i_1\
    );
\c0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F900"
    )
    port map (
      I0 => tx_xgmii_data_reg2(6),
      I1 => tx_xgmii_data_reg2(7),
      I2 => tx_xgmii_data_reg2(5),
      I3 => tx_xgmii_ctrl_reg2(0),
      I4 => \n_0_o0[3]_i_2\,
      O => \n_0_c0[6]_i_1\
    );
\c0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000008F80F000"
    )
    port map (
      I0 => \n_0_c0[6]_i_3\,
      I1 => tx_xgmii_data_reg2(2),
      I2 => tx_xgmii_data_reg2(7),
      I3 => tx_xgmii_data_reg2(5),
      I4 => tx_xgmii_data_reg2(6),
      I5 => \n_0_o0[3]_i_2\,
      O => \n_0_c0[6]_i_2\
    );
\c0[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800200"
    )
    port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => tx_xgmii_data_reg2(1),
      I2 => tx_xgmii_data_reg2(0),
      I3 => tx_xgmii_data_reg2(3),
      I4 => tx_xgmii_data_reg2(5),
      O => \n_0_c0[6]_i_3\
    );
\c0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c0[6]_i_1\,
      D => \n_0_c0[0]_i_1\,
      Q => c0(0),
      R => \<const0>\
    );
\c0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c0[6]_i_1\,
      D => \n_0_c0[1]_i_1\,
      Q => c0(1),
      R => \<const0>\
    );
\c0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c0[6]_i_1\,
      D => \n_0_c0[2]_i_1\,
      Q => c0(2),
      R => \<const0>\
    );
\c0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c0[6]_i_1\,
      D => \n_0_c0[3]_i_1\,
      Q => c0(3),
      R => \<const0>\
    );
\c0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c0[6]_i_1\,
      D => \n_0_c0[4]_i_1\,
      Q => c0(4),
      R => \<const0>\
    );
\c0_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c0[6]_i_1\,
      D => \n_0_c0[5]_i_1\,
      Q => c0(5),
      R => \<const0>\
    );
\c0_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c0[6]_i_1\,
      D => \n_0_c0[6]_i_2\,
      Q => c0(6),
      R => \<const0>\
    );
\c1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088C"
    )
    port map (
      I0 => tx_xgmii_data_reg2(13),
      I1 => \n_0_c1[6]_i_3\,
      I2 => tx_xgmii_data_reg2(15),
      I3 => tx_xgmii_data_reg2(14),
      O => \n_0_c1[0]_i_1\
    );
\c1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB7FFFFFFFFF4"
    )
    port map (
      I0 => tx_xgmii_data_reg2(11),
      I1 => tx_xgmii_data_reg2(12),
      I2 => tx_xgmii_data_reg2(14),
      I3 => tx_xgmii_data_reg2(15),
      I4 => \n_0_c1[4]_i_2\,
      I5 => tx_xgmii_data_reg2(13),
      O => \n_0_c1[1]_i_1\
    );
\c1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFF7F7A"
    )
    port map (
      I0 => tx_xgmii_data_reg2(13),
      I1 => tx_xgmii_data_reg2(11),
      I2 => tx_xgmii_data_reg2(12),
      I3 => tx_xgmii_data_reg2(14),
      I4 => tx_xgmii_data_reg2(15),
      I5 => \n_0_c1[4]_i_2\,
      O => \n_0_c1[2]_i_1\
    );
\c1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFFFFFCFFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(12),
      I1 => \n_0_c1[4]_i_2\,
      I2 => tx_xgmii_data_reg2(11),
      I3 => tx_xgmii_data_reg2(14),
      I4 => tx_xgmii_data_reg2(13),
      I5 => tx_xgmii_data_reg2(15),
      O => \n_0_c1[3]_i_1\
    );
\c1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFF66FE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(14),
      I1 => tx_xgmii_data_reg2(15),
      I2 => tx_xgmii_data_reg2(12),
      I3 => tx_xgmii_data_reg2(11),
      I4 => tx_xgmii_data_reg2(13),
      I5 => \n_0_c1[4]_i_2\,
      O => \n_0_c1[4]_i_1\
    );
\c1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7F7FFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg2(9),
      I1 => tx_xgmii_data_reg2(8),
      I2 => tx_xgmii_data_reg2(11),
      I3 => tx_xgmii_data_reg2(12),
      I4 => tx_xgmii_data_reg2(10),
      O => \n_0_c1[4]_i_2\
    );
\c1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
    port map (
      I0 => \n_0_c1[6]_i_2\,
      I1 => \n_0_c1[6]_i_3\,
      I2 => tx_xgmii_data_reg2(15),
      I3 => tx_xgmii_data_reg2(14),
      O => \n_0_c1[5]_i_1\
    );
\c1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACC0A000"
    )
    port map (
      I0 => \n_0_c1[6]_i_2\,
      I1 => \n_0_c1[6]_i_3\,
      I2 => tx_xgmii_data_reg2(15),
      I3 => tx_xgmii_data_reg2(14),
      I4 => tx_xgmii_data_reg2(13),
      O => \n_0_c1[6]_i_1\
    );
\c1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000004000000000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(13),
      I1 => tx_xgmii_data_reg2(11),
      I2 => tx_xgmii_data_reg2(10),
      I3 => tx_xgmii_data_reg2(8),
      I4 => tx_xgmii_data_reg2(9),
      I5 => tx_xgmii_data_reg2(12),
      O => \n_0_c1[6]_i_2\
    );
\c1[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(11),
      I1 => tx_xgmii_data_reg2(10),
      I2 => tx_xgmii_data_reg2(8),
      I3 => tx_xgmii_data_reg2(9),
      I4 => tx_xgmii_data_reg2(12),
      O => \n_0_c1[6]_i_3\
    );
\c1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \n_0_c1[0]_i_1\,
      Q => c1(0),
      R => \<const0>\
    );
\c1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \n_0_c1[1]_i_1\,
      Q => c1(1),
      R => \<const0>\
    );
\c1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \n_0_c1[2]_i_1\,
      Q => c1(2),
      R => \<const0>\
    );
\c1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \n_0_c1[3]_i_1\,
      Q => c1(3),
      R => \<const0>\
    );
\c1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \n_0_c1[4]_i_1\,
      Q => c1(4),
      R => \<const0>\
    );
\c1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \n_0_c1[5]_i_1\,
      Q => c1(5),
      R => \<const0>\
    );
\c1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \n_0_c1[6]_i_1\,
      Q => c1(6),
      R => \<const0>\
    );
\c2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088C"
    )
    port map (
      I0 => tx_xgmii_data_reg2(21),
      I1 => \n_0_c2[6]_i_3\,
      I2 => tx_xgmii_data_reg2(23),
      I3 => tx_xgmii_data_reg2(22),
      O => \n_0_c2[0]_i_1\
    );
\c2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB7FFFFFFFFF4"
    )
    port map (
      I0 => tx_xgmii_data_reg2(19),
      I1 => tx_xgmii_data_reg2(20),
      I2 => tx_xgmii_data_reg2(22),
      I3 => tx_xgmii_data_reg2(23),
      I4 => \n_0_c2[4]_i_2\,
      I5 => tx_xgmii_data_reg2(21),
      O => \n_0_c2[1]_i_1\
    );
\c2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFF7F7A"
    )
    port map (
      I0 => tx_xgmii_data_reg2(21),
      I1 => tx_xgmii_data_reg2(19),
      I2 => tx_xgmii_data_reg2(20),
      I3 => tx_xgmii_data_reg2(22),
      I4 => tx_xgmii_data_reg2(23),
      I5 => \n_0_c2[4]_i_2\,
      O => \n_0_c2[2]_i_1\
    );
\c2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFFFFFCFFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(20),
      I1 => \n_0_c2[4]_i_2\,
      I2 => tx_xgmii_data_reg2(19),
      I3 => tx_xgmii_data_reg2(22),
      I4 => tx_xgmii_data_reg2(21),
      I5 => tx_xgmii_data_reg2(23),
      O => \n_0_c2[3]_i_1\
    );
\c2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFF66FE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(22),
      I1 => tx_xgmii_data_reg2(23),
      I2 => tx_xgmii_data_reg2(20),
      I3 => tx_xgmii_data_reg2(19),
      I4 => tx_xgmii_data_reg2(21),
      I5 => \n_0_c2[4]_i_2\,
      O => \n_0_c2[4]_i_1\
    );
\c2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7F7FFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg2(17),
      I1 => tx_xgmii_data_reg2(16),
      I2 => tx_xgmii_data_reg2(19),
      I3 => tx_xgmii_data_reg2(20),
      I4 => tx_xgmii_data_reg2(18),
      O => \n_0_c2[4]_i_2\
    );
\c2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
    port map (
      I0 => \n_0_c2[6]_i_2\,
      I1 => \n_0_c2[6]_i_3\,
      I2 => tx_xgmii_data_reg2(23),
      I3 => tx_xgmii_data_reg2(22),
      O => \n_0_c2[5]_i_1\
    );
\c2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACC0A000"
    )
    port map (
      I0 => \n_0_c2[6]_i_2\,
      I1 => \n_0_c2[6]_i_3\,
      I2 => tx_xgmii_data_reg2(23),
      I3 => tx_xgmii_data_reg2(22),
      I4 => tx_xgmii_data_reg2(21),
      O => \n_0_c2[6]_i_1\
    );
\c2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000004000000000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(21),
      I1 => tx_xgmii_data_reg2(19),
      I2 => tx_xgmii_data_reg2(18),
      I3 => tx_xgmii_data_reg2(16),
      I4 => tx_xgmii_data_reg2(17),
      I5 => tx_xgmii_data_reg2(20),
      O => \n_0_c2[6]_i_2\
    );
\c2[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(19),
      I1 => tx_xgmii_data_reg2(18),
      I2 => tx_xgmii_data_reg2(16),
      I3 => tx_xgmii_data_reg2(17),
      I4 => tx_xgmii_data_reg2(20),
      O => \n_0_c2[6]_i_3\
    );
\c2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \n_0_c2[0]_i_1\,
      Q => c2(0),
      R => \<const0>\
    );
\c2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \n_0_c2[1]_i_1\,
      Q => c2(1),
      R => \<const0>\
    );
\c2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \n_0_c2[2]_i_1\,
      Q => c2(2),
      R => \<const0>\
    );
\c2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \n_0_c2[3]_i_1\,
      Q => c2(3),
      R => \<const0>\
    );
\c2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \n_0_c2[4]_i_1\,
      Q => c2(4),
      R => \<const0>\
    );
\c2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \n_0_c2[5]_i_1\,
      Q => c2(5),
      R => \<const0>\
    );
\c2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \n_0_c2[6]_i_1\,
      Q => c2(6),
      R => \<const0>\
    );
\c3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088C"
    )
    port map (
      I0 => tx_xgmii_data_reg2(29),
      I1 => \n_0_c3[6]_i_3\,
      I2 => tx_xgmii_data_reg2(31),
      I3 => tx_xgmii_data_reg2(30),
      O => \n_0_c3[0]_i_1\
    );
\c3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB7FFFFFFFFF4"
    )
    port map (
      I0 => tx_xgmii_data_reg2(27),
      I1 => tx_xgmii_data_reg2(28),
      I2 => tx_xgmii_data_reg2(30),
      I3 => tx_xgmii_data_reg2(31),
      I4 => \n_0_c3[4]_i_2\,
      I5 => tx_xgmii_data_reg2(29),
      O => \n_0_c3[1]_i_1\
    );
\c3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFF7F7A"
    )
    port map (
      I0 => tx_xgmii_data_reg2(29),
      I1 => tx_xgmii_data_reg2(27),
      I2 => tx_xgmii_data_reg2(28),
      I3 => tx_xgmii_data_reg2(30),
      I4 => tx_xgmii_data_reg2(31),
      I5 => \n_0_c3[4]_i_2\,
      O => \n_0_c3[2]_i_1\
    );
\c3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFFFFFCFFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(28),
      I1 => \n_0_c3[4]_i_2\,
      I2 => tx_xgmii_data_reg2(27),
      I3 => tx_xgmii_data_reg2(30),
      I4 => tx_xgmii_data_reg2(29),
      I5 => tx_xgmii_data_reg2(31),
      O => \n_0_c3[3]_i_1\
    );
\c3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFF66FE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(30),
      I1 => tx_xgmii_data_reg2(31),
      I2 => tx_xgmii_data_reg2(28),
      I3 => tx_xgmii_data_reg2(27),
      I4 => tx_xgmii_data_reg2(29),
      I5 => \n_0_c3[4]_i_2\,
      O => \n_0_c3[4]_i_1\
    );
\c3[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7F7FFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg2(25),
      I1 => tx_xgmii_data_reg2(24),
      I2 => tx_xgmii_data_reg2(27),
      I3 => tx_xgmii_data_reg2(28),
      I4 => tx_xgmii_data_reg2(26),
      O => \n_0_c3[4]_i_2\
    );
\c3[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
    port map (
      I0 => \n_0_c3[6]_i_2\,
      I1 => \n_0_c3[6]_i_3\,
      I2 => tx_xgmii_data_reg2(31),
      I3 => tx_xgmii_data_reg2(30),
      O => \n_0_c3[5]_i_1\
    );
\c3[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACC0A000"
    )
    port map (
      I0 => \n_0_c3[6]_i_2\,
      I1 => \n_0_c3[6]_i_3\,
      I2 => tx_xgmii_data_reg2(31),
      I3 => tx_xgmii_data_reg2(30),
      I4 => tx_xgmii_data_reg2(29),
      O => \n_0_c3[6]_i_1\
    );
\c3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000004000000000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(29),
      I1 => tx_xgmii_data_reg2(27),
      I2 => tx_xgmii_data_reg2(26),
      I3 => tx_xgmii_data_reg2(24),
      I4 => tx_xgmii_data_reg2(25),
      I5 => tx_xgmii_data_reg2(28),
      O => \n_0_c3[6]_i_2\
    );
\c3[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(27),
      I1 => tx_xgmii_data_reg2(26),
      I2 => tx_xgmii_data_reg2(24),
      I3 => tx_xgmii_data_reg2(25),
      I4 => tx_xgmii_data_reg2(28),
      O => \n_0_c3[6]_i_3\
    );
\c3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \n_0_c3[0]_i_1\,
      Q => c3(0),
      R => \<const0>\
    );
\c3_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \n_0_c3[1]_i_1\,
      Q => c3(1),
      R => \<const0>\
    );
\c3_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \n_0_c3[2]_i_1\,
      Q => c3(2),
      R => \<const0>\
    );
\c3_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \n_0_c3[3]_i_1\,
      Q => c3(3),
      R => \<const0>\
    );
\c3_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \n_0_c3[4]_i_1\,
      Q => c3(4),
      R => \<const0>\
    );
\c3_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \n_0_c3[5]_i_1\,
      Q => c3(5),
      R => \<const0>\
    );
\c3_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \n_0_c3[6]_i_1\,
      Q => c3(6),
      R => \<const0>\
    );
\c4[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020B"
    )
    port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => tx_xgmii_data_reg2(39),
      I2 => \n_0_c4[6]_i_3\,
      I3 => tx_xgmii_data_reg2(38),
      O => \n_0_c4[0]_i_1\
    );
\c4[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7C7FFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => tx_xgmii_data_reg2(39),
      I2 => tx_xgmii_data_reg2(37),
      I3 => tx_xgmii_data_reg2(38),
      I4 => tx_xgmii_data_reg2(35),
      I5 => \n_0_c4[4]_i_2\,
      O => \n_0_c4[1]_i_1\
    );
\c4[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFBFFFFFFFFFFFA"
    )
    port map (
      I0 => \n_0_c4[4]_i_2\,
      I1 => tx_xgmii_data_reg2(35),
      I2 => tx_xgmii_data_reg2(39),
      I3 => tx_xgmii_data_reg2(38),
      I4 => tx_xgmii_data_reg2(37),
      I5 => tx_xgmii_data_reg2(36),
      O => \n_0_c4[2]_i_1\
    );
\c4[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFCFCFFFFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => \n_0_c4[4]_i_2\,
      I2 => tx_xgmii_data_reg2(35),
      I3 => tx_xgmii_data_reg2(38),
      I4 => tx_xgmii_data_reg2(39),
      I5 => tx_xgmii_data_reg2(37),
      O => \n_0_c4[3]_i_1\
    );
\c4[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF99FFEEFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(39),
      I1 => tx_xgmii_data_reg2(37),
      I2 => tx_xgmii_data_reg2(36),
      I3 => tx_xgmii_data_reg2(35),
      I4 => tx_xgmii_data_reg2(38),
      I5 => \n_0_c4[4]_i_2\,
      O => \n_0_c4[4]_i_1\
    );
\c4[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7DFF7FF"
    )
    port map (
      I0 => tx_xgmii_data_reg2(34),
      I1 => tx_xgmii_data_reg2(33),
      I2 => tx_xgmii_data_reg2(35),
      I3 => tx_xgmii_data_reg2(32),
      I4 => tx_xgmii_data_reg2(36),
      O => \n_0_c4[4]_i_2\
    );
\c4[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080000F"
    )
    port map (
      I0 => \n_0_c4[6]_i_4\,
      I1 => tx_xgmii_data_reg2(34),
      I2 => tx_xgmii_data_reg2(39),
      I3 => \n_0_c4[6]_i_3\,
      I4 => tx_xgmii_data_reg2(38),
      O => \n_0_c4[5]_i_1\
    );
\c4[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F900"
    )
    port map (
      I0 => tx_xgmii_data_reg2(38),
      I1 => tx_xgmii_data_reg2(39),
      I2 => tx_xgmii_data_reg2(37),
      I3 => tx_xgmii_ctrl_reg2(4),
      I4 => \n_0_c4[6]_i_3\,
      O => \n_0_c4[6]_i_1\
    );
\c4[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000008F80F000"
    )
    port map (
      I0 => \n_0_c4[6]_i_4\,
      I1 => tx_xgmii_data_reg2(34),
      I2 => tx_xgmii_data_reg2(39),
      I3 => tx_xgmii_data_reg2(37),
      I4 => tx_xgmii_data_reg2(38),
      I5 => \n_0_c4[6]_i_3\,
      O => \n_0_c4[6]_i_2\
    );
\c4[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg2(35),
      I1 => tx_xgmii_data_reg2(34),
      I2 => tx_xgmii_data_reg2(32),
      I3 => tx_xgmii_data_reg2(33),
      I4 => tx_xgmii_data_reg2(36),
      O => \n_0_c4[6]_i_3\
    );
\c4[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800200"
    )
    port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => tx_xgmii_data_reg2(33),
      I2 => tx_xgmii_data_reg2(32),
      I3 => tx_xgmii_data_reg2(35),
      I4 => tx_xgmii_data_reg2(37),
      O => \n_0_c4[6]_i_4\
    );
\c4_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c4[6]_i_1\,
      D => \n_0_c4[0]_i_1\,
      Q => c4(0),
      R => \<const0>\
    );
\c4_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c4[6]_i_1\,
      D => \n_0_c4[1]_i_1\,
      Q => c4(1),
      R => \<const0>\
    );
\c4_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c4[6]_i_1\,
      D => \n_0_c4[2]_i_1\,
      Q => c4(2),
      R => \<const0>\
    );
\c4_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c4[6]_i_1\,
      D => \n_0_c4[3]_i_1\,
      Q => c4(3),
      R => \<const0>\
    );
\c4_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c4[6]_i_1\,
      D => \n_0_c4[4]_i_1\,
      Q => c4(4),
      R => \<const0>\
    );
\c4_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c4[6]_i_1\,
      D => \n_0_c4[5]_i_1\,
      Q => c4(5),
      R => \<const0>\
    );
\c4_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_c4[6]_i_1\,
      D => \n_0_c4[6]_i_2\,
      Q => c4(6),
      R => \<const0>\
    );
\c5[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088C"
    )
    port map (
      I0 => tx_xgmii_data_reg2(45),
      I1 => \n_0_c5[6]_i_3\,
      I2 => tx_xgmii_data_reg2(47),
      I3 => tx_xgmii_data_reg2(46),
      O => \n_0_c5[0]_i_1\
    );
\c5[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB7FFFFFFFFF4"
    )
    port map (
      I0 => tx_xgmii_data_reg2(43),
      I1 => tx_xgmii_data_reg2(44),
      I2 => tx_xgmii_data_reg2(46),
      I3 => tx_xgmii_data_reg2(47),
      I4 => \n_0_c5[4]_i_2\,
      I5 => tx_xgmii_data_reg2(45),
      O => \n_0_c5[1]_i_1\
    );
\c5[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFF7F7A"
    )
    port map (
      I0 => tx_xgmii_data_reg2(45),
      I1 => tx_xgmii_data_reg2(43),
      I2 => tx_xgmii_data_reg2(44),
      I3 => tx_xgmii_data_reg2(46),
      I4 => tx_xgmii_data_reg2(47),
      I5 => \n_0_c5[4]_i_2\,
      O => \n_0_c5[2]_i_1\
    );
\c5[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFFFFFCFFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(44),
      I1 => \n_0_c5[4]_i_2\,
      I2 => tx_xgmii_data_reg2(43),
      I3 => tx_xgmii_data_reg2(46),
      I4 => tx_xgmii_data_reg2(45),
      I5 => tx_xgmii_data_reg2(47),
      O => \n_0_c5[3]_i_1\
    );
\c5[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFF66FE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(46),
      I1 => tx_xgmii_data_reg2(47),
      I2 => tx_xgmii_data_reg2(44),
      I3 => tx_xgmii_data_reg2(43),
      I4 => tx_xgmii_data_reg2(45),
      I5 => \n_0_c5[4]_i_2\,
      O => \n_0_c5[4]_i_1\
    );
\c5[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7F7FFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg2(41),
      I1 => tx_xgmii_data_reg2(40),
      I2 => tx_xgmii_data_reg2(43),
      I3 => tx_xgmii_data_reg2(44),
      I4 => tx_xgmii_data_reg2(42),
      O => \n_0_c5[4]_i_2\
    );
\c5[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
    port map (
      I0 => \n_0_c5[6]_i_2\,
      I1 => \n_0_c5[6]_i_3\,
      I2 => tx_xgmii_data_reg2(47),
      I3 => tx_xgmii_data_reg2(46),
      O => \n_0_c5[5]_i_1\
    );
\c5[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACC0A000"
    )
    port map (
      I0 => \n_0_c5[6]_i_2\,
      I1 => \n_0_c5[6]_i_3\,
      I2 => tx_xgmii_data_reg2(47),
      I3 => tx_xgmii_data_reg2(46),
      I4 => tx_xgmii_data_reg2(45),
      O => \n_0_c5[6]_i_1\
    );
\c5[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000004000000000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(45),
      I1 => tx_xgmii_data_reg2(43),
      I2 => tx_xgmii_data_reg2(42),
      I3 => tx_xgmii_data_reg2(40),
      I4 => tx_xgmii_data_reg2(41),
      I5 => tx_xgmii_data_reg2(44),
      O => \n_0_c5[6]_i_2\
    );
\c5[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(43),
      I1 => tx_xgmii_data_reg2(42),
      I2 => tx_xgmii_data_reg2(40),
      I3 => tx_xgmii_data_reg2(41),
      I4 => tx_xgmii_data_reg2(44),
      O => \n_0_c5[6]_i_3\
    );
\c5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \n_0_c5[0]_i_1\,
      Q => c5(0),
      R => \<const0>\
    );
\c5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \n_0_c5[1]_i_1\,
      Q => c5(1),
      R => \<const0>\
    );
\c5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \n_0_c5[2]_i_1\,
      Q => c5(2),
      R => \<const0>\
    );
\c5_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \n_0_c5[3]_i_1\,
      Q => c5(3),
      R => \<const0>\
    );
\c5_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \n_0_c5[4]_i_1\,
      Q => c5(4),
      R => \<const0>\
    );
\c5_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \n_0_c5[5]_i_1\,
      Q => c5(5),
      R => \<const0>\
    );
\c5_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \n_0_c5[6]_i_1\,
      Q => c5(6),
      R => \<const0>\
    );
\c6[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088C"
    )
    port map (
      I0 => tx_xgmii_data_reg2(53),
      I1 => \n_0_c6[6]_i_3\,
      I2 => tx_xgmii_data_reg2(55),
      I3 => tx_xgmii_data_reg2(54),
      O => \n_0_c6[0]_i_1\
    );
\c6[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB7FFFFFFFFF4"
    )
    port map (
      I0 => tx_xgmii_data_reg2(51),
      I1 => tx_xgmii_data_reg2(52),
      I2 => tx_xgmii_data_reg2(54),
      I3 => tx_xgmii_data_reg2(55),
      I4 => \n_0_c6[4]_i_2\,
      I5 => tx_xgmii_data_reg2(53),
      O => \n_0_c6[1]_i_1\
    );
\c6[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFF7F7A"
    )
    port map (
      I0 => tx_xgmii_data_reg2(53),
      I1 => tx_xgmii_data_reg2(51),
      I2 => tx_xgmii_data_reg2(52),
      I3 => tx_xgmii_data_reg2(54),
      I4 => tx_xgmii_data_reg2(55),
      I5 => \n_0_c6[4]_i_2\,
      O => \n_0_c6[2]_i_1\
    );
\c6[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFFFFFCFFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(52),
      I1 => \n_0_c6[4]_i_2\,
      I2 => tx_xgmii_data_reg2(51),
      I3 => tx_xgmii_data_reg2(54),
      I4 => tx_xgmii_data_reg2(53),
      I5 => tx_xgmii_data_reg2(55),
      O => \n_0_c6[3]_i_1\
    );
\c6[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFF66FE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(54),
      I1 => tx_xgmii_data_reg2(55),
      I2 => tx_xgmii_data_reg2(52),
      I3 => tx_xgmii_data_reg2(51),
      I4 => tx_xgmii_data_reg2(53),
      I5 => \n_0_c6[4]_i_2\,
      O => \n_0_c6[4]_i_1\
    );
\c6[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7F7FFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg2(49),
      I1 => tx_xgmii_data_reg2(48),
      I2 => tx_xgmii_data_reg2(51),
      I3 => tx_xgmii_data_reg2(52),
      I4 => tx_xgmii_data_reg2(50),
      O => \n_0_c6[4]_i_2\
    );
\c6[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
    port map (
      I0 => \n_0_c6[6]_i_2\,
      I1 => \n_0_c6[6]_i_3\,
      I2 => tx_xgmii_data_reg2(55),
      I3 => tx_xgmii_data_reg2(54),
      O => \n_0_c6[5]_i_1\
    );
\c6[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACC0A000"
    )
    port map (
      I0 => \n_0_c6[6]_i_2\,
      I1 => \n_0_c6[6]_i_3\,
      I2 => tx_xgmii_data_reg2(55),
      I3 => tx_xgmii_data_reg2(54),
      I4 => tx_xgmii_data_reg2(53),
      O => \n_0_c6[6]_i_1\
    );
\c6[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000004000000000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(53),
      I1 => tx_xgmii_data_reg2(51),
      I2 => tx_xgmii_data_reg2(50),
      I3 => tx_xgmii_data_reg2(48),
      I4 => tx_xgmii_data_reg2(49),
      I5 => tx_xgmii_data_reg2(52),
      O => \n_0_c6[6]_i_2\
    );
\c6[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(51),
      I1 => tx_xgmii_data_reg2(50),
      I2 => tx_xgmii_data_reg2(48),
      I3 => tx_xgmii_data_reg2(49),
      I4 => tx_xgmii_data_reg2(52),
      O => \n_0_c6[6]_i_3\
    );
\c6_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \n_0_c6[0]_i_1\,
      Q => c6(0),
      R => \<const0>\
    );
\c6_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \n_0_c6[1]_i_1\,
      Q => c6(1),
      R => \<const0>\
    );
\c6_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \n_0_c6[2]_i_1\,
      Q => c6(2),
      R => \<const0>\
    );
\c6_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \n_0_c6[3]_i_1\,
      Q => c6(3),
      R => \<const0>\
    );
\c6_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \n_0_c6[4]_i_1\,
      Q => c6(4),
      R => \<const0>\
    );
\c6_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \n_0_c6[5]_i_1\,
      Q => c6(5),
      R => \<const0>\
    );
\c6_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \n_0_c6[6]_i_1\,
      Q => c6(6),
      R => \<const0>\
    );
\c7[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088C"
    )
    port map (
      I0 => tx_xgmii_data_reg2(61),
      I1 => \n_0_c7[6]_i_3\,
      I2 => tx_xgmii_data_reg2(63),
      I3 => tx_xgmii_data_reg2(62),
      O => \n_0_c7[0]_i_1\
    );
\c7[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB7FFFFFFFFF4"
    )
    port map (
      I0 => tx_xgmii_data_reg2(59),
      I1 => tx_xgmii_data_reg2(60),
      I2 => tx_xgmii_data_reg2(62),
      I3 => tx_xgmii_data_reg2(63),
      I4 => \n_0_c7[4]_i_2\,
      I5 => tx_xgmii_data_reg2(61),
      O => \n_0_c7[1]_i_1\
    );
\c7[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFF7F7A"
    )
    port map (
      I0 => tx_xgmii_data_reg2(61),
      I1 => tx_xgmii_data_reg2(59),
      I2 => tx_xgmii_data_reg2(60),
      I3 => tx_xgmii_data_reg2(62),
      I4 => tx_xgmii_data_reg2(63),
      I5 => \n_0_c7[4]_i_2\,
      O => \n_0_c7[2]_i_1\
    );
\c7[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFFFFFCFFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(60),
      I1 => \n_0_c7[4]_i_2\,
      I2 => tx_xgmii_data_reg2(59),
      I3 => tx_xgmii_data_reg2(62),
      I4 => tx_xgmii_data_reg2(61),
      I5 => tx_xgmii_data_reg2(63),
      O => \n_0_c7[3]_i_1\
    );
\c7[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFF66FE"
    )
    port map (
      I0 => tx_xgmii_data_reg2(62),
      I1 => tx_xgmii_data_reg2(63),
      I2 => tx_xgmii_data_reg2(60),
      I3 => tx_xgmii_data_reg2(59),
      I4 => tx_xgmii_data_reg2(61),
      I5 => \n_0_c7[4]_i_2\,
      O => \n_0_c7[4]_i_1\
    );
\c7[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7F7FFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg2(57),
      I1 => tx_xgmii_data_reg2(56),
      I2 => tx_xgmii_data_reg2(59),
      I3 => tx_xgmii_data_reg2(60),
      I4 => tx_xgmii_data_reg2(58),
      O => \n_0_c7[4]_i_2\
    );
\c7[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
    port map (
      I0 => \n_0_c7[6]_i_2\,
      I1 => \n_0_c7[6]_i_3\,
      I2 => tx_xgmii_data_reg2(63),
      I3 => tx_xgmii_data_reg2(62),
      O => \n_0_c7[5]_i_1\
    );
\c7[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACC0A000"
    )
    port map (
      I0 => \n_0_c7[6]_i_2\,
      I1 => \n_0_c7[6]_i_3\,
      I2 => tx_xgmii_data_reg2(63),
      I3 => tx_xgmii_data_reg2(62),
      I4 => tx_xgmii_data_reg2(61),
      O => \n_0_c7[6]_i_1\
    );
\c7[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000004000000000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(61),
      I1 => tx_xgmii_data_reg2(59),
      I2 => tx_xgmii_data_reg2(58),
      I3 => tx_xgmii_data_reg2(56),
      I4 => tx_xgmii_data_reg2(57),
      I5 => tx_xgmii_data_reg2(60),
      O => \n_0_c7[6]_i_2\
    );
\c7[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => tx_xgmii_data_reg2(59),
      I1 => tx_xgmii_data_reg2(58),
      I2 => tx_xgmii_data_reg2(56),
      I3 => tx_xgmii_data_reg2(57),
      I4 => tx_xgmii_data_reg2(60),
      O => \n_0_c7[6]_i_3\
    );
\c7_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \n_0_c7[0]_i_1\,
      Q => c7(0),
      R => \<const0>\
    );
\c7_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \n_0_c7[1]_i_1\,
      Q => c7(1),
      R => \<const0>\
    );
\c7_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \n_0_c7[2]_i_1\,
      Q => c7(2),
      R => \<const0>\
    );
\c7_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \n_0_c7[3]_i_1\,
      Q => c7(3),
      R => \<const0>\
    );
\c7_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \n_0_c7[4]_i_1\,
      Q => c7(4),
      R => \<const0>\
    );
\c7_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \n_0_c7[5]_i_1\,
      Q => c7(5),
      R => \<const0>\
    );
\c7_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \n_0_c7[6]_i_1\,
      Q => c7(6),
      R => \<const0>\
    );
\d0[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg2(0),
      O => \n_0_d0[7]_i_1\
    );
\d0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d0[7]_i_1\,
      D => tx_xgmii_data_reg2(0),
      Q => d0(0),
      R => \<const0>\
    );
\d0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d0[7]_i_1\,
      D => tx_xgmii_data_reg2(1),
      Q => d0(1),
      R => \<const0>\
    );
\d0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d0[7]_i_1\,
      D => tx_xgmii_data_reg2(2),
      Q => d0(2),
      R => \<const0>\
    );
\d0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d0[7]_i_1\,
      D => tx_xgmii_data_reg2(3),
      Q => d0(3),
      R => \<const0>\
    );
\d0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d0[7]_i_1\,
      D => tx_xgmii_data_reg2(4),
      Q => d0(4),
      R => \<const0>\
    );
\d0_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d0[7]_i_1\,
      D => tx_xgmii_data_reg2(5),
      Q => d0(5),
      R => \<const0>\
    );
\d0_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d0[7]_i_1\,
      D => tx_xgmii_data_reg2(6),
      Q => d0(6),
      R => \<const0>\
    );
\d0_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d0[7]_i_1\,
      D => tx_xgmii_data_reg2(7),
      Q => d0(7),
      R => \<const0>\
    );
\d1[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg2(1),
      O => \n_0_d1[7]_i_1\
    );
\d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d1[7]_i_1\,
      D => tx_xgmii_data_reg2(8),
      Q => d1(0),
      R => \<const0>\
    );
\d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d1[7]_i_1\,
      D => tx_xgmii_data_reg2(9),
      Q => d1(1),
      R => \<const0>\
    );
\d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d1[7]_i_1\,
      D => tx_xgmii_data_reg2(10),
      Q => d1(2),
      R => \<const0>\
    );
\d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d1[7]_i_1\,
      D => tx_xgmii_data_reg2(11),
      Q => d1(3),
      R => \<const0>\
    );
\d1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d1[7]_i_1\,
      D => tx_xgmii_data_reg2(12),
      Q => d1(4),
      R => \<const0>\
    );
\d1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d1[7]_i_1\,
      D => tx_xgmii_data_reg2(13),
      Q => d1(5),
      R => \<const0>\
    );
\d1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d1[7]_i_1\,
      D => tx_xgmii_data_reg2(14),
      Q => d1(6),
      R => \<const0>\
    );
\d1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d1[7]_i_1\,
      D => tx_xgmii_data_reg2(15),
      Q => d1(7),
      R => \<const0>\
    );
\d2[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg2(2),
      O => \n_0_d2[7]_i_1\
    );
\d2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d2[7]_i_1\,
      D => tx_xgmii_data_reg2(16),
      Q => d2(0),
      R => \<const0>\
    );
\d2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d2[7]_i_1\,
      D => tx_xgmii_data_reg2(17),
      Q => d2(1),
      R => \<const0>\
    );
\d2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d2[7]_i_1\,
      D => tx_xgmii_data_reg2(18),
      Q => d2(2),
      R => \<const0>\
    );
\d2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d2[7]_i_1\,
      D => tx_xgmii_data_reg2(19),
      Q => d2(3),
      R => \<const0>\
    );
\d2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d2[7]_i_1\,
      D => tx_xgmii_data_reg2(20),
      Q => d2(4),
      R => \<const0>\
    );
\d2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d2[7]_i_1\,
      D => tx_xgmii_data_reg2(21),
      Q => d2(5),
      R => \<const0>\
    );
\d2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d2[7]_i_1\,
      D => tx_xgmii_data_reg2(22),
      Q => d2(6),
      R => \<const0>\
    );
\d2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d2[7]_i_1\,
      D => tx_xgmii_data_reg2(23),
      Q => d2(7),
      R => \<const0>\
    );
\d3[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg2(3),
      O => \n_0_d3[7]_i_1\
    );
\d3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d3[7]_i_1\,
      D => tx_xgmii_data_reg2(24),
      Q => d3(0),
      R => \<const0>\
    );
\d3_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d3[7]_i_1\,
      D => tx_xgmii_data_reg2(25),
      Q => d3(1),
      R => \<const0>\
    );
\d3_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d3[7]_i_1\,
      D => tx_xgmii_data_reg2(26),
      Q => d3(2),
      R => \<const0>\
    );
\d3_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d3[7]_i_1\,
      D => tx_xgmii_data_reg2(27),
      Q => d3(3),
      R => \<const0>\
    );
\d3_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d3[7]_i_1\,
      D => tx_xgmii_data_reg2(28),
      Q => d3(4),
      R => \<const0>\
    );
\d3_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d3[7]_i_1\,
      D => tx_xgmii_data_reg2(29),
      Q => d3(5),
      R => \<const0>\
    );
\d3_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d3[7]_i_1\,
      D => tx_xgmii_data_reg2(30),
      Q => d3(6),
      R => \<const0>\
    );
\d3_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d3[7]_i_1\,
      D => tx_xgmii_data_reg2(31),
      Q => d3(7),
      R => \<const0>\
    );
\d4[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg2(4),
      O => \n_0_d4[7]_i_1\
    );
\d4_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d4[7]_i_1\,
      D => tx_xgmii_data_reg2(32),
      Q => d4(0),
      R => \<const0>\
    );
\d4_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d4[7]_i_1\,
      D => tx_xgmii_data_reg2(33),
      Q => d4(1),
      R => \<const0>\
    );
\d4_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d4[7]_i_1\,
      D => tx_xgmii_data_reg2(34),
      Q => d4(2),
      R => \<const0>\
    );
\d4_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d4[7]_i_1\,
      D => tx_xgmii_data_reg2(35),
      Q => d4(3),
      R => \<const0>\
    );
\d4_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d4[7]_i_1\,
      D => tx_xgmii_data_reg2(36),
      Q => d4(4),
      R => \<const0>\
    );
\d4_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d4[7]_i_1\,
      D => tx_xgmii_data_reg2(37),
      Q => d4(5),
      R => \<const0>\
    );
\d4_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d4[7]_i_1\,
      D => tx_xgmii_data_reg2(38),
      Q => d4(6),
      R => \<const0>\
    );
\d4_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \n_0_d4[7]_i_1\,
      D => tx_xgmii_data_reg2(39),
      Q => d4(7),
      R => \<const0>\
    );
\d5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => tx_xgmii_data_reg2(40),
      Q => d5(0),
      R => \<const0>\
    );
\d5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => tx_xgmii_data_reg2(41),
      Q => d5(1),
      R => \<const0>\
    );
\d5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => tx_xgmii_data_reg2(42),
      Q => d5(2),
      R => \<const0>\
    );
\d5_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => tx_xgmii_data_reg2(43),
      Q => d5(3),
      R => \<const0>\
    );
\d5_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => tx_xgmii_data_reg2(44),
      Q => d5(4),
      R => \<const0>\
    );
\d5_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => tx_xgmii_data_reg2(45),
      Q => d5(5),
      R => \<const0>\
    );
\d5_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => tx_xgmii_data_reg2(46),
      Q => d5(6),
      R => \<const0>\
    );
\d5_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => E(0),
      D => tx_xgmii_data_reg2(47),
      Q => d5(7),
      R => \<const0>\
    );
\d6_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I4(0),
      D => tx_xgmii_data_reg2(48),
      Q => d6(0),
      R => \<const0>\
    );
\d6_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I4(0),
      D => tx_xgmii_data_reg2(49),
      Q => d6(1),
      R => \<const0>\
    );
\d6_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I4(0),
      D => tx_xgmii_data_reg2(50),
      Q => d6(2),
      R => \<const0>\
    );
\d6_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I4(0),
      D => tx_xgmii_data_reg2(51),
      Q => d6(3),
      R => \<const0>\
    );
\d6_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I4(0),
      D => tx_xgmii_data_reg2(52),
      Q => d6(4),
      R => \<const0>\
    );
\d6_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I4(0),
      D => tx_xgmii_data_reg2(53),
      Q => d6(5),
      R => \<const0>\
    );
\d6_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I4(0),
      D => tx_xgmii_data_reg2(54),
      Q => d6(6),
      R => \<const0>\
    );
\d6_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I4(0),
      D => tx_xgmii_data_reg2(55),
      Q => d6(7),
      R => \<const0>\
    );
\d7_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I5(0),
      D => tx_xgmii_data_reg2(56),
      Q => d7(0),
      R => \<const0>\
    );
\d7_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I5(0),
      D => tx_xgmii_data_reg2(57),
      Q => d7(1),
      R => \<const0>\
    );
\d7_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I5(0),
      D => tx_xgmii_data_reg2(58),
      Q => d7(2),
      R => \<const0>\
    );
\d7_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I5(0),
      D => tx_xgmii_data_reg2(59),
      Q => d7(3),
      R => \<const0>\
    );
\d7_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I5(0),
      D => tx_xgmii_data_reg2(60),
      Q => d7(4),
      R => \<const0>\
    );
\d7_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I5(0),
      D => tx_xgmii_data_reg2(61),
      Q => d7(5),
      R => \<const0>\
    );
\d7_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I5(0),
      D => tx_xgmii_data_reg2(62),
      Q => d7(6),
      R => \<const0>\
    );
\d7_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => I5(0),
      D => tx_xgmii_data_reg2(63),
      Q => d7(7),
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg2(7),
      O => D(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg2(6),
      O => D(1)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg2(5),
      O => D(0)
    );
\o0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAABAAAAA"
    )
    port map (
      I0 => o0(0),
      I1 => \n_0_o0[3]_i_2\,
      I2 => tx_xgmii_data_reg2(6),
      I3 => tx_xgmii_data_reg2(5),
      I4 => tx_xgmii_ctrl_reg2(0),
      I5 => tx_xgmii_data_reg2(7),
      O => \n_0_o0[0]_i_1\
    );
\o0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAABAAAAA"
    )
    port map (
      I0 => o0(1),
      I1 => \n_0_o0[3]_i_2\,
      I2 => tx_xgmii_data_reg2(6),
      I3 => tx_xgmii_data_reg2(5),
      I4 => tx_xgmii_ctrl_reg2(0),
      I5 => tx_xgmii_data_reg2(7),
      O => \n_0_o0[1]_i_1\
    );
\o0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAABAAAAA"
    )
    port map (
      I0 => o0(2),
      I1 => \n_0_o0[3]_i_2\,
      I2 => tx_xgmii_data_reg2(6),
      I3 => tx_xgmii_data_reg2(5),
      I4 => tx_xgmii_ctrl_reg2(0),
      I5 => tx_xgmii_data_reg2(7),
      O => \n_0_o0[2]_i_1\
    );
\o0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAABAAAAA"
    )
    port map (
      I0 => o0(3),
      I1 => \n_0_o0[3]_i_2\,
      I2 => tx_xgmii_data_reg2(6),
      I3 => tx_xgmii_data_reg2(5),
      I4 => tx_xgmii_ctrl_reg2(0),
      I5 => tx_xgmii_data_reg2(7),
      O => \n_0_o0[3]_i_1\
    );
\o0[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg2(3),
      I1 => tx_xgmii_data_reg2(2),
      I2 => tx_xgmii_data_reg2(0),
      I3 => tx_xgmii_data_reg2(1),
      I4 => tx_xgmii_data_reg2(4),
      O => \n_0_o0[3]_i_2\
    );
\o0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_o0[0]_i_1\,
      Q => o0(0),
      R => \<const0>\
    );
\o0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_o0[1]_i_1\,
      Q => o0(1),
      R => \<const0>\
    );
\o0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_o0[2]_i_1\,
      Q => o0(2),
      R => \<const0>\
    );
\o0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_o0[3]_i_1\,
      Q => o0(3),
      R => \<const0>\
    );
\o4[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAABAAAAA"
    )
    port map (
      I0 => o4(0),
      I1 => \n_0_c4[6]_i_3\,
      I2 => tx_xgmii_data_reg2(38),
      I3 => tx_xgmii_data_reg2(37),
      I4 => tx_xgmii_ctrl_reg2(4),
      I5 => tx_xgmii_data_reg2(39),
      O => \n_0_o4[0]_i_1\
    );
\o4[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAABAAAAA"
    )
    port map (
      I0 => o4(1),
      I1 => \n_0_c4[6]_i_3\,
      I2 => tx_xgmii_data_reg2(38),
      I3 => tx_xgmii_data_reg2(37),
      I4 => tx_xgmii_ctrl_reg2(4),
      I5 => tx_xgmii_data_reg2(39),
      O => \n_0_o4[1]_i_1\
    );
\o4[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAABAAAAA"
    )
    port map (
      I0 => o4(2),
      I1 => \n_0_c4[6]_i_3\,
      I2 => tx_xgmii_data_reg2(38),
      I3 => tx_xgmii_data_reg2(37),
      I4 => tx_xgmii_ctrl_reg2(4),
      I5 => tx_xgmii_data_reg2(39),
      O => \n_0_o4[2]_i_1\
    );
\o4[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAABAAAAA"
    )
    port map (
      I0 => o4(3),
      I1 => \n_0_c4[6]_i_3\,
      I2 => tx_xgmii_data_reg2(38),
      I3 => tx_xgmii_data_reg2(37),
      I4 => tx_xgmii_ctrl_reg2(4),
      I5 => tx_xgmii_data_reg2(39),
      O => \n_0_o4[3]_i_1\
    );
\o4_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_o4[0]_i_1\,
      Q => o4(0),
      R => \<const0>\
    );
\o4_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_o4[1]_i_1\,
      Q => o4(1),
      R => \<const0>\
    );
\o4_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_o4[2]_i_1\,
      Q => o4(2),
      R => \<const0>\
    );
\o4_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_o4[3]_i_1\,
      Q => o4(3),
      R => \<const0>\
    );
\t_type_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \t_type_reg__0\(0),
      Q => \^q\(0),
      R => I1
    );
\t_type_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
    port map (
      I0 => I1,
      I1 => \n_0_t_type_reg[0]_i_2\,
      I2 => \n_0_t_type_reg[0]_i_3\,
      I3 => \n_0_t_type_reg[0]_i_4\,
      I4 => \n_0_t_type_reg[0]_i_5\,
      I5 => \n_0_t_type_reg[0]_i_6\,
      O => \n_0_t_type_reg[0]_i_1\
    );
\t_type_reg[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_22\,
      I1 => tx_xgmii_data_reg1(1),
      I2 => tx_xgmii_data_reg1(0),
      I3 => tx_xgmii_data_reg1(4),
      I4 => tx_xgmii_data_reg1(5),
      O => \n_0_t_type_reg[0]_i_10\
    );
\t_type_reg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1555"
    )
    port map (
      I0 => \n_0_block_field[5]_i_9\,
      I1 => \n_0_t_type_reg[0]_i_23\,
      I2 => \n_0_t_type_reg[0]_i_24\,
      I3 => \n_0_t_type_reg[0]_i_25\,
      I4 => \n_0_block_field[2]_i_8\,
      I5 => \n_0_block_field[2]_i_7\,
      O => \n_0_t_type_reg[0]_i_11\
    );
\t_type_reg[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_block_field[2]_i_5\,
      I1 => \n_0_block_field[2]_i_9\,
      I2 => \n_0_t_type_reg[2]_i_32\,
      I3 => \n_0_t_type_reg[2]_i_33\,
      O => \n_0_t_type_reg[0]_i_12\
    );
\t_type_reg[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(0),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => \n_0_t_type_reg[2]_i_30\,
      O => \n_0_t_type_reg[0]_i_13\
    );
\t_type_reg[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_26\,
      I1 => tx_xgmii_data_reg1(18),
      I2 => tx_xgmii_data_reg1(16),
      I3 => tx_xgmii_data_reg1(19),
      I4 => tx_xgmii_data_reg1(17),
      O => \n_0_t_type_reg[0]_i_14\
    );
\t_type_reg[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_33\,
      I1 => \n_0_t_type_reg[0]_i_27\,
      I2 => \n_0_t_type_reg[2]_i_18\,
      I3 => \n_0_t_type_reg[0]_i_28\,
      I4 => \n_0_t_type_reg[2]_i_40\,
      I5 => \n_0_block_field[2]_i_9\,
      O => \n_0_t_type_reg[0]_i_15\
    );
\t_type_reg[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7777FF7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(19),
      I1 => tx_xgmii_data_reg1(20),
      I2 => tx_xgmii_data_reg1(23),
      I3 => tx_xgmii_data_reg1(22),
      I4 => tx_xgmii_data_reg1(21),
      O => \n_0_t_type_reg[0]_i_16\
    );
\t_type_reg[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg1(19),
      I1 => tx_xgmii_data_reg1(22),
      I2 => tx_xgmii_data_reg1(23),
      I3 => tx_xgmii_data_reg1(20),
      I4 => tx_xgmii_data_reg1(21),
      O => \n_0_t_type_reg[0]_i_17\
    );
\t_type_reg[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(18),
      I1 => tx_xgmii_ctrl_reg1(2),
      O => \n_0_t_type_reg[0]_i_18\
    );
\t_type_reg[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => tx_xgmii_data_reg1(17),
      I1 => tx_xgmii_data_reg1(18),
      I2 => tx_xgmii_data_reg1(21),
      I3 => tx_xgmii_data_reg1(16),
      O => \n_0_t_type_reg[0]_i_19\
    );
\t_type_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => \n_0_t_type_reg[2]_i_22\,
      O => \n_0_t_type_reg[0]_i_2\
    );
\t_type_reg[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(22),
      I1 => tx_xgmii_data_reg1(23),
      I2 => tx_xgmii_data_reg1(20),
      I3 => tx_xgmii_data_reg1(19),
      O => \n_0_t_type_reg[0]_i_20\
    );
\t_type_reg[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
    port map (
      I0 => tx_xgmii_data_reg1(16),
      I1 => tx_xgmii_data_reg1(19),
      I2 => tx_xgmii_data_reg1(17),
      O => \n_0_t_type_reg[0]_i_21\
    );
\t_type_reg[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(6),
      I1 => tx_xgmii_data_reg1(7),
      I2 => tx_xgmii_data_reg1(3),
      I3 => tx_xgmii_data_reg1(2),
      O => \n_0_t_type_reg[0]_i_22\
    );
\t_type_reg[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0000FF7FFF7F"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_19\,
      I1 => tx_xgmii_data_reg1(22),
      I2 => tx_xgmii_data_reg1(23),
      I3 => \n_0_t_type_reg[0]_i_29\,
      I4 => \n_0_block_field[2]_i_12\,
      I5 => \n_0_block_field[2]_i_10\,
      O => \n_0_t_type_reg[0]_i_23\
    );
\t_type_reg[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D0000DD0DDD0D"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_30\,
      I1 => \n_0_t_type_reg[0]_i_31\,
      I2 => \n_0_t_type_reg[0]_i_22\,
      I3 => \n_0_t_type_reg[0]_i_32\,
      I4 => \n_0_t_type_reg[0]_i_33\,
      I5 => \n_0_t_type_reg[0]_i_34\,
      O => \n_0_t_type_reg[0]_i_24\
    );
\t_type_reg[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0E0000EE0EEE0E"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_44\,
      I1 => \n_0_t_type_reg[2]_i_45\,
      I2 => \n_0_t_type_reg[2]_i_54\,
      I3 => \n_0_t_type_reg[2]_i_53\,
      I4 => \n_0_t_type_reg[0]_i_35\,
      I5 => \n_0_t_type_reg[0]_i_36\,
      O => \n_0_t_type_reg[0]_i_25\
    );
\t_type_reg[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(20),
      I1 => tx_xgmii_data_reg1(21),
      I2 => tx_xgmii_data_reg1(23),
      I3 => tx_xgmii_data_reg1(22),
      O => \n_0_t_type_reg[0]_i_26\
    );
\t_type_reg[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F0F4F4FFF0FFFF"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_37\,
      I1 => \n_0_t_type_reg[0]_i_38\,
      I2 => \n_0_t_type_reg[0]_i_39\,
      I3 => \n_0_t_type_reg[0]_i_33\,
      I4 => \n_0_t_type_reg[0]_i_34\,
      I5 => \n_0_t_type_reg[0]_i_40\,
      O => \n_0_t_type_reg[0]_i_27\
    );
\t_type_reg[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(35),
      I1 => tx_xgmii_data_reg1(33),
      I2 => tx_xgmii_data_reg1(32),
      I3 => tx_xgmii_data_reg1(34),
      I4 => \n_0_t_type_reg[1]_i_17\,
      I5 => \n_0_block_field[4]_i_13\,
      O => \n_0_t_type_reg[0]_i_28\
    );
\t_type_reg[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(19),
      I1 => tx_xgmii_data_reg1(20),
      O => \n_0_t_type_reg[0]_i_29\
    );
\t_type_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(4),
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => tx_xgmii_ctrl_reg1(1),
      I4 => tx_xgmii_ctrl_reg1(0),
      I5 => \n_0_t_type_reg[2]_i_27\,
      O => \n_0_t_type_reg[0]_i_3\
    );
\t_type_reg[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => tx_xgmii_data_reg1(33),
      I1 => tx_xgmii_data_reg1(34),
      I2 => tx_xgmii_data_reg1(38),
      I3 => tx_xgmii_data_reg1(32),
      O => \n_0_t_type_reg[0]_i_30\
    );
\t_type_reg[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(36),
      I1 => tx_xgmii_data_reg1(35),
      I2 => tx_xgmii_data_reg1(37),
      I3 => tx_xgmii_data_reg1(39),
      O => \n_0_t_type_reg[0]_i_31\
    );
\t_type_reg[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => tx_xgmii_data_reg1(5),
      I1 => tx_xgmii_data_reg1(4),
      I2 => tx_xgmii_data_reg1(1),
      I3 => tx_xgmii_data_reg1(0),
      O => \n_0_t_type_reg[0]_i_32\
    );
\t_type_reg[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(54),
      I1 => tx_xgmii_data_reg1(55),
      I2 => tx_xgmii_data_reg1(52),
      I3 => tx_xgmii_data_reg1(51),
      O => \n_0_t_type_reg[0]_i_33\
    );
\t_type_reg[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => tx_xgmii_data_reg1(49),
      I1 => tx_xgmii_data_reg1(50),
      I2 => tx_xgmii_data_reg1(53),
      I3 => tx_xgmii_data_reg1(48),
      O => \n_0_t_type_reg[0]_i_34\
    );
\t_type_reg[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(44),
      I1 => tx_xgmii_data_reg1(43),
      I2 => tx_xgmii_data_reg1(40),
      I3 => tx_xgmii_data_reg1(45),
      I4 => tx_xgmii_data_reg1(42),
      I5 => tx_xgmii_data_reg1(41),
      O => \n_0_t_type_reg[0]_i_35\
    );
\t_type_reg[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_xgmii_data_reg1(47),
      I1 => tx_xgmii_data_reg1(46),
      O => \n_0_t_type_reg[0]_i_36\
    );
\t_type_reg[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6B000000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(53),
      I1 => tx_xgmii_data_reg1(54),
      I2 => tx_xgmii_data_reg1(55),
      I3 => tx_xgmii_data_reg1(51),
      I4 => tx_xgmii_data_reg1(52),
      O => \n_0_t_type_reg[0]_i_37\
    );
\t_type_reg[0]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg1(51),
      I1 => tx_xgmii_data_reg1(54),
      I2 => tx_xgmii_data_reg1(55),
      I3 => tx_xgmii_data_reg1(52),
      I4 => tx_xgmii_data_reg1(53),
      O => \n_0_t_type_reg[0]_i_38\
    );
\t_type_reg[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(50),
      I1 => tx_xgmii_ctrl_reg1(6),
      O => \n_0_t_type_reg[0]_i_39\
    );
\t_type_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_7\,
      I1 => \n_0_t_type_reg[0]_i_7\,
      I2 => \n_0_t_type_reg[0]_i_8\,
      I3 => \n_0_t_type_reg[0]_i_9\,
      I4 => \n_0_t_type_reg[0]_i_10\,
      I5 => \n_0_t_type_reg[0]_i_11\,
      O => \n_0_t_type_reg[0]_i_4\
    );
\t_type_reg[0]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
    port map (
      I0 => tx_xgmii_data_reg1(48),
      I1 => tx_xgmii_data_reg1(51),
      I2 => tx_xgmii_data_reg1(49),
      O => \n_0_t_type_reg[0]_i_40\
    );
\t_type_reg[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_block_field[5]_i_2\,
      I1 => \n_0_t_type_reg[0]_i_12\,
      O => \n_0_t_type_reg[0]_i_5\
    );
\t_type_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_20\,
      I1 => \n_0_t_type_reg[0]_i_13\,
      I2 => \n_0_t_type_reg[0]_i_14\,
      I3 => \n_0_t_type_reg[0]_i_8\,
      I4 => \n_0_t_type_reg[0]_i_7\,
      I5 => \n_0_t_type_reg[0]_i_15\,
      O => \n_0_t_type_reg[0]_i_6\
    );
\t_type_reg[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_block_field[4]_i_7\,
      I1 => \n_0_block_field[4]_i_8\,
      O => \n_0_t_type_reg[0]_i_7\
    );
\t_type_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBFFFFF"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_33\,
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_data_reg1(42),
      I3 => \n_0_t_type_reg[2]_i_37\,
      I4 => \n_0_block_field[5]_i_8\,
      I5 => \n_0_block_field[5]_i_9\,
      O => \n_0_t_type_reg[0]_i_8\
    );
\t_type_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F0F8FFFFF0FF"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_16\,
      I1 => \n_0_t_type_reg[0]_i_17\,
      I2 => \n_0_t_type_reg[0]_i_18\,
      I3 => \n_0_t_type_reg[0]_i_19\,
      I4 => \n_0_t_type_reg[0]_i_20\,
      I5 => \n_0_t_type_reg[0]_i_21\,
      O => \n_0_t_type_reg[0]_i_9\
    );
\t_type_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \t_type_reg__0\(1),
      Q => \^q\(1),
      S => I1
    );
\t_type_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFDFD"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_6\,
      I1 => \n_0_t_type_reg[1]_i_2\,
      I2 => \n_0_t_type_reg[0]_i_2\,
      I3 => \n_0_t_type_reg[1]_i_3\,
      I4 => \n_0_t_type_reg[1]_i_4\,
      I5 => \n_0_t_type_reg[0]_i_5\,
      O => \n_0_t_type_reg[1]_i_1\
    );
\t_type_reg[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => tx_xgmii_ctrl_reg1(4),
      O => \n_0_t_type_reg[1]_i_10\
    );
\t_type_reg[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(34),
      I1 => tx_xgmii_data_reg1(35),
      I2 => tx_xgmii_data_reg1(32),
      I3 => tx_xgmii_data_reg1(33),
      I4 => \n_0_t_type_reg[1]_i_17\,
      O => \n_0_t_type_reg[1]_i_11\
    );
\t_type_reg[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => tx_xgmii_data_reg1(2),
      O => \n_0_t_type_reg[1]_i_12\
    );
\t_type_reg[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
    port map (
      I0 => tx_xgmii_data_reg1(3),
      I1 => tx_xgmii_data_reg1(1),
      I2 => tx_xgmii_data_reg1(0),
      O => \n_0_t_type_reg[1]_i_13\
    );
\t_type_reg[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_22\,
      I1 => tx_xgmii_data_reg1(0),
      I2 => tx_xgmii_data_reg1(1),
      I3 => tx_xgmii_data_reg1(4),
      I4 => tx_xgmii_data_reg1(5),
      O => \n_0_t_type_reg[1]_i_14\
    );
\t_type_reg[1]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"94FFFFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(5),
      I1 => tx_xgmii_data_reg1(6),
      I2 => tx_xgmii_data_reg1(7),
      I3 => tx_xgmii_data_reg1(3),
      I4 => tx_xgmii_data_reg1(4),
      O => \n_0_t_type_reg[1]_i_15\
    );
\t_type_reg[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008001"
    )
    port map (
      I0 => tx_xgmii_data_reg1(5),
      I1 => tx_xgmii_data_reg1(4),
      I2 => tx_xgmii_data_reg1(7),
      I3 => tx_xgmii_data_reg1(6),
      I4 => tx_xgmii_data_reg1(3),
      O => \n_0_t_type_reg[1]_i_16\
    );
\t_type_reg[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(37),
      I1 => tx_xgmii_data_reg1(39),
      I2 => tx_xgmii_data_reg1(36),
      I3 => tx_xgmii_data_reg1(38),
      O => \n_0_t_type_reg[1]_i_17\
    );
\t_type_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808080808AA"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_7\,
      I1 => \n_0_block_field[2]_i_4\,
      I2 => \n_0_t_type_reg[2]_i_25\,
      I3 => \n_0_t_type_reg[2]_i_24\,
      I4 => \n_0_t_type_reg[0]_i_8\,
      I5 => \n_0_t_type_reg[0]_i_7\,
      O => \n_0_t_type_reg[1]_i_2\
    );
\t_type_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
    port map (
      I0 => \n_0_t_type_reg[1]_i_5\,
      I1 => \n_0_t_type_reg[1]_i_6\,
      I2 => \n_0_t_type_reg[1]_i_7\,
      I3 => \n_0_t_type_reg[1]_i_8\,
      I4 => \n_0_t_type_reg[1]_i_9\,
      I5 => \n_0_t_type_reg[1]_i_10\,
      O => \n_0_t_type_reg[1]_i_3\
    );
\t_type_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200200FF2002"
    )
    port map (
      I0 => \n_0_t_type_reg[1]_i_11\,
      I1 => tx_xgmii_ctrl_reg1(6),
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => tx_xgmii_ctrl_reg1(1),
      I4 => tx_xgmii_ctrl_reg1(5),
      I5 => \n_0_t_type_reg[2]_i_25\,
      O => \n_0_t_type_reg[1]_i_4\
    );
\t_type_reg[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_block_field[2]_i_7\,
      I1 => \n_0_block_field[2]_i_8\,
      I2 => \n_0_block_field[2]_i_9\,
      I3 => tx_xgmii_ctrl_reg1(6),
      O => \n_0_t_type_reg[1]_i_5\
    );
\t_type_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEFFEEEF"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_37\,
      I1 => \n_0_t_type_reg[1]_i_12\,
      I2 => \n_0_t_type_reg[1]_i_13\,
      I3 => \n_0_t_type_reg[1]_i_14\,
      I4 => \n_0_t_type_reg[1]_i_15\,
      I5 => \n_0_t_type_reg[1]_i_16\,
      O => \n_0_t_type_reg[1]_i_6\
    );
\t_type_reg[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_9\,
      I1 => \n_0_block_field[2]_i_9\,
      O => \n_0_t_type_reg[1]_i_7\
    );
\t_type_reg[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(3),
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => \n_0_t_type_reg[2]_i_8\,
      O => \n_0_t_type_reg[1]_i_8\
    );
\t_type_reg[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3D"
    )
    port map (
      I0 => \n_0_block_field[3]_i_8\,
      I1 => tx_xgmii_ctrl_reg1(7),
      I2 => tx_xgmii_ctrl_reg1(6),
      O => \n_0_t_type_reg[1]_i_9\
    );
\t_type_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \t_type_reg__0\(2),
      Q => \^q\(2),
      R => I1
    );
\t_type_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00F1000000"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_2\,
      I1 => \n_0_t_type_reg[2]_i_3\,
      I2 => \n_0_t_type_reg[2]_i_4\,
      I3 => \n_0_t_type_reg[2]_i_5\,
      I4 => \n_0_t_type_reg[2]_i_6\,
      I5 => \n_0_t_type_reg[2]_i_7\,
      O => \n_0_t_type_reg[2]_i_1\
    );
\t_type_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_block_field[4]_i_10\,
      I1 => \n_0_t_type_reg[2]_i_8\,
      I2 => \n_0_t_type_reg[2]_i_30\,
      I3 => \n_0_t_type_reg[2]_i_28\,
      I4 => \n_0_block_field[4]_i_8\,
      I5 => \n_0_block_field[4]_i_7\,
      O => \n_0_t_type_reg[2]_i_10\
    );
\t_type_reg[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008B01"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(0),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => \n_0_t_type_reg[2]_i_30\,
      O => \n_0_t_type_reg[2]_i_11\
    );
\t_type_reg[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF54"
    )
    port map (
      I0 => \n_0_block_field[5]_i_10\,
      I1 => \n_0_block_field[5]_i_9\,
      I2 => \n_0_block_field[5]_i_8\,
      I3 => \n_0_block_field[5]_i_11\,
      I4 => tx_xgmii_ctrl_reg1(5),
      O => \n_0_t_type_reg[2]_i_12\
    );
\t_type_reg[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
    port map (
      I0 => \n_0_block_field[2]_i_9\,
      I1 => \n_0_t_type_reg[2]_i_32\,
      I2 => \n_0_t_type_reg[2]_i_33\,
      I3 => \n_0_block_field[2]_i_5\,
      O => \n_0_t_type_reg[2]_i_13\
    );
\t_type_reg[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
    port map (
      I0 => \n_0_block_field[5]_i_7\,
      I1 => \n_0_block_field[7]_i_5\,
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => tx_xgmii_ctrl_reg1(7),
      I4 => tx_xgmii_ctrl_reg1(6),
      O => \n_0_t_type_reg[2]_i_14\
    );
\t_type_reg[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_8\,
      I1 => tx_xgmii_ctrl_reg1(3),
      O => \n_0_t_type_reg[2]_i_15\
    );
\t_type_reg[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFF7F"
    )
    port map (
      I0 => \n_0_block_field[3]_i_8\,
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => \n_0_block_field[5]_i_3\,
      I3 => tx_xgmii_ctrl_reg1(2),
      I4 => tx_xgmii_ctrl_reg1(3),
      I5 => tx_xgmii_ctrl_reg1(1),
      O => \n_0_t_type_reg[2]_i_16\
    );
\t_type_reg[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(0),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => \n_0_t_type_reg[2]_i_30\,
      O => \n_0_t_type_reg[2]_i_17\
    );
\t_type_reg[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => \n_0_t_type_reg[2]_i_30\,
      O => \n_0_t_type_reg[2]_i_18\
    );
\t_type_reg[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_17\,
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_data_reg1(42),
      I3 => \n_0_block_field[2]_i_9\,
      I4 => \n_0_t_type_reg[2]_i_33\,
      I5 => \n_0_t_type_reg[2]_i_34\,
      O => \n_0_t_type_reg[2]_i_19\
    );
\t_type_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
    port map (
      I0 => \n_0_block_field[2]_i_4\,
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => \n_0_t_type_reg[2]_i_8\,
      I3 => \n_0_t_type_reg[2]_i_9\,
      I4 => \n_0_t_type_reg[2]_i_10\,
      I5 => \n_0_t_type_reg[2]_i_11\,
      O => \n_0_t_type_reg[2]_i_2\
    );
\t_type_reg[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_block_field[4]_i_8\,
      I1 => \n_0_block_field[4]_i_7\,
      I2 => \n_0_t_type_reg[2]_i_35\,
      I3 => \n_0_block_field[4]_i_10\,
      O => \n_0_t_type_reg[2]_i_20\
    );
\t_type_reg[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => \n_0_block_field[5]_i_16\,
      I1 => \n_0_t_type_reg[2]_i_36\,
      I2 => \n_0_block_field[4]_i_10\,
      I3 => \n_0_block_field[4]_i_8\,
      I4 => \n_0_block_field[4]_i_7\,
      I5 => \n_0_block_field[5]_i_15\,
      O => \n_0_t_type_reg[2]_i_21\
    );
\t_type_reg[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_block_field[2]_i_9\,
      I1 => \n_0_t_type_reg[2]_i_37\,
      I2 => \n_0_block_field[4]_i_10\,
      I3 => \n_0_t_type_reg[2]_i_38\,
      I4 => \n_0_block_field[4]_i_7\,
      I5 => \n_0_block_field[4]_i_8\,
      O => \n_0_t_type_reg[2]_i_22\
    );
\t_type_reg[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEEF"
    )
    port map (
      I0 => \n_0_block_field[4]_i_8\,
      I1 => \n_0_block_field[4]_i_7\,
      I2 => \n_0_block_field[5]_i_9\,
      I3 => \n_0_block_field[5]_i_8\,
      I4 => \n_0_t_type_reg[2]_i_37\,
      I5 => \n_0_t_type_reg[2]_i_39\,
      O => \n_0_t_type_reg[2]_i_23\
    );
\t_type_reg[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_9\,
      I1 => \n_0_t_type_reg[0]_i_10\,
      I2 => \n_0_block_field[2]_i_9\,
      I3 => \n_0_block_field[2]_i_8\,
      I4 => \n_0_block_field[2]_i_7\,
      O => \n_0_t_type_reg[2]_i_24\
    );
\t_type_reg[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFF"
    )
    port map (
      I0 => \n_0_block_field[4]_i_7\,
      I1 => \n_0_block_field[4]_i_8\,
      I2 => \n_0_t_type_reg[2]_i_33\,
      I3 => \n_0_t_type_reg[2]_i_40\,
      I4 => \n_0_block_field[5]_i_9\,
      I5 => \n_0_block_field[5]_i_8\,
      O => \n_0_t_type_reg[2]_i_25\
    );
\t_type_reg[2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(0),
      I1 => tx_xgmii_data_reg1(1),
      I2 => tx_xgmii_data_reg1(7),
      I3 => tx_xgmii_data_reg1(2),
      I4 => tx_xgmii_data_reg1(3),
      O => \n_0_t_type_reg[2]_i_26\
    );
\t_type_reg[2]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => tx_xgmii_ctrl_reg1(6),
      I2 => tx_xgmii_ctrl_reg1(5),
      O => \n_0_t_type_reg[2]_i_27\
    );
\t_type_reg[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(0),
      O => \n_0_t_type_reg[2]_i_28\
    );
\t_type_reg[2]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(4),
      I1 => tx_xgmii_data_reg1(5),
      O => \n_0_t_type_reg[2]_i_29\
    );
\t_type_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080888880808880"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_12\,
      I1 => \n_0_t_type_reg[2]_i_13\,
      I2 => \n_0_t_type_reg[2]_i_14\,
      I3 => \n_0_t_type_reg[2]_i_15\,
      I4 => \n_0_t_type_reg[2]_i_16\,
      I5 => \n_0_block_field[2]_i_4\,
      O => \n_0_t_type_reg[2]_i_3\
    );
\t_type_reg[2]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(6),
      I1 => tx_xgmii_ctrl_reg1(7),
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(4),
      O => \n_0_t_type_reg[2]_i_30\
    );
\t_type_reg[2]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => tx_xgmii_data_reg1(6),
      I1 => tx_xgmii_data_reg1(7),
      I2 => tx_xgmii_data_reg1(5),
      O => \n_0_t_type_reg[2]_i_31\
    );
\t_type_reg[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(41),
      I1 => tx_xgmii_data_reg1(42),
      I2 => tx_xgmii_data_reg1(40),
      I3 => tx_xgmii_data_reg1(43),
      I4 => \n_0_t_type_reg[2]_i_41\,
      I5 => \n_0_t_type_reg[0]_i_27\,
      O => \n_0_t_type_reg[2]_i_32\
    );
\t_type_reg[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8880FFF0"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_42\,
      I1 => \n_0_t_type_reg[2]_i_43\,
      I2 => \n_0_t_type_reg[2]_i_44\,
      I3 => \n_0_t_type_reg[2]_i_45\,
      I4 => \n_0_t_type_reg[2]_i_46\,
      I5 => \n_0_t_type_reg[2]_i_47\,
      O => \n_0_t_type_reg[2]_i_33\
    );
\t_type_reg[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_27\,
      I1 => \n_0_t_type_reg[2]_i_48\,
      I2 => tx_xgmii_data_reg1(38),
      I3 => \n_0_t_type_reg[2]_i_49\,
      I4 => tx_xgmii_data_reg1(36),
      I5 => \n_0_block_field[4]_i_13\,
      O => \n_0_t_type_reg[2]_i_34\
    );
\t_type_reg[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(27),
      I1 => tx_xgmii_data_reg1(25),
      I2 => tx_xgmii_data_reg1(24),
      I3 => tx_xgmii_data_reg1(26),
      I4 => \n_0_t_type_reg[2]_i_50\,
      I5 => \n_0_t_type_reg[2]_i_17\,
      O => \n_0_t_type_reg[2]_i_35\
    );
\t_type_reg[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45555555"
    )
    port map (
      I0 => \n_0_block_field[5]_i_9\,
      I1 => \n_0_block_field[5]_i_20\,
      I2 => \n_0_block_field[5]_i_21\,
      I3 => \n_0_t_type_reg[0]_i_24\,
      I4 => \n_0_t_type_reg[0]_i_25\,
      I5 => \n_0_t_type_reg[2]_i_37\,
      O => \n_0_t_type_reg[2]_i_36\
    );
\t_type_reg[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4044F0FF"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_51\,
      I1 => \n_0_t_type_reg[2]_i_52\,
      I2 => \n_0_t_type_reg[2]_i_53\,
      I3 => \n_0_t_type_reg[2]_i_54\,
      I4 => \n_0_t_type_reg[2]_i_55\,
      I5 => \n_0_t_type_reg[2]_i_56\,
      O => \n_0_t_type_reg[2]_i_37\
    );
\t_type_reg[2]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => \n_0_t_type_reg[0]_i_9\,
      I1 => \n_0_t_type_reg[2]_i_57\,
      I2 => tx_xgmii_data_reg1(9),
      I3 => tx_xgmii_data_reg1(11),
      I4 => \n_0_block_field[4]_i_11\,
      O => \n_0_t_type_reg[2]_i_38\
    );
\t_type_reg[2]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_33\,
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_data_reg1(42),
      O => \n_0_t_type_reg[2]_i_39\
    );
\t_type_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_17\,
      I1 => \n_0_t_type_reg[2]_i_18\,
      I2 => \n_0_t_type_reg[2]_i_19\,
      I3 => \n_0_t_type_reg[2]_i_20\,
      I4 => \n_0_t_type_reg[2]_i_21\,
      I5 => \n_0_t_type_reg[2]_i_22\,
      O => \n_0_t_type_reg[2]_i_4\
    );
\t_type_reg[2]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(42),
      I1 => tx_xgmii_ctrl_reg1(5),
      O => \n_0_t_type_reg[2]_i_40\
    );
\t_type_reg[2]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(46),
      I1 => tx_xgmii_data_reg1(47),
      I2 => tx_xgmii_data_reg1(44),
      I3 => tx_xgmii_data_reg1(45),
      O => \n_0_t_type_reg[2]_i_41\
    );
\t_type_reg[2]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7777FF7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(60),
      I1 => tx_xgmii_data_reg1(59),
      I2 => tx_xgmii_data_reg1(62),
      I3 => tx_xgmii_data_reg1(63),
      I4 => tx_xgmii_data_reg1(61),
      O => \n_0_t_type_reg[2]_i_42\
    );
\t_type_reg[2]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFE"
    )
    port map (
      I0 => tx_xgmii_data_reg1(62),
      I1 => tx_xgmii_data_reg1(63),
      I2 => tx_xgmii_data_reg1(60),
      I3 => tx_xgmii_data_reg1(61),
      I4 => tx_xgmii_data_reg1(59),
      O => \n_0_t_type_reg[2]_i_43\
    );
\t_type_reg[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(57),
      I1 => tx_xgmii_data_reg1(58),
      I2 => tx_xgmii_data_reg1(61),
      I3 => tx_xgmii_data_reg1(62),
      I4 => tx_xgmii_data_reg1(56),
      I5 => tx_xgmii_data_reg1(63),
      O => \n_0_t_type_reg[2]_i_44\
    );
\t_type_reg[2]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(59),
      I1 => tx_xgmii_data_reg1(60),
      O => \n_0_t_type_reg[2]_i_45\
    );
\t_type_reg[2]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
    port map (
      I0 => tx_xgmii_data_reg1(56),
      I1 => tx_xgmii_data_reg1(59),
      I2 => tx_xgmii_data_reg1(57),
      O => \n_0_t_type_reg[2]_i_46\
    );
\t_type_reg[2]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => tx_xgmii_data_reg1(58),
      O => \n_0_t_type_reg[2]_i_47\
    );
\t_type_reg[2]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(39),
      I1 => tx_xgmii_data_reg1(37),
      O => \n_0_t_type_reg[2]_i_48\
    );
\t_type_reg[2]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(35),
      I1 => tx_xgmii_data_reg1(33),
      I2 => tx_xgmii_data_reg1(32),
      I3 => tx_xgmii_data_reg1(34),
      O => \n_0_t_type_reg[2]_i_49\
    );
\t_type_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A8A8AAAAAAAA"
    )
    port map (
      I0 => \n_0_block_field[7]_i_2\,
      I1 => \n_0_t_type_reg[2]_i_23\,
      I2 => \n_0_t_type_reg[2]_i_24\,
      I3 => \n_0_t_type_reg[2]_i_25\,
      I4 => \n_0_block_field[2]_i_4\,
      I5 => \n_0_t_type_reg[2]_i_7\,
      O => \n_0_t_type_reg[2]_i_5\
    );
\t_type_reg[2]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(30),
      I1 => tx_xgmii_data_reg1(31),
      I2 => tx_xgmii_data_reg1(28),
      I3 => tx_xgmii_data_reg1(29),
      O => \n_0_t_type_reg[2]_i_50\
    );
\t_type_reg[2]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6B000000"
    )
    port map (
      I0 => tx_xgmii_data_reg1(29),
      I1 => tx_xgmii_data_reg1(30),
      I2 => tx_xgmii_data_reg1(31),
      I3 => tx_xgmii_data_reg1(27),
      I4 => tx_xgmii_data_reg1(28),
      O => \n_0_t_type_reg[2]_i_51\
    );
\t_type_reg[2]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFE"
    )
    port map (
      I0 => tx_xgmii_data_reg1(27),
      I1 => tx_xgmii_data_reg1(30),
      I2 => tx_xgmii_data_reg1(31),
      I3 => tx_xgmii_data_reg1(28),
      I4 => tx_xgmii_data_reg1(29),
      O => \n_0_t_type_reg[2]_i_52\
    );
\t_type_reg[2]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(30),
      I1 => tx_xgmii_data_reg1(31),
      I2 => tx_xgmii_data_reg1(28),
      I3 => tx_xgmii_data_reg1(27),
      O => \n_0_t_type_reg[2]_i_53\
    );
\t_type_reg[2]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => tx_xgmii_data_reg1(25),
      I1 => tx_xgmii_data_reg1(26),
      I2 => tx_xgmii_data_reg1(29),
      I3 => tx_xgmii_data_reg1(24),
      O => \n_0_t_type_reg[2]_i_54\
    );
\t_type_reg[2]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
    port map (
      I0 => tx_xgmii_data_reg1(24),
      I1 => tx_xgmii_data_reg1(27),
      I2 => tx_xgmii_data_reg1(25),
      O => \n_0_t_type_reg[2]_i_55\
    );
\t_type_reg[2]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => tx_xgmii_data_reg1(26),
      I1 => tx_xgmii_ctrl_reg1(3),
      O => \n_0_t_type_reg[2]_i_56\
    );
\t_type_reg[2]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => tx_xgmii_data_reg1(14),
      I1 => tx_xgmii_data_reg1(15),
      I2 => tx_xgmii_data_reg1(13),
      I3 => tx_xgmii_data_reg1(12),
      I4 => tx_xgmii_data_reg1(10),
      I5 => tx_xgmii_data_reg1(8),
      O => \n_0_t_type_reg[2]_i_57\
    );
\t_type_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_26\,
      I1 => \n_0_t_type_reg[2]_i_27\,
      I2 => \n_0_t_type_reg[2]_i_28\,
      I3 => tx_xgmii_ctrl_reg1(4),
      I4 => tx_xgmii_data_reg1(6),
      I5 => \n_0_t_type_reg[2]_i_29\,
      O => \n_0_t_type_reg[2]_i_6\
    );
\t_type_reg[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => \n_0_t_type_reg[2]_i_30\,
      O => \n_0_t_type_reg[2]_i_7\
    );
\t_type_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => \n_0_t_type_reg[2]_i_31\,
      I1 => tx_xgmii_data_reg1(4),
      I2 => tx_xgmii_data_reg1(0),
      I3 => tx_xgmii_data_reg1(1),
      I4 => tx_xgmii_data_reg1(2),
      I5 => tx_xgmii_data_reg1(3),
      O => \n_0_t_type_reg[2]_i_8\
    );
\t_type_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000001"
    )
    port map (
      I0 => tx_xgmii_data_reg1(34),
      I1 => \n_0_t_type_reg[2]_i_27\,
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => tx_xgmii_ctrl_reg1(1),
      I5 => \n_0_block_field[3]_i_9\,
      O => \n_0_t_type_reg[2]_i_9\
    );
\t_type_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_t_type_reg[0]_i_1\,
      Q => \t_type_reg__0\(0),
      R => \<const0>\
    );
\t_type_reg_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_t_type_reg[1]_i_1\,
      Q => \t_type_reg__0\(1),
      S => I1
    );
\t_type_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_t_type_reg[2]_i_1\,
      Q => \t_type_reg__0\(2),
      R => \<const0>\
    );
\tx_66_enc_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(0),
      O => O1(0)
    );
\tx_66_enc_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(10),
      O => O1(10)
    );
\tx_66_enc_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(11),
      O => O1(11)
    );
\tx_66_enc_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(12),
      O => O1(12)
    );
\tx_66_enc_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(13),
      O => O1(13)
    );
\tx_66_enc_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(14),
      O => O1(14)
    );
\tx_66_enc_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(15),
      O => O1(15)
    );
\tx_66_enc_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(16),
      O => O1(16)
    );
\tx_66_enc_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(17),
      O => O1(17)
    );
\tx_66_enc_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(18),
      O => O1(18)
    );
\tx_66_enc_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(19),
      O => O1(19)
    );
\tx_66_enc_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(1),
      O => O1(1)
    );
\tx_66_enc_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(20),
      O => O1(20)
    );
\tx_66_enc_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(21),
      O => O1(21)
    );
\tx_66_enc_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(22),
      O => O1(22)
    );
\tx_66_enc_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(23),
      O => O1(23)
    );
\tx_66_enc_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(24),
      O => O1(24)
    );
\tx_66_enc_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(25),
      O => O1(25)
    );
\tx_66_enc_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(26),
      O => O1(26)
    );
\tx_66_enc_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(27),
      O => O1(27)
    );
\tx_66_enc_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(28),
      O => O1(28)
    );
\tx_66_enc_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(29),
      O => O1(29)
    );
\tx_66_enc_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(2),
      O => O1(2)
    );
\tx_66_enc_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(30),
      O => O1(30)
    );
\tx_66_enc_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(31),
      O => O1(31)
    );
\tx_66_enc_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(32),
      O => O1(32)
    );
\tx_66_enc_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(33),
      O => O1(33)
    );
\tx_66_enc_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(34),
      O => O1(34)
    );
\tx_66_enc_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(35),
      O => O1(35)
    );
\tx_66_enc_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(36),
      O => O1(36)
    );
\tx_66_enc_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(37),
      O => O1(37)
    );
\tx_66_enc_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(38),
      O => O1(38)
    );
\tx_66_enc_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(39),
      O => O1(39)
    );
\tx_66_enc_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(3),
      O => O1(3)
    );
\tx_66_enc_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(40),
      O => O1(40)
    );
\tx_66_enc_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(41),
      O => O1(41)
    );
\tx_66_enc_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(42),
      O => O1(42)
    );
\tx_66_enc_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(43),
      O => O1(43)
    );
\tx_66_enc_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(44),
      O => O1(44)
    );
\tx_66_enc_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(45),
      O => O1(45)
    );
\tx_66_enc_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(46),
      O => O1(46)
    );
\tx_66_enc_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(47),
      O => O1(47)
    );
\tx_66_enc_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(48),
      O => O1(48)
    );
\tx_66_enc_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(49),
      O => O1(49)
    );
\tx_66_enc_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(4),
      O => O1(4)
    );
\tx_66_enc_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(50),
      O => O1(50)
    );
\tx_66_enc_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(51),
      O => O1(51)
    );
\tx_66_enc_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(52),
      O => O1(52)
    );
\tx_66_enc_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(53),
      O => O1(53)
    );
\tx_66_enc_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(54),
      O => O1(54)
    );
\tx_66_enc_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(55),
      O => O1(55)
    );
\tx_66_enc_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(56),
      O => O1(56)
    );
\tx_66_enc_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(57),
      O => O1(57)
    );
\tx_66_enc_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(58),
      O => O1(58)
    );
\tx_66_enc_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(59),
      O => O1(59)
    );
\tx_66_enc_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(5),
      O => O1(5)
    );
\tx_66_enc_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(60),
      O => O1(60)
    );
\tx_66_enc_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(61),
      O => O1(61)
    );
\tx_66_enc_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(62),
      O => O1(62)
    );
\tx_66_enc_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(63),
      O => O1(63)
    );
\tx_66_enc_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(64),
      O => O1(64)
    );
\tx_66_enc_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(65),
      O => O1(65)
    );
\tx_66_enc_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => tx_66_enc(6),
      O => O1(6)
    );
\tx_66_enc_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(7),
      O => O1(7)
    );
\tx_66_enc_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(8),
      O => O1(8)
    );
\tx_66_enc_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I2,
      I1 => \^q\(2),
      I2 => tx_66_enc(9),
      O => O1(9)
    );
\tx_encoded_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFABFFFF"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_3\,
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_3\,
      I4 => \n_0_tx_encoded_data[1]_i_2\,
      I5 => \n_0_tx_encoded_data[65]_i_4\,
      O => \n_0_tx_encoded_data[0]_i_1\
    );
\tx_encoded_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => d0(0),
      I1 => \n_0_tx_encoded_data[10]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[10]_i_3\,
      O => \n_0_tx_encoded_data[10]_i_1\
    );
\tx_encoded_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d1(0),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[10]_i_4\,
      O => \n_0_tx_encoded_data[10]_i_2\
    );
\tx_encoded_data[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[10]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d0(0),
      O => \n_0_tx_encoded_data[10]_i_3\
    );
\tx_encoded_data[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c0(0),
      I1 => d1(0),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d0(0),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[10]_i_4\
    );
\tx_encoded_data[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB08880"
    )
    port map (
      I0 => c0(0),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d1(0),
      O => \n_0_tx_encoded_data[10]_i_5\
    );
\tx_encoded_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => d0(1),
      I1 => \n_0_tx_encoded_data[11]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[11]_i_3\,
      O => \n_0_tx_encoded_data[11]_i_1\
    );
\tx_encoded_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d1(1),
      I3 => \n_0_tx_encoded_data[11]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[11]_i_2\
    );
\tx_encoded_data[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[11]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d0(1),
      O => \n_0_tx_encoded_data[11]_i_3\
    );
\tx_encoded_data[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c0(1),
      I1 => d1(1),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d0(1),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[11]_i_4\
    );
\tx_encoded_data[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B833"
    )
    port map (
      I0 => c0(1),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d1(1),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[11]_i_5\
    );
\tx_encoded_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => d0(2),
      I1 => \n_0_tx_encoded_data[12]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[12]_i_3\,
      O => \n_0_tx_encoded_data[12]_i_1\
    );
\tx_encoded_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d1(2),
      I3 => \n_0_tx_encoded_data[12]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[12]_i_2\
    );
\tx_encoded_data[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[12]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d0(2),
      O => \n_0_tx_encoded_data[12]_i_3\
    );
\tx_encoded_data[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c0(2),
      I1 => d1(2),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d0(2),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[12]_i_4\
    );
\tx_encoded_data[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B833"
    )
    port map (
      I0 => c0(2),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d1(2),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[12]_i_5\
    );
\tx_encoded_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => d0(3),
      I1 => \n_0_tx_encoded_data[13]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[13]_i_3\,
      O => \n_0_tx_encoded_data[13]_i_1\
    );
\tx_encoded_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d1(3),
      I3 => \n_0_tx_encoded_data[13]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[13]_i_2\
    );
\tx_encoded_data[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[13]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d0(3),
      O => \n_0_tx_encoded_data[13]_i_3\
    );
\tx_encoded_data[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c0(3),
      I1 => d1(3),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d0(3),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[13]_i_4\
    );
\tx_encoded_data[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B833"
    )
    port map (
      I0 => c0(3),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d1(3),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[13]_i_5\
    );
\tx_encoded_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => d0(4),
      I1 => \n_0_tx_encoded_data[14]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[14]_i_3\,
      O => \n_0_tx_encoded_data[14]_i_1\
    );
\tx_encoded_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d1(4),
      I3 => \n_0_tx_encoded_data[14]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[14]_i_2\
    );
\tx_encoded_data[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[14]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d0(4),
      O => \n_0_tx_encoded_data[14]_i_3\
    );
\tx_encoded_data[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c0(4),
      I1 => d1(4),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d0(4),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[14]_i_4\
    );
\tx_encoded_data[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B833"
    )
    port map (
      I0 => c0(4),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d1(4),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[14]_i_5\
    );
\tx_encoded_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => d0(5),
      I1 => \n_0_tx_encoded_data[15]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[15]_i_3\,
      O => \n_0_tx_encoded_data[15]_i_1\
    );
\tx_encoded_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d1(5),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[15]_i_4\,
      O => \n_0_tx_encoded_data[15]_i_2\
    );
\tx_encoded_data[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[15]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d0(5),
      O => \n_0_tx_encoded_data[15]_i_3\
    );
\tx_encoded_data[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c0(5),
      I1 => d1(5),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d0(5),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[15]_i_4\
    );
\tx_encoded_data[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB08880"
    )
    port map (
      I0 => c0(5),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d1(5),
      O => \n_0_tx_encoded_data[15]_i_5\
    );
\tx_encoded_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => d0(6),
      I1 => \n_0_tx_encoded_data[16]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[16]_i_3\,
      O => \n_0_tx_encoded_data[16]_i_1\
    );
\tx_encoded_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d1(6),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[16]_i_4\,
      O => \n_0_tx_encoded_data[16]_i_2\
    );
\tx_encoded_data[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[16]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d0(6),
      O => \n_0_tx_encoded_data[16]_i_3\
    );
\tx_encoded_data[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c0(6),
      I1 => d1(6),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d0(6),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[16]_i_4\
    );
\tx_encoded_data[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB08880"
    )
    port map (
      I0 => c0(6),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d1(6),
      O => \n_0_tx_encoded_data[16]_i_5\
    );
\tx_encoded_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => d0(7),
      I1 => \n_0_tx_encoded_data[17]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[17]_i_3\,
      O => \n_0_tx_encoded_data[17]_i_1\
    );
\tx_encoded_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d1(7),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[17]_i_4\,
      O => \n_0_tx_encoded_data[17]_i_2\
    );
\tx_encoded_data[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[17]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d0(7),
      O => \n_0_tx_encoded_data[17]_i_3\
    );
\tx_encoded_data[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c1(0),
      I1 => d1(7),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d0(7),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[17]_i_4\
    );
\tx_encoded_data[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c1(0),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d1(7),
      O => \n_0_tx_encoded_data[17]_i_5\
    );
\tx_encoded_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[18]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[18]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[18]_i_4\,
      O => \n_0_tx_encoded_data[18]_i_1\
    );
\tx_encoded_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d2(0),
      I3 => \n_0_tx_encoded_data[18]_i_5\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[18]_i_2\
    );
\tx_encoded_data[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \n_0_tx_encoded_data[65]_i_6\,
      I3 => d1(0),
      O => \n_0_tx_encoded_data[18]_i_3\
    );
\tx_encoded_data[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[18]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d1(0),
      O => \n_0_tx_encoded_data[18]_i_4\
    );
\tx_encoded_data[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c1(1),
      I1 => d2(0),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d1(0),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[18]_i_5\
    );
\tx_encoded_data[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c1(1),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d2(0),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[18]_i_6\
    );
\tx_encoded_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[19]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[19]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[19]_i_4\,
      O => \n_0_tx_encoded_data[19]_i_1\
    );
\tx_encoded_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d2(1),
      I3 => \n_0_tx_encoded_data[19]_i_5\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[19]_i_2\
    );
\tx_encoded_data[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \n_0_tx_encoded_data[65]_i_6\,
      I3 => d1(1),
      O => \n_0_tx_encoded_data[19]_i_3\
    );
\tx_encoded_data[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[19]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d1(1),
      O => \n_0_tx_encoded_data[19]_i_4\
    );
\tx_encoded_data[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c1(2),
      I1 => d2(1),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d1(1),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[19]_i_5\
    );
\tx_encoded_data[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c1(2),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d2(1),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[19]_i_6\
    );
\tx_encoded_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040400"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_4\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[1]_i_3\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => \n_0_tx_encoded_data[1]_i_5\,
      I5 => \n_0_tx_encoded_data[65]_i_3\,
      O => \n_0_tx_encoded_data[1]_i_1\
    );
\tx_encoded_data[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_9\,
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      O => \n_0_tx_encoded_data[1]_i_2\
    );
\tx_encoded_data[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_tx_encoded_data[58]_i_6\,
      I1 => \t_type_reg__0\(1),
      I2 => \t_type_reg__0\(2),
      O => \n_0_tx_encoded_data[1]_i_3\
    );
\tx_encoded_data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080008185"
    )
    port map (
      I0 => \tx_xgmii_ctrl_reg2_reg__0\(6),
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(7),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(5),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(4),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(3),
      I5 => \n_0_tx_encoded_data[1]_i_6\,
      O => \n_0_tx_encoded_data[1]_i_4\
    );
\tx_encoded_data[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \t_type_reg__0\(1),
      I1 => \t_type_reg__0\(0),
      I2 => \t_type_reg__0\(2),
      O => \n_0_tx_encoded_data[1]_i_5\
    );
\tx_encoded_data[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFCFFF6"
    )
    port map (
      I0 => \tx_xgmii_ctrl_reg2_reg__0\(4),
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(0),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(2),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(1),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(3),
      O => \n_0_tx_encoded_data[1]_i_6\
    );
\tx_encoded_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[20]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[20]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[20]_i_4\,
      O => \n_0_tx_encoded_data[20]_i_1\
    );
\tx_encoded_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d2(2),
      I3 => \n_0_tx_encoded_data[20]_i_5\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[20]_i_2\
    );
\tx_encoded_data[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \n_0_tx_encoded_data[65]_i_6\,
      I3 => d1(2),
      O => \n_0_tx_encoded_data[20]_i_3\
    );
\tx_encoded_data[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[20]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d1(2),
      O => \n_0_tx_encoded_data[20]_i_4\
    );
\tx_encoded_data[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c1(3),
      I1 => d2(2),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d1(2),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[20]_i_5\
    );
\tx_encoded_data[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c1(3),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d2(2),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[20]_i_6\
    );
\tx_encoded_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[21]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[21]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[21]_i_4\,
      O => \n_0_tx_encoded_data[21]_i_1\
    );
\tx_encoded_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d2(3),
      I3 => \n_0_tx_encoded_data[21]_i_5\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[21]_i_2\
    );
\tx_encoded_data[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \n_0_tx_encoded_data[65]_i_6\,
      I3 => d1(3),
      O => \n_0_tx_encoded_data[21]_i_3\
    );
\tx_encoded_data[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[21]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d1(3),
      O => \n_0_tx_encoded_data[21]_i_4\
    );
\tx_encoded_data[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c1(4),
      I1 => d2(3),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d1(3),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[21]_i_5\
    );
\tx_encoded_data[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c1(4),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d2(3),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[21]_i_6\
    );
\tx_encoded_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[22]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[22]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[22]_i_4\,
      O => \n_0_tx_encoded_data[22]_i_1\
    );
\tx_encoded_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d2(4),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[22]_i_5\,
      O => \n_0_tx_encoded_data[22]_i_2\
    );
\tx_encoded_data[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \n_0_tx_encoded_data[65]_i_6\,
      I3 => d1(4),
      O => \n_0_tx_encoded_data[22]_i_3\
    );
\tx_encoded_data[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[22]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d1(4),
      O => \n_0_tx_encoded_data[22]_i_4\
    );
\tx_encoded_data[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c1(5),
      I1 => d2(4),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d1(4),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[22]_i_5\
    );
\tx_encoded_data[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c1(5),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d2(4),
      O => \n_0_tx_encoded_data[22]_i_6\
    );
\tx_encoded_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[23]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[23]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[23]_i_4\,
      O => \n_0_tx_encoded_data[23]_i_1\
    );
\tx_encoded_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d2(5),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[23]_i_5\,
      O => \n_0_tx_encoded_data[23]_i_2\
    );
\tx_encoded_data[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \n_0_tx_encoded_data[65]_i_6\,
      I3 => d1(5),
      O => \n_0_tx_encoded_data[23]_i_3\
    );
\tx_encoded_data[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[23]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d1(5),
      O => \n_0_tx_encoded_data[23]_i_4\
    );
\tx_encoded_data[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c1(6),
      I1 => d2(5),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d1(5),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[23]_i_5\
    );
\tx_encoded_data[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c1(6),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d2(5),
      O => \n_0_tx_encoded_data[23]_i_6\
    );
\tx_encoded_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[24]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[24]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[24]_i_4\,
      O => \n_0_tx_encoded_data[24]_i_1\
    );
\tx_encoded_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d2(6),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[24]_i_5\,
      O => \n_0_tx_encoded_data[24]_i_2\
    );
\tx_encoded_data[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
    port map (
      I0 => d1(6),
      I1 => \n_0_tx_encoded_data[65]_i_6\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => \n_0_tx_encoded_data[65]_i_7\,
      I4 => c2(0),
      O => \n_0_tx_encoded_data[24]_i_3\
    );
\tx_encoded_data[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[24]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d1(6),
      O => \n_0_tx_encoded_data[24]_i_4\
    );
\tx_encoded_data[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c2(0),
      I1 => d2(6),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d1(6),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[24]_i_5\
    );
\tx_encoded_data[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c2(0),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d2(6),
      O => \n_0_tx_encoded_data[24]_i_6\
    );
\tx_encoded_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[25]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[25]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[25]_i_4\,
      O => \n_0_tx_encoded_data[25]_i_1\
    );
\tx_encoded_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d2(7),
      I3 => \n_0_tx_encoded_data[25]_i_5\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[25]_i_2\
    );
\tx_encoded_data[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
    port map (
      I0 => d1(7),
      I1 => \n_0_tx_encoded_data[65]_i_6\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => \n_0_tx_encoded_data[65]_i_7\,
      I4 => c2(1),
      O => \n_0_tx_encoded_data[25]_i_3\
    );
\tx_encoded_data[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[25]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d1(7),
      O => \n_0_tx_encoded_data[25]_i_4\
    );
\tx_encoded_data[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c2(1),
      I1 => d2(7),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d1(7),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[25]_i_5\
    );
\tx_encoded_data[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c2(1),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d2(7),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[25]_i_6\
    );
\tx_encoded_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[26]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[26]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[26]_i_4\,
      O => \n_0_tx_encoded_data[26]_i_1\
    );
\tx_encoded_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d3(0),
      I3 => \n_0_tx_encoded_data[26]_i_5\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[26]_i_2\
    );
\tx_encoded_data[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => c2(2),
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => \n_0_tx_encoded_data[65]_i_6\,
      O => \n_0_tx_encoded_data[26]_i_3\
    );
\tx_encoded_data[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[26]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d2(0),
      O => \n_0_tx_encoded_data[26]_i_4\
    );
\tx_encoded_data[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c2(2),
      I1 => d3(0),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d2(0),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[26]_i_5\
    );
\tx_encoded_data[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c2(2),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d3(0),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[26]_i_6\
    );
\tx_encoded_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[27]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[27]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[27]_i_4\,
      O => \n_0_tx_encoded_data[27]_i_1\
    );
\tx_encoded_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d3(1),
      I3 => \n_0_tx_encoded_data[27]_i_5\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[27]_i_2\
    );
\tx_encoded_data[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => c2(3),
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => \n_0_tx_encoded_data[65]_i_6\,
      O => \n_0_tx_encoded_data[27]_i_3\
    );
\tx_encoded_data[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[27]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d2(1),
      O => \n_0_tx_encoded_data[27]_i_4\
    );
\tx_encoded_data[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c2(3),
      I1 => d3(1),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d2(1),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[27]_i_5\
    );
\tx_encoded_data[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c2(3),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d3(1),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[27]_i_6\
    );
\tx_encoded_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[28]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[28]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[28]_i_4\,
      O => \n_0_tx_encoded_data[28]_i_1\
    );
\tx_encoded_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d3(2),
      I3 => \n_0_tx_encoded_data[28]_i_5\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[28]_i_2\
    );
\tx_encoded_data[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => c2(4),
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => \n_0_tx_encoded_data[65]_i_6\,
      O => \n_0_tx_encoded_data[28]_i_3\
    );
\tx_encoded_data[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[28]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d2(2),
      O => \n_0_tx_encoded_data[28]_i_4\
    );
\tx_encoded_data[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c2(4),
      I1 => d3(2),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d2(2),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[28]_i_5\
    );
\tx_encoded_data[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c2(4),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d3(2),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[28]_i_6\
    );
\tx_encoded_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[29]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[29]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[29]_i_4\,
      O => \n_0_tx_encoded_data[29]_i_1\
    );
\tx_encoded_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d3(3),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[29]_i_5\,
      O => \n_0_tx_encoded_data[29]_i_2\
    );
\tx_encoded_data[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => c2(5),
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => \n_0_tx_encoded_data[65]_i_6\,
      O => \n_0_tx_encoded_data[29]_i_3\
    );
\tx_encoded_data[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[29]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d2(3),
      O => \n_0_tx_encoded_data[29]_i_4\
    );
\tx_encoded_data[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
    port map (
      I0 => c2(5),
      I1 => d3(3),
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d2(3),
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[29]_i_5\
    );
\tx_encoded_data[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c2(5),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d3(3),
      O => \n_0_tx_encoded_data[29]_i_6\
    );
\tx_encoded_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => \n_0_block_field_reg[0]\,
      I1 => \n_0_tx_encoded_data[2]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[2]_i_3\,
      O => \n_0_tx_encoded_data[2]_i_1\
    );
\tx_encoded_data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A208"
    )
    port map (
      I0 => \n_0_block_field_reg[0]\,
      I1 => \n_0_tx_encoded_data[65]_i_6\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[2]_i_2\
    );
\tx_encoded_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888AAAAAAAA"
    )
    port map (
      I0 => \n_0_block_field_reg[0]\,
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d0(0),
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[2]_i_3\
    );
\tx_encoded_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[30]_i_2\,
      I1 => \n_0_tx_encoded_data[65]_i_3\,
      I2 => \n_0_tx_encoded_data[30]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[30]_i_4\,
      O => \n_0_tx_encoded_data[30]_i_1\
    );
\tx_encoded_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d3(4),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[30]_i_5\,
      O => \n_0_tx_encoded_data[30]_i_2\
    );
\tx_encoded_data[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => c2(6),
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => \n_0_tx_encoded_data[65]_i_6\,
      O => \n_0_tx_encoded_data[30]_i_3\
    );
\tx_encoded_data[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[30]_i_6\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d2(4),
      O => \n_0_tx_encoded_data[30]_i_4\
    );
\tx_encoded_data[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAFC0A0"
    )
    port map (
      I0 => c2(6),
      I1 => d2(4),
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d3(4),
      O => \n_0_tx_encoded_data[30]_i_5\
    );
\tx_encoded_data[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c2(6),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d3(4),
      O => \n_0_tx_encoded_data[30]_i_6\
    );
\tx_encoded_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c3(0),
      I1 => \n_0_tx_encoded_data[31]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[31]_i_3\,
      O => \n_0_tx_encoded_data[31]_i_1\
    );
\tx_encoded_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d3(5),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[31]_i_4\,
      O => \n_0_tx_encoded_data[31]_i_2\
    );
\tx_encoded_data[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[31]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d2(5),
      O => \n_0_tx_encoded_data[31]_i_3\
    );
\tx_encoded_data[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAFC0A0"
    )
    port map (
      I0 => c3(0),
      I1 => d2(5),
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d3(5),
      O => \n_0_tx_encoded_data[31]_i_4\
    );
\tx_encoded_data[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c3(0),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d3(5),
      O => \n_0_tx_encoded_data[31]_i_5\
    );
\tx_encoded_data[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c3(1),
      I1 => \n_0_tx_encoded_data[32]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[32]_i_3\,
      O => \n_0_tx_encoded_data[32]_i_1\
    );
\tx_encoded_data[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d3(6),
      I3 => \n_0_tx_encoded_data[32]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[32]_i_2\
    );
\tx_encoded_data[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[32]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d2(6),
      O => \n_0_tx_encoded_data[32]_i_3\
    );
\tx_encoded_data[32]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAFC0A0"
    )
    port map (
      I0 => c3(1),
      I1 => d2(6),
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d3(6),
      O => \n_0_tx_encoded_data[32]_i_4\
    );
\tx_encoded_data[32]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c3(1),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d3(6),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[32]_i_5\
    );
\tx_encoded_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c3(2),
      I1 => \n_0_tx_encoded_data[33]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[33]_i_3\,
      O => \n_0_tx_encoded_data[33]_i_1\
    );
\tx_encoded_data[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => d3(7),
      I3 => \n_0_tx_encoded_data[33]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[33]_i_2\
    );
\tx_encoded_data[33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_tx_encoded_data[33]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => d2(7),
      O => \n_0_tx_encoded_data[33]_i_3\
    );
\tx_encoded_data[33]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAFC0A0"
    )
    port map (
      I0 => c3(2),
      I1 => d2(7),
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d3(7),
      O => \n_0_tx_encoded_data[33]_i_4\
    );
\tx_encoded_data[33]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c3(2),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d3(7),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[33]_i_5\
    );
\tx_encoded_data[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c3(3),
      I1 => \n_0_tx_encoded_data[34]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[34]_i_3\,
      O => \n_0_tx_encoded_data[34]_i_1\
    );
\tx_encoded_data[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => o0(0),
      I3 => \n_0_tx_encoded_data[34]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[34]_i_2\
    );
\tx_encoded_data[34]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[34]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => \n_0_tx_encoded_data[58]_i_6\,
      I4 => d3(0),
      O => \n_0_tx_encoded_data[34]_i_3\
    );
\tx_encoded_data[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
    port map (
      I0 => d3(0),
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => c3(3),
      I3 => o0(0),
      I4 => d4(0),
      I5 => \n_0_tx_encoded_data[65]_i_7\,
      O => \n_0_tx_encoded_data[34]_i_4\
    );
\tx_encoded_data[34]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c3(3),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d4(0),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[34]_i_5\
    );
\tx_encoded_data[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c3(4),
      I1 => \n_0_tx_encoded_data[35]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[35]_i_3\,
      O => \n_0_tx_encoded_data[35]_i_1\
    );
\tx_encoded_data[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => o0(1),
      I3 => \n_0_tx_encoded_data[35]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[35]_i_2\
    );
\tx_encoded_data[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[35]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => \n_0_tx_encoded_data[58]_i_6\,
      I4 => d3(1),
      O => \n_0_tx_encoded_data[35]_i_3\
    );
\tx_encoded_data[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
    port map (
      I0 => d3(1),
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => c3(4),
      I3 => o0(1),
      I4 => d4(1),
      I5 => \n_0_tx_encoded_data[65]_i_7\,
      O => \n_0_tx_encoded_data[35]_i_4\
    );
\tx_encoded_data[35]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c3(4),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d4(1),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[35]_i_5\
    );
\tx_encoded_data[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c3(5),
      I1 => \n_0_tx_encoded_data[36]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[36]_i_3\,
      O => \n_0_tx_encoded_data[36]_i_1\
    );
\tx_encoded_data[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => o0(2),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[36]_i_4\,
      O => \n_0_tx_encoded_data[36]_i_2\
    );
\tx_encoded_data[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[36]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => \n_0_tx_encoded_data[58]_i_6\,
      I4 => d3(2),
      O => \n_0_tx_encoded_data[36]_i_3\
    );
\tx_encoded_data[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
    port map (
      I0 => d3(2),
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => c3(5),
      I3 => o0(2),
      I4 => d4(2),
      I5 => \n_0_tx_encoded_data[65]_i_7\,
      O => \n_0_tx_encoded_data[36]_i_4\
    );
\tx_encoded_data[36]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c3(5),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d4(2),
      O => \n_0_tx_encoded_data[36]_i_5\
    );
\tx_encoded_data[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c3(6),
      I1 => \n_0_tx_encoded_data[37]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[37]_i_3\,
      O => \n_0_tx_encoded_data[37]_i_1\
    );
\tx_encoded_data[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => o0(3),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[37]_i_4\,
      O => \n_0_tx_encoded_data[37]_i_2\
    );
\tx_encoded_data[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[37]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => \n_0_tx_encoded_data[58]_i_6\,
      I4 => d3(3),
      O => \n_0_tx_encoded_data[37]_i_3\
    );
\tx_encoded_data[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
    port map (
      I0 => d3(3),
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => c3(6),
      I3 => o0(3),
      I4 => d4(3),
      I5 => \n_0_tx_encoded_data[65]_i_7\,
      O => \n_0_tx_encoded_data[37]_i_4\
    );
\tx_encoded_data[37]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c3(6),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d4(3),
      O => \n_0_tx_encoded_data[37]_i_5\
    );
\tx_encoded_data[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c4(0),
      I1 => \n_0_tx_encoded_data[38]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[38]_i_3\,
      O => \n_0_tx_encoded_data[38]_i_1\
    );
\tx_encoded_data[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c4(0),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[38]_i_4\,
      O => \n_0_tx_encoded_data[38]_i_2\
    );
\tx_encoded_data[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[38]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d3(4),
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => c4(0),
      O => \n_0_tx_encoded_data[38]_i_3\
    );
\tx_encoded_data[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
    port map (
      I0 => \n_0_tx_encoded_data[41]_i_6\,
      I1 => o4(0),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d4(4),
      I4 => \n_0_tx_encoded_data[65]_i_7\,
      I5 => \n_0_tx_encoded_data[38]_i_6\,
      O => \n_0_tx_encoded_data[38]_i_4\
    );
\tx_encoded_data[38]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c4(0),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d4(4),
      O => \n_0_tx_encoded_data[38]_i_5\
    );
\tx_encoded_data[38]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB888888888"
    )
    port map (
      I0 => d3(4),
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \t_type_reg__0\(2),
      I3 => \t_type_reg__0\(0),
      I4 => \t_type_reg__0\(1),
      I5 => o4(0),
      O => \n_0_tx_encoded_data[38]_i_6\
    );
\tx_encoded_data[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c4(1),
      I1 => \n_0_tx_encoded_data[39]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[39]_i_3\,
      O => \n_0_tx_encoded_data[39]_i_1\
    );
\tx_encoded_data[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c4(1),
      I3 => \n_0_tx_encoded_data[39]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[39]_i_2\
    );
\tx_encoded_data[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[39]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d3(5),
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => c4(1),
      O => \n_0_tx_encoded_data[39]_i_3\
    );
\tx_encoded_data[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
    port map (
      I0 => \n_0_tx_encoded_data[41]_i_6\,
      I1 => o4(1),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d4(5),
      I4 => \n_0_tx_encoded_data[65]_i_7\,
      I5 => \n_0_tx_encoded_data[39]_i_6\,
      O => \n_0_tx_encoded_data[39]_i_4\
    );
\tx_encoded_data[39]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c4(1),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d4(5),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[39]_i_5\
    );
\tx_encoded_data[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB888888888"
    )
    port map (
      I0 => d3(5),
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \t_type_reg__0\(2),
      I3 => \t_type_reg__0\(0),
      I4 => \t_type_reg__0\(1),
      I5 => o4(1),
      O => \n_0_tx_encoded_data[39]_i_6\
    );
\tx_encoded_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => \n_0_block_field_reg[1]\,
      I1 => \n_0_tx_encoded_data[3]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[3]_i_3\,
      O => \n_0_tx_encoded_data[3]_i_1\
    );
\tx_encoded_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEAEFB"
    )
    port map (
      I0 => \n_0_block_field_reg[1]\,
      I1 => \n_0_tx_encoded_data[65]_i_6\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[3]_i_2\
    );
\tx_encoded_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBAAAAAAAA"
    )
    port map (
      I0 => \n_0_block_field_reg[1]\,
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d0(1),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[3]_i_3\
    );
\tx_encoded_data[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c4(2),
      I1 => \n_0_tx_encoded_data[40]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[40]_i_3\,
      O => \n_0_tx_encoded_data[40]_i_1\
    );
\tx_encoded_data[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c4(2),
      I3 => \n_0_tx_encoded_data[40]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[40]_i_2\
    );
\tx_encoded_data[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[40]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d3(6),
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => c4(2),
      O => \n_0_tx_encoded_data[40]_i_3\
    );
\tx_encoded_data[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
    port map (
      I0 => \n_0_tx_encoded_data[41]_i_6\,
      I1 => o4(2),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d4(6),
      I4 => \n_0_tx_encoded_data[65]_i_7\,
      I5 => \n_0_tx_encoded_data[40]_i_6\,
      O => \n_0_tx_encoded_data[40]_i_4\
    );
\tx_encoded_data[40]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c4(2),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d4(6),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[40]_i_5\
    );
\tx_encoded_data[40]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB888888888"
    )
    port map (
      I0 => d3(6),
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \t_type_reg__0\(2),
      I3 => \t_type_reg__0\(0),
      I4 => \t_type_reg__0\(1),
      I5 => o4(2),
      O => \n_0_tx_encoded_data[40]_i_6\
    );
\tx_encoded_data[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c4(3),
      I1 => \n_0_tx_encoded_data[41]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[41]_i_3\,
      O => \n_0_tx_encoded_data[41]_i_1\
    );
\tx_encoded_data[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c4(3),
      I3 => \n_0_tx_encoded_data[41]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[41]_i_2\
    );
\tx_encoded_data[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[41]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => d3(7),
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => c4(3),
      O => \n_0_tx_encoded_data[41]_i_3\
    );
\tx_encoded_data[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
    port map (
      I0 => \n_0_tx_encoded_data[41]_i_6\,
      I1 => o4(3),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d4(7),
      I4 => \n_0_tx_encoded_data[65]_i_7\,
      I5 => \n_0_tx_encoded_data[41]_i_7\,
      O => \n_0_tx_encoded_data[41]_i_4\
    );
\tx_encoded_data[41]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c4(3),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d4(7),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[41]_i_5\
    );
\tx_encoded_data[41]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \t_type_reg__0\(1),
      I1 => \t_type_reg__0\(0),
      I2 => \t_type_reg__0\(2),
      O => \n_0_tx_encoded_data[41]_i_6\
    );
\tx_encoded_data[41]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB888888888"
    )
    port map (
      I0 => d3(7),
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      I2 => \t_type_reg__0\(2),
      I3 => \t_type_reg__0\(0),
      I4 => \t_type_reg__0\(1),
      I5 => o4(3),
      O => \n_0_tx_encoded_data[41]_i_7\
    );
\tx_encoded_data[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c4(4),
      I1 => \n_0_tx_encoded_data[42]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[42]_i_3\,
      O => \n_0_tx_encoded_data[42]_i_1\
    );
\tx_encoded_data[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c4(4),
      I3 => \n_0_tx_encoded_data[42]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[42]_i_2\
    );
\tx_encoded_data[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8BB8888B888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[42]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => c4(4),
      I3 => \n_0_tx_encoded_data[65]_i_14\,
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => d4(0),
      O => \n_0_tx_encoded_data[42]_i_3\
    );
\tx_encoded_data[42]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d4(0),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d5(0),
      O => \n_0_tx_encoded_data[42]_i_4\
    );
\tx_encoded_data[42]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c4(4),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d5(0),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[42]_i_5\
    );
\tx_encoded_data[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c4(5),
      I1 => \n_0_tx_encoded_data[43]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[43]_i_3\,
      O => \n_0_tx_encoded_data[43]_i_1\
    );
\tx_encoded_data[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c4(5),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[43]_i_4\,
      O => \n_0_tx_encoded_data[43]_i_2\
    );
\tx_encoded_data[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8BB8888B888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[43]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => c4(5),
      I3 => \n_0_tx_encoded_data[65]_i_14\,
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => d4(1),
      O => \n_0_tx_encoded_data[43]_i_3\
    );
\tx_encoded_data[43]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d4(1),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d5(1),
      O => \n_0_tx_encoded_data[43]_i_4\
    );
\tx_encoded_data[43]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c4(5),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d5(1),
      O => \n_0_tx_encoded_data[43]_i_5\
    );
\tx_encoded_data[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c4(6),
      I1 => \n_0_tx_encoded_data[44]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[44]_i_3\,
      O => \n_0_tx_encoded_data[44]_i_1\
    );
\tx_encoded_data[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c4(6),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[44]_i_4\,
      O => \n_0_tx_encoded_data[44]_i_2\
    );
\tx_encoded_data[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8BB8888B888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[44]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => c4(6),
      I3 => \n_0_tx_encoded_data[65]_i_14\,
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => d4(2),
      O => \n_0_tx_encoded_data[44]_i_3\
    );
\tx_encoded_data[44]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => d4(2),
      I1 => \n_0_tx_encoded_data[65]_i_14\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d5(2),
      O => \n_0_tx_encoded_data[44]_i_4\
    );
\tx_encoded_data[44]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c4(6),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d5(2),
      O => \n_0_tx_encoded_data[44]_i_5\
    );
\tx_encoded_data[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c5(0),
      I1 => \n_0_tx_encoded_data[45]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[45]_i_3\,
      O => \n_0_tx_encoded_data[45]_i_1\
    );
\tx_encoded_data[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c5(0),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[45]_i_4\,
      O => \n_0_tx_encoded_data[45]_i_2\
    );
\tx_encoded_data[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[45]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => c5(0),
      I3 => \n_0_tx_encoded_data[65]_i_14\,
      I4 => d4(3),
      O => \n_0_tx_encoded_data[45]_i_3\
    );
\tx_encoded_data[45]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => d4(3),
      I1 => \n_0_tx_encoded_data[65]_i_14\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d5(3),
      O => \n_0_tx_encoded_data[45]_i_4\
    );
\tx_encoded_data[45]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c5(0),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d5(3),
      O => \n_0_tx_encoded_data[45]_i_5\
    );
\tx_encoded_data[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c5(1),
      I1 => \n_0_tx_encoded_data[46]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[46]_i_3\,
      O => \n_0_tx_encoded_data[46]_i_1\
    );
\tx_encoded_data[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c5(1),
      I3 => \n_0_tx_encoded_data[46]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[46]_i_2\
    );
\tx_encoded_data[46]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[46]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => c5(1),
      I3 => \n_0_tx_encoded_data[65]_i_14\,
      I4 => d4(4),
      O => \n_0_tx_encoded_data[46]_i_3\
    );
\tx_encoded_data[46]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => d4(4),
      I1 => \n_0_tx_encoded_data[65]_i_14\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d5(4),
      O => \n_0_tx_encoded_data[46]_i_4\
    );
\tx_encoded_data[46]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c5(1),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d5(4),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[46]_i_5\
    );
\tx_encoded_data[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c5(2),
      I1 => \n_0_tx_encoded_data[47]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[47]_i_3\,
      O => \n_0_tx_encoded_data[47]_i_1\
    );
\tx_encoded_data[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c5(2),
      I3 => \n_0_tx_encoded_data[47]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[47]_i_2\
    );
\tx_encoded_data[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[47]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => c5(2),
      I3 => \n_0_tx_encoded_data[65]_i_14\,
      I4 => d4(5),
      O => \n_0_tx_encoded_data[47]_i_3\
    );
\tx_encoded_data[47]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => d4(5),
      I1 => \n_0_tx_encoded_data[65]_i_14\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d5(5),
      O => \n_0_tx_encoded_data[47]_i_4\
    );
\tx_encoded_data[47]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c5(2),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d5(5),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[47]_i_5\
    );
\tx_encoded_data[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c5(3),
      I1 => \n_0_tx_encoded_data[48]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[48]_i_3\,
      O => \n_0_tx_encoded_data[48]_i_1\
    );
\tx_encoded_data[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c5(3),
      I3 => \n_0_tx_encoded_data[48]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[48]_i_2\
    );
\tx_encoded_data[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[48]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => c5(3),
      I3 => \n_0_tx_encoded_data[65]_i_14\,
      I4 => d4(6),
      O => \n_0_tx_encoded_data[48]_i_3\
    );
\tx_encoded_data[48]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => d4(6),
      I1 => \n_0_tx_encoded_data[65]_i_14\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d5(6),
      O => \n_0_tx_encoded_data[48]_i_4\
    );
\tx_encoded_data[48]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c5(3),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d5(6),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[48]_i_5\
    );
\tx_encoded_data[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c5(4),
      I1 => \n_0_tx_encoded_data[49]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[49]_i_3\,
      O => \n_0_tx_encoded_data[49]_i_1\
    );
\tx_encoded_data[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c5(4),
      I3 => \n_0_tx_encoded_data[49]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[49]_i_2\
    );
\tx_encoded_data[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[49]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => c5(4),
      I3 => \n_0_tx_encoded_data[65]_i_14\,
      I4 => d4(7),
      O => \n_0_tx_encoded_data[49]_i_3\
    );
\tx_encoded_data[49]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => d4(7),
      I1 => \n_0_tx_encoded_data[65]_i_14\,
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d5(7),
      O => \n_0_tx_encoded_data[49]_i_4\
    );
\tx_encoded_data[49]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c5(4),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d5(7),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[49]_i_5\
    );
\tx_encoded_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => \n_0_block_field_reg[2]\,
      I1 => \n_0_tx_encoded_data[4]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[4]_i_3\,
      O => \n_0_tx_encoded_data[4]_i_1\
    );
\tx_encoded_data[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEAEFB"
    )
    port map (
      I0 => \n_0_block_field_reg[2]\,
      I1 => \n_0_tx_encoded_data[65]_i_6\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[4]_i_2\
    );
\tx_encoded_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBAAAAAAAA"
    )
    port map (
      I0 => \n_0_block_field_reg[2]\,
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d0(2),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[4]_i_3\
    );
\tx_encoded_data[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c5(5),
      I1 => \n_0_tx_encoded_data[50]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[50]_i_3\,
      O => \n_0_tx_encoded_data[50]_i_1\
    );
\tx_encoded_data[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c5(5),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[50]_i_4\,
      O => \n_0_tx_encoded_data[50]_i_2\
    );
\tx_encoded_data[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[50]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => c5(5),
      I3 => \n_0_tx_encoded_data[65]_i_14\,
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => d5(0),
      O => \n_0_tx_encoded_data[50]_i_3\
    );
\tx_encoded_data[50]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d5(0),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d6(0),
      O => \n_0_tx_encoded_data[50]_i_4\
    );
\tx_encoded_data[50]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c5(5),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d6(0),
      O => \n_0_tx_encoded_data[50]_i_5\
    );
\tx_encoded_data[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c5(6),
      I1 => \n_0_tx_encoded_data[51]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[51]_i_3\,
      O => \n_0_tx_encoded_data[51]_i_1\
    );
\tx_encoded_data[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c5(6),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[51]_i_4\,
      O => \n_0_tx_encoded_data[51]_i_2\
    );
\tx_encoded_data[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[51]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => c5(6),
      I3 => \n_0_tx_encoded_data[65]_i_14\,
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => d5(1),
      O => \n_0_tx_encoded_data[51]_i_3\
    );
\tx_encoded_data[51]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d5(1),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d6(1),
      O => \n_0_tx_encoded_data[51]_i_4\
    );
\tx_encoded_data[51]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c5(6),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d6(1),
      O => \n_0_tx_encoded_data[51]_i_5\
    );
\tx_encoded_data[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c6(0),
      I1 => \n_0_tx_encoded_data[52]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[52]_i_3\,
      O => \n_0_tx_encoded_data[52]_i_1\
    );
\tx_encoded_data[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c6(0),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[52]_i_4\,
      O => \n_0_tx_encoded_data[52]_i_2\
    );
\tx_encoded_data[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB8B888888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[52]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => d5(2),
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => c6(0),
      O => \n_0_tx_encoded_data[52]_i_3\
    );
\tx_encoded_data[52]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d5(2),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d6(2),
      O => \n_0_tx_encoded_data[52]_i_4\
    );
\tx_encoded_data[52]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c6(0),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d6(2),
      O => \n_0_tx_encoded_data[52]_i_5\
    );
\tx_encoded_data[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c6(1),
      I1 => \n_0_tx_encoded_data[53]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[53]_i_3\,
      O => \n_0_tx_encoded_data[53]_i_1\
    );
\tx_encoded_data[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c6(1),
      I3 => \n_0_tx_encoded_data[53]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[53]_i_2\
    );
\tx_encoded_data[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB8B888888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[53]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => d5(3),
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => c6(1),
      O => \n_0_tx_encoded_data[53]_i_3\
    );
\tx_encoded_data[53]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d5(3),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d6(3),
      O => \n_0_tx_encoded_data[53]_i_4\
    );
\tx_encoded_data[53]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c6(1),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d6(3),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[53]_i_5\
    );
\tx_encoded_data[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c6(2),
      I1 => \n_0_tx_encoded_data[54]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[54]_i_3\,
      O => \n_0_tx_encoded_data[54]_i_1\
    );
\tx_encoded_data[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c6(2),
      I3 => \n_0_tx_encoded_data[54]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[54]_i_2\
    );
\tx_encoded_data[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB8B888888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[54]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => d5(4),
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => c6(2),
      O => \n_0_tx_encoded_data[54]_i_3\
    );
\tx_encoded_data[54]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d5(4),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d6(4),
      O => \n_0_tx_encoded_data[54]_i_4\
    );
\tx_encoded_data[54]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c6(2),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d6(4),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[54]_i_5\
    );
\tx_encoded_data[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c6(3),
      I1 => \n_0_tx_encoded_data[55]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[55]_i_3\,
      O => \n_0_tx_encoded_data[55]_i_1\
    );
\tx_encoded_data[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c6(3),
      I3 => \n_0_tx_encoded_data[55]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[55]_i_2\
    );
\tx_encoded_data[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB8B888888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[55]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => d5(5),
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => c6(3),
      O => \n_0_tx_encoded_data[55]_i_3\
    );
\tx_encoded_data[55]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d5(5),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d6(5),
      O => \n_0_tx_encoded_data[55]_i_4\
    );
\tx_encoded_data[55]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c6(3),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d6(5),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[55]_i_5\
    );
\tx_encoded_data[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c6(4),
      I1 => \n_0_tx_encoded_data[56]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[56]_i_3\,
      O => \n_0_tx_encoded_data[56]_i_1\
    );
\tx_encoded_data[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c6(4),
      I3 => \n_0_tx_encoded_data[56]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[56]_i_2\
    );
\tx_encoded_data[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB8B888888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[56]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => d5(6),
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => c6(4),
      O => \n_0_tx_encoded_data[56]_i_3\
    );
\tx_encoded_data[56]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d5(6),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d6(6),
      O => \n_0_tx_encoded_data[56]_i_4\
    );
\tx_encoded_data[56]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
    port map (
      I0 => c6(4),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d6(6),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[56]_i_5\
    );
\tx_encoded_data[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c6(5),
      I1 => \n_0_tx_encoded_data[57]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[57]_i_3\,
      O => \n_0_tx_encoded_data[57]_i_1\
    );
\tx_encoded_data[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c6(5),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[57]_i_4\,
      O => \n_0_tx_encoded_data[57]_i_2\
    );
\tx_encoded_data[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB8B888888"
    )
    port map (
      I0 => \n_0_tx_encoded_data[57]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => d5(7),
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      I5 => c6(5),
      O => \n_0_tx_encoded_data[57]_i_3\
    );
\tx_encoded_data[57]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d5(7),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d6(7),
      O => \n_0_tx_encoded_data[57]_i_4\
    );
\tx_encoded_data[57]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c6(5),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d6(7),
      O => \n_0_tx_encoded_data[57]_i_5\
    );
\tx_encoded_data[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c6(6),
      I1 => \n_0_tx_encoded_data[58]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[58]_i_3\,
      O => \n_0_tx_encoded_data[58]_i_1\
    );
\tx_encoded_data[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c6(6),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[58]_i_4\,
      O => \n_0_tx_encoded_data[58]_i_2\
    );
\tx_encoded_data[58]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BB88"
    )
    port map (
      I0 => \n_0_tx_encoded_data[58]_i_5\,
      I1 => \n_0_tx_encoded_data[1]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_14\,
      I3 => c6(6),
      I4 => \n_0_tx_encoded_data[58]_i_6\,
      O => \n_0_tx_encoded_data[58]_i_3\
    );
\tx_encoded_data[58]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d6(0),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d7(0),
      O => \n_0_tx_encoded_data[58]_i_4\
    );
\tx_encoded_data[58]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
    port map (
      I0 => c6(6),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d7(0),
      O => \n_0_tx_encoded_data[58]_i_5\
    );
\tx_encoded_data[58]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7DFF7CFFFFFFFF"
    )
    port map (
      I0 => \tx_xgmii_ctrl_reg2_reg__0\(3),
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(1),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(2),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(0),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(4),
      I5 => \n_0_tx_encoded_data[58]_i_7\,
      O => \n_0_tx_encoded_data[58]_i_6\
    );
\tx_encoded_data[58]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000105"
    )
    port map (
      I0 => \tx_xgmii_ctrl_reg2_reg__0\(3),
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(4),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(5),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(7),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(6),
      O => \n_0_tx_encoded_data[58]_i_7\
    );
\tx_encoded_data[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c7(0),
      I1 => \n_0_tx_encoded_data[59]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[59]_i_3\,
      O => \n_0_tx_encoded_data[59]_i_1\
    );
\tx_encoded_data[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c7(0),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[59]_i_4\,
      O => \n_0_tx_encoded_data[59]_i_2\
    );
\tx_encoded_data[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888AAAAAAAA"
    )
    port map (
      I0 => c7(0),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d7(1),
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[59]_i_3\
    );
\tx_encoded_data[59]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d6(1),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d7(1),
      O => \n_0_tx_encoded_data[59]_i_4\
    );
\tx_encoded_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => \n_0_block_field_reg[3]\,
      I1 => \n_0_tx_encoded_data[5]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[5]_i_3\,
      O => \n_0_tx_encoded_data[5]_i_1\
    );
\tx_encoded_data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEAEFB"
    )
    port map (
      I0 => \n_0_block_field_reg[3]\,
      I1 => \n_0_tx_encoded_data[65]_i_6\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[5]_i_2\
    );
\tx_encoded_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBAAAAAAAA"
    )
    port map (
      I0 => \n_0_block_field_reg[3]\,
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d0(3),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[5]_i_3\
    );
\tx_encoded_data[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c7(1),
      I1 => \n_0_tx_encoded_data[60]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[60]_i_3\,
      O => \n_0_tx_encoded_data[60]_i_1\
    );
\tx_encoded_data[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c7(1),
      I3 => \n_0_tx_encoded_data[60]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[60]_i_2\
    );
\tx_encoded_data[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBAAAAAAAA"
    )
    port map (
      I0 => c7(1),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d7(2),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[60]_i_3\
    );
\tx_encoded_data[60]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d6(2),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d7(2),
      O => \n_0_tx_encoded_data[60]_i_4\
    );
\tx_encoded_data[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c7(2),
      I1 => \n_0_tx_encoded_data[61]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[61]_i_3\,
      O => \n_0_tx_encoded_data[61]_i_1\
    );
\tx_encoded_data[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c7(2),
      I3 => \n_0_tx_encoded_data[61]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[61]_i_2\
    );
\tx_encoded_data[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBAAAAAAAA"
    )
    port map (
      I0 => c7(2),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d7(3),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[61]_i_3\
    );
\tx_encoded_data[61]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d6(3),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d7(3),
      O => \n_0_tx_encoded_data[61]_i_4\
    );
\tx_encoded_data[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c7(3),
      I1 => \n_0_tx_encoded_data[62]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[62]_i_3\,
      O => \n_0_tx_encoded_data[62]_i_1\
    );
\tx_encoded_data[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c7(3),
      I3 => \n_0_tx_encoded_data[62]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[62]_i_2\
    );
\tx_encoded_data[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBAAAAAAAA"
    )
    port map (
      I0 => c7(3),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d7(4),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[62]_i_3\
    );
\tx_encoded_data[62]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d6(4),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d7(4),
      O => \n_0_tx_encoded_data[62]_i_4\
    );
\tx_encoded_data[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c7(4),
      I1 => \n_0_tx_encoded_data[63]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[63]_i_3\,
      O => \n_0_tx_encoded_data[63]_i_1\
    );
\tx_encoded_data[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22FDFD"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c7(4),
      I3 => \n_0_tx_encoded_data[63]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_8\,
      I5 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[63]_i_2\
    );
\tx_encoded_data[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBAAAAAAAA"
    )
    port map (
      I0 => c7(4),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d7(5),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[63]_i_3\
    );
\tx_encoded_data[63]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d6(5),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d7(5),
      O => \n_0_tx_encoded_data[63]_i_4\
    );
\tx_encoded_data[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c7(5),
      I1 => \n_0_tx_encoded_data[64]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[64]_i_3\,
      O => \n_0_tx_encoded_data[64]_i_1\
    );
\tx_encoded_data[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c7(5),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[64]_i_4\,
      O => \n_0_tx_encoded_data[64]_i_2\
    );
\tx_encoded_data[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888AAAAAAAA"
    )
    port map (
      I0 => c7(5),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d7(6),
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[64]_i_3\
    );
\tx_encoded_data[64]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d6(6),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d7(6),
      O => \n_0_tx_encoded_data[64]_i_4\
    );
\tx_encoded_data[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => c7(6),
      I1 => \n_0_tx_encoded_data[65]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[65]_i_5\,
      O => \n_0_tx_encoded_data[65]_i_1\
    );
\tx_encoded_data[65]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_7\,
      I1 => d6(7),
      I2 => \n_0_tx_encoded_data[1]_i_4\,
      I3 => d7(7),
      O => \n_0_tx_encoded_data[65]_i_10\
    );
\tx_encoded_data[65]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
    port map (
      I0 => \tx_xgmii_ctrl_reg2_reg__0\(6),
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(7),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(0),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(5),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(4),
      O => \n_0_tx_encoded_data[65]_i_11\
    );
\tx_encoded_data[65]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \tx_xgmii_ctrl_reg2_reg__0\(1),
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(2),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(3),
      O => \n_0_tx_encoded_data[65]_i_12\
    );
\tx_encoded_data[65]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EFFFEFE"
    )
    port map (
      I0 => \tx_xgmii_ctrl_reg2_reg__0\(0),
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(1),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(2),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(4),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(3),
      O => \n_0_tx_encoded_data[65]_i_13\
    );
\tx_encoded_data[65]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFEFF"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_12\,
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(6),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(7),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(0),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(5),
      I5 => \n_0_tx_encoded_data[65]_i_16\,
      O => \n_0_tx_encoded_data[65]_i_14\
    );
\tx_encoded_data[65]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFEFFFFFFFFFBA"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_17\,
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(0),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(4),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(3),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(1),
      I5 => \tx_xgmii_ctrl_reg2_reg__0\(2),
      O => \n_0_tx_encoded_data[65]_i_15\
    );
\tx_encoded_data[65]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D000000"
    )
    port map (
      I0 => \tx_xgmii_ctrl_reg2_reg__0\(4),
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(3),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(0),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(6),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(7),
      I5 => \n_0_tx_encoded_data[65]_i_18\,
      O => \n_0_tx_encoded_data[65]_i_16\
    );
\tx_encoded_data[65]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \tx_xgmii_ctrl_reg2_reg__0\(5),
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(6),
      O => \n_0_tx_encoded_data[65]_i_17\
    );
\tx_encoded_data[65]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FFFEEEE"
    )
    port map (
      I0 => \tx_xgmii_ctrl_reg2_reg__0\(2),
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(1),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(4),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(5),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(3),
      O => \n_0_tx_encoded_data[65]_i_18\
    );
\tx_encoded_data[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD2000000020"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_6\,
      I1 => \n_0_tx_encoded_data[65]_i_7\,
      I2 => c7(6),
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      I5 => \n_0_tx_encoded_data[65]_i_10\,
      O => \n_0_tx_encoded_data[65]_i_2\
    );
\tx_encoded_data[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEEEEEEEEEEEEE"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_11\,
      I1 => \n_0_tx_encoded_data[65]_i_12\,
      I2 => \n_0_tx_encoded_data[65]_i_13\,
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(5),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(6),
      I5 => \tx_xgmii_ctrl_reg2_reg__0\(7),
      O => \n_0_tx_encoded_data[65]_i_3\
    );
\tx_encoded_data[65]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_9\,
      I1 => \n_0_tx_encoded_data[65]_i_14\,
      O => \n_0_tx_encoded_data[65]_i_4\
    );
\tx_encoded_data[65]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888AAAAAAAA"
    )
    port map (
      I0 => c7(6),
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d7(7),
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[65]_i_5\
    );
\tx_encoded_data[65]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBEFFFEA"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_15\,
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(7),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(0),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(5),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(3),
      O => \n_0_tx_encoded_data[65]_i_6\
    );
\tx_encoded_data[65]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_12\,
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(6),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(7),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(0),
      I4 => \tx_xgmii_ctrl_reg2_reg__0\(5),
      I5 => \n_0_tx_encoded_data[65]_i_16\,
      O => \n_0_tx_encoded_data[65]_i_7\
    );
\tx_encoded_data[65]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_tx_encoded_data[65]_i_14\,
      I1 => \n_0_tx_encoded_data[1]_i_4\,
      O => \n_0_tx_encoded_data[65]_i_8\
    );
\tx_encoded_data[65]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A407"
    )
    port map (
      I0 => \tx_xgmii_ctrl_reg2_reg__0\(7),
      I1 => \tx_xgmii_ctrl_reg2_reg__0\(0),
      I2 => \tx_xgmii_ctrl_reg2_reg__0\(5),
      I3 => \tx_xgmii_ctrl_reg2_reg__0\(3),
      I4 => \n_0_tx_encoded_data[65]_i_15\,
      O => \n_0_tx_encoded_data[65]_i_9\
    );
\tx_encoded_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => \n_0_block_field_reg[4]\,
      I1 => \n_0_tx_encoded_data[6]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[6]_i_3\,
      O => \n_0_tx_encoded_data[6]_i_1\
    );
\tx_encoded_data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEAEFB"
    )
    port map (
      I0 => \n_0_block_field_reg[4]\,
      I1 => \n_0_tx_encoded_data[65]_i_6\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[6]_i_2\
    );
\tx_encoded_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBAAAAAAAA"
    )
    port map (
      I0 => \n_0_block_field_reg[4]\,
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => d0(4),
      I3 => \n_0_tx_encoded_data[1]_i_5\,
      I4 => \n_0_tx_encoded_data[1]_i_4\,
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[6]_i_3\
    );
\tx_encoded_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => \n_0_block_field_reg[5]\,
      I1 => \n_0_tx_encoded_data[7]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[7]_i_3\,
      O => \n_0_tx_encoded_data[7]_i_1\
    );
\tx_encoded_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A208"
    )
    port map (
      I0 => \n_0_block_field_reg[5]\,
      I1 => \n_0_tx_encoded_data[65]_i_6\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[7]_i_2\
    );
\tx_encoded_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888AAAAAAAA"
    )
    port map (
      I0 => \n_0_block_field_reg[5]\,
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d0(5),
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[7]_i_3\
    );
\tx_encoded_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => \n_0_block_field_reg[6]\,
      I1 => \n_0_tx_encoded_data[8]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[8]_i_3\,
      O => \n_0_tx_encoded_data[8]_i_1\
    );
\tx_encoded_data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A208"
    )
    port map (
      I0 => \n_0_block_field_reg[6]\,
      I1 => \n_0_tx_encoded_data[65]_i_6\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[8]_i_2\
    );
\tx_encoded_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888AAAAAAAA"
    )
    port map (
      I0 => \n_0_block_field_reg[6]\,
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d0(6),
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[8]_i_3\
    );
\tx_encoded_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => \n_0_block_field_reg[7]\,
      I1 => \n_0_tx_encoded_data[9]_i_2\,
      I2 => \n_0_tx_encoded_data[65]_i_3\,
      I3 => \n_0_tx_encoded_data[65]_i_4\,
      I4 => \n_0_tx_encoded_data[9]_i_3\,
      O => \n_0_tx_encoded_data[9]_i_1\
    );
\tx_encoded_data[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A208"
    )
    port map (
      I0 => \n_0_block_field_reg[7]\,
      I1 => \n_0_tx_encoded_data[65]_i_6\,
      I2 => \n_0_tx_encoded_data[65]_i_7\,
      I3 => \n_0_tx_encoded_data[65]_i_8\,
      I4 => \n_0_tx_encoded_data[65]_i_9\,
      O => \n_0_tx_encoded_data[9]_i_2\
    );
\tx_encoded_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888AAAAAAAA"
    )
    port map (
      I0 => \n_0_block_field_reg[7]\,
      I1 => \n_0_tx_encoded_data[1]_i_3\,
      I2 => \n_0_tx_encoded_data[1]_i_5\,
      I3 => \n_0_tx_encoded_data[1]_i_4\,
      I4 => d0(7),
      I5 => \n_0_tx_encoded_data[1]_i_2\,
      O => \n_0_tx_encoded_data[9]_i_3\
    );
\tx_encoded_data_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[0]_i_1\,
      Q => tx_66_enc(0),
      S => I1
    );
\tx_encoded_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[10]_i_1\,
      Q => tx_66_enc(10),
      R => I1
    );
\tx_encoded_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[11]_i_1\,
      Q => tx_66_enc(11),
      R => I1
    );
\tx_encoded_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[12]_i_1\,
      Q => tx_66_enc(12),
      R => I1
    );
\tx_encoded_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[13]_i_1\,
      Q => tx_66_enc(13),
      R => I1
    );
\tx_encoded_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[14]_i_1\,
      Q => tx_66_enc(14),
      R => I1
    );
\tx_encoded_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[15]_i_1\,
      Q => tx_66_enc(15),
      R => I1
    );
\tx_encoded_data_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[16]_i_1\,
      Q => tx_66_enc(16),
      R => I1
    );
\tx_encoded_data_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[17]_i_1\,
      Q => tx_66_enc(17),
      R => I1
    );
\tx_encoded_data_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[18]_i_1\,
      Q => tx_66_enc(18),
      R => I1
    );
\tx_encoded_data_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[19]_i_1\,
      Q => tx_66_enc(19),
      R => I1
    );
\tx_encoded_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[1]_i_1\,
      Q => tx_66_enc(1),
      R => I1
    );
\tx_encoded_data_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[20]_i_1\,
      Q => tx_66_enc(20),
      R => I1
    );
\tx_encoded_data_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[21]_i_1\,
      Q => tx_66_enc(21),
      R => I1
    );
\tx_encoded_data_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[22]_i_1\,
      Q => tx_66_enc(22),
      R => I1
    );
\tx_encoded_data_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[23]_i_1\,
      Q => tx_66_enc(23),
      R => I1
    );
\tx_encoded_data_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[24]_i_1\,
      Q => tx_66_enc(24),
      R => I1
    );
\tx_encoded_data_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[25]_i_1\,
      Q => tx_66_enc(25),
      R => I1
    );
\tx_encoded_data_reg[26]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[26]_i_1\,
      Q => tx_66_enc(26),
      S => I1
    );
\tx_encoded_data_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[27]_i_1\,
      Q => tx_66_enc(27),
      R => I1
    );
\tx_encoded_data_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[28]_i_1\,
      Q => tx_66_enc(28),
      R => I1
    );
\tx_encoded_data_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[29]_i_1\,
      Q => tx_66_enc(29),
      R => I1
    );
\tx_encoded_data_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[2]_i_1\,
      Q => tx_66_enc(2),
      S => I1
    );
\tx_encoded_data_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[30]_i_1\,
      Q => tx_66_enc(30),
      R => I1
    );
\tx_encoded_data_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[31]_i_1\,
      Q => tx_66_enc(31),
      R => I1
    );
\tx_encoded_data_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[32]_i_1\,
      Q => tx_66_enc(32),
      R => I1
    );
\tx_encoded_data_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[33]_i_1\,
      Q => tx_66_enc(33),
      R => I1
    );
\tx_encoded_data_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[34]_i_1\,
      Q => tx_66_enc(34),
      R => I1
    );
\tx_encoded_data_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[35]_i_1\,
      Q => tx_66_enc(35),
      R => I1
    );
\tx_encoded_data_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[36]_i_1\,
      Q => tx_66_enc(36),
      R => I1
    );
\tx_encoded_data_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[37]_i_1\,
      Q => tx_66_enc(37),
      R => I1
    );
\tx_encoded_data_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[38]_i_1\,
      Q => tx_66_enc(38),
      R => I1
    );
\tx_encoded_data_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[39]_i_1\,
      Q => tx_66_enc(39),
      R => I1
    );
\tx_encoded_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[3]_i_1\,
      Q => tx_66_enc(3),
      R => I1
    );
\tx_encoded_data_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[40]_i_1\,
      Q => tx_66_enc(40),
      R => I1
    );
\tx_encoded_data_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[41]_i_1\,
      Q => tx_66_enc(41),
      R => I1
    );
\tx_encoded_data_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[42]_i_1\,
      Q => tx_66_enc(42),
      R => I1
    );
\tx_encoded_data_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[43]_i_1\,
      Q => tx_66_enc(43),
      R => I1
    );
\tx_encoded_data_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[44]_i_1\,
      Q => tx_66_enc(44),
      R => I1
    );
\tx_encoded_data_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[45]_i_1\,
      Q => tx_66_enc(45),
      R => I1
    );
\tx_encoded_data_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[46]_i_1\,
      Q => tx_66_enc(46),
      R => I1
    );
\tx_encoded_data_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[47]_i_1\,
      Q => tx_66_enc(47),
      R => I1
    );
\tx_encoded_data_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[48]_i_1\,
      Q => tx_66_enc(48),
      R => I1
    );
\tx_encoded_data_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[49]_i_1\,
      Q => tx_66_enc(49),
      R => I1
    );
\tx_encoded_data_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[4]_i_1\,
      Q => tx_66_enc(4),
      S => I1
    );
\tx_encoded_data_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[50]_i_1\,
      Q => tx_66_enc(50),
      R => I1
    );
\tx_encoded_data_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[51]_i_1\,
      Q => tx_66_enc(51),
      R => I1
    );
\tx_encoded_data_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[52]_i_1\,
      Q => tx_66_enc(52),
      R => I1
    );
\tx_encoded_data_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[53]_i_1\,
      Q => tx_66_enc(53),
      R => I1
    );
\tx_encoded_data_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[54]_i_1\,
      Q => tx_66_enc(54),
      R => I1
    );
\tx_encoded_data_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[55]_i_1\,
      Q => tx_66_enc(55),
      R => I1
    );
\tx_encoded_data_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[56]_i_1\,
      Q => tx_66_enc(56),
      R => I1
    );
\tx_encoded_data_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[57]_i_1\,
      Q => tx_66_enc(57),
      R => I1
    );
\tx_encoded_data_reg[58]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[58]_i_1\,
      Q => tx_66_enc(58),
      S => I1
    );
\tx_encoded_data_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[59]_i_1\,
      Q => tx_66_enc(59),
      R => I1
    );
\tx_encoded_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[5]_i_1\,
      Q => tx_66_enc(5),
      R => I1
    );
\tx_encoded_data_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[60]_i_1\,
      Q => tx_66_enc(60),
      R => I1
    );
\tx_encoded_data_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[61]_i_1\,
      Q => tx_66_enc(61),
      R => I1
    );
\tx_encoded_data_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[62]_i_1\,
      Q => tx_66_enc(62),
      R => I1
    );
\tx_encoded_data_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[63]_i_1\,
      Q => tx_66_enc(63),
      R => I1
    );
\tx_encoded_data_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[64]_i_1\,
      Q => tx_66_enc(64),
      R => I1
    );
\tx_encoded_data_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[65]_i_1\,
      Q => tx_66_enc(65),
      R => I1
    );
\tx_encoded_data_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[6]_i_1\,
      Q => tx_66_enc(6),
      S => I1
    );
\tx_encoded_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[7]_i_1\,
      Q => tx_66_enc(7),
      R => I1
    );
\tx_encoded_data_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[8]_i_1\,
      Q => tx_66_enc(8),
      S => I1
    );
\tx_encoded_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_tx_encoded_data[9]_i_1\,
      Q => tx_66_enc(9),
      R => I1
    );
\tx_xgmii_ctrl_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(0),
      Q => tx_xgmii_ctrl_reg1(0),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(1),
      Q => tx_xgmii_ctrl_reg1(1),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(2),
      Q => tx_xgmii_ctrl_reg1(2),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(3),
      Q => tx_xgmii_ctrl_reg1(3),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(4),
      Q => tx_xgmii_ctrl_reg1(4),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(5),
      Q => tx_xgmii_ctrl_reg1(5),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(6),
      Q => tx_xgmii_ctrl_reg1(6),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(7),
      Q => tx_xgmii_ctrl_reg1(7),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(0),
      Q => tx_xgmii_ctrl_reg2(0),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(1),
      Q => tx_xgmii_ctrl_reg2(1),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(2),
      Q => tx_xgmii_ctrl_reg2(2),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(3),
      Q => tx_xgmii_ctrl_reg2(3),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(4),
      Q => tx_xgmii_ctrl_reg2(4),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(5),
      Q => tx_xgmii_ctrl_reg2(5),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(6),
      Q => tx_xgmii_ctrl_reg2(6),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl(7),
      Q => tx_xgmii_ctrl_reg2(7),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl_reg2(0),
      Q => \tx_xgmii_ctrl_reg2_reg__0\(0),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl_reg2(1),
      Q => \tx_xgmii_ctrl_reg2_reg__0\(1),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl_reg2(2),
      Q => \tx_xgmii_ctrl_reg2_reg__0\(2),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl_reg2(3),
      Q => \tx_xgmii_ctrl_reg2_reg__0\(3),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl_reg2(4),
      Q => \tx_xgmii_ctrl_reg2_reg__0\(4),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl_reg2(5),
      Q => \tx_xgmii_ctrl_reg2_reg__0\(5),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl_reg2(6),
      Q => \tx_xgmii_ctrl_reg2_reg__0\(6),
      R => \<const0>\
    );
\tx_xgmii_ctrl_reg2_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_ctrl_reg2(7),
      Q => \tx_xgmii_ctrl_reg2_reg__0\(7),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(0),
      Q => tx_xgmii_data_reg1(0),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(10),
      Q => tx_xgmii_data_reg1(10),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(11),
      Q => tx_xgmii_data_reg1(11),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(12),
      Q => tx_xgmii_data_reg1(12),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(13),
      Q => tx_xgmii_data_reg1(13),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(14),
      Q => tx_xgmii_data_reg1(14),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(15),
      Q => tx_xgmii_data_reg1(15),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(16),
      Q => tx_xgmii_data_reg1(16),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(17),
      Q => tx_xgmii_data_reg1(17),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(18),
      Q => tx_xgmii_data_reg1(18),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(19),
      Q => tx_xgmii_data_reg1(19),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(1),
      Q => tx_xgmii_data_reg1(1),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(20),
      Q => tx_xgmii_data_reg1(20),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(21),
      Q => tx_xgmii_data_reg1(21),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(22),
      Q => tx_xgmii_data_reg1(22),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(23),
      Q => tx_xgmii_data_reg1(23),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(24),
      Q => tx_xgmii_data_reg1(24),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(25),
      Q => tx_xgmii_data_reg1(25),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(26),
      Q => tx_xgmii_data_reg1(26),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(27),
      Q => tx_xgmii_data_reg1(27),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(28),
      Q => tx_xgmii_data_reg1(28),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(29),
      Q => tx_xgmii_data_reg1(29),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(2),
      Q => tx_xgmii_data_reg1(2),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(30),
      Q => tx_xgmii_data_reg1(30),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(31),
      Q => tx_xgmii_data_reg1(31),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(32),
      Q => tx_xgmii_data_reg1(32),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(33),
      Q => tx_xgmii_data_reg1(33),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(34),
      Q => tx_xgmii_data_reg1(34),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(35),
      Q => tx_xgmii_data_reg1(35),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(36),
      Q => tx_xgmii_data_reg1(36),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(37),
      Q => tx_xgmii_data_reg1(37),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(38),
      Q => tx_xgmii_data_reg1(38),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(39),
      Q => tx_xgmii_data_reg1(39),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(3),
      Q => tx_xgmii_data_reg1(3),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(40),
      Q => tx_xgmii_data_reg1(40),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(41),
      Q => tx_xgmii_data_reg1(41),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(42),
      Q => tx_xgmii_data_reg1(42),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(43),
      Q => tx_xgmii_data_reg1(43),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(44),
      Q => tx_xgmii_data_reg1(44),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(45),
      Q => tx_xgmii_data_reg1(45),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(46),
      Q => tx_xgmii_data_reg1(46),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(47),
      Q => tx_xgmii_data_reg1(47),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(48),
      Q => tx_xgmii_data_reg1(48),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(49),
      Q => tx_xgmii_data_reg1(49),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(4),
      Q => tx_xgmii_data_reg1(4),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(50),
      Q => tx_xgmii_data_reg1(50),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(51),
      Q => tx_xgmii_data_reg1(51),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(52),
      Q => tx_xgmii_data_reg1(52),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(53),
      Q => tx_xgmii_data_reg1(53),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(54),
      Q => tx_xgmii_data_reg1(54),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(55),
      Q => tx_xgmii_data_reg1(55),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(56),
      Q => tx_xgmii_data_reg1(56),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(57),
      Q => tx_xgmii_data_reg1(57),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(58),
      Q => tx_xgmii_data_reg1(58),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(59),
      Q => tx_xgmii_data_reg1(59),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(5),
      Q => tx_xgmii_data_reg1(5),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(60),
      Q => tx_xgmii_data_reg1(60),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(61),
      Q => tx_xgmii_data_reg1(61),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(62),
      Q => tx_xgmii_data_reg1(62),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(63),
      Q => tx_xgmii_data_reg1(63),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(6),
      Q => tx_xgmii_data_reg1(6),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(7),
      Q => tx_xgmii_data_reg1(7),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(8),
      Q => tx_xgmii_data_reg1(8),
      R => \<const0>\
    );
\tx_xgmii_data_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(9),
      Q => tx_xgmii_data_reg1(9),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(0),
      Q => tx_xgmii_data_reg2(0),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(10),
      Q => tx_xgmii_data_reg2(10),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(11),
      Q => tx_xgmii_data_reg2(11),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(12),
      Q => tx_xgmii_data_reg2(12),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(13),
      Q => tx_xgmii_data_reg2(13),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(14),
      Q => tx_xgmii_data_reg2(14),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(15),
      Q => tx_xgmii_data_reg2(15),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(16),
      Q => tx_xgmii_data_reg2(16),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(17),
      Q => tx_xgmii_data_reg2(17),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(18),
      Q => tx_xgmii_data_reg2(18),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(19),
      Q => tx_xgmii_data_reg2(19),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(1),
      Q => tx_xgmii_data_reg2(1),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(20),
      Q => tx_xgmii_data_reg2(20),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(21),
      Q => tx_xgmii_data_reg2(21),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(22),
      Q => tx_xgmii_data_reg2(22),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(23),
      Q => tx_xgmii_data_reg2(23),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(24),
      Q => tx_xgmii_data_reg2(24),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(25),
      Q => tx_xgmii_data_reg2(25),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(26),
      Q => tx_xgmii_data_reg2(26),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(27),
      Q => tx_xgmii_data_reg2(27),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(28),
      Q => tx_xgmii_data_reg2(28),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(29),
      Q => tx_xgmii_data_reg2(29),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(2),
      Q => tx_xgmii_data_reg2(2),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(30),
      Q => tx_xgmii_data_reg2(30),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(31),
      Q => tx_xgmii_data_reg2(31),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(32),
      Q => tx_xgmii_data_reg2(32),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(33),
      Q => tx_xgmii_data_reg2(33),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(34),
      Q => tx_xgmii_data_reg2(34),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(35),
      Q => tx_xgmii_data_reg2(35),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(36),
      Q => tx_xgmii_data_reg2(36),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(37),
      Q => tx_xgmii_data_reg2(37),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(38),
      Q => tx_xgmii_data_reg2(38),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(39),
      Q => tx_xgmii_data_reg2(39),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(3),
      Q => tx_xgmii_data_reg2(3),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(40),
      Q => tx_xgmii_data_reg2(40),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(41),
      Q => tx_xgmii_data_reg2(41),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(42),
      Q => tx_xgmii_data_reg2(42),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(43),
      Q => tx_xgmii_data_reg2(43),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(44),
      Q => tx_xgmii_data_reg2(44),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(45),
      Q => tx_xgmii_data_reg2(45),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(46),
      Q => tx_xgmii_data_reg2(46),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(47),
      Q => tx_xgmii_data_reg2(47),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(48),
      Q => tx_xgmii_data_reg2(48),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(49),
      Q => tx_xgmii_data_reg2(49),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(4),
      Q => tx_xgmii_data_reg2(4),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(50),
      Q => tx_xgmii_data_reg2(50),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(51),
      Q => tx_xgmii_data_reg2(51),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(52),
      Q => tx_xgmii_data_reg2(52),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(53),
      Q => tx_xgmii_data_reg2(53),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(54),
      Q => tx_xgmii_data_reg2(54),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(55),
      Q => tx_xgmii_data_reg2(55),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(56),
      Q => tx_xgmii_data_reg2(56),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(57),
      Q => tx_xgmii_data_reg2(57),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(58),
      Q => tx_xgmii_data_reg2(58),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(59),
      Q => tx_xgmii_data_reg2(59),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(5),
      Q => tx_xgmii_data_reg2(5),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(60),
      Q => tx_xgmii_data_reg2(60),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(61),
      Q => tx_xgmii_data_reg2(61),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(62),
      Q => tx_xgmii_data_reg2(62),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(63),
      Q => tx_xgmii_data_reg2(63),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(6),
      Q => tx_xgmii_data_reg2(6),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(7),
      Q => tx_xgmii_data_reg2(7),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(8),
      Q => tx_xgmii_data_reg2(8),
      R => \<const0>\
    );
\tx_xgmii_data_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => tx_xgmii_data(9),
      Q => tx_xgmii_data_reg2(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm is
  port (
    tx_66_fifo : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[2]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[3]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[4]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[4]\ : STD_LOGIC;
  signal tx_66_enc_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_2\ : label is "soft_lutpair188";
begin
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0116FFFF01160000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[1]\,
      I1 => \n_0_FSM_onehot_state_reg[2]\,
      I2 => \n_0_FSM_onehot_state_reg[3]\,
      I3 => \n_0_FSM_onehot_state_reg[4]\,
      I4 => I2(2),
      I5 => \n_0_FSM_onehot_state[1]_i_4\,
      O => \n_0_FSM_onehot_state[1]_i_2\
    );
\FSM_onehot_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000030002"
    )
    port map (
      I0 => I2(2),
      I1 => \n_0_FSM_onehot_state_reg[2]\,
      I2 => \n_0_FSM_onehot_state_reg[3]\,
      I3 => \n_0_FSM_onehot_state_reg[4]\,
      I4 => I2(0),
      I5 => \n_0_FSM_onehot_state_reg[1]\,
      O => \n_0_FSM_onehot_state[1]_i_3\
    );
\FSM_onehot_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030000033004"
    )
    port map (
      I0 => I2(1),
      I1 => \n_0_FSM_onehot_state_reg[1]\,
      I2 => \n_0_FSM_onehot_state_reg[2]\,
      I3 => I2(0),
      I4 => \n_0_FSM_onehot_state_reg[3]\,
      I5 => \n_0_FSM_onehot_state_reg[4]\,
      O => \n_0_FSM_onehot_state[1]_i_4\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[1]\,
      I1 => \n_0_FSM_onehot_state[2]_i_2\,
      I2 => \n_0_FSM_onehot_state_reg[0]\,
      I3 => \n_0_FSM_onehot_state[2]_i_3\,
      I4 => I2(2),
      O => \n_0_FSM_onehot_state[2]_i_1\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => I2(1),
      I1 => \n_0_FSM_onehot_state_reg[3]\,
      I2 => \n_0_FSM_onehot_state_reg[4]\,
      I3 => I2(0),
      I4 => \n_0_FSM_onehot_state_reg[2]\,
      O => \n_0_FSM_onehot_state[2]_i_2\
    );
\FSM_onehot_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010600000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[1]\,
      I1 => \n_0_FSM_onehot_state_reg[2]\,
      I2 => I2(0),
      I3 => \n_0_FSM_onehot_state_reg[4]\,
      I4 => \n_0_FSM_onehot_state_reg[3]\,
      I5 => I2(1),
      O => \n_0_FSM_onehot_state[2]_i_3\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[1]\,
      I1 => \n_0_FSM_onehot_state[3]_i_2\,
      I2 => \n_0_FSM_onehot_state_reg[0]\,
      I3 => \n_0_FSM_onehot_state[3]_i_3\,
      I4 => I2(2),
      O => \n_0_FSM_onehot_state[3]_i_1\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => I2(1),
      I1 => \n_0_FSM_onehot_state_reg[3]\,
      I2 => \n_0_FSM_onehot_state_reg[4]\,
      I3 => I2(0),
      I4 => \n_0_FSM_onehot_state_reg[2]\,
      O => \n_0_FSM_onehot_state[3]_i_2\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000120104"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[1]\,
      I1 => \n_0_FSM_onehot_state_reg[2]\,
      I2 => \n_0_FSM_onehot_state_reg[3]\,
      I3 => \n_0_FSM_onehot_state_reg[4]\,
      I4 => I2(0),
      I5 => I2(1),
      O => \n_0_FSM_onehot_state[3]_i_3\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => I2(2),
      I1 => \n_0_FSM_onehot_state[4]_i_2\,
      I2 => \n_0_FSM_onehot_state_reg[0]\,
      O => \n_0_FSM_onehot_state[4]_i_1\
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004080000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[1]\,
      I1 => I2(1),
      I2 => \n_0_FSM_onehot_state_reg[4]\,
      I3 => \n_0_FSM_onehot_state_reg[3]\,
      I4 => I2(0),
      I5 => \n_0_FSM_onehot_state_reg[2]\,
      O => \n_0_FSM_onehot_state[4]_i_2\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_state_reg[0]\,
      S => I1
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state_reg[1]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[1]\,
      R => I1
    );
\FSM_onehot_state_reg[1]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_onehot_state[1]_i_2\,
      I1 => \n_0_FSM_onehot_state[1]_i_3\,
      O => \n_0_FSM_onehot_state_reg[1]_i_1\,
      S => \n_0_FSM_onehot_state_reg[0]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[2]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[2]\,
      R => I1
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[3]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[3]\,
      R => I1
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[4]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[4]\,
      R => I1
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ten_gig_disti_ram_reg_0_31_0_5_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tx_66_enc_fsm(1),
      I1 => configuration_vector(1),
      O => tx_66_fifo(1)
    );
ten_gig_disti_ram_reg_0_31_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
    port map (
      I0 => tx_66_enc_fsm(0),
      I1 => configuration_vector(0),
      I2 => configuration_vector(1),
      O => tx_66_fifo(0)
    );
\tx_66_enc_out[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFCCFCCFF3C4"
    )
    port map (
      I0 => I2(1),
      I1 => \n_0_FSM_onehot_state_reg[1]\,
      I2 => \n_0_FSM_onehot_state_reg[2]\,
      I3 => I2(0),
      I4 => \n_0_FSM_onehot_state_reg[3]\,
      I5 => \n_0_FSM_onehot_state_reg[4]\,
      O => O2
    );
\tx_66_enc_out[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033033000330C3B"
    )
    port map (
      I0 => I2(1),
      I1 => \n_0_FSM_onehot_state_reg[1]\,
      I2 => \n_0_FSM_onehot_state_reg[2]\,
      I3 => I2(0),
      I4 => \n_0_FSM_onehot_state_reg[4]\,
      I5 => \n_0_FSM_onehot_state_reg[3]\,
      O => O1
    );
\tx_66_enc_out_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(0),
      Q => tx_66_enc_fsm(0),
      S => I1
    );
\tx_66_enc_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(10),
      Q => Q(8),
      R => I1
    );
\tx_66_enc_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(11),
      Q => Q(9),
      R => I1
    );
\tx_66_enc_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(12),
      Q => Q(10),
      R => I1
    );
\tx_66_enc_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(13),
      Q => Q(11),
      R => I1
    );
\tx_66_enc_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(14),
      Q => Q(12),
      R => I1
    );
\tx_66_enc_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(15),
      Q => Q(13),
      R => I1
    );
\tx_66_enc_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(16),
      Q => Q(14),
      R => I1
    );
\tx_66_enc_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(17),
      Q => Q(15),
      R => I1
    );
\tx_66_enc_out_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(18),
      Q => Q(16),
      R => I1
    );
\tx_66_enc_out_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(19),
      Q => Q(17),
      R => I1
    );
\tx_66_enc_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(1),
      Q => tx_66_enc_fsm(1),
      R => I1
    );
\tx_66_enc_out_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(20),
      Q => Q(18),
      R => I1
    );
\tx_66_enc_out_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(21),
      Q => Q(19),
      R => I1
    );
\tx_66_enc_out_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(22),
      Q => Q(20),
      R => I1
    );
\tx_66_enc_out_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(23),
      Q => Q(21),
      R => I1
    );
\tx_66_enc_out_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(24),
      Q => Q(22),
      R => I1
    );
\tx_66_enc_out_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(25),
      Q => Q(23),
      R => I1
    );
\tx_66_enc_out_reg[26]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(26),
      Q => Q(24),
      S => I1
    );
\tx_66_enc_out_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(27),
      Q => Q(25),
      R => I1
    );
\tx_66_enc_out_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(28),
      Q => Q(26),
      R => I1
    );
\tx_66_enc_out_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(29),
      Q => Q(27),
      R => I1
    );
\tx_66_enc_out_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(2),
      Q => Q(0),
      S => I1
    );
\tx_66_enc_out_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(30),
      Q => Q(28),
      R => I1
    );
\tx_66_enc_out_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(31),
      Q => Q(29),
      R => I1
    );
\tx_66_enc_out_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(32),
      Q => Q(30),
      R => I1
    );
\tx_66_enc_out_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(33),
      Q => Q(31),
      R => I1
    );
\tx_66_enc_out_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(34),
      Q => Q(32),
      R => I1
    );
\tx_66_enc_out_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(35),
      Q => Q(33),
      R => I1
    );
\tx_66_enc_out_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(36),
      Q => Q(34),
      R => I1
    );
\tx_66_enc_out_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(37),
      Q => Q(35),
      R => I1
    );
\tx_66_enc_out_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(38),
      Q => Q(36),
      R => I1
    );
\tx_66_enc_out_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(39),
      Q => Q(37),
      R => I1
    );
\tx_66_enc_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(3),
      Q => Q(1),
      R => I1
    );
\tx_66_enc_out_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(40),
      Q => Q(38),
      R => I1
    );
\tx_66_enc_out_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(41),
      Q => Q(39),
      R => I1
    );
\tx_66_enc_out_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(42),
      Q => Q(40),
      R => I1
    );
\tx_66_enc_out_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(43),
      Q => Q(41),
      R => I1
    );
\tx_66_enc_out_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(44),
      Q => Q(42),
      R => I1
    );
\tx_66_enc_out_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(45),
      Q => Q(43),
      R => I1
    );
\tx_66_enc_out_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(46),
      Q => Q(44),
      R => I1
    );
\tx_66_enc_out_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(47),
      Q => Q(45),
      R => I1
    );
\tx_66_enc_out_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(48),
      Q => Q(46),
      R => I1
    );
\tx_66_enc_out_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(49),
      Q => Q(47),
      R => I1
    );
\tx_66_enc_out_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(4),
      Q => Q(2),
      S => I1
    );
\tx_66_enc_out_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(50),
      Q => Q(48),
      R => I1
    );
\tx_66_enc_out_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(51),
      Q => Q(49),
      R => I1
    );
\tx_66_enc_out_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(52),
      Q => Q(50),
      R => I1
    );
\tx_66_enc_out_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(53),
      Q => Q(51),
      R => I1
    );
\tx_66_enc_out_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(54),
      Q => Q(52),
      R => I1
    );
\tx_66_enc_out_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(55),
      Q => Q(53),
      R => I1
    );
\tx_66_enc_out_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(56),
      Q => Q(54),
      R => I1
    );
\tx_66_enc_out_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(57),
      Q => Q(55),
      R => I1
    );
\tx_66_enc_out_reg[58]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(58),
      Q => Q(56),
      S => I1
    );
\tx_66_enc_out_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(59),
      Q => Q(57),
      R => I1
    );
\tx_66_enc_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(5),
      Q => Q(3),
      R => I1
    );
\tx_66_enc_out_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(60),
      Q => Q(58),
      R => I1
    );
\tx_66_enc_out_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(61),
      Q => Q(59),
      R => I1
    );
\tx_66_enc_out_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(62),
      Q => Q(60),
      R => I1
    );
\tx_66_enc_out_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(63),
      Q => Q(61),
      R => I1
    );
\tx_66_enc_out_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(64),
      Q => Q(62),
      R => I1
    );
\tx_66_enc_out_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(65),
      Q => Q(63),
      R => I1
    );
\tx_66_enc_out_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(6),
      Q => Q(4),
      S => I1
    );
\tx_66_enc_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(7),
      Q => Q(5),
      R => I1
    );
\tx_66_enc_out_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(8),
      Q => Q(6),
      S => I1
    );
\tx_66_enc_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(9),
      Q => Q(7),
      R => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_local_clock_and_reset is
  port (
    rxusrclk2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    cable_unpull_enable0 : out STD_LOGIC;
    rxclk322 : in STD_LOGIC;
    qplllock : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_resetout_reg : in STD_LOGIC;
    local_fault : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    areset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxreset : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_local_clock_and_reset;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_local_clock_and_reset is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal dclk_reset : STD_LOGIC;
  signal gtrxreset_rxusrclk2 : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[0]_i_10\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[0]_i_11\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[0]_i_4\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[0]_i_5\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[0]_i_6\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[0]_i_7\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[0]_i_8\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[0]_i_9\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[12]_i_2\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[16]_i_2\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[16]_i_4\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[16]_i_5\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[20]_i_2\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[20]_i_3\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[20]_i_4\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[20]_i_5\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[4]_i_2\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_rxuserrdy_counter_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_rxuserrdy_i_1 : STD_LOGIC;
  signal \n_1_rxuserrdy_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_rxuserrdy_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_rxuserrdy_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_1_rxuserrdy_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_1_rxuserrdy_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_rxuserrdy_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_rxuserrdy_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_rxuserrdy_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_rxuserrdy_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_2_rxuserrdy_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_2_rxuserrdy_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_rxuserrdy_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_rxuserrdy_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_rxuserrdy_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_rxuserrdy_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_3_rxuserrdy_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_3_rxuserrdy_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_rxuserrdy_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_rxuserrdy_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_rxuserrdy_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_rxuserrdy_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_4_rxuserrdy_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_4_rxuserrdy_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_rxuserrdy_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_rxuserrdy_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_rxuserrdy_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_rxuserrdy_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_5_rxuserrdy_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_5_rxuserrdy_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_rxuserrdy_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_rxuserrdy_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_rxuserrdy_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_rxuserrdy_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_6_rxuserrdy_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_6_rxuserrdy_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_rxuserrdy_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_rxuserrdy_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_rxuserrdy_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_rxuserrdy_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_rxuserrdy_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_7_rxuserrdy_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_rxuserrdy_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pma_resetout_rising_rxusrclk2 : STD_LOGIC;
  signal qplllock_rxusrclk2 : STD_LOGIC;
  signal \^rxuserrdy\ : STD_LOGIC;
  signal rxuserrdy_counter0 : STD_LOGIC;
  signal rxuserrdy_counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^rxusrclk2\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \NLW_rxuserrdy_counter_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of rx322clk_bufh_i : label is "PRIMITIVE";
  attribute counter : integer;
  attribute counter of \rxuserrdy_counter_reg[0]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[10]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[11]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[12]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[13]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[14]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[15]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[16]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[17]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[18]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[19]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[1]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[20]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[21]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[22]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[23]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[2]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[3]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[4]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[5]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[6]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[7]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[8]\ : label is 21;
  attribute counter of \rxuserrdy_counter_reg[9]\ : label is 21;
begin
  \out\(0) <= \^out\(0);
  rxuserrdy <= \^rxuserrdy\;
  rxusrclk2 <= \^rxusrclk2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
areset_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst
    port map (
      CLK => \^rxusrclk2\,
      areset => areset,
      cable_unpull_enable0 => cable_unpull_enable0,
      \out\(0) => pma_resetout_rising_rxusrclk2
    );
cable_pull_reset_rising_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_39
    port map (
      AR(0) => AR(0),
      AS(0) => AS(0),
      I1 => \^rxusrclk2\
    );
cable_unpull_reset_rising_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_40
    port map (
      I1 => \^rxusrclk2\,
      I2(0) => I2(0),
      O3(0) => O3(0)
    );
clk156_reset_rx_sync_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_37
    port map (
      D(0) => dclk_reset,
      I1(0) => I1(0),
      areset => areset,
      clk156 => clk156
    );
clk156_reset_tx_sync_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_41
    port map (
      D(0) => D(0),
      O4 => O4,
      areset => areset,
      clk156 => clk156,
      local_fault => local_fault,
      \out\(0) => \^out\(0)
    );
gtrxreset_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_35
    port map (
      I1(0) => qplllock_rxusrclk2,
      I2 => \^rxusrclk2\,
      gtrxreset => gtrxreset,
      \out\(0) => gtrxreset_rxusrclk2,
      rxuserrdy_counter0 => rxuserrdy_counter0
    );
pma_resetout_rising_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_36
    port map (
      I1 => \^rxusrclk2\,
      configuration_vector(0) => configuration_vector(0),
      \out\(0) => pma_resetout_rising_rxusrclk2,
      pma_resetout_reg => pma_resetout_reg
    );
qplllock_rxusrclk2_sync_i: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0\
    port map (
      CLK => \^rxusrclk2\,
      \out\(0) => qplllock_rxusrclk2,
      qplllock => qplllock
    );
rx322clk_bufh_i: unisim.vcomponents.BUFH
    port map (
      I => rxclk322,
      O => \^rxusrclk2\
    );
rxreset322_sync_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_38
    port map (
      D(0) => dclk_reset,
      E(0) => E(0),
      I1 => \^rxusrclk2\,
      O2(0) => O2(0),
      areset => areset
    );
\rxuserrdy_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_rxuserrdy_counter[0]_i_4\,
      I1 => \n_0_rxuserrdy_counter[0]_i_5\,
      I2 => \n_0_rxuserrdy_counter[0]_i_6\,
      I3 => \n_0_rxuserrdy_counter[0]_i_7\,
      O => sel
    );
\rxuserrdy_counter[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(1),
      O => \n_0_rxuserrdy_counter[0]_i_10\
    );
\rxuserrdy_counter[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rxuserrdy_counter_reg(0),
      O => \n_0_rxuserrdy_counter[0]_i_11\
    );
\rxuserrdy_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => rxuserrdy_counter_reg(13),
      I1 => rxuserrdy_counter_reg(9),
      I2 => rxuserrdy_counter_reg(20),
      I3 => rxuserrdy_counter_reg(23),
      I4 => rxuserrdy_counter_reg(17),
      I5 => rxuserrdy_counter_reg(21),
      O => \n_0_rxuserrdy_counter[0]_i_4\
    );
\rxuserrdy_counter[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => rxuserrdy_counter_reg(2),
      I1 => rxuserrdy_counter_reg(3),
      I2 => rxuserrdy_counter_reg(10),
      I3 => rxuserrdy_counter_reg(1),
      I4 => rxuserrdy_counter_reg(6),
      I5 => rxuserrdy_counter_reg(7),
      O => \n_0_rxuserrdy_counter[0]_i_5\
    );
\rxuserrdy_counter[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => rxuserrdy_counter_reg(22),
      I1 => rxuserrdy_counter_reg(16),
      I2 => rxuserrdy_counter_reg(18),
      I3 => rxuserrdy_counter_reg(19),
      I4 => rxuserrdy_counter_reg(11),
      I5 => rxuserrdy_counter_reg(12),
      O => \n_0_rxuserrdy_counter[0]_i_6\
    );
\rxuserrdy_counter[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => rxuserrdy_counter_reg(15),
      I1 => rxuserrdy_counter_reg(5),
      I2 => rxuserrdy_counter_reg(8),
      I3 => rxuserrdy_counter_reg(14),
      I4 => rxuserrdy_counter_reg(4),
      I5 => rxuserrdy_counter_reg(0),
      O => \n_0_rxuserrdy_counter[0]_i_7\
    );
\rxuserrdy_counter[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(3),
      O => \n_0_rxuserrdy_counter[0]_i_8\
    );
\rxuserrdy_counter[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(2),
      O => \n_0_rxuserrdy_counter[0]_i_9\
    );
\rxuserrdy_counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(15),
      O => \n_0_rxuserrdy_counter[12]_i_2\
    );
\rxuserrdy_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(14),
      O => \n_0_rxuserrdy_counter[12]_i_3\
    );
\rxuserrdy_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(13),
      O => \n_0_rxuserrdy_counter[12]_i_4\
    );
\rxuserrdy_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(12),
      O => \n_0_rxuserrdy_counter[12]_i_5\
    );
\rxuserrdy_counter[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(19),
      O => \n_0_rxuserrdy_counter[16]_i_2\
    );
\rxuserrdy_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(18),
      O => \n_0_rxuserrdy_counter[16]_i_3\
    );
\rxuserrdy_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(17),
      O => \n_0_rxuserrdy_counter[16]_i_4\
    );
\rxuserrdy_counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(16),
      O => \n_0_rxuserrdy_counter[16]_i_5\
    );
\rxuserrdy_counter[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(23),
      O => \n_0_rxuserrdy_counter[20]_i_2\
    );
\rxuserrdy_counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(22),
      O => \n_0_rxuserrdy_counter[20]_i_3\
    );
\rxuserrdy_counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(21),
      O => \n_0_rxuserrdy_counter[20]_i_4\
    );
\rxuserrdy_counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(20),
      O => \n_0_rxuserrdy_counter[20]_i_5\
    );
\rxuserrdy_counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(7),
      O => \n_0_rxuserrdy_counter[4]_i_2\
    );
\rxuserrdy_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(6),
      O => \n_0_rxuserrdy_counter[4]_i_3\
    );
\rxuserrdy_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(5),
      O => \n_0_rxuserrdy_counter[4]_i_4\
    );
\rxuserrdy_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(4),
      O => \n_0_rxuserrdy_counter[4]_i_5\
    );
\rxuserrdy_counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(11),
      O => \n_0_rxuserrdy_counter[8]_i_2\
    );
\rxuserrdy_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(10),
      O => \n_0_rxuserrdy_counter[8]_i_3\
    );
\rxuserrdy_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(9),
      O => \n_0_rxuserrdy_counter[8]_i_4\
    );
\rxuserrdy_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxuserrdy_counter_reg(8),
      O => \n_0_rxuserrdy_counter[8]_i_5\
    );
\rxuserrdy_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_7_rxuserrdy_counter_reg[0]_i_2\,
      Q => rxuserrdy_counter_reg(0)
    );
\rxuserrdy_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_rxuserrdy_counter_reg[0]_i_2\,
      CO(2) => \n_1_rxuserrdy_counter_reg[0]_i_2\,
      CO(1) => \n_2_rxuserrdy_counter_reg[0]_i_2\,
      CO(0) => \n_3_rxuserrdy_counter_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_rxuserrdy_counter_reg[0]_i_2\,
      O(2) => \n_5_rxuserrdy_counter_reg[0]_i_2\,
      O(1) => \n_6_rxuserrdy_counter_reg[0]_i_2\,
      O(0) => \n_7_rxuserrdy_counter_reg[0]_i_2\,
      S(3) => \n_0_rxuserrdy_counter[0]_i_8\,
      S(2) => \n_0_rxuserrdy_counter[0]_i_9\,
      S(1) => \n_0_rxuserrdy_counter[0]_i_10\,
      S(0) => \n_0_rxuserrdy_counter[0]_i_11\
    );
\rxuserrdy_counter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_5_rxuserrdy_counter_reg[8]_i_1\,
      Q => rxuserrdy_counter_reg(10)
    );
\rxuserrdy_counter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_4_rxuserrdy_counter_reg[8]_i_1\,
      Q => rxuserrdy_counter_reg(11)
    );
\rxuserrdy_counter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_7_rxuserrdy_counter_reg[12]_i_1\,
      Q => rxuserrdy_counter_reg(12)
    );
\rxuserrdy_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rxuserrdy_counter_reg[8]_i_1\,
      CO(3) => \n_0_rxuserrdy_counter_reg[12]_i_1\,
      CO(2) => \n_1_rxuserrdy_counter_reg[12]_i_1\,
      CO(1) => \n_2_rxuserrdy_counter_reg[12]_i_1\,
      CO(0) => \n_3_rxuserrdy_counter_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rxuserrdy_counter_reg[12]_i_1\,
      O(2) => \n_5_rxuserrdy_counter_reg[12]_i_1\,
      O(1) => \n_6_rxuserrdy_counter_reg[12]_i_1\,
      O(0) => \n_7_rxuserrdy_counter_reg[12]_i_1\,
      S(3) => \n_0_rxuserrdy_counter[12]_i_2\,
      S(2) => \n_0_rxuserrdy_counter[12]_i_3\,
      S(1) => \n_0_rxuserrdy_counter[12]_i_4\,
      S(0) => \n_0_rxuserrdy_counter[12]_i_5\
    );
\rxuserrdy_counter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_6_rxuserrdy_counter_reg[12]_i_1\,
      Q => rxuserrdy_counter_reg(13)
    );
\rxuserrdy_counter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_5_rxuserrdy_counter_reg[12]_i_1\,
      Q => rxuserrdy_counter_reg(14)
    );
\rxuserrdy_counter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_4_rxuserrdy_counter_reg[12]_i_1\,
      Q => rxuserrdy_counter_reg(15)
    );
\rxuserrdy_counter_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_7_rxuserrdy_counter_reg[16]_i_1\,
      Q => rxuserrdy_counter_reg(16)
    );
\rxuserrdy_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rxuserrdy_counter_reg[12]_i_1\,
      CO(3) => \n_0_rxuserrdy_counter_reg[16]_i_1\,
      CO(2) => \n_1_rxuserrdy_counter_reg[16]_i_1\,
      CO(1) => \n_2_rxuserrdy_counter_reg[16]_i_1\,
      CO(0) => \n_3_rxuserrdy_counter_reg[16]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rxuserrdy_counter_reg[16]_i_1\,
      O(2) => \n_5_rxuserrdy_counter_reg[16]_i_1\,
      O(1) => \n_6_rxuserrdy_counter_reg[16]_i_1\,
      O(0) => \n_7_rxuserrdy_counter_reg[16]_i_1\,
      S(3) => \n_0_rxuserrdy_counter[16]_i_2\,
      S(2) => \n_0_rxuserrdy_counter[16]_i_3\,
      S(1) => \n_0_rxuserrdy_counter[16]_i_4\,
      S(0) => \n_0_rxuserrdy_counter[16]_i_5\
    );
\rxuserrdy_counter_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_6_rxuserrdy_counter_reg[16]_i_1\,
      Q => rxuserrdy_counter_reg(17)
    );
\rxuserrdy_counter_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_5_rxuserrdy_counter_reg[16]_i_1\,
      Q => rxuserrdy_counter_reg(18)
    );
\rxuserrdy_counter_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_4_rxuserrdy_counter_reg[16]_i_1\,
      Q => rxuserrdy_counter_reg(19)
    );
\rxuserrdy_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_6_rxuserrdy_counter_reg[0]_i_2\,
      Q => rxuserrdy_counter_reg(1)
    );
\rxuserrdy_counter_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_7_rxuserrdy_counter_reg[20]_i_1\,
      Q => rxuserrdy_counter_reg(20)
    );
\rxuserrdy_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rxuserrdy_counter_reg[16]_i_1\,
      CO(3) => \NLW_rxuserrdy_counter_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_rxuserrdy_counter_reg[20]_i_1\,
      CO(1) => \n_2_rxuserrdy_counter_reg[20]_i_1\,
      CO(0) => \n_3_rxuserrdy_counter_reg[20]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rxuserrdy_counter_reg[20]_i_1\,
      O(2) => \n_5_rxuserrdy_counter_reg[20]_i_1\,
      O(1) => \n_6_rxuserrdy_counter_reg[20]_i_1\,
      O(0) => \n_7_rxuserrdy_counter_reg[20]_i_1\,
      S(3) => \n_0_rxuserrdy_counter[20]_i_2\,
      S(2) => \n_0_rxuserrdy_counter[20]_i_3\,
      S(1) => \n_0_rxuserrdy_counter[20]_i_4\,
      S(0) => \n_0_rxuserrdy_counter[20]_i_5\
    );
\rxuserrdy_counter_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_6_rxuserrdy_counter_reg[20]_i_1\,
      Q => rxuserrdy_counter_reg(21)
    );
\rxuserrdy_counter_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_5_rxuserrdy_counter_reg[20]_i_1\,
      Q => rxuserrdy_counter_reg(22)
    );
\rxuserrdy_counter_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_4_rxuserrdy_counter_reg[20]_i_1\,
      Q => rxuserrdy_counter_reg(23)
    );
\rxuserrdy_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_5_rxuserrdy_counter_reg[0]_i_2\,
      Q => rxuserrdy_counter_reg(2)
    );
\rxuserrdy_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_4_rxuserrdy_counter_reg[0]_i_2\,
      Q => rxuserrdy_counter_reg(3)
    );
\rxuserrdy_counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_7_rxuserrdy_counter_reg[4]_i_1\,
      Q => rxuserrdy_counter_reg(4)
    );
\rxuserrdy_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rxuserrdy_counter_reg[0]_i_2\,
      CO(3) => \n_0_rxuserrdy_counter_reg[4]_i_1\,
      CO(2) => \n_1_rxuserrdy_counter_reg[4]_i_1\,
      CO(1) => \n_2_rxuserrdy_counter_reg[4]_i_1\,
      CO(0) => \n_3_rxuserrdy_counter_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rxuserrdy_counter_reg[4]_i_1\,
      O(2) => \n_5_rxuserrdy_counter_reg[4]_i_1\,
      O(1) => \n_6_rxuserrdy_counter_reg[4]_i_1\,
      O(0) => \n_7_rxuserrdy_counter_reg[4]_i_1\,
      S(3) => \n_0_rxuserrdy_counter[4]_i_2\,
      S(2) => \n_0_rxuserrdy_counter[4]_i_3\,
      S(1) => \n_0_rxuserrdy_counter[4]_i_4\,
      S(0) => \n_0_rxuserrdy_counter[4]_i_5\
    );
\rxuserrdy_counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_6_rxuserrdy_counter_reg[4]_i_1\,
      Q => rxuserrdy_counter_reg(5)
    );
\rxuserrdy_counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_5_rxuserrdy_counter_reg[4]_i_1\,
      Q => rxuserrdy_counter_reg(6)
    );
\rxuserrdy_counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_4_rxuserrdy_counter_reg[4]_i_1\,
      Q => rxuserrdy_counter_reg(7)
    );
\rxuserrdy_counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_7_rxuserrdy_counter_reg[8]_i_1\,
      Q => rxuserrdy_counter_reg(8)
    );
\rxuserrdy_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rxuserrdy_counter_reg[4]_i_1\,
      CO(3) => \n_0_rxuserrdy_counter_reg[8]_i_1\,
      CO(2) => \n_1_rxuserrdy_counter_reg[8]_i_1\,
      CO(1) => \n_2_rxuserrdy_counter_reg[8]_i_1\,
      CO(0) => \n_3_rxuserrdy_counter_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rxuserrdy_counter_reg[8]_i_1\,
      O(2) => \n_5_rxuserrdy_counter_reg[8]_i_1\,
      O(1) => \n_6_rxuserrdy_counter_reg[8]_i_1\,
      O(0) => \n_7_rxuserrdy_counter_reg[8]_i_1\,
      S(3) => \n_0_rxuserrdy_counter[8]_i_2\,
      S(2) => \n_0_rxuserrdy_counter[8]_i_3\,
      S(1) => \n_0_rxuserrdy_counter[8]_i_4\,
      S(0) => \n_0_rxuserrdy_counter[8]_i_5\
    );
\rxuserrdy_counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^rxusrclk2\,
      CE => sel,
      CLR => rxuserrdy_counter0,
      D => \n_6_rxuserrdy_counter_reg[8]_i_1\,
      Q => rxuserrdy_counter_reg(9)
    );
rxuserrdy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
    port map (
      I0 => \n_0_rxuserrdy_counter[0]_i_4\,
      I1 => \n_0_rxuserrdy_counter[0]_i_5\,
      I2 => \n_0_rxuserrdy_counter[0]_i_6\,
      I3 => \n_0_rxuserrdy_counter[0]_i_7\,
      I4 => \^rxuserrdy\,
      O => n_0_rxuserrdy_i_1
    );
rxuserrdy_reg: unisim.vcomponents.FDCE
    port map (
      C => \^rxusrclk2\,
      CE => \<const1>\,
      CLR => gtrxreset_rxusrclk2,
      D => n_0_rxuserrdy_i_1,
      Q => \^rxuserrdy\
    );
txreset322_sync_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_42
    port map (
      O1(0) => O1(0),
      areset => areset,
      \out\(0) => \^out\(0),
      txusrclk => txusrclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    txusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_enable : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_66_fifo : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal S00_out : STD_LOGIC;
  signal S01_out : STD_LOGIC;
  signal S02_out : STD_LOGIC;
  signal S03_out : STD_LOGIC;
  signal S04_out : STD_LOGIC;
  signal S05_out : STD_LOGIC;
  signal S06_out : STD_LOGIC;
  signal S07_out : STD_LOGIC;
  signal S08_out : STD_LOGIC;
  signal emptyg : STD_LOGIC;
  signal fullg : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal n_0_empty_int_i_1 : STD_LOGIC;
  signal n_0_empty_int_reg : STD_LOGIC;
  signal n_0_emuxcy3 : STD_LOGIC;
  signal n_0_fmuxcy3 : STD_LOGIC;
  signal n_0_full_int_i_1 : STD_LOGIC;
  signal \n_0_rd_addr_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_addr_reg[1]\ : STD_LOGIC;
  signal \n_0_rd_addr_reg[2]\ : STD_LOGIC;
  signal \n_0_rd_addr_reg[3]\ : STD_LOGIC;
  signal \n_0_rd_addr_reg[4]\ : STD_LOGIC;
  signal \n_0_rd_gray_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_lastgray_wrclk_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_nextgray_reg[0]\ : STD_LOGIC;
  signal \n_0_wr_addr_reg[0]\ : STD_LOGIC;
  signal \n_0_wr_addr_reg[1]\ : STD_LOGIC;
  signal \n_0_wr_addr_reg[2]\ : STD_LOGIC;
  signal \n_0_wr_addr_reg[3]\ : STD_LOGIC;
  signal \n_0_wr_gray_rdclk_reg[0]\ : STD_LOGIC;
  signal \n_0_wr_gray_reg[0]\ : STD_LOGIC;
  signal \n_0_wr_nextgray_reg[0]\ : STD_LOGIC;
  signal n_2_dp_ram_i : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in31_in : STD_LOGIC;
  signal p_0_in36_in : STD_LOGIC;
  signal p_0_in43_in : STD_LOGIC;
  signal p_0_in48_in : STD_LOGIC;
  signal p_0_in53_in : STD_LOGIC;
  signal p_0_in58_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in23_in : STD_LOGIC;
  signal p_1_in27_in : STD_LOGIC;
  signal p_1_in32_in : STD_LOGIC;
  signal p_1_in37_in : STD_LOGIC;
  signal p_1_in44_in : STD_LOGIC;
  signal p_1_in49_in : STD_LOGIC;
  signal p_1_in54_in : STD_LOGIC;
  signal p_1_in59_in : STD_LOGIC;
  signal p_3_in24_in : STD_LOGIC;
  signal p_3_in29_in : STD_LOGIC;
  signal p_3_in34_in : STD_LOGIC;
  signal p_3_in39_in : STD_LOGIC;
  signal p_3_in46_in : STD_LOGIC;
  signal p_3_in51_in : STD_LOGIC;
  signal p_3_in56_in : STD_LOGIC;
  signal p_3_in61_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rag_writesync0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_wr_en : STD_LOGIC;
  signal rd_lastgray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_lastgray_wrclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_lastgray_wrclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_lastgray_wrclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_nextgray0 : STD_LOGIC;
  signal rd_nextgray017_out : STD_LOGIC;
  signal rd_nextgray019_out : STD_LOGIC;
  signal rd_nextgray021_out : STD_LOGIC;
  signal rd_truegray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray_rdclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray_rdclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray_rdclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_emuxcy0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_emuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fmuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of emuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of emuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of emuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of emuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of emuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of emuxcy4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of fmuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of fmuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy4_CARRY4 : label is "LO:O";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \rag_writesync0_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \rag_writesync0_reg[0]\ : label is "no";
  attribute ASYNC_REG of \rag_writesync0_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \rag_writesync0_reg[1]\ : label is "no";
  attribute ASYNC_REG of \rag_writesync0_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \rag_writesync0_reg[2]\ : label is "no";
  attribute ASYNC_REG of \rag_writesync0_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \rag_writesync0_reg[3]\ : label is "no";
  attribute ASYNC_REG of \rag_writesync0_reg[4]\ : label is true;
  attribute SHREG_EXTRACT of \rag_writesync0_reg[4]\ : label is "no";
  attribute counter : integer;
  attribute counter of \rd_addr_reg[0]\ : label is 11;
  attribute counter of \rd_addr_reg[1]\ : label is 11;
  attribute counter of \rd_addr_reg[2]\ : label is 11;
  attribute counter of \rd_addr_reg[3]\ : label is 11;
  attribute counter of \rd_addr_reg[4]\ : label is 11;
  attribute ASYNC_REG of \rd_lastgray_wrclk0_reg[0]\ : label is true;
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG of \rd_lastgray_wrclk0_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG of \rd_lastgray_wrclk0_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG of \rd_lastgray_wrclk0_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG of \rd_lastgray_wrclk0_reg[4]\ : label is true;
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_nextgray[0]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rd_nextgray[1]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rd_nextgray[2]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \rd_nextgray[3]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \wr_addr[1]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \wr_addr[2]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \wr_addr[3]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \wr_addr[4]_i_1__0\ : label is "soft_lutpair205";
  attribute counter of \wr_addr_reg[0]\ : label is 12;
  attribute counter of \wr_addr_reg[1]\ : label is 12;
  attribute counter of \wr_addr_reg[2]\ : label is 12;
  attribute counter of \wr_addr_reg[3]\ : label is 12;
  attribute counter of \wr_addr_reg[4]\ : label is 12;
  attribute ASYNC_REG of \wr_gray_rdclk0_reg[0]\ : label is true;
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG of \wr_gray_rdclk0_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG of \wr_gray_rdclk0_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG of \wr_gray_rdclk0_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG of \wr_gray_rdclk0_reg[4]\ : label is true;
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM of \wr_nextgray[0]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \wr_nextgray[1]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \wr_nextgray[2]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \wr_nextgray[3]_i_1__0\ : label is "soft_lutpair208";
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
dp_ram_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram
    port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => n_2_dp_ram_i,
      I1 => \^o1\,
      I2 => n_0_empty_int_reg,
      I3(4) => \n_0_rd_addr_reg[4]\,
      I3(3) => \n_0_rd_addr_reg[3]\,
      I3(2) => \n_0_rd_addr_reg[2]\,
      I3(1) => \n_0_rd_addr_reg[1]\,
      I3(0) => \n_0_rd_addr_reg[0]\,
      I4(4) => p_4_out(4),
      I4(3) => \n_0_wr_addr_reg[3]\,
      I4(2) => \n_0_wr_addr_reg[2]\,
      I4(1) => \n_0_wr_addr_reg[1]\,
      I4(0) => \n_0_wr_addr_reg[0]\,
      O1(0) => ram_wr_en,
      O2(31 downto 0) => O2(31 downto 0),
      Q(0) => Q(0),
      clk156 => clk156,
      read_enable => read_enable,
      tx_66_fifo(65 downto 0) => tx_66_fifo(65 downto 0),
      txusrclk2 => txusrclk2
    );
empty_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      I0 => read_enable,
      I1 => n_0_empty_int_reg,
      I2 => emptyg,
      I3 => I2(0),
      O => n_0_empty_int_i_1
    );
empty_int_reg: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_0_empty_int_i_1,
      Q => n_0_empty_int_reg,
      R => \<const0>\
    );
emuxcy0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => n_0_emuxcy3,
      CO(2 downto 0) => NLW_emuxcy0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_emuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => S05_out,
      S(2) => S06_out,
      S(1) => S07_out,
      S(0) => S08_out
    );
emuxcy0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\emuxcy0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
    port map (
      I0 => \n_0_rd_nextgray_reg[0]\,
      I1 => n_0_empty_int_reg,
      I2 => \n_0_rd_gray_reg[0]\,
      I3 => \n_0_wr_gray_rdclk_reg[0]\,
      O => S08_out
    );
\emuxcy1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
    port map (
      I0 => p_0_in58_in,
      I1 => n_0_empty_int_reg,
      I2 => p_3_in61_in,
      I3 => p_1_in59_in,
      O => S07_out
    );
\emuxcy2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
    port map (
      I0 => p_0_in53_in,
      I1 => n_0_empty_int_reg,
      I2 => p_3_in56_in,
      I3 => p_1_in54_in,
      O => S06_out
    );
\emuxcy3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
    port map (
      I0 => p_0_in48_in,
      I1 => n_0_empty_int_reg,
      I2 => p_3_in51_in,
      I3 => p_1_in49_in,
      O => S05_out
    );
emuxcy4_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_emuxcy3,
      CO(3 downto 1) => NLW_emuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => emptyg,
      CYINIT => lopt_1,
      DI(3 downto 1) => NLW_emuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_emuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_emuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => S04_out
    );
emuxcy4_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
\emuxcy4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
    port map (
      I0 => p_0_in43_in,
      I1 => n_0_empty_int_reg,
      I2 => p_3_in46_in,
      I3 => p_1_in44_in,
      O => S04_out
    );
fmuxcy0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_2,
      CO(3) => n_0_fmuxcy3,
      CO(2 downto 0) => NLW_fmuxcy0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_fmuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => S00_out,
      S(2) => S01_out,
      S(1) => S02_out,
      S(0) => S03_out
    );
fmuxcy0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_2
    );
\fmuxcy0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => \n_0_rd_lastgray_wrclk_reg[0]\,
      I1 => \^o1\,
      I2 => \n_0_wr_gray_reg[0]\,
      I3 => \n_0_wr_nextgray_reg[0]\,
      O => S03_out
    );
\fmuxcy1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in37_in,
      I1 => \^o1\,
      I2 => p_3_in39_in,
      I3 => p_0_in36_in,
      O => S02_out
    );
\fmuxcy2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in32_in,
      I1 => \^o1\,
      I2 => p_3_in34_in,
      I3 => p_0_in31_in,
      O => S01_out
    );
\fmuxcy3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in27_in,
      I1 => \^o1\,
      I2 => p_3_in29_in,
      I3 => p_0_in26_in,
      O => S00_out
    );
fmuxcy4_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_fmuxcy3,
      CO(3 downto 1) => NLW_fmuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => fullg,
      CYINIT => lopt_3,
      DI(3 downto 1) => NLW_fmuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_fmuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_fmuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => S0
    );
fmuxcy4_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_3
    );
\fmuxcy4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in23_in,
      I1 => \^o1\,
      I2 => p_3_in24_in,
      I3 => p_0_in22_in,
      O => S0
    );
full_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => fullg,
      I1 => \out\(0),
      O => n_0_full_int_i_1
    );
full_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_full_int_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
\rag_writesync0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_truegray(0),
      Q => rag_writesync0(0),
      R => \out\(0)
    );
\rag_writesync0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_truegray(1),
      Q => rag_writesync0(1),
      R => \out\(0)
    );
\rag_writesync0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_truegray(2),
      Q => rag_writesync0(2),
      R => \out\(0)
    );
\rag_writesync0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_truegray(3),
      Q => rag_writesync0(3),
      R => \out\(0)
    );
\rag_writesync0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_truegray(4),
      Q => rag_writesync0(4),
      R => \out\(0)
    );
\rd_addr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_rd_addr_reg[0]\,
      O => \p_0_in__4\(0)
    );
\rd_addr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_rd_addr_reg[1]\,
      I1 => \n_0_rd_addr_reg[0]\,
      I2 => \n_0_rd_addr_reg[2]\,
      O => \p_0_in__4\(2)
    );
\rd_addr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_rd_addr_reg[2]\,
      I1 => \n_0_rd_addr_reg[0]\,
      I2 => \n_0_rd_addr_reg[1]\,
      I3 => \n_0_rd_addr_reg[3]\,
      O => \p_0_in__4\(3)
    );
\rd_addr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_rd_addr_reg[3]\,
      I1 => \n_0_rd_addr_reg[1]\,
      I2 => \n_0_rd_addr_reg[0]\,
      I3 => \n_0_rd_addr_reg[2]\,
      I4 => \n_0_rd_addr_reg[4]\,
      O => \p_0_in__4\(4)
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => \p_0_in__4\(0),
      Q => \n_0_rd_addr_reg[0]\,
      R => I2(0)
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => rd_nextgray0,
      Q => \n_0_rd_addr_reg[1]\,
      R => I2(0)
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => \p_0_in__4\(2),
      Q => \n_0_rd_addr_reg[2]\,
      R => I2(0)
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => \p_0_in__4\(3),
      Q => \n_0_rd_addr_reg[3]\,
      R => I2(0)
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => \p_0_in__4\(4),
      Q => \n_0_rd_addr_reg[4]\,
      R => I2(0)
    );
\rd_gray_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => \n_0_rd_nextgray_reg[0]\,
      Q => \n_0_rd_gray_reg[0]\,
      S => I2(0)
    );
\rd_gray_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => p_0_in58_in,
      Q => p_3_in61_in,
      R => I2(0)
    );
\rd_gray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => p_0_in53_in,
      Q => p_3_in56_in,
      R => I2(0)
    );
\rd_gray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => p_0_in48_in,
      Q => p_3_in51_in,
      R => I2(0)
    );
\rd_gray_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => p_0_in43_in,
      Q => p_3_in46_in,
      S => I2(0)
    );
\rd_lastgray_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => \n_0_rd_gray_reg[0]\,
      Q => rd_lastgray(0),
      S => I2(0)
    );
\rd_lastgray_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => p_3_in61_in,
      Q => rd_lastgray(1),
      S => I2(0)
    );
\rd_lastgray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => p_3_in56_in,
      Q => rd_lastgray(2),
      R => I2(0)
    );
\rd_lastgray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => p_3_in51_in,
      Q => rd_lastgray(3),
      R => I2(0)
    );
\rd_lastgray_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => p_3_in46_in,
      Q => rd_lastgray(4),
      S => I2(0)
    );
\rd_lastgray_wrclk0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray(0),
      Q => rd_lastgray_wrclk0(0),
      R => \<const0>\
    );
\rd_lastgray_wrclk0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray(1),
      Q => rd_lastgray_wrclk0(1),
      R => \<const0>\
    );
\rd_lastgray_wrclk0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray(2),
      Q => rd_lastgray_wrclk0(2),
      R => \<const0>\
    );
\rd_lastgray_wrclk0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray(3),
      Q => rd_lastgray_wrclk0(3),
      R => \<const0>\
    );
\rd_lastgray_wrclk0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray(4),
      Q => rd_lastgray_wrclk0(4),
      R => \<const0>\
    );
\rd_lastgray_wrclk1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk0(0),
      Q => rd_lastgray_wrclk1(0),
      R => \<const0>\
    );
\rd_lastgray_wrclk1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk0(1),
      Q => rd_lastgray_wrclk1(1),
      R => \<const0>\
    );
\rd_lastgray_wrclk1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk0(2),
      Q => rd_lastgray_wrclk1(2),
      R => \<const0>\
    );
\rd_lastgray_wrclk1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk0(3),
      Q => rd_lastgray_wrclk1(3),
      R => \<const0>\
    );
\rd_lastgray_wrclk1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk0(4),
      Q => rd_lastgray_wrclk1(4),
      R => \<const0>\
    );
\rd_lastgray_wrclk2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk1(0),
      Q => rd_lastgray_wrclk2(0),
      R => \<const0>\
    );
\rd_lastgray_wrclk2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk1(1),
      Q => rd_lastgray_wrclk2(1),
      R => \<const0>\
    );
\rd_lastgray_wrclk2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk1(2),
      Q => rd_lastgray_wrclk2(2),
      R => \<const0>\
    );
\rd_lastgray_wrclk2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk1(3),
      Q => rd_lastgray_wrclk2(3),
      R => \<const0>\
    );
\rd_lastgray_wrclk2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk1(4),
      Q => rd_lastgray_wrclk2(4),
      R => \<const0>\
    );
\rd_lastgray_wrclk_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk2(0),
      Q => \n_0_rd_lastgray_wrclk_reg[0]\,
      R => \<const0>\
    );
\rd_lastgray_wrclk_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk2(1),
      Q => p_1_in37_in,
      R => \<const0>\
    );
\rd_lastgray_wrclk_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk2(2),
      Q => p_1_in32_in,
      R => \<const0>\
    );
\rd_lastgray_wrclk_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk2(3),
      Q => p_1_in27_in,
      R => \<const0>\
    );
\rd_lastgray_wrclk_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_lastgray_wrclk2(4),
      Q => p_1_in23_in,
      R => \<const0>\
    );
\rd_nextgray[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_rd_addr_reg[0]\,
      I1 => \n_0_rd_addr_reg[1]\,
      O => rd_nextgray0
    );
\rd_nextgray[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_rd_addr_reg[2]\,
      I1 => \n_0_rd_addr_reg[1]\,
      O => rd_nextgray017_out
    );
\rd_nextgray[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_rd_addr_reg[3]\,
      I1 => \n_0_rd_addr_reg[2]\,
      O => rd_nextgray019_out
    );
\rd_nextgray[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_rd_addr_reg[4]\,
      I1 => \n_0_rd_addr_reg[3]\,
      O => rd_nextgray021_out
    );
\rd_nextgray_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => rd_nextgray0,
      Q => \n_0_rd_nextgray_reg[0]\,
      R => I2(0)
    );
\rd_nextgray_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => rd_nextgray017_out,
      Q => p_0_in58_in,
      R => I2(0)
    );
\rd_nextgray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => rd_nextgray019_out,
      Q => p_0_in53_in,
      R => I2(0)
    );
\rd_nextgray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => rd_nextgray021_out,
      Q => p_0_in48_in,
      R => I2(0)
    );
\rd_nextgray_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => n_2_dp_ram_i,
      D => \n_0_rd_addr_reg[4]\,
      Q => p_0_in43_in,
      S => I2(0)
    );
\rd_truegray_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => rd_nextgray0,
      Q => rd_truegray(0),
      R => I2(0)
    );
\rd_truegray_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => rd_nextgray017_out,
      Q => rd_truegray(1),
      R => I2(0)
    );
\rd_truegray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => rd_nextgray019_out,
      Q => rd_truegray(2),
      R => I2(0)
    );
\rd_truegray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => rd_nextgray021_out,
      Q => rd_truegray(3),
      R => I2(0)
    );
\rd_truegray_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => \n_0_rd_addr_reg[4]\,
      Q => rd_truegray(4),
      R => I2(0)
    );
\wr_addr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_wr_addr_reg[0]\,
      O => \p_0_in__0\(0)
    );
\wr_addr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_addr_reg[0]\,
      I1 => \n_0_wr_addr_reg[1]\,
      O => \p_0_in__0\(1)
    );
\wr_addr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_wr_addr_reg[2]\,
      I1 => \n_0_wr_addr_reg[1]\,
      I2 => \n_0_wr_addr_reg[0]\,
      O => \p_0_in__0\(2)
    );
\wr_addr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \n_0_wr_addr_reg[3]\,
      I1 => \n_0_wr_addr_reg[0]\,
      I2 => \n_0_wr_addr_reg[1]\,
      I3 => \n_0_wr_addr_reg[2]\,
      O => \p_0_in__0\(3)
    );
\wr_addr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => p_4_out(4),
      I1 => \n_0_wr_addr_reg[2]\,
      I2 => \n_0_wr_addr_reg[1]\,
      I3 => \n_0_wr_addr_reg[0]\,
      I4 => \n_0_wr_addr_reg[3]\,
      O => \p_0_in__0\(4)
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => \p_0_in__0\(0),
      Q => \n_0_wr_addr_reg[0]\,
      R => \out\(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => \p_0_in__0\(1),
      Q => \n_0_wr_addr_reg[1]\,
      R => \out\(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => \p_0_in__0\(2),
      Q => \n_0_wr_addr_reg[2]\,
      R => \out\(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => \p_0_in__0\(3),
      Q => \n_0_wr_addr_reg[3]\,
      R => \out\(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => \p_0_in__0\(4),
      Q => p_4_out(4),
      R => \out\(0)
    );
\wr_gray_rdclk0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => \n_0_wr_gray_reg[0]\,
      Q => wr_gray_rdclk0(0),
      R => \<const0>\
    );
\wr_gray_rdclk0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => p_3_in39_in,
      Q => wr_gray_rdclk0(1),
      R => \<const0>\
    );
\wr_gray_rdclk0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => p_3_in34_in,
      Q => wr_gray_rdclk0(2),
      R => \<const0>\
    );
\wr_gray_rdclk0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => p_3_in29_in,
      Q => wr_gray_rdclk0(3),
      R => \<const0>\
    );
\wr_gray_rdclk0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => p_3_in24_in,
      Q => wr_gray_rdclk0(4),
      R => \<const0>\
    );
\wr_gray_rdclk1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk0(0),
      Q => wr_gray_rdclk1(0),
      R => \<const0>\
    );
\wr_gray_rdclk1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk0(1),
      Q => wr_gray_rdclk1(1),
      R => \<const0>\
    );
\wr_gray_rdclk1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk0(2),
      Q => wr_gray_rdclk1(2),
      R => \<const0>\
    );
\wr_gray_rdclk1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk0(3),
      Q => wr_gray_rdclk1(3),
      R => \<const0>\
    );
\wr_gray_rdclk1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk0(4),
      Q => wr_gray_rdclk1(4),
      R => \<const0>\
    );
\wr_gray_rdclk2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk1(0),
      Q => wr_gray_rdclk2(0),
      R => \<const0>\
    );
\wr_gray_rdclk2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk1(1),
      Q => wr_gray_rdclk2(1),
      R => \<const0>\
    );
\wr_gray_rdclk2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk1(2),
      Q => wr_gray_rdclk2(2),
      R => \<const0>\
    );
\wr_gray_rdclk2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk1(3),
      Q => wr_gray_rdclk2(3),
      R => \<const0>\
    );
\wr_gray_rdclk2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk1(4),
      Q => wr_gray_rdclk2(4),
      R => \<const0>\
    );
\wr_gray_rdclk_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk2(0),
      Q => \n_0_wr_gray_rdclk_reg[0]\,
      R => \<const0>\
    );
\wr_gray_rdclk_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk2(1),
      Q => p_1_in59_in,
      R => \<const0>\
    );
\wr_gray_rdclk_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk2(2),
      Q => p_1_in54_in,
      R => \<const0>\
    );
\wr_gray_rdclk_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk2(3),
      Q => p_1_in49_in,
      R => \<const0>\
    );
\wr_gray_rdclk_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => wr_gray_rdclk2(4),
      Q => p_1_in44_in,
      R => \<const0>\
    );
\wr_gray_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => \n_0_wr_nextgray_reg[0]\,
      Q => \n_0_wr_gray_reg[0]\,
      S => \out\(0)
    );
\wr_gray_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => p_0_in36_in,
      Q => p_3_in39_in,
      R => \out\(0)
    );
\wr_gray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => p_0_in31_in,
      Q => p_3_in34_in,
      R => \out\(0)
    );
\wr_gray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => p_0_in26_in,
      Q => p_3_in29_in,
      R => \out\(0)
    );
\wr_gray_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => p_0_in22_in,
      Q => p_3_in24_in,
      S => \out\(0)
    );
\wr_nextgray[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_addr_reg[0]\,
      I1 => \n_0_wr_addr_reg[1]\,
      O => p_4_out(0)
    );
\wr_nextgray[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_addr_reg[1]\,
      I1 => \n_0_wr_addr_reg[2]\,
      O => p_4_out(1)
    );
\wr_nextgray[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_addr_reg[2]\,
      I1 => \n_0_wr_addr_reg[3]\,
      O => p_4_out(2)
    );
\wr_nextgray[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_addr_reg[3]\,
      I1 => p_4_out(4),
      O => p_4_out(3)
    );
\wr_nextgray_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => p_4_out(0),
      Q => \n_0_wr_nextgray_reg[0]\,
      R => \out\(0)
    );
\wr_nextgray_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => p_4_out(1),
      Q => p_0_in36_in,
      R => \out\(0)
    );
\wr_nextgray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => p_4_out(2),
      Q => p_0_in31_in,
      R => \out\(0)
    );
\wr_nextgray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => p_4_out(3),
      Q => p_0_in26_in,
      R => \out\(0)
    );
\wr_nextgray_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => ram_wr_en,
      D => p_4_out(4),
      Q => p_0_in22_in,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo__parameterized0\ is
  port (
    fifo_rd_data : out STD_LOGIC_VECTOR ( 71 downto 0 );
    O1 : out STD_LOGIC;
    empty : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    can_insert : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    empty_allow0 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    p_2_in0_in : in STD_LOGIC;
    can_insert_rd : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data : in STD_LOGIC_VECTOR ( 71 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v4_0_asynch_fifo";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal S00_out : STD_LOGIC;
  signal S01_out : STD_LOGIC;
  signal S02_out : STD_LOGIC;
  signal S03_out : STD_LOGIC;
  signal S04_out : STD_LOGIC;
  signal S05_out : STD_LOGIC;
  signal S06_out : STD_LOGIC;
  signal S07_out : STD_LOGIC;
  signal S08_out : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal emptyg : STD_LOGIC;
  signal fullg : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \n_0_empty_int_i_1__0\ : STD_LOGIC;
  signal n_0_emuxcy3 : STD_LOGIC;
  signal n_0_fmuxcy3 : STD_LOGIC;
  signal \n_0_full_int_i_1__0\ : STD_LOGIC;
  signal \n_0_rag_writesync_reg[0]\ : STD_LOGIC;
  signal \n_0_rag_writesync_reg[3]\ : STD_LOGIC;
  signal \n_0_rd_addr_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_addr_reg[1]\ : STD_LOGIC;
  signal \n_0_rd_addr_reg[2]\ : STD_LOGIC;
  signal \n_0_rd_addr_reg[3]\ : STD_LOGIC;
  signal \n_0_rd_addr_reg[4]\ : STD_LOGIC;
  signal \n_0_rd_gray_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_lastgray_wrclk_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_nextgray_reg[0]\ : STD_LOGIC;
  signal \n_0_status[4]_i_1\ : STD_LOGIC;
  signal \n_0_status[4]_i_2\ : STD_LOGIC;
  signal \n_0_status[4]_i_3\ : STD_LOGIC;
  signal \n_0_status[4]_i_4\ : STD_LOGIC;
  signal \n_0_wr_addr_reg[0]\ : STD_LOGIC;
  signal \n_0_wr_addr_reg[1]\ : STD_LOGIC;
  signal \n_0_wr_addr_reg[2]\ : STD_LOGIC;
  signal \n_0_wr_addr_reg[3]\ : STD_LOGIC;
  signal \n_0_wr_gray_rdclk_reg[0]\ : STD_LOGIC;
  signal \n_0_wr_gray_reg[0]\ : STD_LOGIC;
  signal \n_0_wr_nextgray_reg[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in31_in : STD_LOGIC;
  signal p_0_in36_in : STD_LOGIC;
  signal p_0_in43_in : STD_LOGIC;
  signal p_0_in48_in : STD_LOGIC;
  signal p_0_in53_in : STD_LOGIC;
  signal p_0_in58_in : STD_LOGIC;
  signal \^p_0_in_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in23_in : STD_LOGIC;
  signal p_1_in27_in : STD_LOGIC;
  signal p_1_in32_in : STD_LOGIC;
  signal p_1_in37_in : STD_LOGIC;
  signal p_1_in44_in : STD_LOGIC;
  signal p_1_in49_in : STD_LOGIC;
  signal p_1_in54_in : STD_LOGIC;
  signal p_1_in59_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_3_in24_in : STD_LOGIC;
  signal p_3_in29_in : STD_LOGIC;
  signal p_3_in34_in : STD_LOGIC;
  signal p_3_in39_in : STD_LOGIC;
  signal p_3_in46_in : STD_LOGIC;
  signal p_3_in51_in : STD_LOGIC;
  signal p_3_in56_in : STD_LOGIC;
  signal p_3_in61_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rag_writesync0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rag_writesync1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rag_writesync2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_lastgray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_lastgray_wrclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_lastgray_wrclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_lastgray_wrclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_nextgray0 : STD_LOGIC;
  signal rd_nextgray017_out : STD_LOGIC;
  signal rd_nextgray019_out : STD_LOGIC;
  signal rd_nextgray021_out : STD_LOGIC;
  signal rd_truegray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_addr_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_addr_pipe0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_addr_pipe1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray_rdclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray_rdclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray_rdclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_emuxcy0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_emuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fmuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of emuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of emuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of emuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of emuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of emuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of emuxcy4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of fmuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of fmuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy4_CARRY4 : label is "LO:O";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \rag_writesync0_reg[0]\ : label is true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \rag_writesync0_reg[0]\ : label is "no";
  attribute ASYNC_REG of \rag_writesync0_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \rag_writesync0_reg[1]\ : label is "no";
  attribute ASYNC_REG of \rag_writesync0_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \rag_writesync0_reg[2]\ : label is "no";
  attribute ASYNC_REG of \rag_writesync0_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \rag_writesync0_reg[3]\ : label is "no";
  attribute ASYNC_REG of \rag_writesync0_reg[4]\ : label is true;
  attribute SHREG_EXTRACT of \rag_writesync0_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rag_writesync_reg[4]\ : label is "no";
  attribute counter : integer;
  attribute counter of \rd_addr_reg[0]\ : label is 16;
  attribute counter of \rd_addr_reg[1]\ : label is 16;
  attribute counter of \rd_addr_reg[2]\ : label is 16;
  attribute counter of \rd_addr_reg[3]\ : label is 16;
  attribute counter of \rd_addr_reg[4]\ : label is 16;
  attribute ASYNC_REG of \rd_lastgray_wrclk0_reg[0]\ : label is true;
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG of \rd_lastgray_wrclk0_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG of \rd_lastgray_wrclk0_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG of \rd_lastgray_wrclk0_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG of \rd_lastgray_wrclk0_reg[4]\ : label is true;
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_nextgray[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rd_nextgray[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rd_nextgray[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \rd_nextgray[3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \wr_addr[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \wr_addr[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \wr_addr[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \wr_addr[4]_i_1\ : label is "soft_lutpair219";
  attribute counter of \wr_addr_reg[0]\ : label is 17;
  attribute counter of \wr_addr_reg[1]\ : label is 17;
  attribute counter of \wr_addr_reg[2]\ : label is 17;
  attribute counter of \wr_addr_reg[3]\ : label is 17;
  attribute counter of \wr_addr_reg[4]\ : label is 17;
  attribute ASYNC_REG of \wr_gray_rdclk0_reg[0]\ : label is true;
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG of \wr_gray_rdclk0_reg[1]\ : label is true;
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG of \wr_gray_rdclk0_reg[2]\ : label is true;
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG of \wr_gray_rdclk0_reg[3]\ : label is true;
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG of \wr_gray_rdclk0_reg[4]\ : label is true;
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[4]\ : label is "no";
begin
  O1 <= \^o1\;
  empty <= \^empty\;
  p_0_in_0 <= \^p_0_in_0\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
can_insert_fdr1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^p_0_in_0\,
      O => can_insert
    );
dp_ram_i: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram__parameterized0\
    port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => \^empty\,
      I26 => I26,
      I3 => I2,
      I4(4) => \n_0_rd_addr_reg[4]\,
      I4(3) => \n_0_rd_addr_reg[3]\,
      I4(2) => \n_0_rd_addr_reg[2]\,
      I4(1) => \n_0_rd_addr_reg[1]\,
      I4(0) => \n_0_rd_addr_reg[0]\,
      I5(4) => p_4_out(4),
      I5(3) => \n_0_wr_addr_reg[3]\,
      I5(2) => \n_0_wr_addr_reg[2]\,
      I5(1) => \n_0_wr_addr_reg[1]\,
      I5(0) => \n_0_wr_addr_reg[0]\,
      I8 => I8,
      O1 => fifo_rd_data(0),
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(1 downto 0) => Q(1 downto 0),
      can_insert_rd => can_insert_rd,
      clk156 => clk156,
      empty_allow0 => empty_allow0,
      fifo_rd_data(70 downto 0) => fifo_rd_data(71 downto 1),
      \out\(0) => \out\(0),
      p_2_in => p_2_in,
      p_2_in0_in => p_2_in0_in,
      rxusrclk2 => rxusrclk2,
      wr_data(71 downto 0) => wr_data(71 downto 0)
    );
\empty_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0E0A0E0"
    )
    port map (
      I0 => \^empty\,
      I1 => I5,
      I2 => emptyg,
      I3 => I6,
      I4 => I7,
      I5 => \out\(0),
      O => \n_0_empty_int_i_1__0\
    );
empty_int_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_empty_int_i_1__0\,
      Q => \^empty\,
      R => \<const0>\
    );
emuxcy0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => n_0_emuxcy3,
      CO(2 downto 0) => NLW_emuxcy0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_emuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => S05_out,
      S(2) => S06_out,
      S(1) => S07_out,
      S(0) => S08_out
    );
emuxcy0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt
    );
emuxcy0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => \n_0_wr_gray_rdclk_reg[0]\,
      I1 => \^empty\,
      I2 => \n_0_rd_gray_reg[0]\,
      I3 => \n_0_rd_nextgray_reg[0]\,
      O => S08_out
    );
emuxcy1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in59_in,
      I1 => \^empty\,
      I2 => p_3_in61_in,
      I3 => p_0_in58_in,
      O => S07_out
    );
emuxcy2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in54_in,
      I1 => \^empty\,
      I2 => p_3_in56_in,
      I3 => p_0_in53_in,
      O => S06_out
    );
emuxcy3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in49_in,
      I1 => \^empty\,
      I2 => p_3_in51_in,
      I3 => p_0_in48_in,
      O => S05_out
    );
emuxcy4_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_emuxcy3,
      CO(3 downto 1) => NLW_emuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => emptyg,
      CYINIT => lopt_1,
      DI(3 downto 1) => NLW_emuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_emuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_emuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => S04_out
    );
emuxcy4_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
emuxcy4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in44_in,
      I1 => \^empty\,
      I2 => p_3_in46_in,
      I3 => p_0_in43_in,
      O => S04_out
    );
fmuxcy0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_2,
      CO(3) => n_0_fmuxcy3,
      CO(2 downto 0) => NLW_fmuxcy0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_fmuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => S00_out,
      S(2) => S01_out,
      S(1) => S02_out,
      S(0) => S03_out
    );
fmuxcy0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_2
    );
fmuxcy0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => \n_0_rd_lastgray_wrclk_reg[0]\,
      I1 => \^o1\,
      I2 => \n_0_wr_gray_reg[0]\,
      I3 => \n_0_wr_nextgray_reg[0]\,
      O => S03_out
    );
fmuxcy1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in37_in,
      I1 => \^o1\,
      I2 => p_3_in39_in,
      I3 => p_0_in36_in,
      O => S02_out
    );
fmuxcy2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in32_in,
      I1 => \^o1\,
      I2 => p_3_in34_in,
      I3 => p_0_in31_in,
      O => S01_out
    );
fmuxcy3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in27_in,
      I1 => \^o1\,
      I2 => p_3_in29_in,
      I3 => p_0_in26_in,
      O => S00_out
    );
fmuxcy4_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_fmuxcy3,
      CO(3 downto 1) => NLW_fmuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => fullg,
      CYINIT => lopt_3,
      DI(3 downto 1) => NLW_fmuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_fmuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_fmuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => S0
    );
fmuxcy4_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_3
    );
fmuxcy4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => p_1_in23_in,
      I1 => \^o1\,
      I2 => p_3_in24_in,
      I3 => p_0_in22_in,
      O => S0
    );
\full_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => I3,
      I1 => \^o1\,
      I2 => fullg,
      I3 => I4(0),
      O => \n_0_full_int_i_1__0\
    );
full_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_full_int_i_1__0\,
      Q => \^o1\,
      R => \<const0>\
    );
\rag_writesync0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_truegray(0),
      Q => rag_writesync0(0),
      R => I4(0)
    );
\rag_writesync0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_truegray(1),
      Q => rag_writesync0(1),
      R => I4(0)
    );
\rag_writesync0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_truegray(2),
      Q => rag_writesync0(2),
      R => I4(0)
    );
\rag_writesync0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_truegray(3),
      Q => rag_writesync0(3),
      R => I4(0)
    );
\rag_writesync0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_truegray(4),
      Q => rag_writesync0(4),
      R => I4(0)
    );
\rag_writesync1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I9(0),
      D => rag_writesync0(0),
      Q => rag_writesync1(0),
      R => \<const0>\
    );
\rag_writesync1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I9(0),
      D => rag_writesync0(1),
      Q => rag_writesync1(1),
      R => \<const0>\
    );
\rag_writesync1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I9(0),
      D => rag_writesync0(2),
      Q => rag_writesync1(2),
      R => \<const0>\
    );
\rag_writesync1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I9(0),
      D => rag_writesync0(3),
      Q => rag_writesync1(3),
      R => \<const0>\
    );
\rag_writesync1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I9(0),
      D => rag_writesync0(4),
      Q => rag_writesync1(4),
      R => \<const0>\
    );
\rag_writesync2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I9(0),
      D => rag_writesync1(0),
      Q => rag_writesync2(0),
      R => \<const0>\
    );
\rag_writesync2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I9(0),
      D => rag_writesync1(1),
      Q => rag_writesync2(1),
      R => \<const0>\
    );
\rag_writesync2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I9(0),
      D => rag_writesync1(2),
      Q => rag_writesync2(2),
      R => \<const0>\
    );
\rag_writesync2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I9(0),
      D => rag_writesync1(3),
      Q => rag_writesync2(3),
      R => \<const0>\
    );
\rag_writesync2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I9(0),
      D => rag_writesync1(4),
      Q => rag_writesync2(4),
      R => \<const0>\
    );
\rag_writesync_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rag_writesync2(0),
      Q => \n_0_rag_writesync_reg[0]\,
      R => I4(0)
    );
\rag_writesync_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rag_writesync2(1),
      Q => p_2_in4_in,
      R => I4(0)
    );
\rag_writesync_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rag_writesync2(2),
      Q => p_1_in,
      R => I4(0)
    );
\rag_writesync_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rag_writesync2(3),
      Q => \n_0_rag_writesync_reg[3]\,
      R => I4(0)
    );
\rag_writesync_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rag_writesync2(4),
      Q => p_0_in1_in,
      R => I4(0)
    );
\rd_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_rd_addr_reg[0]\,
      O => \p_0_in__1\(0)
    );
\rd_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_rd_addr_reg[0]\,
      I1 => \n_0_rd_addr_reg[1]\,
      O => \p_0_in__1\(1)
    );
\rd_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_rd_addr_reg[2]\,
      I1 => \n_0_rd_addr_reg[1]\,
      I2 => \n_0_rd_addr_reg[0]\,
      O => \p_0_in__1\(2)
    );
\rd_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \n_0_rd_addr_reg[3]\,
      I1 => \n_0_rd_addr_reg[0]\,
      I2 => \n_0_rd_addr_reg[1]\,
      I3 => \n_0_rd_addr_reg[2]\,
      O => \p_0_in__1\(3)
    );
\rd_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \n_0_rd_addr_reg[4]\,
      I1 => \n_0_rd_addr_reg[2]\,
      I2 => \n_0_rd_addr_reg[1]\,
      I3 => \n_0_rd_addr_reg[0]\,
      I4 => \n_0_rd_addr_reg[3]\,
      O => \p_0_in__1\(4)
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => \p_0_in__1\(0),
      Q => \n_0_rd_addr_reg[0]\,
      R => \out\(0)
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => \p_0_in__1\(1),
      Q => \n_0_rd_addr_reg[1]\,
      R => \out\(0)
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => \p_0_in__1\(2),
      Q => \n_0_rd_addr_reg[2]\,
      R => \out\(0)
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => \p_0_in__1\(3),
      Q => \n_0_rd_addr_reg[3]\,
      R => \out\(0)
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => \p_0_in__1\(4),
      Q => \n_0_rd_addr_reg[4]\,
      R => \out\(0)
    );
\rd_gray_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => \n_0_rd_nextgray_reg[0]\,
      Q => \n_0_rd_gray_reg[0]\,
      S => \out\(0)
    );
\rd_gray_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => p_0_in58_in,
      Q => p_3_in61_in,
      R => \out\(0)
    );
\rd_gray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => p_0_in53_in,
      Q => p_3_in56_in,
      R => \out\(0)
    );
\rd_gray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => p_0_in48_in,
      Q => p_3_in51_in,
      R => \out\(0)
    );
\rd_gray_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => p_0_in43_in,
      Q => p_3_in46_in,
      S => \out\(0)
    );
\rd_lastgray_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => \n_0_rd_gray_reg[0]\,
      Q => rd_lastgray(0),
      S => \out\(0)
    );
\rd_lastgray_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => p_3_in61_in,
      Q => rd_lastgray(1),
      S => \out\(0)
    );
\rd_lastgray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => p_3_in56_in,
      Q => rd_lastgray(2),
      R => \out\(0)
    );
\rd_lastgray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => p_3_in51_in,
      Q => rd_lastgray(3),
      R => \out\(0)
    );
\rd_lastgray_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => p_3_in46_in,
      Q => rd_lastgray(4),
      S => \out\(0)
    );
\rd_lastgray_wrclk0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray(0),
      Q => rd_lastgray_wrclk0(0),
      R => \<const0>\
    );
\rd_lastgray_wrclk0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray(1),
      Q => rd_lastgray_wrclk0(1),
      R => \<const0>\
    );
\rd_lastgray_wrclk0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray(2),
      Q => rd_lastgray_wrclk0(2),
      R => \<const0>\
    );
\rd_lastgray_wrclk0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray(3),
      Q => rd_lastgray_wrclk0(3),
      R => \<const0>\
    );
\rd_lastgray_wrclk0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray(4),
      Q => rd_lastgray_wrclk0(4),
      R => \<const0>\
    );
\rd_lastgray_wrclk1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk0(0),
      Q => rd_lastgray_wrclk1(0),
      R => \<const0>\
    );
\rd_lastgray_wrclk1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk0(1),
      Q => rd_lastgray_wrclk1(1),
      R => \<const0>\
    );
\rd_lastgray_wrclk1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk0(2),
      Q => rd_lastgray_wrclk1(2),
      R => \<const0>\
    );
\rd_lastgray_wrclk1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk0(3),
      Q => rd_lastgray_wrclk1(3),
      R => \<const0>\
    );
\rd_lastgray_wrclk1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk0(4),
      Q => rd_lastgray_wrclk1(4),
      R => \<const0>\
    );
\rd_lastgray_wrclk2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk1(0),
      Q => rd_lastgray_wrclk2(0),
      R => \<const0>\
    );
\rd_lastgray_wrclk2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk1(1),
      Q => rd_lastgray_wrclk2(1),
      R => \<const0>\
    );
\rd_lastgray_wrclk2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk1(2),
      Q => rd_lastgray_wrclk2(2),
      R => \<const0>\
    );
\rd_lastgray_wrclk2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk1(3),
      Q => rd_lastgray_wrclk2(3),
      R => \<const0>\
    );
\rd_lastgray_wrclk2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk1(4),
      Q => rd_lastgray_wrclk2(4),
      R => \<const0>\
    );
\rd_lastgray_wrclk_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk2(0),
      Q => \n_0_rd_lastgray_wrclk_reg[0]\,
      R => \<const0>\
    );
\rd_lastgray_wrclk_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk2(1),
      Q => p_1_in37_in,
      R => \<const0>\
    );
\rd_lastgray_wrclk_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk2(2),
      Q => p_1_in32_in,
      R => \<const0>\
    );
\rd_lastgray_wrclk_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk2(3),
      Q => p_1_in27_in,
      R => \<const0>\
    );
\rd_lastgray_wrclk_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rd_lastgray_wrclk2(4),
      Q => p_1_in23_in,
      R => \<const0>\
    );
\rd_nextgray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_rd_addr_reg[0]\,
      I1 => \n_0_rd_addr_reg[1]\,
      O => rd_nextgray0
    );
\rd_nextgray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_rd_addr_reg[1]\,
      I1 => \n_0_rd_addr_reg[2]\,
      O => rd_nextgray017_out
    );
\rd_nextgray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_rd_addr_reg[2]\,
      I1 => \n_0_rd_addr_reg[3]\,
      O => rd_nextgray019_out
    );
\rd_nextgray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_rd_addr_reg[3]\,
      I1 => \n_0_rd_addr_reg[4]\,
      O => rd_nextgray021_out
    );
\rd_nextgray_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_nextgray0,
      Q => \n_0_rd_nextgray_reg[0]\,
      R => \out\(0)
    );
\rd_nextgray_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_nextgray017_out,
      Q => p_0_in58_in,
      R => \out\(0)
    );
\rd_nextgray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_nextgray019_out,
      Q => p_0_in53_in,
      R => \out\(0)
    );
\rd_nextgray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => rd_nextgray021_out,
      Q => p_0_in48_in,
      R => \out\(0)
    );
\rd_nextgray_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => empty_allow0,
      D => \n_0_rd_addr_reg[4]\,
      Q => p_0_in43_in,
      S => \out\(0)
    );
\rd_truegray_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_nextgray0,
      Q => rd_truegray(0),
      R => \out\(0)
    );
\rd_truegray_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_nextgray017_out,
      Q => rd_truegray(1),
      R => \out\(0)
    );
\rd_truegray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_nextgray019_out,
      Q => rd_truegray(2),
      R => \out\(0)
    );
\rd_truegray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => rd_nextgray021_out,
      Q => rd_truegray(3),
      R => \out\(0)
    );
\rd_truegray_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_rd_addr_reg[4]\,
      Q => rd_truegray(4),
      R => \out\(0)
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I25,
      I1 => \^p_0_in_0\,
      O => O2
    );
\status[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF690069"
    )
    port map (
      I0 => wr_addr_pipe(4),
      I1 => p_0_in1_in,
      I2 => \n_0_status[4]_i_2\,
      I3 => \^o1\,
      I4 => \^p_0_in_0\,
      I5 => I4(0),
      O => \n_0_status[4]_i_1\
    );
\status[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBEBC3C3414100"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_rag_writesync_reg[3]\,
      I2 => p_0_in1_in,
      I3 => \n_0_status[4]_i_3\,
      I4 => wr_addr_pipe(2),
      I5 => wr_addr_pipe(3),
      O => \n_0_status[4]_i_2\
    );
\status[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEBEEB82282882"
    )
    port map (
      I0 => \n_0_status[4]_i_4\,
      I1 => p_0_in1_in,
      I2 => \n_0_rag_writesync_reg[3]\,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => wr_addr_pipe(1),
      O => \n_0_status[4]_i_3\
    );
\status[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBEEBBEBEEB"
    )
    port map (
      I0 => wr_addr_pipe(0),
      I1 => \n_0_rag_writesync_reg[3]\,
      I2 => p_1_in,
      I3 => \n_0_rag_writesync_reg[0]\,
      I4 => p_2_in4_in,
      I5 => p_0_in1_in,
      O => \n_0_status[4]_i_4\
    );
\status_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_status[4]_i_1\,
      Q => \^p_0_in_0\,
      R => \<const0>\
    );
\wr_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_wr_addr_reg[0]\,
      O => p_0_in(0)
    );
\wr_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_addr_reg[0]\,
      I1 => \n_0_wr_addr_reg[1]\,
      O => p_0_in(1)
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_wr_addr_reg[2]\,
      I1 => \n_0_wr_addr_reg[1]\,
      I2 => \n_0_wr_addr_reg[0]\,
      O => p_0_in(2)
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \n_0_wr_addr_reg[3]\,
      I1 => \n_0_wr_addr_reg[0]\,
      I2 => \n_0_wr_addr_reg[1]\,
      I3 => \n_0_wr_addr_reg[2]\,
      O => p_0_in(3)
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => p_4_out(4),
      I1 => \n_0_wr_addr_reg[2]\,
      I2 => \n_0_wr_addr_reg[1]\,
      I3 => \n_0_wr_addr_reg[0]\,
      I4 => \n_0_wr_addr_reg[3]\,
      O => p_0_in(4)
    );
\wr_addr_pipe0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_wr_addr_reg[0]\,
      Q => wr_addr_pipe0(0),
      R => I4(0)
    );
\wr_addr_pipe0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_wr_addr_reg[1]\,
      Q => wr_addr_pipe0(1),
      R => I4(0)
    );
\wr_addr_pipe0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_wr_addr_reg[2]\,
      Q => wr_addr_pipe0(2),
      R => I4(0)
    );
\wr_addr_pipe0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_wr_addr_reg[3]\,
      Q => wr_addr_pipe0(3),
      R => I4(0)
    );
\wr_addr_pipe0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => p_4_out(4),
      Q => wr_addr_pipe0(4),
      R => I4(0)
    );
\wr_addr_pipe1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => wr_addr_pipe0(0),
      Q => wr_addr_pipe1(0),
      R => I4(0)
    );
\wr_addr_pipe1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => wr_addr_pipe0(1),
      Q => wr_addr_pipe1(1),
      R => I4(0)
    );
\wr_addr_pipe1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => wr_addr_pipe0(2),
      Q => wr_addr_pipe1(2),
      R => I4(0)
    );
\wr_addr_pipe1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => wr_addr_pipe0(3),
      Q => wr_addr_pipe1(3),
      R => I4(0)
    );
\wr_addr_pipe1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => wr_addr_pipe0(4),
      Q => wr_addr_pipe1(4),
      R => I4(0)
    );
\wr_addr_pipe_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => wr_addr_pipe1(0),
      Q => wr_addr_pipe(0),
      R => I4(0)
    );
\wr_addr_pipe_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => wr_addr_pipe1(1),
      Q => wr_addr_pipe(1),
      R => I4(0)
    );
\wr_addr_pipe_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => wr_addr_pipe1(2),
      Q => wr_addr_pipe(2),
      R => I4(0)
    );
\wr_addr_pipe_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => wr_addr_pipe1(3),
      Q => wr_addr_pipe(3),
      R => I4(0)
    );
\wr_addr_pipe_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => wr_addr_pipe1(4),
      Q => wr_addr_pipe(4),
      R => I4(0)
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_0_in(0),
      Q => \n_0_wr_addr_reg[0]\,
      R => I4(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_0_in(1),
      Q => \n_0_wr_addr_reg[1]\,
      R => I4(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_0_in(2),
      Q => \n_0_wr_addr_reg[2]\,
      R => I4(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_0_in(3),
      Q => \n_0_wr_addr_reg[3]\,
      R => I4(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_0_in(4),
      Q => p_4_out(4),
      R => I4(0)
    );
\wr_gray_rdclk0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_wr_gray_reg[0]\,
      Q => wr_gray_rdclk0(0),
      R => \<const0>\
    );
\wr_gray_rdclk0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_3_in39_in,
      Q => wr_gray_rdclk0(1),
      R => \<const0>\
    );
\wr_gray_rdclk0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_3_in34_in,
      Q => wr_gray_rdclk0(2),
      R => \<const0>\
    );
\wr_gray_rdclk0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_3_in29_in,
      Q => wr_gray_rdclk0(3),
      R => \<const0>\
    );
\wr_gray_rdclk0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => p_3_in24_in,
      Q => wr_gray_rdclk0(4),
      R => \<const0>\
    );
\wr_gray_rdclk1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk0(0),
      Q => wr_gray_rdclk1(0),
      R => \<const0>\
    );
\wr_gray_rdclk1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk0(1),
      Q => wr_gray_rdclk1(1),
      R => \<const0>\
    );
\wr_gray_rdclk1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk0(2),
      Q => wr_gray_rdclk1(2),
      R => \<const0>\
    );
\wr_gray_rdclk1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk0(3),
      Q => wr_gray_rdclk1(3),
      R => \<const0>\
    );
\wr_gray_rdclk1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk0(4),
      Q => wr_gray_rdclk1(4),
      R => \<const0>\
    );
\wr_gray_rdclk2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk1(0),
      Q => wr_gray_rdclk2(0),
      R => \<const0>\
    );
\wr_gray_rdclk2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk1(1),
      Q => wr_gray_rdclk2(1),
      R => \<const0>\
    );
\wr_gray_rdclk2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk1(2),
      Q => wr_gray_rdclk2(2),
      R => \<const0>\
    );
\wr_gray_rdclk2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk1(3),
      Q => wr_gray_rdclk2(3),
      R => \<const0>\
    );
\wr_gray_rdclk2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk1(4),
      Q => wr_gray_rdclk2(4),
      R => \<const0>\
    );
\wr_gray_rdclk_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk2(0),
      Q => \n_0_wr_gray_rdclk_reg[0]\,
      R => \<const0>\
    );
\wr_gray_rdclk_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk2(1),
      Q => p_1_in59_in,
      R => \<const0>\
    );
\wr_gray_rdclk_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk2(2),
      Q => p_1_in54_in,
      R => \<const0>\
    );
\wr_gray_rdclk_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk2(3),
      Q => p_1_in49_in,
      R => \<const0>\
    );
\wr_gray_rdclk_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => wr_gray_rdclk2(4),
      Q => p_1_in44_in,
      R => \<const0>\
    );
\wr_gray_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => \n_0_wr_nextgray_reg[0]\,
      Q => \n_0_wr_gray_reg[0]\,
      S => I4(0)
    );
\wr_gray_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_0_in36_in,
      Q => p_3_in39_in,
      R => I4(0)
    );
\wr_gray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_0_in31_in,
      Q => p_3_in34_in,
      R => I4(0)
    );
\wr_gray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_0_in26_in,
      Q => p_3_in29_in,
      R => I4(0)
    );
\wr_gray_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_0_in22_in,
      Q => p_3_in24_in,
      S => I4(0)
    );
\wr_nextgray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_addr_reg[0]\,
      I1 => \n_0_wr_addr_reg[1]\,
      O => p_4_out(0)
    );
\wr_nextgray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_addr_reg[1]\,
      I1 => \n_0_wr_addr_reg[2]\,
      O => p_4_out(1)
    );
\wr_nextgray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_addr_reg[2]\,
      I1 => \n_0_wr_addr_reg[3]\,
      O => p_4_out(2)
    );
\wr_nextgray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_addr_reg[3]\,
      I1 => p_4_out(4),
      O => p_4_out(3)
    );
\wr_nextgray_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_4_out(0),
      Q => \n_0_wr_nextgray_reg[0]\,
      R => I4(0)
    );
\wr_nextgray_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_4_out(1),
      Q => p_0_in36_in,
      R => I4(0)
    );
\wr_nextgray_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_4_out(2),
      Q => p_0_in31_in,
      R => I4(0)
    );
\wr_nextgray_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_4_out(3),
      Q => p_0_in26_in,
      R => I4(0)
    );
\wr_nextgray_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => E(0),
      D => p_4_out(4),
      Q => p_0_in22_in,
      S => I4(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_common_ieee_registers is
  port (
    O1 : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 43 downto 0 );
    O2 : out STD_LOGIC;
    clear_test_pattern_err_count : out STD_LOGIC;
    O3 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk156 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_resetdone : in STD_LOGIC;
    pma_pmd_reset_clear_core_intr : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    signal_detect_sync : in STD_LOGIC;
    pma_pmd_status_tx_fault_core_int : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_common_ieee_registers;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_common_ieee_registers is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal n_1_reg_1_0_15 : STD_LOGIC;
  signal n_1_reg_3_0_15 : STD_LOGIC;
  signal n_1_reg_3_32_1 : STD_LOGIC;
  signal n_2_reg_3_33_15 : STD_LOGIC;
  signal n_3_reg_3_33_15 : STD_LOGIC;
  signal n_7_reg_3_0_15 : STD_LOGIC;
  signal re_prev : STD_LOGIC;
  signal re_prev_0 : STD_LOGIC;
  signal re_prev_1 : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \status_vector[38]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \status_vector[39]_INST_0\ : label is "soft_lutpair9";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  status_vector(43 downto 0) <= \^status_vector\(43 downto 0);
reg_1_0_15: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register
    port map (
      I4(0) => I4(0),
      O1 => \^o1\,
      O2 => n_1_reg_1_0_15,
      clk156 => clk156,
      configuration_vector(0) => configuration_vector(0),
      \out\(0) => \out\(0),
      pma_pmd_reset_clear_core_intr => pma_pmd_reset_clear_core_intr,
      signal_detect_sync => signal_detect_sync,
      tx_resetdone => tx_resetdone
    );
reg_1_10_0: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2\
    port map (
      I1 => n_1_reg_1_0_15,
      clk156 => clk156,
      status_vector(0) => \^status_vector\(5)
    );
reg_1_1_2: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_28\
    port map (
      I1 => \^o1\,
      clk156 => clk156,
      configuration_vector(0) => configuration_vector(2),
      \out\(0) => \out\(0),
      signal_detect_sync => signal_detect_sync,
      status_vector(0) => \^status_vector\(0)
    );
reg_1_8_11: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1\
    port map (
      I1 => \^o1\,
      clk156 => clk156,
      configuration_vector(0) => configuration_vector(3),
      \out\(0) => \out\(0),
      pma_pmd_status_tx_fault_core_int => pma_pmd_status_tx_fault_core_int,
      status_vector(0) => \^status_vector\(4)
    );
reg_3_0_15: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register_32
    port map (
      I1(0) => \^status_vector\(8),
      I4(0) => I4(0),
      O1 => \^o2\,
      O2(0) => SR(0),
      O3 => O3,
      O4(0) => O4(0),
      O5 => n_7_reg_3_0_15,
      SR(0) => n_1_reg_3_0_15,
      clear_test_pattern_err_count => clear_test_pattern_err_count,
      clk156 => clk156,
      configuration_vector(3 downto 1) => configuration_vector(7 downto 5),
      configuration_vector(0) => configuration_vector(1),
      \out\(0) => \out\(0),
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      pma_pmd_reset_clear_core_intr => pma_pmd_reset_clear_core_intr,
      re_prev => re_prev,
      re_prev_0 => re_prev_0,
      status_vector(0) => \^status_vector\(6),
      tx_resetdone => tx_resetdone
    );
reg_3_1_2: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0\
    port map (
      I1(0) => \^status_vector\(11),
      I2 => \^o2\,
      clk156 => clk156,
      configuration_vector(0) => configuration_vector(4),
      \out\(0) => \out\(0),
      status_vector(0) => \^status_vector\(7)
    );
reg_3_32_0: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_33\
    port map (
      I1 => I1,
      clk156 => clk156,
      status_vector(0) => \^status_vector\(9)
    );
reg_3_32_1: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_34\
    port map (
      I1 => \^o2\,
      I2 => I2,
      I3(0) => \^status_vector\(26),
      O1 => n_1_reg_3_32_1,
      clk156 => clk156,
      configuration_vector(0) => configuration_vector(6),
      \out\(0) => \out\(0),
      re_prev => re_prev_1,
      status_vector(0) => \^status_vector\(10)
    );
reg_3_32_12: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_29\
    port map (
      I3 => I3,
      clk156 => clk156,
      status_vector(0) => \^status_vector\(11)
    );
reg_3_33_13_8: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized3\
    port map (
      I5(5 downto 0) => I5(5 downto 0),
      SR(0) => n_3_reg_3_33_15,
      clk156 => clk156,
      status_vector(5 downto 0) => \^status_vector\(25 downto 20)
    );
reg_3_33_14: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_30\
    port map (
      I1 => n_1_reg_3_32_1,
      clk156 => clk156,
      status_vector(0) => \^status_vector\(26)
    );
reg_3_33_15: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_31\
    port map (
      I1 => \^o2\,
      I2(0) => \^status_vector\(9),
      O1(0) => n_3_reg_3_33_15,
      SR(0) => n_2_reg_3_33_15,
      clk156 => clk156,
      configuration_vector(0) => configuration_vector(6),
      \out\(0) => \out\(0),
      re_prev => re_prev_1,
      status_vector(0) => \^status_vector\(27)
    );
reg_3_33_7_0: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized4\
    port map (
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => n_2_reg_3_33_15,
      clk156 => clk156,
      status_vector(7 downto 0) => \^status_vector\(19 downto 12)
    );
reg_3_43_all: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized5\
    port map (
      I6(15 downto 0) => I6(15 downto 0),
      SR(0) => n_1_reg_3_0_15,
      clk156 => clk156,
      configuration_vector(0) => configuration_vector(7),
      re_prev => re_prev,
      status_vector(15 downto 0) => \^status_vector\(43 downto 28)
    );
reg_3_8_10: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_26\
    port map (
      I1 => n_7_reg_3_0_15,
      clk156 => clk156,
      status_vector(0) => \^status_vector\(8)
    );
reg_3_8_11: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_27\
    port map (
      clk156 => clk156,
      configuration_vector(0) => configuration_vector(5),
      re_prev => re_prev_0
    );
\status_vector[37]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => pma_pmd_type(2),
      I1 => pma_pmd_type(1),
      O => \^status_vector\(1)
    );
\status_vector[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => pma_pmd_type(1),
      I1 => pma_pmd_type(2),
      I2 => pma_pmd_type(0),
      O => \^status_vector\(2)
    );
\status_vector[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pma_pmd_type(1),
      I1 => pma_pmd_type(2),
      I2 => pma_pmd_type(0),
      O => \^status_vector\(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs is
  port (
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_rx_link_up_core_sync_int : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    b_lock : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    hiber : in STD_LOGIC;
    pcs_rx_link_up_core_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in2_in : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs is
begin
\resynch[0].synch_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable
    port map (
      O3 => O3,
      b_lock => b_lock,
      clk156 => clk156,
      core_status(0) => core_status(0),
      \out\(0) => \out\(0),
      p_0_in2_in => p_0_in2_in
    );
\resynch[1].synch_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_10
    port map (
      O2 => O2,
      clk156 => clk156,
      hiber => hiber,
      \out\(0) => \out\(0),
      p_0_in2_in => p_0_in2_in
    );
\resynch[2].synch_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_11
    port map (
      O1 => O1,
      clk156 => clk156,
      \out\(0) => \out\(0),
      p_0_in2_in => p_0_in2_in,
      pcs_rx_link_up_core_reg => pcs_rx_link_up_core_reg,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized0\ is
  port (
    rx_test_data_patt_sel_int : out STD_LOGIC;
    rx_test_patt_sel_int : out STD_LOGIC;
    rx_test_mode_int : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    clear_rx_prbs_err_count0 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    clear_test_pattern_err_count_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    prbs31_rx_enable_core_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_test_mode_int_reg : in STD_LOGIC;
    err_block_count_inc : in STD_LOGIC;
    pcs_rxreset_int : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    b_lock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_resyncs";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^rx_test_mode_int\ : STD_LOGIC;
  signal \^rx_test_patt_sel_int\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  rx_test_mode_int <= \^rx_test_mode_int\;
  rx_test_patt_sel_int <= \^rx_test_patt_sel_int\;
\resynch[0].synch_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_20
    port map (
      I1 => I1,
      I2(0) => I2(0),
      I3 => \^rx_test_mode_int\,
      I4 => \^o1\,
      clear_rx_prbs_err_count0 => clear_rx_prbs_err_count0,
      clear_test_pattern_err_count_reg => clear_test_pattern_err_count_reg,
      pcs_rxreset_int => pcs_rxreset_int,
      rxusrclk2 => rxusrclk2
    );
\resynch[1].synch_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_22
    port map (
      I1 => I1,
      O4 => O4,
      configuration_vector(0) => configuration_vector(0),
      rx_test_data_patt_sel_int => rx_test_data_patt_sel_int,
      rx_test_patt_sel_int => \^rx_test_patt_sel_int\,
      rxusrclk2 => rxusrclk2
    );
\resynch[2].synch_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_19
    port map (
      I1 => I1,
      configuration_vector(0) => configuration_vector(1),
      rx_test_patt_sel_int => \^rx_test_patt_sel_int\,
      rxusrclk2 => rxusrclk2
    );
\resynch[3].synch_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_21
    port map (
      I1 => I1,
      O1 => \^rx_test_mode_int\,
      O3 => O3,
      b_lock => b_lock,
      configuration_vector(0) => configuration_vector(2),
      rxusrclk2 => rxusrclk2
    );
\resynch[4].synch_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_23
    port map (
      I1 => I1,
      O1 => \^o1\,
      O2 => O2,
      err_block_count_inc => err_block_count_inc,
      prbs31_rx_enable_core_reg => prbs31_rx_enable_core_reg,
      rx_test_mode_int_reg => rx_test_mode_int_reg,
      rxusrclk2 => rxusrclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized1\ is
  port (
    pcs_rxreset_int : out STD_LOGIC;
    pcs_rxreset : out STD_LOGIC;
    pcs_reset_core_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized1\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_resyncs";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized1\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized1\ is
begin
\resynch[0].synch_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_15
    port map (
      O2(0) => O2(0),
      pcs_reset_core_reg => pcs_reset_core_reg,
      pcs_rxreset => pcs_rxreset,
      pcs_rxreset_int => pcs_rxreset_int,
      rxusrclk2 => rxusrclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized2\ is
  port (
    TXPRBSSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    prbs31_tx_enable_core_reg : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized2\ : entity is "ten_gig_eth_pcs_pma_v4_0_g_resyncs";
end \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized2\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized2\ is
begin
\resynch[0].synch_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_24
    port map (
      TXPRBSSEL(0) => TXPRBSSEL(0),
      prbs31_tx_enable_core_reg => prbs31_tx_enable_core_reg,
      txusrclk2 => txusrclk2
    );
\resynch[1].synch_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_25
    port map (
      SR(0) => SR(0),
      configuration_vector(0) => configuration_vector(0),
      txusrclk2 => txusrclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_delete is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    wr_data : out STD_LOGIC_VECTOR ( 71 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I25 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I28 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_delete;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_delete is
  signal ctrl_delay : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal ctrl_pipe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_delay : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal data_pipe : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal input_is_idle_comb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal input_is_seq_comb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal input_was_idle : STD_LOGIC;
  signal input_was_seq : STD_LOGIC;
  signal \n_0_fifo_ctrl_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_ctrl_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_ctrl_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_ctrl_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_ctrl_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_ctrl_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_ctrl_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_ctrl_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[16]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[31]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[32]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[33]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[34]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[35]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[36]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[37]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[38]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[39]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[40]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[41]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[42]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[43]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[44]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[45]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[46]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[47]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[48]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[49]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[50]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[51]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[52]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[53]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[54]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[55]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[56]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[57]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[58]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[59]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[60]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[61]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[62]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[63]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_fifo_data_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_input_is_idle_reg[0]\ : STD_LOGIC;
  signal \n_0_input_is_idle_reg[1]\ : STD_LOGIC;
  signal \n_0_input_is_seq_reg[0]\ : STD_LOGIC;
  signal \n_0_input_is_seq_reg[1]\ : STD_LOGIC;
  signal \n_0_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_state[2]_i_3\ : STD_LOGIC;
  signal \n_0_state[2]_i_4\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\ctrl_delay_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => ctrl_pipe(4),
      Q => ctrl_delay(4),
      S => O2(0)
    );
\ctrl_delay_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => ctrl_pipe(5),
      Q => ctrl_delay(5),
      R => O2(0)
    );
\ctrl_delay_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => ctrl_pipe(6),
      Q => ctrl_delay(6),
      R => O2(0)
    );
\ctrl_delay_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => ctrl_pipe(7),
      Q => ctrl_delay(7),
      R => O2(0)
    );
\ctrl_pipe_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => I28(0),
      Q => ctrl_pipe(0),
      S => O2(0)
    );
\ctrl_pipe_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => I28(1),
      Q => ctrl_pipe(1),
      R => O2(0)
    );
\ctrl_pipe_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => I28(2),
      Q => ctrl_pipe(2),
      R => O2(0)
    );
\ctrl_pipe_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => I28(3),
      Q => ctrl_pipe(3),
      R => O2(0)
    );
\ctrl_pipe_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => I28(4),
      Q => ctrl_pipe(4),
      S => O2(0)
    );
\ctrl_pipe_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => I28(5),
      Q => ctrl_pipe(5),
      R => O2(0)
    );
\ctrl_pipe_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => I28(6),
      Q => ctrl_pipe(6),
      R => O2(0)
    );
\ctrl_pipe_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => I28(7),
      Q => ctrl_pipe(7),
      R => O2(0)
    );
\data_delay_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(32),
      Q => data_delay(32),
      R => O2(0)
    );
\data_delay_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(33),
      Q => data_delay(33),
      R => O2(0)
    );
\data_delay_reg[34]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(34),
      Q => data_delay(34),
      S => O2(0)
    );
\data_delay_reg[35]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(35),
      Q => data_delay(35),
      S => O2(0)
    );
\data_delay_reg[36]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(36),
      Q => data_delay(36),
      S => O2(0)
    );
\data_delay_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(37),
      Q => data_delay(37),
      R => O2(0)
    );
\data_delay_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(38),
      Q => data_delay(38),
      R => O2(0)
    );
\data_delay_reg[39]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(39),
      Q => data_delay(39),
      S => O2(0)
    );
\data_delay_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(40),
      Q => data_delay(40),
      R => O2(0)
    );
\data_delay_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(41),
      Q => data_delay(41),
      R => O2(0)
    );
\data_delay_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(42),
      Q => data_delay(42),
      R => O2(0)
    );
\data_delay_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(43),
      Q => data_delay(43),
      R => O2(0)
    );
\data_delay_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(44),
      Q => data_delay(44),
      R => O2(0)
    );
\data_delay_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(45),
      Q => data_delay(45),
      R => O2(0)
    );
\data_delay_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(46),
      Q => data_delay(46),
      R => O2(0)
    );
\data_delay_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(47),
      Q => data_delay(47),
      R => O2(0)
    );
\data_delay_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(48),
      Q => data_delay(48),
      R => O2(0)
    );
\data_delay_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(49),
      Q => data_delay(49),
      R => O2(0)
    );
\data_delay_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(50),
      Q => data_delay(50),
      R => O2(0)
    );
\data_delay_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(51),
      Q => data_delay(51),
      R => O2(0)
    );
\data_delay_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(52),
      Q => data_delay(52),
      R => O2(0)
    );
\data_delay_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(53),
      Q => data_delay(53),
      R => O2(0)
    );
\data_delay_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(54),
      Q => data_delay(54),
      R => O2(0)
    );
\data_delay_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(55),
      Q => data_delay(55),
      R => O2(0)
    );
\data_delay_reg[56]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(56),
      Q => data_delay(56),
      S => O2(0)
    );
\data_delay_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(57),
      Q => data_delay(57),
      R => O2(0)
    );
\data_delay_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(58),
      Q => data_delay(58),
      R => O2(0)
    );
\data_delay_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(59),
      Q => data_delay(59),
      R => O2(0)
    );
\data_delay_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(60),
      Q => data_delay(60),
      R => O2(0)
    );
\data_delay_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(61),
      Q => data_delay(61),
      R => O2(0)
    );
\data_delay_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(62),
      Q => data_delay(62),
      R => O2(0)
    );
\data_delay_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => data_pipe(63),
      Q => data_delay(63),
      R => O2(0)
    );
\data_pipe_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(0),
      Q => data_pipe(0),
      R => O2(0)
    );
\data_pipe_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(10),
      Q => data_pipe(10),
      R => O2(0)
    );
\data_pipe_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(11),
      Q => data_pipe(11),
      R => O2(0)
    );
\data_pipe_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(12),
      Q => data_pipe(12),
      R => O2(0)
    );
\data_pipe_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(13),
      Q => data_pipe(13),
      R => O2(0)
    );
\data_pipe_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(14),
      Q => data_pipe(14),
      R => O2(0)
    );
\data_pipe_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(15),
      Q => data_pipe(15),
      R => O2(0)
    );
\data_pipe_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(16),
      Q => data_pipe(16),
      R => O2(0)
    );
\data_pipe_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(17),
      Q => data_pipe(17),
      R => O2(0)
    );
\data_pipe_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(18),
      Q => data_pipe(18),
      R => O2(0)
    );
\data_pipe_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(19),
      Q => data_pipe(19),
      R => O2(0)
    );
\data_pipe_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(1),
      Q => data_pipe(1),
      R => O2(0)
    );
\data_pipe_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(20),
      Q => data_pipe(20),
      R => O2(0)
    );
\data_pipe_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(21),
      Q => data_pipe(21),
      R => O2(0)
    );
\data_pipe_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(22),
      Q => data_pipe(22),
      R => O2(0)
    );
\data_pipe_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(23),
      Q => data_pipe(23),
      R => O2(0)
    );
\data_pipe_reg[24]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(24),
      Q => data_pipe(24),
      S => O2(0)
    );
\data_pipe_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(25),
      Q => data_pipe(25),
      R => O2(0)
    );
\data_pipe_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(26),
      Q => data_pipe(26),
      R => O2(0)
    );
\data_pipe_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(27),
      Q => data_pipe(27),
      R => O2(0)
    );
\data_pipe_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(28),
      Q => data_pipe(28),
      R => O2(0)
    );
\data_pipe_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(29),
      Q => data_pipe(29),
      R => O2(0)
    );
\data_pipe_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(2),
      Q => data_pipe(2),
      S => O2(0)
    );
\data_pipe_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(30),
      Q => data_pipe(30),
      R => O2(0)
    );
\data_pipe_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(31),
      Q => data_pipe(31),
      R => O2(0)
    );
\data_pipe_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(32),
      Q => data_pipe(32),
      R => O2(0)
    );
\data_pipe_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(33),
      Q => data_pipe(33),
      R => O2(0)
    );
\data_pipe_reg[34]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(34),
      Q => data_pipe(34),
      S => O2(0)
    );
\data_pipe_reg[35]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(35),
      Q => data_pipe(35),
      S => O2(0)
    );
\data_pipe_reg[36]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(36),
      Q => data_pipe(36),
      S => O2(0)
    );
\data_pipe_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(37),
      Q => data_pipe(37),
      R => O2(0)
    );
\data_pipe_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(38),
      Q => data_pipe(38),
      R => O2(0)
    );
\data_pipe_reg[39]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(39),
      Q => data_pipe(39),
      S => O2(0)
    );
\data_pipe_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(3),
      Q => data_pipe(3),
      S => O2(0)
    );
\data_pipe_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(40),
      Q => data_pipe(40),
      R => O2(0)
    );
\data_pipe_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(41),
      Q => data_pipe(41),
      R => O2(0)
    );
\data_pipe_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(42),
      Q => data_pipe(42),
      R => O2(0)
    );
\data_pipe_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(43),
      Q => data_pipe(43),
      R => O2(0)
    );
\data_pipe_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(44),
      Q => data_pipe(44),
      R => O2(0)
    );
\data_pipe_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(45),
      Q => data_pipe(45),
      R => O2(0)
    );
\data_pipe_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(46),
      Q => data_pipe(46),
      R => O2(0)
    );
\data_pipe_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(47),
      Q => data_pipe(47),
      R => O2(0)
    );
\data_pipe_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(48),
      Q => data_pipe(48),
      R => O2(0)
    );
\data_pipe_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(49),
      Q => data_pipe(49),
      R => O2(0)
    );
\data_pipe_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(4),
      Q => data_pipe(4),
      S => O2(0)
    );
\data_pipe_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(50),
      Q => data_pipe(50),
      R => O2(0)
    );
\data_pipe_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(51),
      Q => data_pipe(51),
      R => O2(0)
    );
\data_pipe_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(52),
      Q => data_pipe(52),
      R => O2(0)
    );
\data_pipe_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(53),
      Q => data_pipe(53),
      R => O2(0)
    );
\data_pipe_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(54),
      Q => data_pipe(54),
      R => O2(0)
    );
\data_pipe_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(55),
      Q => data_pipe(55),
      R => O2(0)
    );
\data_pipe_reg[56]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(56),
      Q => data_pipe(56),
      S => O2(0)
    );
\data_pipe_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(57),
      Q => data_pipe(57),
      R => O2(0)
    );
\data_pipe_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(58),
      Q => data_pipe(58),
      R => O2(0)
    );
\data_pipe_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(59),
      Q => data_pipe(59),
      R => O2(0)
    );
\data_pipe_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(5),
      Q => data_pipe(5),
      R => O2(0)
    );
\data_pipe_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(60),
      Q => data_pipe(60),
      R => O2(0)
    );
\data_pipe_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(61),
      Q => data_pipe(61),
      R => O2(0)
    );
\data_pipe_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(62),
      Q => data_pipe(62),
      R => O2(0)
    );
\data_pipe_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(63),
      Q => data_pipe(63),
      R => O2(0)
    );
\data_pipe_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(6),
      Q => data_pipe(6),
      R => O2(0)
    );
\data_pipe_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(7),
      Q => data_pipe(7),
      S => O2(0)
    );
\data_pipe_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(8),
      Q => data_pipe(8),
      R => O2(0)
    );
\data_pipe_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => D(9),
      Q => data_pipe(9),
      R => O2(0)
    );
\fifo_ctrl_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => ctrl_pipe(0),
      I5 => ctrl_delay(4),
      O => \n_0_fifo_ctrl_out[0]_i_1\
    );
\fifo_ctrl_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => ctrl_pipe(1),
      I5 => ctrl_delay(5),
      O => \n_0_fifo_ctrl_out[1]_i_1\
    );
\fifo_ctrl_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => ctrl_pipe(2),
      I5 => ctrl_delay(6),
      O => \n_0_fifo_ctrl_out[2]_i_1\
    );
\fifo_ctrl_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => ctrl_pipe(3),
      I5 => ctrl_delay(7),
      O => \n_0_fifo_ctrl_out[3]_i_1\
    );
\fifo_ctrl_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => ctrl_pipe(0),
      I5 => ctrl_pipe(4),
      O => \n_0_fifo_ctrl_out[4]_i_1\
    );
\fifo_ctrl_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => ctrl_pipe(1),
      I5 => ctrl_pipe(5),
      O => \n_0_fifo_ctrl_out[5]_i_1\
    );
\fifo_ctrl_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => ctrl_pipe(2),
      I5 => ctrl_pipe(6),
      O => \n_0_fifo_ctrl_out[6]_i_1\
    );
\fifo_ctrl_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => ctrl_pipe(3),
      I5 => ctrl_pipe(7),
      O => \n_0_fifo_ctrl_out[7]_i_1\
    );
\fifo_ctrl_out_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_ctrl_out[0]_i_1\,
      Q => wr_data(64),
      S => O2(0)
    );
\fifo_ctrl_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_ctrl_out[1]_i_1\,
      Q => wr_data(65),
      R => O2(0)
    );
\fifo_ctrl_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_ctrl_out[2]_i_1\,
      Q => wr_data(66),
      R => O2(0)
    );
\fifo_ctrl_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_ctrl_out[3]_i_1\,
      Q => wr_data(67),
      R => O2(0)
    );
\fifo_ctrl_out_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_ctrl_out[4]_i_1\,
      Q => wr_data(68),
      S => O2(0)
    );
\fifo_ctrl_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_ctrl_out[5]_i_1\,
      Q => wr_data(69),
      R => O2(0)
    );
\fifo_ctrl_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_ctrl_out[6]_i_1\,
      Q => wr_data(70),
      R => O2(0)
    );
\fifo_ctrl_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_ctrl_out[7]_i_1\,
      Q => wr_data(71),
      R => O2(0)
    );
\fifo_data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(0),
      I5 => data_delay(32),
      O => \n_0_fifo_data_out[0]_i_1\
    );
\fifo_data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(10),
      I5 => data_delay(42),
      O => \n_0_fifo_data_out[10]_i_1\
    );
\fifo_data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(11),
      I5 => data_delay(43),
      O => \n_0_fifo_data_out[11]_i_1\
    );
\fifo_data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(12),
      I5 => data_delay(44),
      O => \n_0_fifo_data_out[12]_i_1\
    );
\fifo_data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(13),
      I5 => data_delay(45),
      O => \n_0_fifo_data_out[13]_i_1\
    );
\fifo_data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(14),
      I5 => data_delay(46),
      O => \n_0_fifo_data_out[14]_i_1\
    );
\fifo_data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(15),
      I5 => data_delay(47),
      O => \n_0_fifo_data_out[15]_i_1\
    );
\fifo_data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(16),
      I5 => data_delay(48),
      O => \n_0_fifo_data_out[16]_i_1\
    );
\fifo_data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(17),
      I5 => data_delay(49),
      O => \n_0_fifo_data_out[17]_i_1\
    );
\fifo_data_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(18),
      I5 => data_delay(50),
      O => \n_0_fifo_data_out[18]_i_1\
    );
\fifo_data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(19),
      I5 => data_delay(51),
      O => \n_0_fifo_data_out[19]_i_1\
    );
\fifo_data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(1),
      I5 => data_delay(33),
      O => \n_0_fifo_data_out[1]_i_1\
    );
\fifo_data_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(20),
      I5 => data_delay(52),
      O => \n_0_fifo_data_out[20]_i_1\
    );
\fifo_data_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(21),
      I5 => data_delay(53),
      O => \n_0_fifo_data_out[21]_i_1\
    );
\fifo_data_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(22),
      I5 => data_delay(54),
      O => \n_0_fifo_data_out[22]_i_1\
    );
\fifo_data_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(23),
      I5 => data_delay(55),
      O => \n_0_fifo_data_out[23]_i_1\
    );
\fifo_data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(24),
      I5 => data_delay(56),
      O => \n_0_fifo_data_out[24]_i_1\
    );
\fifo_data_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(25),
      I5 => data_delay(57),
      O => \n_0_fifo_data_out[25]_i_1\
    );
\fifo_data_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(26),
      I5 => data_delay(58),
      O => \n_0_fifo_data_out[26]_i_1\
    );
\fifo_data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(27),
      I5 => data_delay(59),
      O => \n_0_fifo_data_out[27]_i_1\
    );
\fifo_data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(28),
      I5 => data_delay(60),
      O => \n_0_fifo_data_out[28]_i_1\
    );
\fifo_data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(29),
      I5 => data_delay(61),
      O => \n_0_fifo_data_out[29]_i_1\
    );
\fifo_data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(2),
      I5 => data_delay(34),
      O => \n_0_fifo_data_out[2]_i_1\
    );
\fifo_data_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(30),
      I5 => data_delay(62),
      O => \n_0_fifo_data_out[30]_i_1\
    );
\fifo_data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(31),
      I5 => data_delay(63),
      O => \n_0_fifo_data_out[31]_i_1\
    );
\fifo_data_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(0),
      I5 => data_pipe(32),
      O => \n_0_fifo_data_out[32]_i_1\
    );
\fifo_data_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(1),
      I5 => data_pipe(33),
      O => \n_0_fifo_data_out[33]_i_1\
    );
\fifo_data_out[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(2),
      I5 => data_pipe(34),
      O => \n_0_fifo_data_out[34]_i_1\
    );
\fifo_data_out[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(3),
      I5 => data_pipe(35),
      O => \n_0_fifo_data_out[35]_i_1\
    );
\fifo_data_out[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(4),
      I5 => data_pipe(36),
      O => \n_0_fifo_data_out[36]_i_1\
    );
\fifo_data_out[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(5),
      I5 => data_pipe(37),
      O => \n_0_fifo_data_out[37]_i_1\
    );
\fifo_data_out[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(6),
      I5 => data_pipe(38),
      O => \n_0_fifo_data_out[38]_i_1\
    );
\fifo_data_out[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(7),
      I5 => data_pipe(39),
      O => \n_0_fifo_data_out[39]_i_1\
    );
\fifo_data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(3),
      I5 => data_delay(35),
      O => \n_0_fifo_data_out[3]_i_1\
    );
\fifo_data_out[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(8),
      I5 => data_pipe(40),
      O => \n_0_fifo_data_out[40]_i_1\
    );
\fifo_data_out[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(9),
      I5 => data_pipe(41),
      O => \n_0_fifo_data_out[41]_i_1\
    );
\fifo_data_out[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(10),
      I5 => data_pipe(42),
      O => \n_0_fifo_data_out[42]_i_1\
    );
\fifo_data_out[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(11),
      I5 => data_pipe(43),
      O => \n_0_fifo_data_out[43]_i_1\
    );
\fifo_data_out[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(12),
      I5 => data_pipe(44),
      O => \n_0_fifo_data_out[44]_i_1\
    );
\fifo_data_out[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(13),
      I5 => data_pipe(45),
      O => \n_0_fifo_data_out[45]_i_1\
    );
\fifo_data_out[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(14),
      I5 => data_pipe(46),
      O => \n_0_fifo_data_out[46]_i_1\
    );
\fifo_data_out[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(15),
      I5 => data_pipe(47),
      O => \n_0_fifo_data_out[47]_i_1\
    );
\fifo_data_out[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(16),
      I5 => data_pipe(48),
      O => \n_0_fifo_data_out[48]_i_1\
    );
\fifo_data_out[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(17),
      I5 => data_pipe(49),
      O => \n_0_fifo_data_out[49]_i_1\
    );
\fifo_data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(4),
      I5 => data_delay(36),
      O => \n_0_fifo_data_out[4]_i_1\
    );
\fifo_data_out[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(18),
      I5 => data_pipe(50),
      O => \n_0_fifo_data_out[50]_i_1\
    );
\fifo_data_out[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(19),
      I5 => data_pipe(51),
      O => \n_0_fifo_data_out[51]_i_1\
    );
\fifo_data_out[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(20),
      I5 => data_pipe(52),
      O => \n_0_fifo_data_out[52]_i_1\
    );
\fifo_data_out[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(21),
      I5 => data_pipe(53),
      O => \n_0_fifo_data_out[53]_i_1\
    );
\fifo_data_out[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(22),
      I5 => data_pipe(54),
      O => \n_0_fifo_data_out[54]_i_1\
    );
\fifo_data_out[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(23),
      I5 => data_pipe(55),
      O => \n_0_fifo_data_out[55]_i_1\
    );
\fifo_data_out[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(24),
      I5 => data_pipe(56),
      O => \n_0_fifo_data_out[56]_i_1\
    );
\fifo_data_out[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(25),
      I5 => data_pipe(57),
      O => \n_0_fifo_data_out[57]_i_1\
    );
\fifo_data_out[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(26),
      I5 => data_pipe(58),
      O => \n_0_fifo_data_out[58]_i_1\
    );
\fifo_data_out[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(27),
      I5 => data_pipe(59),
      O => \n_0_fifo_data_out[59]_i_1\
    );
\fifo_data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(5),
      I5 => data_delay(37),
      O => \n_0_fifo_data_out[5]_i_1\
    );
\fifo_data_out[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(28),
      I5 => data_pipe(60),
      O => \n_0_fifo_data_out[60]_i_1\
    );
\fifo_data_out[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(29),
      I5 => data_pipe(61),
      O => \n_0_fifo_data_out[61]_i_1\
    );
\fifo_data_out[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(30),
      I5 => data_pipe(62),
      O => \n_0_fifo_data_out[62]_i_1\
    );
\fifo_data_out[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC83037C0000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(31),
      I5 => data_pipe(63),
      O => \n_0_fifo_data_out[63]_i_1\
    );
\fifo_data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(6),
      I5 => data_delay(38),
      O => \n_0_fifo_data_out[6]_i_1\
    );
\fifo_data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(7),
      I5 => data_delay(39),
      O => \n_0_fifo_data_out[7]_i_1\
    );
\fifo_data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(8),
      I5 => data_delay(40),
      O => \n_0_fifo_data_out[8]_i_1\
    );
\fifo_data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF037CFC830000"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => data_pipe(9),
      I5 => data_delay(41),
      O => \n_0_fifo_data_out[9]_i_1\
    );
\fifo_data_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[0]_i_1\,
      Q => wr_data(0),
      R => O2(0)
    );
\fifo_data_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[10]_i_1\,
      Q => wr_data(10),
      R => O2(0)
    );
\fifo_data_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[11]_i_1\,
      Q => wr_data(11),
      R => O2(0)
    );
\fifo_data_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[12]_i_1\,
      Q => wr_data(12),
      R => O2(0)
    );
\fifo_data_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[13]_i_1\,
      Q => wr_data(13),
      R => O2(0)
    );
\fifo_data_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[14]_i_1\,
      Q => wr_data(14),
      R => O2(0)
    );
\fifo_data_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[15]_i_1\,
      Q => wr_data(15),
      R => O2(0)
    );
\fifo_data_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[16]_i_1\,
      Q => wr_data(16),
      R => O2(0)
    );
\fifo_data_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[17]_i_1\,
      Q => wr_data(17),
      R => O2(0)
    );
\fifo_data_out_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[18]_i_1\,
      Q => wr_data(18),
      R => O2(0)
    );
\fifo_data_out_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[19]_i_1\,
      Q => wr_data(19),
      R => O2(0)
    );
\fifo_data_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[1]_i_1\,
      Q => wr_data(1),
      R => O2(0)
    );
\fifo_data_out_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[20]_i_1\,
      Q => wr_data(20),
      R => O2(0)
    );
\fifo_data_out_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[21]_i_1\,
      Q => wr_data(21),
      R => O2(0)
    );
\fifo_data_out_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[22]_i_1\,
      Q => wr_data(22),
      R => O2(0)
    );
\fifo_data_out_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[23]_i_1\,
      Q => wr_data(23),
      R => O2(0)
    );
\fifo_data_out_reg[24]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[24]_i_1\,
      Q => wr_data(24),
      S => O2(0)
    );
\fifo_data_out_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[25]_i_1\,
      Q => wr_data(25),
      R => O2(0)
    );
\fifo_data_out_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[26]_i_1\,
      Q => wr_data(26),
      R => O2(0)
    );
\fifo_data_out_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[27]_i_1\,
      Q => wr_data(27),
      R => O2(0)
    );
\fifo_data_out_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[28]_i_1\,
      Q => wr_data(28),
      R => O2(0)
    );
\fifo_data_out_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[29]_i_1\,
      Q => wr_data(29),
      R => O2(0)
    );
\fifo_data_out_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[2]_i_1\,
      Q => wr_data(2),
      S => O2(0)
    );
\fifo_data_out_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[30]_i_1\,
      Q => wr_data(30),
      R => O2(0)
    );
\fifo_data_out_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[31]_i_1\,
      Q => wr_data(31),
      R => O2(0)
    );
\fifo_data_out_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[32]_i_1\,
      Q => wr_data(32),
      R => O2(0)
    );
\fifo_data_out_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[33]_i_1\,
      Q => wr_data(33),
      R => O2(0)
    );
\fifo_data_out_reg[34]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[34]_i_1\,
      Q => wr_data(34),
      S => O2(0)
    );
\fifo_data_out_reg[35]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[35]_i_1\,
      Q => wr_data(35),
      S => O2(0)
    );
\fifo_data_out_reg[36]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[36]_i_1\,
      Q => wr_data(36),
      S => O2(0)
    );
\fifo_data_out_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[37]_i_1\,
      Q => wr_data(37),
      R => O2(0)
    );
\fifo_data_out_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[38]_i_1\,
      Q => wr_data(38),
      R => O2(0)
    );
\fifo_data_out_reg[39]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[39]_i_1\,
      Q => wr_data(39),
      S => O2(0)
    );
\fifo_data_out_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[3]_i_1\,
      Q => wr_data(3),
      S => O2(0)
    );
\fifo_data_out_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[40]_i_1\,
      Q => wr_data(40),
      R => O2(0)
    );
\fifo_data_out_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[41]_i_1\,
      Q => wr_data(41),
      R => O2(0)
    );
\fifo_data_out_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[42]_i_1\,
      Q => wr_data(42),
      R => O2(0)
    );
\fifo_data_out_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[43]_i_1\,
      Q => wr_data(43),
      R => O2(0)
    );
\fifo_data_out_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[44]_i_1\,
      Q => wr_data(44),
      R => O2(0)
    );
\fifo_data_out_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[45]_i_1\,
      Q => wr_data(45),
      R => O2(0)
    );
\fifo_data_out_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[46]_i_1\,
      Q => wr_data(46),
      R => O2(0)
    );
\fifo_data_out_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[47]_i_1\,
      Q => wr_data(47),
      R => O2(0)
    );
\fifo_data_out_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[48]_i_1\,
      Q => wr_data(48),
      R => O2(0)
    );
\fifo_data_out_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[49]_i_1\,
      Q => wr_data(49),
      R => O2(0)
    );
\fifo_data_out_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[4]_i_1\,
      Q => wr_data(4),
      S => O2(0)
    );
\fifo_data_out_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[50]_i_1\,
      Q => wr_data(50),
      R => O2(0)
    );
\fifo_data_out_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[51]_i_1\,
      Q => wr_data(51),
      R => O2(0)
    );
\fifo_data_out_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[52]_i_1\,
      Q => wr_data(52),
      R => O2(0)
    );
\fifo_data_out_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[53]_i_1\,
      Q => wr_data(53),
      R => O2(0)
    );
\fifo_data_out_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[54]_i_1\,
      Q => wr_data(54),
      R => O2(0)
    );
\fifo_data_out_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[55]_i_1\,
      Q => wr_data(55),
      R => O2(0)
    );
\fifo_data_out_reg[56]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[56]_i_1\,
      Q => wr_data(56),
      S => O2(0)
    );
\fifo_data_out_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[57]_i_1\,
      Q => wr_data(57),
      R => O2(0)
    );
\fifo_data_out_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[58]_i_1\,
      Q => wr_data(58),
      R => O2(0)
    );
\fifo_data_out_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[59]_i_1\,
      Q => wr_data(59),
      R => O2(0)
    );
\fifo_data_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[5]_i_1\,
      Q => wr_data(5),
      R => O2(0)
    );
\fifo_data_out_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[60]_i_1\,
      Q => wr_data(60),
      R => O2(0)
    );
\fifo_data_out_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[61]_i_1\,
      Q => wr_data(61),
      R => O2(0)
    );
\fifo_data_out_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[62]_i_1\,
      Q => wr_data(62),
      R => O2(0)
    );
\fifo_data_out_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[63]_i_1\,
      Q => wr_data(63),
      R => O2(0)
    );
\fifo_data_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[6]_i_1\,
      Q => wr_data(6),
      R => O2(0)
    );
\fifo_data_out_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[7]_i_1\,
      Q => wr_data(7),
      S => O2(0)
    );
\fifo_data_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[8]_i_1\,
      Q => wr_data(8),
      R => O2(0)
    );
\fifo_data_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_fifo_data_out[9]_i_1\,
      Q => wr_data(9),
      R => O2(0)
    );
full_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A88A"
    )
    port map (
      I0 => I25,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => O1
    );
idle_detect_i0: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_9
    port map (
      D(0) => input_is_idle_comb(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9
    );
idle_detect_i1: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_7
    port map (
      D(0) => input_is_idle_comb(1),
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18
    );
\input_is_idle_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => input_is_idle_comb(0),
      Q => \n_0_input_is_idle_reg[0]\,
      R => O2(0)
    );
\input_is_idle_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => input_is_idle_comb(1),
      Q => \n_0_input_is_idle_reg[1]\,
      R => O2(0)
    );
\input_is_seq_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => input_is_seq_comb(0),
      Q => \n_0_input_is_seq_reg[0]\,
      S => O2(0)
    );
\input_is_seq_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => input_is_seq_comb(1),
      Q => \n_0_input_is_seq_reg[1]\,
      S => O2(0)
    );
input_was_idle_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_input_is_idle_reg[1]\,
      Q => input_was_idle,
      R => O2(0)
    );
input_was_seq_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => \n_0_input_is_seq_reg[1]\,
      Q => input_was_seq,
      R => O2(0)
    );
seq_detect_i0: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect
    port map (
      D(0) => input_is_seq_comb(0),
      I19 => I19,
      I20 => I20,
      I21 => I21
    );
seq_detect_i1: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect_8
    port map (
      D(0) => input_is_seq_comb(1),
      I22 => I22,
      I23 => I23,
      I24 => I24
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F000020002"
    )
    port map (
      I0 => \n_0_state[2]_i_3\,
      I1 => \n_0_state[2]_i_2\,
      I2 => state(0),
      I3 => state(1),
      I4 => \n_0_state[2]_i_4\,
      I5 => state(2),
      O => next_state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CBC0C8C0C8C0C8"
    )
    port map (
      I0 => \n_0_state[2]_i_4\,
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      I4 => \n_0_state[2]_i_2\,
      I5 => I27,
      O => next_state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFAADFAADFAADFEE"
    )
    port map (
      I0 => state(0),
      I1 => state(2),
      I2 => \n_0_state[2]_i_2\,
      I3 => state(1),
      I4 => \n_0_state[2]_i_3\,
      I5 => \n_0_state[2]_i_4\,
      O => next_state(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => input_was_idle,
      I1 => \n_0_input_is_idle_reg[0]\,
      I2 => input_was_seq,
      I3 => \n_0_input_is_seq_reg[0]\,
      O => \n_0_state[2]_i_2\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
    port map (
      I0 => p_0_in_0,
      I1 => I25,
      I2 => \n_0_input_is_idle_reg[0]\,
      I3 => \n_0_input_is_idle_reg[1]\,
      I4 => \n_0_input_is_seq_reg[0]\,
      I5 => \n_0_input_is_seq_reg[1]\,
      O => \n_0_state[2]_i_3\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
    port map (
      I0 => p_0_in_0,
      I1 => I25,
      I2 => \n_0_input_is_idle_reg[1]\,
      I3 => \n_0_input_is_idle_reg[0]\,
      I4 => \n_0_input_is_seq_reg[0]\,
      I5 => \n_0_input_is_seq_reg[1]\,
      O => \n_0_state[2]_i_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => next_state(0),
      Q => state(0),
      R => O2(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => next_state(1),
      Q => state(1),
      R => O2(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => I25,
      D => next_state(2),
      Q => state(2),
      R => O2(0)
    );
ten_gig_disti_ram_reg_0_31_0_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F900"
    )
    port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => I25,
      I4 => I26,
      O => E(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_insert is
  port (
    p_2_in0_in : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    empty_allow0 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    xgmii_rxd_ebuff : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc_ebuff : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    empty : in STD_LOGIC;
    I26 : in STD_LOGIC;
    fifo_rd_data : in STD_LOGIC_VECTOR ( 71 downto 0 );
    can_insert_rd : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    clk156 : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_insert;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_insert is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fifo_ctrl_delay : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal fifo_data_delay : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \n_0_GLOOP[0].fd_i_i_3\ : STD_LOGIC;
  signal \n_0_ctrl_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_ctrl_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_ctrl_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_ctrl_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_ctrl_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_ctrl_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_ctrl_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_ctrl_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[26]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[31]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[33]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[34]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[37]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[38]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[41]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[42]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[43]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[44]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[45]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[46]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[47]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[49]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[50]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[51]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[52]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[53]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[54]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[55]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[56]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[57]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[58]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[58]_i_3\ : STD_LOGIC;
  signal \n_0_data_out[58]_i_4\ : STD_LOGIC;
  signal \n_0_data_out[59]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[60]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[61]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[62]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[63]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[9]_i_1\ : STD_LOGIC;
  signal n_0_local_fault_i_1 : STD_LOGIC;
  signal \n_0_state[1]_i_3\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in0 : STD_LOGIC;
  signal \^p_2_in0_in\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GLOOP[0].fd_i_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ctrl_out[4]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \data_out[34]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \data_out[48]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \data_out[58]_i_3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of empty_int_i_2 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of empty_int_i_3 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \state[2]_i_1__0\ : label is "soft_lutpair214";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_2_in0_in <= \^p_2_in0_in\;
\GLOOP[0].fd_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \n_0_GLOOP[0].fd_i_i_3\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ctrl_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE2FFFF"
    )
    port map (
      I0 => fifo_rd_data(64),
      I1 => \^o1\,
      I2 => fifo_ctrl_delay(4),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => I26,
      I5 => empty,
      O => \n_0_ctrl_out[0]_i_1\
    );
\ctrl_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
    port map (
      I0 => fifo_rd_data(65),
      I1 => \^o1\,
      I2 => fifo_ctrl_delay(5),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => empty,
      O => \n_0_ctrl_out[1]_i_1\
    );
\ctrl_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
    port map (
      I0 => fifo_rd_data(66),
      I1 => \^o1\,
      I2 => fifo_ctrl_delay(6),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => empty,
      O => \n_0_ctrl_out[2]_i_1\
    );
\ctrl_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
    port map (
      I0 => fifo_rd_data(67),
      I1 => \^o1\,
      I2 => fifo_ctrl_delay(7),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => empty,
      O => \n_0_ctrl_out[3]_i_1\
    );
\ctrl_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
    port map (
      I0 => \^o2\,
      I1 => \^q\(1),
      I2 => state(0),
      I3 => \n_0_data_out[58]_i_4\,
      I4 => I23,
      O => \n_0_ctrl_out[4]_i_1\
    );
\ctrl_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF444"
    )
    port map (
      I0 => \n_0_data_out[58]_i_3\,
      I1 => \n_0_data_out[58]_i_4\,
      I2 => fifo_rd_data(65),
      I3 => \^o1\,
      I4 => fifo_rd_data(69),
      I5 => empty,
      O => \n_0_ctrl_out[5]_i_1\
    );
\ctrl_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF444"
    )
    port map (
      I0 => \n_0_data_out[58]_i_3\,
      I1 => \n_0_data_out[58]_i_4\,
      I2 => fifo_rd_data(66),
      I3 => \^o1\,
      I4 => fifo_rd_data(70),
      I5 => empty,
      O => \n_0_ctrl_out[6]_i_1\
    );
\ctrl_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF444"
    )
    port map (
      I0 => \n_0_data_out[58]_i_3\,
      I1 => \n_0_data_out[58]_i_4\,
      I2 => fifo_rd_data(67),
      I3 => \^o1\,
      I4 => fifo_rd_data(71),
      I5 => empty,
      O => \n_0_ctrl_out[7]_i_1\
    );
\ctrl_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_ctrl_out[0]_i_1\,
      Q => xgmii_rxc_ebuff(0),
      R => \<const0>\
    );
\ctrl_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_ctrl_out[1]_i_1\,
      Q => xgmii_rxc_ebuff(1),
      R => p_1_in0
    );
\ctrl_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_ctrl_out[2]_i_1\,
      Q => xgmii_rxc_ebuff(2),
      R => p_1_in0
    );
\ctrl_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_ctrl_out[3]_i_1\,
      Q => xgmii_rxc_ebuff(3),
      R => p_1_in0
    );
\ctrl_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_ctrl_out[4]_i_1\,
      Q => xgmii_rxc_ebuff(4),
      R => \<const0>\
    );
\ctrl_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_ctrl_out[5]_i_1\,
      Q => xgmii_rxc_ebuff(5),
      R => p_1_in0
    );
\ctrl_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_ctrl_out[6]_i_1\,
      Q => xgmii_rxc_ebuff(6),
      R => p_1_in0
    );
\ctrl_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_ctrl_out[7]_i_1\,
      Q => xgmii_rxc_ebuff(7),
      R => p_1_in0
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC40444000"
    )
    port map (
      I0 => empty,
      I1 => I26,
      I2 => fifo_data_delay(32),
      I3 => \^o1\,
      I4 => fifo_rd_data(0),
      I5 => \n_0_data_out[26]_i_2\,
      O => \p_2_in__0\(0)
    );
\data_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
    port map (
      I0 => fifo_rd_data(10),
      I1 => \^o1\,
      I2 => fifo_data_delay(42),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => empty,
      O => \n_0_data_out[10]_i_1\
    );
\data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(43),
      I2 => \^o1\,
      I3 => fifo_rd_data(11),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[11]_i_1\
    );
\data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(44),
      I2 => \^o1\,
      I3 => fifo_rd_data(12),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[12]_i_1\
    );
\data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(45),
      I2 => \^o1\,
      I3 => fifo_rd_data(13),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[13]_i_1\
    );
\data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(46),
      I2 => \^o1\,
      I3 => fifo_rd_data(14),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[14]_i_1\
    );
\data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(47),
      I2 => \^o1\,
      I3 => fifo_rd_data(15),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[15]_i_1\
    );
\data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC40444000"
    )
    port map (
      I0 => empty,
      I1 => I26,
      I2 => fifo_data_delay(48),
      I3 => \^o1\,
      I4 => fifo_rd_data(16),
      I5 => \n_0_data_out[26]_i_2\,
      O => \p_2_in__0\(16)
    );
\data_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
    port map (
      I0 => fifo_rd_data(17),
      I1 => \^o1\,
      I2 => fifo_data_delay(49),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => empty,
      O => \n_0_data_out[17]_i_1\
    );
\data_out[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
    port map (
      I0 => fifo_rd_data(18),
      I1 => \^o1\,
      I2 => fifo_data_delay(50),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => empty,
      O => \n_0_data_out[18]_i_1\
    );
\data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(51),
      I2 => \^o1\,
      I3 => fifo_rd_data(19),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[19]_i_1\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
    port map (
      I0 => fifo_rd_data(1),
      I1 => \^o1\,
      I2 => fifo_data_delay(33),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => empty,
      O => \n_0_data_out[1]_i_1\
    );
\data_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(52),
      I2 => \^o1\,
      I3 => fifo_rd_data(20),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[20]_i_1\
    );
\data_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(53),
      I2 => \^o1\,
      I3 => fifo_rd_data(21),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[21]_i_1\
    );
\data_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(54),
      I2 => \^o1\,
      I3 => fifo_rd_data(22),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[22]_i_1\
    );
\data_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(55),
      I2 => \^o1\,
      I3 => fifo_rd_data(23),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[23]_i_1\
    );
\data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4540FFFF"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(56),
      I2 => \^o1\,
      I3 => fifo_rd_data(24),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[24]_i_1\
    );
\data_out[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
    port map (
      I0 => fifo_rd_data(25),
      I1 => \^o1\,
      I2 => fifo_data_delay(57),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => empty,
      O => \n_0_data_out[25]_i_1\
    );
\data_out[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
    port map (
      I0 => fifo_rd_data(26),
      I1 => \^o1\,
      I2 => fifo_data_delay(58),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => empty,
      O => \n_0_data_out[26]_i_1\
    );
\data_out[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
    port map (
      I0 => \^o2\,
      I1 => state(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \n_0_data_out[26]_i_2\
    );
\data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(59),
      I2 => \^o1\,
      I3 => fifo_rd_data(27),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[27]_i_1\
    );
\data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(60),
      I2 => \^o1\,
      I3 => fifo_rd_data(28),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[28]_i_1\
    );
\data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(61),
      I2 => \^o1\,
      I3 => fifo_rd_data(29),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[29]_i_1\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE2FFFF"
    )
    port map (
      I0 => fifo_rd_data(2),
      I1 => \^o1\,
      I2 => fifo_data_delay(34),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => I26,
      I5 => empty,
      O => \n_0_data_out[2]_i_1\
    );
\data_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(62),
      I2 => \^o1\,
      I3 => fifo_rd_data(30),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[30]_i_1\
    );
\data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(63),
      I2 => \^o1\,
      I3 => fifo_rd_data(31),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[31]_i_1\
    );
\data_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF444"
    )
    port map (
      I0 => \n_0_data_out[58]_i_3\,
      I1 => \n_0_data_out[58]_i_4\,
      I2 => fifo_rd_data(1),
      I3 => \^o1\,
      I4 => fifo_rd_data(33),
      I5 => empty,
      O => \n_0_data_out[33]_i_1\
    );
\data_out[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
    port map (
      I0 => \^o2\,
      I1 => \^q\(1),
      I2 => state(0),
      I3 => \n_0_data_out[58]_i_4\,
      I4 => I24,
      O => \n_0_data_out[34]_i_1\
    );
\data_out[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(5),
      I2 => \^o1\,
      I3 => fifo_rd_data(37),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[37]_i_1\
    );
\data_out[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(6),
      I2 => \^o1\,
      I3 => fifo_rd_data(38),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[38]_i_1\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFB8FFFFFFFF"
    )
    port map (
      I0 => fifo_data_delay(35),
      I1 => \^o1\,
      I2 => fifo_rd_data(3),
      I3 => empty,
      I4 => \n_0_data_out[26]_i_2\,
      I5 => I26,
      O => \p_2_in__0\(3)
    );
\data_out[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF444"
    )
    port map (
      I0 => \n_0_data_out[58]_i_3\,
      I1 => \n_0_data_out[58]_i_4\,
      I2 => fifo_rd_data(9),
      I3 => \^o1\,
      I4 => fifo_rd_data(41),
      I5 => empty,
      O => \n_0_data_out[41]_i_1\
    );
\data_out[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF444"
    )
    port map (
      I0 => \n_0_data_out[58]_i_3\,
      I1 => \n_0_data_out[58]_i_4\,
      I2 => fifo_rd_data(10),
      I3 => \^o1\,
      I4 => fifo_rd_data(42),
      I5 => empty,
      O => \n_0_data_out[42]_i_1\
    );
\data_out[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(11),
      I2 => \^o1\,
      I3 => fifo_rd_data(43),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[43]_i_1\
    );
\data_out[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(12),
      I2 => \^o1\,
      I3 => fifo_rd_data(44),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[44]_i_1\
    );
\data_out[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(13),
      I2 => \^o1\,
      I3 => fifo_rd_data(45),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[45]_i_1\
    );
\data_out[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(14),
      I2 => \^o1\,
      I3 => fifo_rd_data(46),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[46]_i_1\
    );
\data_out[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(15),
      I2 => \^o1\,
      I3 => fifo_rd_data(47),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[47]_i_1\
    );
\data_out[48]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_data_out[58]_i_4\,
      I1 => state(0),
      I2 => \^q\(1),
      I3 => \^o2\,
      O => \^o3\
    );
\data_out[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF444"
    )
    port map (
      I0 => \n_0_data_out[58]_i_3\,
      I1 => \n_0_data_out[58]_i_4\,
      I2 => fifo_rd_data(17),
      I3 => \^o1\,
      I4 => fifo_rd_data(49),
      I5 => empty,
      O => \n_0_data_out[49]_i_1\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFB8FFFFFFFF"
    )
    port map (
      I0 => fifo_data_delay(36),
      I1 => \^o1\,
      I2 => fifo_rd_data(4),
      I3 => empty,
      I4 => \n_0_data_out[26]_i_2\,
      I5 => I26,
      O => \p_2_in__0\(4)
    );
\data_out[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF444"
    )
    port map (
      I0 => \n_0_data_out[58]_i_3\,
      I1 => \n_0_data_out[58]_i_4\,
      I2 => fifo_rd_data(18),
      I3 => \^o1\,
      I4 => fifo_rd_data(50),
      I5 => empty,
      O => \n_0_data_out[50]_i_1\
    );
\data_out[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(19),
      I2 => \^o1\,
      I3 => fifo_rd_data(51),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[51]_i_1\
    );
\data_out[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(20),
      I2 => \^o1\,
      I3 => fifo_rd_data(52),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[52]_i_1\
    );
\data_out[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(21),
      I2 => \^o1\,
      I3 => fifo_rd_data(53),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[53]_i_1\
    );
\data_out[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(22),
      I2 => \^o1\,
      I3 => fifo_rd_data(54),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[54]_i_1\
    );
\data_out[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(23),
      I2 => \^o1\,
      I3 => fifo_rd_data(55),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[55]_i_1\
    );
\data_out[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4540FFFF"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(24),
      I2 => \^o1\,
      I3 => fifo_rd_data(56),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[56]_i_1\
    );
\data_out[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF444"
    )
    port map (
      I0 => \n_0_data_out[58]_i_3\,
      I1 => \n_0_data_out[58]_i_4\,
      I2 => fifo_rd_data(25),
      I3 => \^o1\,
      I4 => fifo_rd_data(57),
      I5 => empty,
      O => \n_0_data_out[57]_i_1\
    );
\data_out[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o2\,
      I1 => \out\(0),
      O => p_1_in0
    );
\data_out[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF444"
    )
    port map (
      I0 => \n_0_data_out[58]_i_3\,
      I1 => \n_0_data_out[58]_i_4\,
      I2 => fifo_rd_data(26),
      I3 => \^o1\,
      I4 => fifo_rd_data(58),
      I5 => empty,
      O => \n_0_data_out[58]_i_2\
    );
\data_out[58]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o2\,
      I1 => \^q\(1),
      I2 => state(0),
      O => \n_0_data_out[58]_i_3\
    );
\data_out[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FF10FF10FF00"
    )
    port map (
      I0 => \^q\(1),
      I1 => state(0),
      I2 => can_insert_rd,
      I3 => \^q\(0),
      I4 => I19,
      I5 => \^p_2_in0_in\,
      O => \n_0_data_out[58]_i_4\
    );
\data_out[58]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => state(0),
      I3 => \^o2\,
      O => \^o1\
    );
\data_out[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(27),
      I2 => \^o1\,
      I3 => fifo_rd_data(59),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[59]_i_1\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(37),
      I2 => \^o1\,
      I3 => fifo_rd_data(5),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[5]_i_1\
    );
\data_out[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(28),
      I2 => \^o1\,
      I3 => fifo_rd_data(60),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[60]_i_1\
    );
\data_out[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(29),
      I2 => \^o1\,
      I3 => fifo_rd_data(61),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[61]_i_1\
    );
\data_out[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(30),
      I2 => \^o1\,
      I3 => fifo_rd_data(62),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[62]_i_1\
    );
\data_out[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_rd_data(31),
      I2 => \^o1\,
      I3 => fifo_rd_data(63),
      I4 => I26,
      I5 => \^o3\,
      O => \n_0_data_out[63]_i_1\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA0000"
    )
    port map (
      I0 => empty,
      I1 => fifo_data_delay(38),
      I2 => \^o1\,
      I3 => fifo_rd_data(6),
      I4 => I26,
      I5 => \n_0_data_out[26]_i_2\,
      O => \n_0_data_out[6]_i_1\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFB8FFFFFFFF"
    )
    port map (
      I0 => fifo_data_delay(39),
      I1 => \^o1\,
      I2 => fifo_rd_data(7),
      I3 => empty,
      I4 => \n_0_data_out[26]_i_2\,
      I5 => I26,
      O => \p_2_in__0\(7)
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC40444000"
    )
    port map (
      I0 => empty,
      I1 => I26,
      I2 => fifo_data_delay(40),
      I3 => \^o1\,
      I4 => fifo_rd_data(8),
      I5 => \n_0_data_out[26]_i_2\,
      O => \p_2_in__0\(8)
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
    port map (
      I0 => fifo_rd_data(9),
      I1 => \^o1\,
      I2 => fifo_data_delay(41),
      I3 => \n_0_data_out[26]_i_2\,
      I4 => empty,
      O => \n_0_data_out[9]_i_1\
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \p_2_in__0\(0),
      Q => xgmii_rxd_ebuff(0),
      R => \<const0>\
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[10]_i_1\,
      Q => xgmii_rxd_ebuff(10),
      R => p_1_in0
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[11]_i_1\,
      Q => xgmii_rxd_ebuff(11),
      R => \<const0>\
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[12]_i_1\,
      Q => xgmii_rxd_ebuff(12),
      R => \<const0>\
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[13]_i_1\,
      Q => xgmii_rxd_ebuff(13),
      R => \<const0>\
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[14]_i_1\,
      Q => xgmii_rxd_ebuff(14),
      R => \<const0>\
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[15]_i_1\,
      Q => xgmii_rxd_ebuff(15),
      R => \<const0>\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \p_2_in__0\(16),
      Q => xgmii_rxd_ebuff(16),
      R => \<const0>\
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[17]_i_1\,
      Q => xgmii_rxd_ebuff(17),
      R => p_1_in0
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[18]_i_1\,
      Q => xgmii_rxd_ebuff(18),
      R => p_1_in0
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[19]_i_1\,
      Q => xgmii_rxd_ebuff(19),
      R => \<const0>\
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[1]_i_1\,
      Q => xgmii_rxd_ebuff(1),
      R => p_1_in0
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[20]_i_1\,
      Q => xgmii_rxd_ebuff(20),
      R => \<const0>\
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[21]_i_1\,
      Q => xgmii_rxd_ebuff(21),
      R => \<const0>\
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[22]_i_1\,
      Q => xgmii_rxd_ebuff(22),
      R => \<const0>\
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[23]_i_1\,
      Q => xgmii_rxd_ebuff(23),
      R => \<const0>\
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[24]_i_1\,
      Q => xgmii_rxd_ebuff(24),
      R => \<const0>\
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[25]_i_1\,
      Q => xgmii_rxd_ebuff(25),
      R => p_1_in0
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[26]_i_1\,
      Q => xgmii_rxd_ebuff(26),
      R => p_1_in0
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[27]_i_1\,
      Q => xgmii_rxd_ebuff(27),
      R => \<const0>\
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[28]_i_1\,
      Q => xgmii_rxd_ebuff(28),
      R => \<const0>\
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[29]_i_1\,
      Q => xgmii_rxd_ebuff(29),
      R => \<const0>\
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[2]_i_1\,
      Q => xgmii_rxd_ebuff(2),
      R => \<const0>\
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[30]_i_1\,
      Q => xgmii_rxd_ebuff(30),
      R => \<const0>\
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[31]_i_1\,
      Q => xgmii_rxd_ebuff(31),
      R => \<const0>\
    );
\data_out_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(0),
      Q => xgmii_rxd_ebuff(32),
      R => \<const0>\
    );
\data_out_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[33]_i_1\,
      Q => xgmii_rxd_ebuff(33),
      R => p_1_in0
    );
\data_out_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[34]_i_1\,
      Q => xgmii_rxd_ebuff(34),
      R => \<const0>\
    );
\data_out_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(1),
      Q => xgmii_rxd_ebuff(35),
      R => \<const0>\
    );
\data_out_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(2),
      Q => xgmii_rxd_ebuff(36),
      R => \<const0>\
    );
\data_out_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[37]_i_1\,
      Q => xgmii_rxd_ebuff(37),
      R => \<const0>\
    );
\data_out_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[38]_i_1\,
      Q => xgmii_rxd_ebuff(38),
      R => \<const0>\
    );
\data_out_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(3),
      Q => xgmii_rxd_ebuff(39),
      R => \<const0>\
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \p_2_in__0\(3),
      Q => xgmii_rxd_ebuff(3),
      R => \<const0>\
    );
\data_out_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(4),
      Q => xgmii_rxd_ebuff(40),
      R => \<const0>\
    );
\data_out_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[41]_i_1\,
      Q => xgmii_rxd_ebuff(41),
      R => p_1_in0
    );
\data_out_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[42]_i_1\,
      Q => xgmii_rxd_ebuff(42),
      R => p_1_in0
    );
\data_out_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[43]_i_1\,
      Q => xgmii_rxd_ebuff(43),
      R => \<const0>\
    );
\data_out_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[44]_i_1\,
      Q => xgmii_rxd_ebuff(44),
      R => \<const0>\
    );
\data_out_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[45]_i_1\,
      Q => xgmii_rxd_ebuff(45),
      R => \<const0>\
    );
\data_out_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[46]_i_1\,
      Q => xgmii_rxd_ebuff(46),
      R => \<const0>\
    );
\data_out_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[47]_i_1\,
      Q => xgmii_rxd_ebuff(47),
      R => \<const0>\
    );
\data_out_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => D(5),
      Q => xgmii_rxd_ebuff(48),
      R => \<const0>\
    );
\data_out_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[49]_i_1\,
      Q => xgmii_rxd_ebuff(49),
      R => p_1_in0
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \p_2_in__0\(4),
      Q => xgmii_rxd_ebuff(4),
      R => \<const0>\
    );
\data_out_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[50]_i_1\,
      Q => xgmii_rxd_ebuff(50),
      R => p_1_in0
    );
\data_out_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[51]_i_1\,
      Q => xgmii_rxd_ebuff(51),
      R => \<const0>\
    );
\data_out_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[52]_i_1\,
      Q => xgmii_rxd_ebuff(52),
      R => \<const0>\
    );
\data_out_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[53]_i_1\,
      Q => xgmii_rxd_ebuff(53),
      R => \<const0>\
    );
\data_out_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[54]_i_1\,
      Q => xgmii_rxd_ebuff(54),
      R => \<const0>\
    );
\data_out_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[55]_i_1\,
      Q => xgmii_rxd_ebuff(55),
      R => \<const0>\
    );
\data_out_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[56]_i_1\,
      Q => xgmii_rxd_ebuff(56),
      R => \<const0>\
    );
\data_out_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[57]_i_1\,
      Q => xgmii_rxd_ebuff(57),
      R => p_1_in0
    );
\data_out_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[58]_i_2\,
      Q => xgmii_rxd_ebuff(58),
      R => p_1_in0
    );
\data_out_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[59]_i_1\,
      Q => xgmii_rxd_ebuff(59),
      R => \<const0>\
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[5]_i_1\,
      Q => xgmii_rxd_ebuff(5),
      R => \<const0>\
    );
\data_out_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[60]_i_1\,
      Q => xgmii_rxd_ebuff(60),
      R => \<const0>\
    );
\data_out_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[61]_i_1\,
      Q => xgmii_rxd_ebuff(61),
      R => \<const0>\
    );
\data_out_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[62]_i_1\,
      Q => xgmii_rxd_ebuff(62),
      R => \<const0>\
    );
\data_out_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[63]_i_1\,
      Q => xgmii_rxd_ebuff(63),
      R => \<const0>\
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[6]_i_1\,
      Q => xgmii_rxd_ebuff(6),
      R => \<const0>\
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \p_2_in__0\(7),
      Q => xgmii_rxd_ebuff(7),
      R => \<const0>\
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \p_2_in__0\(8),
      Q => xgmii_rxd_ebuff(8),
      R => \<const0>\
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \n_0_data_out[9]_i_1\,
      Q => xgmii_rxd_ebuff(9),
      R => p_1_in0
    );
empty_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => state(0),
      I1 => \^q\(0),
      I2 => empty,
      I3 => \^o2\,
      O => O5
    );
empty_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EF"
    )
    port map (
      I0 => \^q\(1),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => empty,
      I4 => \^o2\,
      O => O6
    );
\fifo_ctrl_delay_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(68),
      Q => fifo_ctrl_delay(4),
      S => \out\(0)
    );
\fifo_ctrl_delay_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(69),
      Q => fifo_ctrl_delay(5),
      R => \out\(0)
    );
\fifo_ctrl_delay_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(70),
      Q => fifo_ctrl_delay(6),
      R => \out\(0)
    );
\fifo_ctrl_delay_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(71),
      Q => fifo_ctrl_delay(7),
      R => \out\(0)
    );
\fifo_data_delay_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(32),
      Q => fifo_data_delay(32),
      R => \out\(0)
    );
\fifo_data_delay_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(33),
      Q => fifo_data_delay(33),
      R => \out\(0)
    );
\fifo_data_delay_reg[34]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(34),
      Q => fifo_data_delay(34),
      S => \out\(0)
    );
\fifo_data_delay_reg[35]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(35),
      Q => fifo_data_delay(35),
      S => \out\(0)
    );
\fifo_data_delay_reg[36]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(36),
      Q => fifo_data_delay(36),
      S => \out\(0)
    );
\fifo_data_delay_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(37),
      Q => fifo_data_delay(37),
      R => \out\(0)
    );
\fifo_data_delay_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(38),
      Q => fifo_data_delay(38),
      R => \out\(0)
    );
\fifo_data_delay_reg[39]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(39),
      Q => fifo_data_delay(39),
      S => \out\(0)
    );
\fifo_data_delay_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(40),
      Q => fifo_data_delay(40),
      R => \out\(0)
    );
\fifo_data_delay_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(41),
      Q => fifo_data_delay(41),
      R => \out\(0)
    );
\fifo_data_delay_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(42),
      Q => fifo_data_delay(42),
      R => \out\(0)
    );
\fifo_data_delay_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(43),
      Q => fifo_data_delay(43),
      R => \out\(0)
    );
\fifo_data_delay_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(44),
      Q => fifo_data_delay(44),
      R => \out\(0)
    );
\fifo_data_delay_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(45),
      Q => fifo_data_delay(45),
      R => \out\(0)
    );
\fifo_data_delay_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(46),
      Q => fifo_data_delay(46),
      R => \out\(0)
    );
\fifo_data_delay_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(47),
      Q => fifo_data_delay(47),
      R => \out\(0)
    );
\fifo_data_delay_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(48),
      Q => fifo_data_delay(48),
      R => \out\(0)
    );
\fifo_data_delay_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(49),
      Q => fifo_data_delay(49),
      R => \out\(0)
    );
\fifo_data_delay_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(50),
      Q => fifo_data_delay(50),
      R => \out\(0)
    );
\fifo_data_delay_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(51),
      Q => fifo_data_delay(51),
      R => \out\(0)
    );
\fifo_data_delay_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(52),
      Q => fifo_data_delay(52),
      R => \out\(0)
    );
\fifo_data_delay_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(53),
      Q => fifo_data_delay(53),
      R => \out\(0)
    );
\fifo_data_delay_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(54),
      Q => fifo_data_delay(54),
      R => \out\(0)
    );
\fifo_data_delay_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(55),
      Q => fifo_data_delay(55),
      R => \out\(0)
    );
\fifo_data_delay_reg[56]\: unisim.vcomponents.FDSE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(56),
      Q => fifo_data_delay(56),
      S => \out\(0)
    );
\fifo_data_delay_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(57),
      Q => fifo_data_delay(57),
      R => \out\(0)
    );
\fifo_data_delay_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(58),
      Q => fifo_data_delay(58),
      R => \out\(0)
    );
\fifo_data_delay_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(59),
      Q => fifo_data_delay(59),
      R => \out\(0)
    );
\fifo_data_delay_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(60),
      Q => fifo_data_delay(60),
      R => \out\(0)
    );
\fifo_data_delay_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(61),
      Q => fifo_data_delay(61),
      R => \out\(0)
    );
\fifo_data_delay_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(62),
      Q => fifo_data_delay(62),
      R => \out\(0)
    );
\fifo_data_delay_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => fifo_rd_data(63),
      Q => fifo_data_delay(63),
      R => \out\(0)
    );
idle_detect_i0: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect
    port map (
      D(0) => next_state(0),
      I1 => I1,
      I10 => \^o2\,
      I11 => \n_0_GLOOP[0].fd_i_i_3\,
      I19 => I19,
      I2 => I2,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I25 => I25,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => \^p_2_in0_in\,
      O4 => O4,
      Q(2 downto 1) => \^q\(1 downto 0),
      Q(0) => state(0),
      can_insert_rd => can_insert_rd,
      empty => empty,
      empty_allow0 => empty_allow0
    );
idle_detect_i1: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_6
    port map (
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      p_2_in => p_2_in
    );
local_fault_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => \^o2\,
      I1 => can_insert_rd,
      I2 => \out\(0),
      I3 => empty,
      O => n_0_local_fault_i_1
    );
local_fault_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_local_fault_i_1,
      Q => \^o2\,
      R => \<const0>\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF040000"
    )
    port map (
      I0 => I20,
      I1 => state(0),
      I2 => I21,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \n_0_state[1]_i_3\,
      O => next_state(1)
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
    port map (
      I0 => \^p_2_in0_in\,
      I1 => I19,
      I2 => \^q\(0),
      I3 => can_insert_rd,
      I4 => state(0),
      I5 => \^q\(1),
      O => \n_0_state[1]_i_3\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
    port map (
      I0 => I22,
      I1 => I20,
      I2 => state(0),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => next_state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => next_state(0),
      Q => state(0),
      R => \out\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => next_state(1),
      Q => \^q\(0),
      R => \out\(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => next_state(2),
      Q => \^q\(1),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_cs is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mgmt_drp_cs : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk156 : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_i : in STD_LOGIC;
    ipif_cs_dclk_reg : in STD_LOGIC;
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_cs;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_cs is
begin
ipif_access_inst: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_cs_ipif_access
    port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      I1(15 downto 0) => I1(15 downto 0),
      O1 => O1,
      O2(5 downto 0) => O2(5 downto 0),
      clk156 => clk156,
      configuration_vector(1 downto 0) => configuration_vector(1 downto 0),
      drp_drdy_i => drp_drdy_i,
      drp_drpdo_i(15 downto 0) => drp_drpdo_i(15 downto 0),
      ipif_cs_dclk_reg => ipif_cs_dclk_reg,
      mgmt_drp_cs => mgmt_drp_cs,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs is
  port (
    O1 : out STD_LOGIC;
    ber_count_inc : out STD_LOGIC;
    O2 : out STD_LOGIC;
    signal_detect : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    gt_slip_int : out STD_LOGIC;
    hiber : out STD_LOGIC;
    O6 : out STD_LOGIC;
    err_block_count_inc : out STD_LOGIC;
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_rx_link_up_core_int : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    cable_unpull_enable : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 65 downto 0 );
    rx_test_mode_int : in STD_LOGIC;
    I11 : in STD_LOGIC;
    rx_test_data_patt_sel_int : in STD_LOGIC;
    rx_test_patt_sel_int : in STD_LOGIC;
    I12 : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^err_block_count_inc\ : STD_LOGIC;
  signal \^hiber\ : STD_LOGIC;
  signal n_0_pcs_descramble_i : STD_LOGIC;
  signal n_100_pcs_descramble_i : STD_LOGIC;
  signal n_101_pcs_descramble_i : STD_LOGIC;
  signal n_102_pcs_descramble_i : STD_LOGIC;
  signal n_103_pcs_descramble_i : STD_LOGIC;
  signal n_104_pcs_descramble_i : STD_LOGIC;
  signal n_105_pcs_descramble_i : STD_LOGIC;
  signal n_106_pcs_descramble_i : STD_LOGIC;
  signal n_107_pcs_descramble_i : STD_LOGIC;
  signal n_108_pcs_descramble_i : STD_LOGIC;
  signal n_109_pcs_descramble_i : STD_LOGIC;
  signal n_110_pcs_descramble_i : STD_LOGIC;
  signal n_111_pcs_descramble_i : STD_LOGIC;
  signal n_112_pcs_descramble_i : STD_LOGIC;
  signal n_113_pcs_descramble_i : STD_LOGIC;
  signal n_114_pcs_descramble_i : STD_LOGIC;
  signal n_115_pcs_descramble_i : STD_LOGIC;
  signal n_116_pcs_descramble_i : STD_LOGIC;
  signal n_117_pcs_descramble_i : STD_LOGIC;
  signal n_118_pcs_descramble_i : STD_LOGIC;
  signal n_119_pcs_descramble_i : STD_LOGIC;
  signal n_120_pcs_descramble_i : STD_LOGIC;
  signal n_121_pcs_descramble_i : STD_LOGIC;
  signal n_122_pcs_descramble_i : STD_LOGIC;
  signal n_123_pcs_descramble_i : STD_LOGIC;
  signal n_124_pcs_descramble_i : STD_LOGIC;
  signal n_125_pcs_descramble_i : STD_LOGIC;
  signal n_126_pcs_descramble_i : STD_LOGIC;
  signal n_127_pcs_descramble_i : STD_LOGIC;
  signal n_128_pcs_descramble_i : STD_LOGIC;
  signal n_129_pcs_descramble_i : STD_LOGIC;
  signal n_12_rx_block_lock_fsm_i : STD_LOGIC;
  signal n_130_pcs_descramble_i : STD_LOGIC;
  signal n_131_pcs_descramble_i : STD_LOGIC;
  signal n_132_pcs_descramble_i : STD_LOGIC;
  signal n_133_pcs_descramble_i : STD_LOGIC;
  signal n_134_pcs_descramble_i : STD_LOGIC;
  signal n_13_rx_block_lock_fsm_i : STD_LOGIC;
  signal n_1_pcs_descramble_i : STD_LOGIC;
  signal n_2_pcs_descramble_i : STD_LOGIC;
  signal n_2_rx_pcs_test_i : STD_LOGIC;
  signal n_3_rx_decoder_i : STD_LOGIC;
  signal n_3_rx_pcs_test_i : STD_LOGIC;
  signal n_61_pcs_descramble_i : STD_LOGIC;
  signal n_62_pcs_descramble_i : STD_LOGIC;
  signal n_64_pcs_descramble_i : STD_LOGIC;
  signal n_65_pcs_descramble_i : STD_LOGIC;
  signal n_66_pcs_descramble_i : STD_LOGIC;
  signal n_67_pcs_descramble_i : STD_LOGIC;
  signal n_68_pcs_descramble_i : STD_LOGIC;
  signal n_69_pcs_descramble_i : STD_LOGIC;
  signal n_6_rx_pcs_test_i : STD_LOGIC;
  signal n_70_pcs_descramble_i : STD_LOGIC;
  signal n_71_pcs_descramble_i : STD_LOGIC;
  signal n_72_pcs_descramble_i : STD_LOGIC;
  signal n_73_pcs_descramble_i : STD_LOGIC;
  signal n_74_pcs_descramble_i : STD_LOGIC;
  signal n_75_pcs_descramble_i : STD_LOGIC;
  signal n_76_pcs_descramble_i : STD_LOGIC;
  signal n_76_rx_decoder_i : STD_LOGIC;
  signal n_76_rx_pcs_fsm_i : STD_LOGIC;
  signal n_77_pcs_descramble_i : STD_LOGIC;
  signal n_77_rx_pcs_fsm_i : STD_LOGIC;
  signal n_78_pcs_descramble_i : STD_LOGIC;
  signal n_78_rx_pcs_fsm_i : STD_LOGIC;
  signal n_79_pcs_descramble_i : STD_LOGIC;
  signal n_7_rx_pcs_test_i : STD_LOGIC;
  signal n_80_pcs_descramble_i : STD_LOGIC;
  signal n_80_rx_decoder_i : STD_LOGIC;
  signal n_81_pcs_descramble_i : STD_LOGIC;
  signal n_81_rx_decoder_i : STD_LOGIC;
  signal n_82_pcs_descramble_i : STD_LOGIC;
  signal n_82_rx_decoder_i : STD_LOGIC;
  signal n_83_pcs_descramble_i : STD_LOGIC;
  signal n_83_rx_decoder_i : STD_LOGIC;
  signal n_84_pcs_descramble_i : STD_LOGIC;
  signal n_84_rx_decoder_i : STD_LOGIC;
  signal n_85_pcs_descramble_i : STD_LOGIC;
  signal n_85_rx_decoder_i : STD_LOGIC;
  signal n_86_pcs_descramble_i : STD_LOGIC;
  signal n_86_rx_decoder_i : STD_LOGIC;
  signal n_87_pcs_descramble_i : STD_LOGIC;
  signal n_88_pcs_descramble_i : STD_LOGIC;
  signal n_89_pcs_descramble_i : STD_LOGIC;
  signal n_90_pcs_descramble_i : STD_LOGIC;
  signal n_91_pcs_descramble_i : STD_LOGIC;
  signal n_92_pcs_descramble_i : STD_LOGIC;
  signal n_93_pcs_descramble_i : STD_LOGIC;
  signal n_93_rx_decoder_i : STD_LOGIC;
  signal n_94_pcs_descramble_i : STD_LOGIC;
  signal n_94_rx_decoder_i : STD_LOGIC;
  signal n_95_pcs_descramble_i : STD_LOGIC;
  signal n_95_rx_decoder_i : STD_LOGIC;
  signal n_96_pcs_descramble_i : STD_LOGIC;
  signal n_96_rx_decoder_i : STD_LOGIC;
  signal n_97_pcs_descramble_i : STD_LOGIC;
  signal n_97_rx_decoder_i : STD_LOGIC;
  signal n_98_pcs_descramble_i : STD_LOGIC;
  signal n_98_rx_decoder_i : STD_LOGIC;
  signal n_99_pcs_descramble_i : STD_LOGIC;
  signal n_99_rx_decoder_i : STD_LOGIC;
  signal r_type : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_type_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rx_66_enc : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal rx_ebuff_ctrl_t : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_ebuff_data_t : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rxreset_1 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rxreset_1 : signal is true;
  signal rxreset_2 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_2 : signal is true;
  signal rxreset_3 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_3 : signal is true;
  signal rxreset_4 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_4 : signal is true;
  signal rxreset_5 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_5 : signal is true;
  signal rxreset_6 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_6 : signal is true;
  signal \^signal_detect\ : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_1_reg : label is true;
  attribute keep : string;
  attribute keep of rxreset_1_reg : label is "yes";
  attribute DONT_TOUCH of rxreset_2_reg : label is true;
  attribute keep of rxreset_2_reg : label is "yes";
  attribute DONT_TOUCH of rxreset_3_reg : label is true;
  attribute keep of rxreset_3_reg : label is "yes";
  attribute DONT_TOUCH of rxreset_4_reg : label is true;
  attribute keep of rxreset_4_reg : label is "yes";
  attribute DONT_TOUCH of rxreset_5_reg : label is true;
  attribute keep of rxreset_5_reg : label is "yes";
  attribute DONT_TOUCH of rxreset_6_reg : label is true;
  attribute keep of rxreset_6_reg : label is "yes";
begin
  O2 <= \^o2\;
  O21 <= \^o21\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  err_block_count_inc <= \^err_block_count_inc\;
  hiber <= \^hiber\;
  signal_detect <= \^signal_detect\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rxreset_1,
      O => O1
    );
pcs_descramble_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_descramble
    port map (
      D(2 downto 0) => r_type_next(2 downto 0),
      I1 => I1,
      I10(65 downto 0) => I10(65 downto 0),
      I11 => \^o5\,
      I12 => n_76_rx_pcs_fsm_i,
      I13(1) => n_6_rx_pcs_test_i,
      I13(0) => n_7_rx_pcs_test_i,
      I14 => I12,
      I15 => n_99_rx_decoder_i,
      I16 => n_86_rx_decoder_i,
      I17 => n_97_rx_decoder_i,
      I18 => n_93_rx_decoder_i,
      I19 => n_85_rx_decoder_i,
      I2 => rxreset_5,
      I20(0) => rxreset_4,
      I3 => n_3_rx_decoder_i,
      I4(5 downto 0) => rx_66_enc(65 downto 60),
      I5 => n_96_rx_decoder_i,
      I6 => n_95_rx_decoder_i,
      I7 => n_98_rx_decoder_i,
      I8 => n_94_rx_decoder_i,
      I9 => rxreset_3,
      O1 => n_0_pcs_descramble_i,
      O10(7) => n_75_pcs_descramble_i,
      O10(6) => n_76_pcs_descramble_i,
      O10(5) => n_77_pcs_descramble_i,
      O10(4) => n_78_pcs_descramble_i,
      O10(3) => n_79_pcs_descramble_i,
      O10(2) => n_80_pcs_descramble_i,
      O10(1) => n_81_pcs_descramble_i,
      O10(0) => n_82_pcs_descramble_i,
      O11(0) => n_83_pcs_descramble_i,
      O12(6) => n_84_pcs_descramble_i,
      O12(5) => n_85_pcs_descramble_i,
      O12(4) => n_86_pcs_descramble_i,
      O12(3) => n_87_pcs_descramble_i,
      O12(2) => n_88_pcs_descramble_i,
      O12(1) => n_89_pcs_descramble_i,
      O12(0) => n_90_pcs_descramble_i,
      O13(0) => n_91_pcs_descramble_i,
      O14(6) => n_92_pcs_descramble_i,
      O14(5) => n_93_pcs_descramble_i,
      O14(4) => n_94_pcs_descramble_i,
      O14(3) => n_95_pcs_descramble_i,
      O14(2) => n_96_pcs_descramble_i,
      O14(1) => n_97_pcs_descramble_i,
      O14(0) => n_98_pcs_descramble_i,
      O15(0) => n_99_pcs_descramble_i,
      O16(7) => n_100_pcs_descramble_i,
      O16(6) => n_101_pcs_descramble_i,
      O16(5) => n_102_pcs_descramble_i,
      O16(4) => n_103_pcs_descramble_i,
      O16(3) => n_104_pcs_descramble_i,
      O16(2) => n_105_pcs_descramble_i,
      O16(1) => n_106_pcs_descramble_i,
      O16(0) => n_107_pcs_descramble_i,
      O17(0) => n_108_pcs_descramble_i,
      O18(7) => n_109_pcs_descramble_i,
      O18(6) => n_110_pcs_descramble_i,
      O18(5) => n_111_pcs_descramble_i,
      O18(4) => n_112_pcs_descramble_i,
      O18(3) => n_113_pcs_descramble_i,
      O18(2) => n_114_pcs_descramble_i,
      O18(1) => n_115_pcs_descramble_i,
      O18(0) => n_116_pcs_descramble_i,
      O19(0) => n_117_pcs_descramble_i,
      O2 => n_1_pcs_descramble_i,
      O20(7) => n_118_pcs_descramble_i,
      O20(6) => n_119_pcs_descramble_i,
      O20(5) => n_120_pcs_descramble_i,
      O20(4) => n_121_pcs_descramble_i,
      O20(3) => n_122_pcs_descramble_i,
      O20(2) => n_123_pcs_descramble_i,
      O20(1) => n_124_pcs_descramble_i,
      O20(0) => n_125_pcs_descramble_i,
      O21(0) => n_126_pcs_descramble_i,
      O22(6) => n_127_pcs_descramble_i,
      O22(5) => n_128_pcs_descramble_i,
      O22(4) => n_129_pcs_descramble_i,
      O22(3) => n_130_pcs_descramble_i,
      O22(2) => n_131_pcs_descramble_i,
      O22(1) => n_132_pcs_descramble_i,
      O22(0) => n_133_pcs_descramble_i,
      O23 => O23,
      O24(0) => n_134_pcs_descramble_i,
      O3 => n_2_pcs_descramble_i,
      O4 => n_61_pcs_descramble_i,
      O5 => n_62_pcs_descramble_i,
      O6 => \^o6\,
      O7 => n_64_pcs_descramble_i,
      O8 => n_65_pcs_descramble_i,
      O9(7) => n_66_pcs_descramble_i,
      O9(6) => n_67_pcs_descramble_i,
      O9(5) => n_68_pcs_descramble_i,
      O9(4) => n_69_pcs_descramble_i,
      O9(3) => n_70_pcs_descramble_i,
      O9(2) => n_71_pcs_descramble_i,
      O9(1) => n_72_pcs_descramble_i,
      O9(0) => n_73_pcs_descramble_i,
      S(1) => n_2_rx_pcs_test_i,
      S(0) => n_3_rx_pcs_test_i,
      SR(0) => n_74_pcs_descramble_i,
      err_block_count_inc => \^err_block_count_inc\,
      rx_66_enc(57 downto 0) => rx_66_enc(59 downto 2),
      rx_test_data_patt_sel_int => rx_test_data_patt_sel_int,
      rx_test_mode_int => rx_test_mode_int,
      rx_test_patt_sel_int => rx_test_patt_sel_int,
      rxusrclk2 => rxusrclk2
    );
rx_ber_mon_fsm_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm
    port map (
      I1 => rxreset_2,
      I10(1 downto 0) => I10(1 downto 0),
      I2 => I1,
      I3 => \^o21\,
      I7 => I7,
      O1 => O28,
      Q(2 downto 0) => O22(2 downto 0),
      SR(0) => n_13_rx_block_lock_fsm_i,
      ber_count_inc => ber_count_inc,
      configuration_vector(15 downto 0) => configuration_vector(15 downto 0),
      hiber => \^hiber\,
      rxusrclk2 => rxusrclk2
    );
rx_block_lock_fsm_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm
    port map (
      I1 => I1,
      I10(1 downto 0) => I10(1 downto 0),
      I2 => \^o2\,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => rxreset_1,
      I8 => rxreset_6,
      I9 => rxreset_2,
      O1 => O3,
      O2 => \^o5\,
      O27 => O27,
      O29 => O29,
      O3 => O19,
      O30 => O30,
      O4 => O4,
      O5 => O20,
      O6 => \^o21\,
      O7 => O26,
      O8(0) => n_12_rx_block_lock_fsm_i,
      O9(0) => n_13_rx_block_lock_fsm_i,
      SR(0) => SR(0),
      gt_slip_int => gt_slip_int,
      hiber => \^hiber\,
      pcs_rx_link_up_core_int => pcs_rx_link_up_core_int,
      rx_test_mode_int => rx_test_mode_int,
      rxusrclk2 => rxusrclk2
    );
rx_decoder_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_decoder
    port map (
      D(2 downto 0) => r_type_next(2 downto 0),
      I1 => n_1_pcs_descramble_i,
      I10(19 downto 14) => I10(65 downto 60),
      I10(13 downto 8) => I10(26 downto 21),
      I10(7 downto 0) => I10(7 downto 0),
      I11(0) => n_117_pcs_descramble_i,
      I12(63 downto 0) => rx_ebuff_data_t(63 downto 0),
      I13(7) => n_109_pcs_descramble_i,
      I13(6) => n_110_pcs_descramble_i,
      I13(5) => n_111_pcs_descramble_i,
      I13(4) => n_112_pcs_descramble_i,
      I13(3) => n_113_pcs_descramble_i,
      I13(2) => n_114_pcs_descramble_i,
      I13(1) => n_115_pcs_descramble_i,
      I13(0) => n_116_pcs_descramble_i,
      I14(0) => n_126_pcs_descramble_i,
      I15(7) => n_118_pcs_descramble_i,
      I15(6) => n_119_pcs_descramble_i,
      I15(5) => n_120_pcs_descramble_i,
      I15(4) => n_121_pcs_descramble_i,
      I15(3) => n_122_pcs_descramble_i,
      I15(2) => n_123_pcs_descramble_i,
      I15(1) => n_124_pcs_descramble_i,
      I15(0) => n_125_pcs_descramble_i,
      I16(0) => n_134_pcs_descramble_i,
      I17(7) => n_127_pcs_descramble_i,
      I17(6) => n_128_pcs_descramble_i,
      I17(5) => n_129_pcs_descramble_i,
      I17(4) => n_130_pcs_descramble_i,
      I17(3) => n_131_pcs_descramble_i,
      I17(2) => n_61_pcs_descramble_i,
      I17(1) => n_132_pcs_descramble_i,
      I17(0) => n_133_pcs_descramble_i,
      I18(0) => n_74_pcs_descramble_i,
      I19(7) => n_66_pcs_descramble_i,
      I19(6) => n_67_pcs_descramble_i,
      I19(5) => n_68_pcs_descramble_i,
      I19(4) => n_69_pcs_descramble_i,
      I19(3) => n_70_pcs_descramble_i,
      I19(2) => n_71_pcs_descramble_i,
      I19(1) => n_72_pcs_descramble_i,
      I19(0) => n_73_pcs_descramble_i,
      I2 => n_0_pcs_descramble_i,
      I20(0) => n_83_pcs_descramble_i,
      I21(7) => n_75_pcs_descramble_i,
      I21(6) => n_76_pcs_descramble_i,
      I21(5) => n_77_pcs_descramble_i,
      I21(4) => n_78_pcs_descramble_i,
      I21(3) => n_79_pcs_descramble_i,
      I21(2) => n_80_pcs_descramble_i,
      I21(1) => n_81_pcs_descramble_i,
      I21(0) => n_82_pcs_descramble_i,
      I22(0) => n_91_pcs_descramble_i,
      I23(7) => n_84_pcs_descramble_i,
      I23(6) => n_85_pcs_descramble_i,
      I23(5) => n_86_pcs_descramble_i,
      I23(4) => n_87_pcs_descramble_i,
      I23(3) => n_88_pcs_descramble_i,
      I23(2) => n_64_pcs_descramble_i,
      I23(1) => n_89_pcs_descramble_i,
      I23(0) => n_90_pcs_descramble_i,
      I24(0) => n_99_pcs_descramble_i,
      I25(7) => n_92_pcs_descramble_i,
      I25(6) => n_93_pcs_descramble_i,
      I25(5) => n_94_pcs_descramble_i,
      I25(4) => n_95_pcs_descramble_i,
      I25(3) => n_96_pcs_descramble_i,
      I25(2) => n_2_pcs_descramble_i,
      I25(1) => n_97_pcs_descramble_i,
      I25(0) => n_98_pcs_descramble_i,
      I3 => n_65_pcs_descramble_i,
      I4 => rxreset_5,
      I5 => n_78_rx_pcs_fsm_i,
      I6 => n_77_rx_pcs_fsm_i,
      I7 => I1,
      I8(57 downto 0) => rx_66_enc(59 downto 2),
      I9(7) => n_100_pcs_descramble_i,
      I9(6) => n_101_pcs_descramble_i,
      I9(5) => n_102_pcs_descramble_i,
      I9(4) => n_103_pcs_descramble_i,
      I9(3) => n_104_pcs_descramble_i,
      I9(2) => n_105_pcs_descramble_i,
      I9(1) => n_106_pcs_descramble_i,
      I9(0) => n_107_pcs_descramble_i,
      O1 => n_3_rx_decoder_i,
      O10 => n_86_rx_decoder_i,
      O11(5 downto 0) => rx_66_enc(65 downto 60),
      O12 => n_93_rx_decoder_i,
      O13 => n_94_rx_decoder_i,
      O14 => n_95_rx_decoder_i,
      O15 => n_96_rx_decoder_i,
      O16 => n_97_rx_decoder_i,
      O17 => n_98_rx_decoder_i,
      O18 => n_99_rx_decoder_i,
      O2(7 downto 0) => rx_ebuff_ctrl_t(7 downto 0),
      O3 => n_76_rx_decoder_i,
      O4 => n_80_rx_decoder_i,
      O5 => n_81_rx_decoder_i,
      O6 => n_82_rx_decoder_i,
      O7 => n_83_rx_decoder_i,
      O8 => n_84_rx_decoder_i,
      O9 => n_85_rx_decoder_i,
      Q(2 downto 0) => r_type(2 downto 0),
      SR(0) => n_108_pcs_descramble_i,
      rxusrclk2 => rxusrclk2
    );
rx_pcs_fsm_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm
    port map (
      D(7 downto 0) => rx_ebuff_ctrl_t(7 downto 0),
      I1 => I1,
      I10 => n_82_rx_decoder_i,
      I11 => I11,
      I12(63 downto 0) => rx_ebuff_data_t(63 downto 0),
      I2 => rxreset_3,
      I3 => n_80_rx_decoder_i,
      I4 => n_84_rx_decoder_i,
      I5 => n_76_rx_decoder_i,
      I6 => n_83_rx_decoder_i,
      I7(2 downto 0) => r_type(2 downto 0),
      I8 => rxreset_6,
      I9 => n_81_rx_decoder_i,
      O1 => n_76_rx_pcs_fsm_i,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O2 => n_77_rx_pcs_fsm_i,
      O3 => n_78_rx_pcs_fsm_i,
      O31(7 downto 0) => O31(7 downto 0),
      O32 => O32,
      O33 => O33,
      O34 => O34,
      O35 => O35,
      O36 => O36,
      O37 => O37,
      O38 => O38,
      O39 => O39,
      O40 => O40,
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => n_12_rx_block_lock_fsm_i,
      rxusrclk2 => rxusrclk2
    );
rx_pcs_test_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_test
    port map (
      I1 => rxreset_3,
      I10(5) => I10(65),
      I10(4) => I10(63),
      I10(3) => I10(26),
      I10(2) => I10(24),
      I10(1) => I10(7),
      I10(0) => I10(5),
      I2 => n_62_pcs_descramble_i,
      I3 => I1,
      I8 => I8,
      O1(1) => n_6_rx_pcs_test_i,
      O1(0) => n_7_rx_pcs_test_i,
      O25 => O25,
      O6 => \^o6\,
      Q(0) => O24(0),
      S(1) => n_2_rx_pcs_test_i,
      S(0) => n_3_rx_pcs_test_i,
      err_block_count_inc => \^err_block_count_inc\,
      rx_66_enc(1) => rx_66_enc(64),
      rx_66_enc(0) => rx_66_enc(62),
      rxusrclk2 => rxusrclk2
    );
rxreset_1_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I2,
      Q => rxreset_1,
      R => \<const0>\
    );
rxreset_2_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I2,
      Q => rxreset_2,
      R => \<const0>\
    );
rxreset_3_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I2,
      Q => rxreset_3,
      R => \<const0>\
    );
rxreset_4_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I2,
      Q => rxreset_4,
      R => \<const0>\
    );
rxreset_5_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I2,
      Q => rxreset_5,
      R => \<const0>\
    );
rxreset_6_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I2,
      Q => rxreset_6,
      R => \<const0>\
    );
signal_ok_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I9,
      I1 => cable_unpull_enable,
      O => \^signal_detect\
    );
signal_ok_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \^signal_detect\,
      Q => \^o2\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync is
  port (
    pcs_test_pattern_error_count0 : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal counter_out0 : STD_LOGIC;
  signal counter_sync_1 : STD_LOGIC;
  signal counter_sync_2 : STD_LOGIC;
  signal counter_sync_3 : STD_LOGIC;
  signal counter_sync_extra : STD_LOGIC;
  signal \n_0_mcp1_counter_1_i_1__1\ : STD_LOGIC;
  signal n_0_mcp1_counter_1_reg : STD_LOGIC;
  signal \n_0_mcp1_counter_2_i_1__1\ : STD_LOGIC;
  signal n_0_mcp1_counter_2_reg : STD_LOGIC;
  signal \n_0_mcp1_counter_3_i_1__1\ : STD_LOGIC;
  signal n_0_mcp1_counter_3_reg : STD_LOGIC;
  signal n_1_psynch_1 : STD_LOGIC;
  signal pcs_test_pattern_error_count_control_core_int : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_counter_1_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mcp1_counter_2_i_1__1\ : label is "soft_lutpair213";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
counter_out_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => counter_out0,
      Q => pcs_test_pattern_error_count_control_core_int,
      R => \<const0>\
    );
counter_sync_extra_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_1_psynch_1,
      Q => counter_sync_extra,
      R => \<const0>\
    );
\mcp1_counter_1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001AA"
    )
    port map (
      I0 => n_0_mcp1_counter_1_reg,
      I1 => I4,
      I2 => n_0_mcp1_counter_2_reg,
      I3 => I5,
      I4 => O2(0),
      O => \n_0_mcp1_counter_1_i_1__1\
    );
mcp1_counter_1_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_counter_1_i_1__1\,
      Q => n_0_mcp1_counter_1_reg,
      R => \<const0>\
    );
\mcp1_counter_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010AA"
    )
    port map (
      I0 => n_0_mcp1_counter_2_reg,
      I1 => I4,
      I2 => n_0_mcp1_counter_1_reg,
      I3 => I5,
      I4 => O2(0),
      O => \n_0_mcp1_counter_2_i_1__1\
    );
mcp1_counter_2_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_counter_2_i_1__1\,
      Q => n_0_mcp1_counter_2_reg,
      R => \<const0>\
    );
\mcp1_counter_3_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010AA"
    )
    port map (
      I0 => n_0_mcp1_counter_3_reg,
      I1 => I4,
      I2 => n_0_mcp1_counter_2_reg,
      I3 => I5,
      I4 => O2(0),
      O => \n_0_mcp1_counter_3_i_1__1\
    );
mcp1_counter_3_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_counter_3_i_1__1\,
      Q => n_0_mcp1_counter_3_reg,
      R => \<const0>\
    );
\pcs_test_pattern_error_count[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => pcs_test_pattern_error_count_control_core_int,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O => pcs_test_pattern_error_count0
    );
psynch_1: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_18
    port map (
      I1 => n_0_mcp1_counter_1_reg,
      O1 => n_1_psynch_1,
      clk156 => clk156,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      rxusrclk2 => rxusrclk2
    );
psynch_2: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_16
    port map (
      I1 => n_0_mcp1_counter_2_reg,
      clk156 => clk156,
      counter_out0 => counter_out0,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      rxusrclk2 => rxusrclk2
    );
psynch_3: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_17
    port map (
      I1 => n_0_mcp1_counter_3_reg,
      clk156 => clk156,
      counter_sync_3 => counter_sync_3,
      rxusrclk2 => rxusrclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_1 is
  port (
    pcs_error_block_count_control_core_int : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    rx_test_mode_int_reg : in STD_LOGIC;
    err_block_count_inc : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_1 : entity is "ten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_1;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal counter_out0 : STD_LOGIC;
  signal counter_sync_1 : STD_LOGIC;
  signal counter_sync_2 : STD_LOGIC;
  signal counter_sync_3 : STD_LOGIC;
  signal counter_sync_extra : STD_LOGIC;
  signal \n_0_mcp1_counter_1_i_1__0\ : STD_LOGIC;
  signal n_0_mcp1_counter_1_reg : STD_LOGIC;
  signal \n_0_mcp1_counter_2_i_1__0\ : STD_LOGIC;
  signal n_0_mcp1_counter_2_reg : STD_LOGIC;
  signal \n_0_mcp1_counter_3_i_1__0\ : STD_LOGIC;
  signal n_0_mcp1_counter_3_reg : STD_LOGIC;
  signal n_1_psynch_1 : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
counter_out_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => counter_out0,
      Q => pcs_error_block_count_control_core_int,
      R => \<const0>\
    );
counter_sync_extra_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_1_psynch_1,
      Q => counter_sync_extra,
      R => \<const0>\
    );
\mcp1_counter_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000010AAAA"
    )
    port map (
      I0 => n_0_mcp1_counter_1_reg,
      I1 => rx_test_mode_int_reg,
      I2 => err_block_count_inc,
      I3 => n_0_mcp1_counter_2_reg,
      I4 => I1,
      I5 => O2(0),
      O => \n_0_mcp1_counter_1_i_1__0\
    );
mcp1_counter_1_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_counter_1_i_1__0\,
      Q => n_0_mcp1_counter_1_reg,
      R => \<const0>\
    );
\mcp1_counter_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001000AAAA"
    )
    port map (
      I0 => n_0_mcp1_counter_2_reg,
      I1 => rx_test_mode_int_reg,
      I2 => err_block_count_inc,
      I3 => n_0_mcp1_counter_1_reg,
      I4 => I1,
      I5 => O2(0),
      O => \n_0_mcp1_counter_2_i_1__0\
    );
mcp1_counter_2_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_counter_2_i_1__0\,
      Q => n_0_mcp1_counter_2_reg,
      R => \<const0>\
    );
\mcp1_counter_3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001000AAAA"
    )
    port map (
      I0 => n_0_mcp1_counter_3_reg,
      I1 => rx_test_mode_int_reg,
      I2 => err_block_count_inc,
      I3 => n_0_mcp1_counter_2_reg,
      I4 => I1,
      I5 => O2(0),
      O => \n_0_mcp1_counter_3_i_1__0\
    );
mcp1_counter_3_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => \n_0_mcp1_counter_3_i_1__0\,
      Q => n_0_mcp1_counter_3_reg,
      R => \<const0>\
    );
psynch_1: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_14
    port map (
      I1 => n_0_mcp1_counter_1_reg,
      O1 => n_1_psynch_1,
      clk156 => clk156,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      rxusrclk2 => rxusrclk2
    );
psynch_2: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_12
    port map (
      I1 => n_0_mcp1_counter_2_reg,
      clk156 => clk156,
      counter_out0 => counter_out0,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      rxusrclk2 => rxusrclk2
    );
psynch_3: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_13
    port map (
      I1 => n_0_mcp1_counter_3_reg,
      clk156 => clk156,
      counter_sync_3 => counter_sync_3,
      rxusrclk2 => rxusrclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_3 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ber_count_inc : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_3 : entity is "ten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_3;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal counter_out0 : STD_LOGIC;
  signal counter_sync_1 : STD_LOGIC;
  signal counter_sync_2 : STD_LOGIC;
  signal counter_sync_3 : STD_LOGIC;
  signal counter_sync_extra : STD_LOGIC;
  signal n_0_mcp1_counter_1_i_1 : STD_LOGIC;
  signal n_0_mcp1_counter_1_reg : STD_LOGIC;
  signal n_0_mcp1_counter_2_i_1 : STD_LOGIC;
  signal n_0_mcp1_counter_2_reg : STD_LOGIC;
  signal n_0_mcp1_counter_3_i_1 : STD_LOGIC;
  signal n_0_mcp1_counter_3_reg : STD_LOGIC;
  signal n_1_psynch_1 : STD_LOGIC;
  signal pcs_ber_count_control_core_int : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mcp1_counter_1_i_1 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of mcp1_counter_2_i_1 : label is "soft_lutpair223";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
counter_out_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => counter_out0,
      Q => pcs_ber_count_control_core_int,
      R => \<const0>\
    );
counter_sync_extra_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_1_psynch_1,
      Q => counter_sync_extra,
      R => \<const0>\
    );
mcp1_counter_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010AA"
    )
    port map (
      I0 => n_0_mcp1_counter_1_reg,
      I1 => n_0_mcp1_counter_2_reg,
      I2 => ber_count_inc,
      I3 => I2,
      I4 => O2(0),
      O => n_0_mcp1_counter_1_i_1
    );
mcp1_counter_1_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_mcp1_counter_1_i_1,
      Q => n_0_mcp1_counter_1_reg,
      R => \<const0>\
    );
mcp1_counter_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008F0"
    )
    port map (
      I0 => ber_count_inc,
      I1 => n_0_mcp1_counter_1_reg,
      I2 => n_0_mcp1_counter_2_reg,
      I3 => I2,
      I4 => O2(0),
      O => n_0_mcp1_counter_2_i_1
    );
mcp1_counter_2_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_mcp1_counter_2_i_1,
      Q => n_0_mcp1_counter_2_reg,
      R => \<const0>\
    );
mcp1_counter_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000040AA"
    )
    port map (
      I0 => n_0_mcp1_counter_3_reg,
      I1 => n_0_mcp1_counter_2_reg,
      I2 => ber_count_inc,
      I3 => I2,
      I4 => O2(0),
      O => n_0_mcp1_counter_3_i_1
    );
mcp1_counter_3_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_mcp1_counter_3_i_1,
      Q => n_0_mcp1_counter_3_reg,
      R => \<const0>\
    );
\pcs_ber_count[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => pcs_ber_count_control_core_int,
      I1 => I1,
      I2 => Q(0),
      O => E(0)
    );
psynch_1: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_5
    port map (
      I1 => n_0_mcp1_counter_1_reg,
      O1 => n_1_psynch_1,
      clk156 => clk156,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      rxusrclk2 => rxusrclk2
    );
psynch_2: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer
    port map (
      I1 => n_0_mcp1_counter_2_reg,
      clk156 => clk156,
      counter_out0 => counter_out0,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      rxusrclk2 => rxusrclk2
    );
psynch_3: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_4
    port map (
      I1 => n_0_mcp1_counter_3_reg,
      clk156 => clk156,
      counter_sync_3 => counter_sync_3,
      rxusrclk2 => rxusrclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs is
  port (
    tx_66_fifo : out STD_LOGIC_VECTOR ( 65 downto 0 );
    clk156 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 118 downto 0 );
    tx_xgmii_ctrl : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_xgmii_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs is
  signal \n_0_d5[7]_i_1\ : STD_LOGIC;
  signal \n_0_d6[7]_i_1\ : STD_LOGIC;
  signal \n_0_d7[7]_i_1\ : STD_LOGIC;
  signal n_0_tx_encoder_i : STD_LOGIC;
  signal n_10_tx_pcs_fsm_i : STD_LOGIC;
  signal n_11_tx_pcs_fsm_i : STD_LOGIC;
  signal n_12_tx_pcs_fsm_i : STD_LOGIC;
  signal n_13_tx_pcs_fsm_i : STD_LOGIC;
  signal n_14_tx_pcs_fsm_i : STD_LOGIC;
  signal n_15_tx_pcs_fsm_i : STD_LOGIC;
  signal n_16_tx_pcs_fsm_i : STD_LOGIC;
  signal n_17_tx_pcs_fsm_i : STD_LOGIC;
  signal n_18_tx_pcs_fsm_i : STD_LOGIC;
  signal n_19_tx_pcs_fsm_i : STD_LOGIC;
  signal n_1_tx_encoder_i : STD_LOGIC;
  signal n_20_tx_pcs_fsm_i : STD_LOGIC;
  signal n_21_tx_pcs_fsm_i : STD_LOGIC;
  signal n_22_tx_pcs_fsm_i : STD_LOGIC;
  signal n_23_tx_pcs_fsm_i : STD_LOGIC;
  signal n_24_tx_pcs_fsm_i : STD_LOGIC;
  signal n_25_tx_pcs_fsm_i : STD_LOGIC;
  signal n_26_tx_pcs_fsm_i : STD_LOGIC;
  signal n_27_tx_pcs_fsm_i : STD_LOGIC;
  signal n_28_tx_pcs_fsm_i : STD_LOGIC;
  signal n_29_tx_pcs_fsm_i : STD_LOGIC;
  signal n_2_tx_encoder_i : STD_LOGIC;
  signal n_2_tx_pcs_fsm_i : STD_LOGIC;
  signal n_30_tx_pcs_fsm_i : STD_LOGIC;
  signal n_31_tx_pcs_fsm_i : STD_LOGIC;
  signal n_32_tx_pcs_fsm_i : STD_LOGIC;
  signal n_33_tx_pcs_fsm_i : STD_LOGIC;
  signal n_34_tx_pcs_fsm_i : STD_LOGIC;
  signal n_35_tx_pcs_fsm_i : STD_LOGIC;
  signal n_36_tx_pcs_fsm_i : STD_LOGIC;
  signal n_37_tx_pcs_fsm_i : STD_LOGIC;
  signal n_38_tx_pcs_fsm_i : STD_LOGIC;
  signal n_39_tx_pcs_fsm_i : STD_LOGIC;
  signal n_3_tx_pcs_fsm_i : STD_LOGIC;
  signal n_40_tx_pcs_fsm_i : STD_LOGIC;
  signal n_41_tx_pcs_fsm_i : STD_LOGIC;
  signal n_42_tx_pcs_fsm_i : STD_LOGIC;
  signal n_43_tx_pcs_fsm_i : STD_LOGIC;
  signal n_44_tx_pcs_fsm_i : STD_LOGIC;
  signal n_45_tx_pcs_fsm_i : STD_LOGIC;
  signal n_46_tx_pcs_fsm_i : STD_LOGIC;
  signal n_47_tx_pcs_fsm_i : STD_LOGIC;
  signal n_48_tx_pcs_fsm_i : STD_LOGIC;
  signal n_49_tx_pcs_fsm_i : STD_LOGIC;
  signal n_4_tx_pcs_fsm_i : STD_LOGIC;
  signal n_50_tx_pcs_fsm_i : STD_LOGIC;
  signal n_51_tx_pcs_fsm_i : STD_LOGIC;
  signal n_52_tx_pcs_fsm_i : STD_LOGIC;
  signal n_53_tx_pcs_fsm_i : STD_LOGIC;
  signal n_54_tx_pcs_fsm_i : STD_LOGIC;
  signal n_55_tx_pcs_fsm_i : STD_LOGIC;
  signal n_56_tx_pcs_fsm_i : STD_LOGIC;
  signal n_57_tx_pcs_fsm_i : STD_LOGIC;
  signal n_58_tx_pcs_fsm_i : STD_LOGIC;
  signal n_59_tx_pcs_fsm_i : STD_LOGIC;
  signal n_5_tx_pcs_fsm_i : STD_LOGIC;
  signal n_60_tx_pcs_fsm_i : STD_LOGIC;
  signal n_61_tx_pcs_fsm_i : STD_LOGIC;
  signal n_62_tx_pcs_fsm_i : STD_LOGIC;
  signal n_63_tx_pcs_fsm_i : STD_LOGIC;
  signal n_64_tx_pcs_fsm_i : STD_LOGIC;
  signal n_65_tx_pcs_fsm_i : STD_LOGIC;
  signal n_66_tx_pcs_fsm_i : STD_LOGIC;
  signal n_67_tx_pcs_fsm_i : STD_LOGIC;
  signal n_6_tx_pcs_fsm_i : STD_LOGIC;
  signal n_7_tx_pcs_fsm_i : STD_LOGIC;
  signal n_8_tx_pcs_fsm_i : STD_LOGIC;
  signal n_9_tx_pcs_fsm_i : STD_LOGIC;
  signal t_type : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tx_66_enc_out_t : STD_LOGIC_VECTOR ( 65 downto 0 );
begin
\d5[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_2_tx_encoder_i,
      O => \n_0_d5[7]_i_1\
    );
\d6[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_1_tx_encoder_i,
      O => \n_0_d6[7]_i_1\
    );
\d7[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_tx_encoder_i,
      O => \n_0_d7[7]_i_1\
    );
pcs_scramble_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_scramble
    port map (
      I1 => I1,
      Q(63) => n_2_tx_pcs_fsm_i,
      Q(62) => n_3_tx_pcs_fsm_i,
      Q(61) => n_4_tx_pcs_fsm_i,
      Q(60) => n_5_tx_pcs_fsm_i,
      Q(59) => n_6_tx_pcs_fsm_i,
      Q(58) => n_7_tx_pcs_fsm_i,
      Q(57) => n_8_tx_pcs_fsm_i,
      Q(56) => n_9_tx_pcs_fsm_i,
      Q(55) => n_10_tx_pcs_fsm_i,
      Q(54) => n_11_tx_pcs_fsm_i,
      Q(53) => n_12_tx_pcs_fsm_i,
      Q(52) => n_13_tx_pcs_fsm_i,
      Q(51) => n_14_tx_pcs_fsm_i,
      Q(50) => n_15_tx_pcs_fsm_i,
      Q(49) => n_16_tx_pcs_fsm_i,
      Q(48) => n_17_tx_pcs_fsm_i,
      Q(47) => n_18_tx_pcs_fsm_i,
      Q(46) => n_19_tx_pcs_fsm_i,
      Q(45) => n_20_tx_pcs_fsm_i,
      Q(44) => n_21_tx_pcs_fsm_i,
      Q(43) => n_22_tx_pcs_fsm_i,
      Q(42) => n_23_tx_pcs_fsm_i,
      Q(41) => n_24_tx_pcs_fsm_i,
      Q(40) => n_25_tx_pcs_fsm_i,
      Q(39) => n_26_tx_pcs_fsm_i,
      Q(38) => n_27_tx_pcs_fsm_i,
      Q(37) => n_28_tx_pcs_fsm_i,
      Q(36) => n_29_tx_pcs_fsm_i,
      Q(35) => n_30_tx_pcs_fsm_i,
      Q(34) => n_31_tx_pcs_fsm_i,
      Q(33) => n_32_tx_pcs_fsm_i,
      Q(32) => n_33_tx_pcs_fsm_i,
      Q(31) => n_34_tx_pcs_fsm_i,
      Q(30) => n_35_tx_pcs_fsm_i,
      Q(29) => n_36_tx_pcs_fsm_i,
      Q(28) => n_37_tx_pcs_fsm_i,
      Q(27) => n_38_tx_pcs_fsm_i,
      Q(26) => n_39_tx_pcs_fsm_i,
      Q(25) => n_40_tx_pcs_fsm_i,
      Q(24) => n_41_tx_pcs_fsm_i,
      Q(23) => n_42_tx_pcs_fsm_i,
      Q(22) => n_43_tx_pcs_fsm_i,
      Q(21) => n_44_tx_pcs_fsm_i,
      Q(20) => n_45_tx_pcs_fsm_i,
      Q(19) => n_46_tx_pcs_fsm_i,
      Q(18) => n_47_tx_pcs_fsm_i,
      Q(17) => n_48_tx_pcs_fsm_i,
      Q(16) => n_49_tx_pcs_fsm_i,
      Q(15) => n_50_tx_pcs_fsm_i,
      Q(14) => n_51_tx_pcs_fsm_i,
      Q(13) => n_52_tx_pcs_fsm_i,
      Q(12) => n_53_tx_pcs_fsm_i,
      Q(11) => n_54_tx_pcs_fsm_i,
      Q(10) => n_55_tx_pcs_fsm_i,
      Q(9) => n_56_tx_pcs_fsm_i,
      Q(8) => n_57_tx_pcs_fsm_i,
      Q(7) => n_58_tx_pcs_fsm_i,
      Q(6) => n_59_tx_pcs_fsm_i,
      Q(5) => n_60_tx_pcs_fsm_i,
      Q(4) => n_61_tx_pcs_fsm_i,
      Q(3) => n_62_tx_pcs_fsm_i,
      Q(2) => n_63_tx_pcs_fsm_i,
      Q(1) => n_64_tx_pcs_fsm_i,
      Q(0) => n_65_tx_pcs_fsm_i,
      clk156 => clk156,
      configuration_vector(118 downto 0) => configuration_vector(118 downto 0),
      tx_66_fifo(63 downto 0) => tx_66_fifo(65 downto 2)
    );
tx_encoder_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_encoder
    port map (
      D(2) => n_0_tx_encoder_i,
      D(1) => n_1_tx_encoder_i,
      D(0) => n_2_tx_encoder_i,
      E(0) => \n_0_d5[7]_i_1\,
      I1 => I1,
      I2 => n_66_tx_pcs_fsm_i,
      I3 => n_67_tx_pcs_fsm_i,
      I4(0) => \n_0_d6[7]_i_1\,
      I5(0) => \n_0_d7[7]_i_1\,
      O1(65 downto 0) => tx_66_enc_out_t(65 downto 0),
      Q(2 downto 0) => t_type(2 downto 0),
      clk156 => clk156,
      tx_xgmii_ctrl(7 downto 0) => tx_xgmii_ctrl(7 downto 0),
      tx_xgmii_data(63 downto 0) => tx_xgmii_data(63 downto 0)
    );
tx_pcs_fsm_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm
    port map (
      D(65 downto 0) => tx_66_enc_out_t(65 downto 0),
      I1 => I1,
      I2(2 downto 0) => t_type(2 downto 0),
      O1 => n_66_tx_pcs_fsm_i,
      O2 => n_67_tx_pcs_fsm_i,
      Q(63) => n_2_tx_pcs_fsm_i,
      Q(62) => n_3_tx_pcs_fsm_i,
      Q(61) => n_4_tx_pcs_fsm_i,
      Q(60) => n_5_tx_pcs_fsm_i,
      Q(59) => n_6_tx_pcs_fsm_i,
      Q(58) => n_7_tx_pcs_fsm_i,
      Q(57) => n_8_tx_pcs_fsm_i,
      Q(56) => n_9_tx_pcs_fsm_i,
      Q(55) => n_10_tx_pcs_fsm_i,
      Q(54) => n_11_tx_pcs_fsm_i,
      Q(53) => n_12_tx_pcs_fsm_i,
      Q(52) => n_13_tx_pcs_fsm_i,
      Q(51) => n_14_tx_pcs_fsm_i,
      Q(50) => n_15_tx_pcs_fsm_i,
      Q(49) => n_16_tx_pcs_fsm_i,
      Q(48) => n_17_tx_pcs_fsm_i,
      Q(47) => n_18_tx_pcs_fsm_i,
      Q(46) => n_19_tx_pcs_fsm_i,
      Q(45) => n_20_tx_pcs_fsm_i,
      Q(44) => n_21_tx_pcs_fsm_i,
      Q(43) => n_22_tx_pcs_fsm_i,
      Q(42) => n_23_tx_pcs_fsm_i,
      Q(41) => n_24_tx_pcs_fsm_i,
      Q(40) => n_25_tx_pcs_fsm_i,
      Q(39) => n_26_tx_pcs_fsm_i,
      Q(38) => n_27_tx_pcs_fsm_i,
      Q(37) => n_28_tx_pcs_fsm_i,
      Q(36) => n_29_tx_pcs_fsm_i,
      Q(35) => n_30_tx_pcs_fsm_i,
      Q(34) => n_31_tx_pcs_fsm_i,
      Q(33) => n_32_tx_pcs_fsm_i,
      Q(32) => n_33_tx_pcs_fsm_i,
      Q(31) => n_34_tx_pcs_fsm_i,
      Q(30) => n_35_tx_pcs_fsm_i,
      Q(29) => n_36_tx_pcs_fsm_i,
      Q(28) => n_37_tx_pcs_fsm_i,
      Q(27) => n_38_tx_pcs_fsm_i,
      Q(26) => n_39_tx_pcs_fsm_i,
      Q(25) => n_40_tx_pcs_fsm_i,
      Q(24) => n_41_tx_pcs_fsm_i,
      Q(23) => n_42_tx_pcs_fsm_i,
      Q(22) => n_43_tx_pcs_fsm_i,
      Q(21) => n_44_tx_pcs_fsm_i,
      Q(20) => n_45_tx_pcs_fsm_i,
      Q(19) => n_46_tx_pcs_fsm_i,
      Q(18) => n_47_tx_pcs_fsm_i,
      Q(17) => n_48_tx_pcs_fsm_i,
      Q(16) => n_49_tx_pcs_fsm_i,
      Q(15) => n_50_tx_pcs_fsm_i,
      Q(14) => n_51_tx_pcs_fsm_i,
      Q(13) => n_52_tx_pcs_fsm_i,
      Q(12) => n_53_tx_pcs_fsm_i,
      Q(11) => n_54_tx_pcs_fsm_i,
      Q(10) => n_55_tx_pcs_fsm_i,
      Q(9) => n_56_tx_pcs_fsm_i,
      Q(8) => n_57_tx_pcs_fsm_i,
      Q(7) => n_58_tx_pcs_fsm_i,
      Q(6) => n_59_tx_pcs_fsm_i,
      Q(5) => n_60_tx_pcs_fsm_i,
      Q(4) => n_61_tx_pcs_fsm_i,
      Q(3) => n_62_tx_pcs_fsm_i,
      Q(2) => n_63_tx_pcs_fsm_i,
      Q(1) => n_64_tx_pcs_fsm_i,
      Q(0) => n_65_tx_pcs_fsm_i,
      clk156 => clk156,
      configuration_vector(1 downto 0) => configuration_vector(118 downto 117),
      tx_66_fifo(1 downto 0) => tx_66_fifo(1 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_elastic_buffer is
  port (
    O1 : out STD_LOGIC;
    xgmii_rxd_ebuff : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc_ebuff : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I27 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_elastic_buffer;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_elastic_buffer is
  signal \^o1\ : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal can_insert : STD_LOGIC;
  signal can_insert_rd : STD_LOGIC;
  signal can_insert_rd_tmp : STD_LOGIC;
  signal can_insert_rd_tmp2 : STD_LOGIC;
  signal can_insert_rd_tmp3 : STD_LOGIC;
  signal can_insert_wra : STD_LOGIC;
  signal can_insert_wra2 : STD_LOGIC;
  signal can_insert_wra_comb : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal empty_allow0 : STD_LOGIC;
  signal fifo_ctrl_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_data_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal fifo_rd_data : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal n_100_asynch_fifo_i : STD_LOGIC;
  signal n_101_asynch_fifo_i : STD_LOGIC;
  signal n_102_asynch_fifo_i : STD_LOGIC;
  signal n_103_asynch_fifo_i : STD_LOGIC;
  signal n_104_asynch_fifo_i : STD_LOGIC;
  signal n_105_asynch_fifo_i : STD_LOGIC;
  signal n_106_asynch_fifo_i : STD_LOGIC;
  signal n_107_asynch_fifo_i : STD_LOGIC;
  signal n_10_idle_insert_i : STD_LOGIC;
  signal n_1_idle_delete_i : STD_LOGIC;
  signal n_2_idle_insert_i : STD_LOGIC;
  signal n_6_idle_insert_i : STD_LOGIC;
  signal n_72_asynch_fifo_i : STD_LOGIC;
  signal n_76_asynch_fifo_i : STD_LOGIC;
  signal n_79_asynch_fifo_i : STD_LOGIC;
  signal n_80_asynch_fifo_i : STD_LOGIC;
  signal n_81_asynch_fifo_i : STD_LOGIC;
  signal n_83_asynch_fifo_i : STD_LOGIC;
  signal n_84_asynch_fifo_i : STD_LOGIC;
  signal n_85_asynch_fifo_i : STD_LOGIC;
  signal n_86_asynch_fifo_i : STD_LOGIC;
  signal n_87_asynch_fifo_i : STD_LOGIC;
  signal n_88_asynch_fifo_i : STD_LOGIC;
  signal n_89_asynch_fifo_i : STD_LOGIC;
  signal n_8_idle_insert_i : STD_LOGIC;
  signal n_90_asynch_fifo_i : STD_LOGIC;
  signal n_91_asynch_fifo_i : STD_LOGIC;
  signal n_92_asynch_fifo_i : STD_LOGIC;
  signal n_93_asynch_fifo_i : STD_LOGIC;
  signal n_94_asynch_fifo_i : STD_LOGIC;
  signal n_95_asynch_fifo_i : STD_LOGIC;
  signal n_96_asynch_fifo_i : STD_LOGIC;
  signal n_97_asynch_fifo_i : STD_LOGIC;
  signal n_98_asynch_fifo_i : STD_LOGIC;
  signal n_99_asynch_fifo_i : STD_LOGIC;
  signal n_9_idle_insert_i : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 48 downto 32 );
  signal p_2_in0_in : STD_LOGIC;
  signal p_2_in_0 : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of can_insert_fdr1 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of can_insert_fdr1 : label is "FDR";
  attribute BOX_TYPE of can_insert_fdr2 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of can_insert_fdr2 : label is "FDR";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of can_insert_fdr3 : label is true;
  attribute BOX_TYPE of can_insert_fdr3 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of can_insert_fdr3 : label is "FDR";
  attribute BOX_TYPE of can_insert_fdr4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of can_insert_fdr4 : label is "FDR";
  attribute BOX_TYPE of can_insert_fdr5 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of can_insert_fdr5 : label is "FDR";
  attribute BOX_TYPE of can_insert_fdr6 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of can_insert_fdr6 : label is "FDR";
begin
  O1 <= \^o1\;
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
asynch_fifo_i: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo__parameterized0\
    port map (
      D(5) => p_2_in(48),
      D(4) => p_2_in(40),
      D(3) => n_79_asynch_fifo_i,
      D(2) => n_80_asynch_fifo_i,
      D(1) => n_81_asynch_fifo_i,
      D(0) => p_2_in(32),
      E(0) => ram_wr_en,
      I1 => n_6_idle_insert_i,
      I2 => n_2_idle_insert_i,
      I25 => I25,
      I26 => I26,
      I3 => n_1_idle_delete_i,
      I4(0) => O2(0),
      I5 => n_9_idle_insert_i,
      I6 => n_8_idle_insert_i,
      I7 => n_10_idle_insert_i,
      I8 => \^o1\,
      I9(0) => E(0),
      O1 => n_72_asynch_fifo_i,
      O10 => n_90_asynch_fifo_i,
      O11 => n_91_asynch_fifo_i,
      O12 => n_92_asynch_fifo_i,
      O13 => n_93_asynch_fifo_i,
      O14 => n_94_asynch_fifo_i,
      O15 => n_95_asynch_fifo_i,
      O16 => n_96_asynch_fifo_i,
      O17 => n_97_asynch_fifo_i,
      O18 => n_98_asynch_fifo_i,
      O19 => n_99_asynch_fifo_i,
      O2 => n_76_asynch_fifo_i,
      O20 => n_100_asynch_fifo_i,
      O21 => n_101_asynch_fifo_i,
      O22 => n_102_asynch_fifo_i,
      O23 => n_103_asynch_fifo_i,
      O24 => n_104_asynch_fifo_i,
      O25 => n_105_asynch_fifo_i,
      O26 => n_106_asynch_fifo_i,
      O27 => n_107_asynch_fifo_i,
      O3 => n_83_asynch_fifo_i,
      O4 => n_84_asynch_fifo_i,
      O5 => n_85_asynch_fifo_i,
      O6 => n_86_asynch_fifo_i,
      O7 => n_87_asynch_fifo_i,
      O8 => n_88_asynch_fifo_i,
      O9 => n_89_asynch_fifo_i,
      Q(1 downto 0) => state(2 downto 1),
      can_insert => can_insert,
      can_insert_rd => can_insert_rd,
      clk156 => clk156,
      empty => empty,
      empty_allow0 => empty_allow0,
      fifo_rd_data(71 downto 0) => fifo_rd_data(71 downto 0),
      \out\(0) => \out\(0),
      p_0_in_0 => p_0_in_0,
      p_2_in => p_2_in_0,
      p_2_in0_in => p_2_in0_in,
      rxusrclk2 => rxusrclk2,
      wr_data(71 downto 64) => fifo_ctrl_out(7 downto 0),
      wr_data(63 downto 0) => fifo_data_out(63 downto 0)
    );
can_insert_fdr1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => VCC_1,
      D => can_insert,
      Q => can_insert_wra,
      R => O2(0)
    );
can_insert_fdr2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => VCC_1,
      D => can_insert_wra,
      Q => can_insert_wra2,
      R => O2(0)
    );
can_insert_fdr3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => VCC_1,
      D => can_insert_wra_comb,
      Q => can_insert_rd_tmp,
      R => \out\(0)
    );
can_insert_fdr3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => can_insert_wra,
      I1 => can_insert_wra2,
      O => can_insert_wra_comb
    );
can_insert_fdr4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => VCC_1,
      D => can_insert_rd_tmp,
      Q => can_insert_rd_tmp2,
      R => \out\(0)
    );
can_insert_fdr5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => VCC_1,
      D => can_insert_rd_tmp2,
      Q => can_insert_rd_tmp3,
      R => \out\(0)
    );
can_insert_fdr6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => VCC_1,
      D => can_insert_rd_tmp3,
      Q => can_insert_rd,
      R => \out\(0)
    );
idle_delete_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_delete
    port map (
      D(63 downto 0) => D(63 downto 0),
      E(0) => ram_wr_en,
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => I23,
      I24 => I24,
      I25 => I25,
      I26 => n_72_asynch_fifo_i,
      I27 => n_76_asynch_fifo_i,
      I28(7 downto 0) => I27(7 downto 0),
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => n_1_idle_delete_i,
      O2(0) => O2(0),
      p_0_in_0 => p_0_in_0,
      rxusrclk2 => rxusrclk2,
      wr_data(71 downto 64) => fifo_ctrl_out(7 downto 0),
      wr_data(63 downto 0) => fifo_data_out(63 downto 0)
    );
idle_insert_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_insert
    port map (
      D(5) => p_2_in(48),
      D(4) => p_2_in(40),
      D(3) => n_79_asynch_fifo_i,
      D(2) => n_80_asynch_fifo_i,
      D(1) => n_81_asynch_fifo_i,
      D(0) => p_2_in(32),
      I1 => n_93_asynch_fifo_i,
      I10 => n_101_asynch_fifo_i,
      I11 => n_85_asynch_fifo_i,
      I12 => n_100_asynch_fifo_i,
      I13 => n_99_asynch_fifo_i,
      I14 => n_98_asynch_fifo_i,
      I15 => n_97_asynch_fifo_i,
      I16 => n_96_asynch_fifo_i,
      I17 => n_95_asynch_fifo_i,
      I18 => n_94_asynch_fifo_i,
      I19 => n_105_asynch_fifo_i,
      I2 => n_83_asynch_fifo_i,
      I20 => n_104_asynch_fifo_i,
      I21 => n_84_asynch_fifo_i,
      I22 => n_107_asynch_fifo_i,
      I23 => n_102_asynch_fifo_i,
      I24 => n_103_asynch_fifo_i,
      I25 => n_106_asynch_fifo_i,
      I26 => I26,
      I3 => n_92_asynch_fifo_i,
      I4 => n_91_asynch_fifo_i,
      I5 => n_90_asynch_fifo_i,
      I6 => n_89_asynch_fifo_i,
      I7 => n_88_asynch_fifo_i,
      I8 => n_87_asynch_fifo_i,
      I9 => n_86_asynch_fifo_i,
      O1 => n_2_idle_insert_i,
      O2 => \^o1\,
      O3 => n_6_idle_insert_i,
      O4 => n_8_idle_insert_i,
      O5 => n_9_idle_insert_i,
      O6 => n_10_idle_insert_i,
      Q(1 downto 0) => state(2 downto 1),
      can_insert_rd => can_insert_rd,
      clk156 => clk156,
      empty => empty,
      empty_allow0 => empty_allow0,
      fifo_rd_data(71 downto 0) => fifo_rd_data(71 downto 0),
      \out\(0) => \out\(0),
      p_2_in => p_2_in_0,
      p_2_in0_in => p_2_in0_in,
      xgmii_rxc_ebuff(7 downto 0) => xgmii_rxc_ebuff(7 downto 0),
      xgmii_rxd_ebuff(63 downto 0) => xgmii_rxd_ebuff(63 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_registers is
  port (
    O1 : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 43 downto 0 );
    O2 : out STD_LOGIC;
    clear_test_pattern_err_count : out STD_LOGIC;
    O3 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk156 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_resetdone : in STD_LOGIC;
    pma_pmd_reset_clear_core_intr : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    signal_detect_sync : in STD_LOGIC;
    pma_pmd_status_tx_fault_core_int : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_registers;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_registers is
begin
common_reg_block: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_common_ieee_registers
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4(0) => I4(0),
      I5(5 downto 0) => I5(5 downto 0),
      I6(15 downto 0) => I6(15 downto 0),
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4(0) => O4(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      clear_test_pattern_err_count => clear_test_pattern_err_count,
      clk156 => clk156,
      configuration_vector(7 downto 0) => configuration_vector(7 downto 0),
      \out\(0) => \out\(0),
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      pma_pmd_reset_clear_core_intr => pma_pmd_reset_clear_core_intr,
      pma_pmd_status_tx_fault_core_int => pma_pmd_status_tx_fault_core_int,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      signal_detect_sync => signal_detect_sync,
      status_vector(43 downto 0) => status_vector(43 downto 0),
      tx_resetdone => tx_resetdone
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_top is
  port (
    O1 : out STD_LOGIC;
    ber_count_inc : out STD_LOGIC;
    signal_ok_reg : out STD_LOGIC;
    signal_detect : out STD_LOGIC;
    mcp1_test_sh : out STD_LOGIC;
    O2 : out STD_LOGIC;
    b_lock : out STD_LOGIC;
    gt_slip_int : out STD_LOGIC;
    hiber : out STD_LOGIC;
    O3 : out STD_LOGIC;
    err_block_count_inc : out STD_LOGIC;
    O4 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    tx_66_fifo : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_rx_link_up_core_int : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    clk156 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    pcs_rxreset : in STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    cable_unpull_enable : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 65 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 134 downto 0 );
    rx_test_mode_int : in STD_LOGIC;
    I10 : in STD_LOGIC;
    rx_test_data_patt_sel_int : in STD_LOGIC;
    rx_test_patt_sel_int : in STD_LOGIC;
    I11 : in STD_LOGIC;
    tx_xgmii_ctrl : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_xgmii_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_top;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_top is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal reset_local : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of reset_local : signal is true;
  signal rxreset_local : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_local : signal is true;
  attribute DONT_TOUCH of reset_local_reg : label is true;
  attribute keep : string;
  attribute keep of reset_local_reg : label is "yes";
  attribute DONT_TOUCH of rxreset_local_reg : label is true;
  attribute keep of rxreset_local_reg : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
reset_local_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => status_vector(0),
      Q => reset_local,
      R => \<const0>\
    );
rx_pcs_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs
    port map (
      I1 => I1,
      I10(65 downto 0) => I9(65 downto 0),
      I11 => I10,
      I12 => I11,
      I2 => rxreset_local,
      I3 => I2,
      I4 => I3,
      I5 => I4,
      I6 => I5,
      I7 => I6,
      I8 => I7,
      I9 => I8,
      O1 => O1,
      O10 => O7,
      O11 => O8,
      O12 => O9,
      O13 => O10,
      O14 => O11,
      O15 => O12,
      O16 => O13,
      O17 => O14,
      O18 => O15,
      O19 => O16,
      O2 => signal_ok_reg,
      O20 => O17,
      O21 => O18,
      O22(2 downto 0) => O19(2 downto 0),
      O23 => O20,
      O24(0) => O21(0),
      O25 => O22,
      O26 => O23,
      O27 => O24,
      O28 => O25,
      O29 => O26,
      O3 => mcp1_test_sh,
      O30 => O27,
      O31(7 downto 0) => O28(7 downto 0),
      O32 => O29,
      O33 => O30,
      O34 => O31,
      O35 => O32,
      O36 => O33,
      O37 => O34,
      O38 => O35,
      O39 => O36,
      O4 => O2,
      O40 => O37,
      O41 => O38,
      O42 => O39,
      O43 => O40,
      O5 => b_lock,
      O6 => O3,
      O7 => O4,
      O8 => O5,
      O9 => O6,
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => SR(0),
      ber_count_inc => ber_count_inc,
      cable_unpull_enable => cable_unpull_enable,
      configuration_vector(15 downto 0) => configuration_vector(134 downto 119),
      err_block_count_inc => err_block_count_inc,
      gt_slip_int => gt_slip_int,
      hiber => hiber,
      pcs_rx_link_up_core_int => pcs_rx_link_up_core_int,
      rx_test_data_patt_sel_int => rx_test_data_patt_sel_int,
      rx_test_mode_int => rx_test_mode_int,
      rx_test_patt_sel_int => rx_test_patt_sel_int,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect
    );
rxreset_local_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => pcs_rxreset,
      Q => rxreset_local,
      R => \<const0>\
    );
tx_pcs_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs
    port map (
      I1 => reset_local,
      clk156 => clk156,
      configuration_vector(118 downto 0) => configuration_vector(118 downto 0),
      tx_66_fifo(65 downto 0) => tx_66_fifo(65 downto 0),
      tx_xgmii_ctrl(7 downto 0) => tx_xgmii_ctrl(7 downto 0),
      tx_xgmii_data(63 downto 0) => tx_xgmii_data(63 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_txratefifo is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pma_pmd_status_tx_fault_core_int : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    txusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_66_fifo : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_txratefifo;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_txratefifo is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal n_0_read_enable_i_1 : STD_LOGIC;
  signal \n_0_txsequence_int[0]_i_1\ : STD_LOGIC;
  signal \n_0_txsequence_int[1]_i_1\ : STD_LOGIC;
  signal \n_0_txsequence_int[2]_i_1\ : STD_LOGIC;
  signal \n_0_txsequence_int[3]_i_1\ : STD_LOGIC;
  signal \n_0_txsequence_int[4]_i_1\ : STD_LOGIC;
  signal \n_0_txsequence_int[5]_i_1\ : STD_LOGIC;
  signal \n_0_txsequence_int[6]_i_2\ : STD_LOGIC;
  signal \n_0_txsequence_int[6]_i_3\ : STD_LOGIC;
  signal \n_0_txsequence_int[6]_i_4\ : STD_LOGIC;
  signal \n_0_txsequence_int[6]_i_5\ : STD_LOGIC;
  signal read_enable : STD_LOGIC;
  signal txsequence_int : STD_LOGIC_VECTOR ( 0 to 0 );
  signal txsequence_int0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \txsequence_int[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \txsequence_int[4]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \txsequence_int[6]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \txsequence_int[6]_i_5\ : label is "soft_lutpair212";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
asynch_fifo_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo
    port map (
      D(1 downto 0) => \^d\(1 downto 0),
      I2(0) => I2(0),
      O1 => pma_pmd_status_tx_fault_core_int,
      O2(31 downto 0) => O1(31 downto 0),
      Q(0) => txsequence_int(0),
      clk156 => clk156,
      \out\(0) => \out\(0),
      read_enable => read_enable,
      tx_66_fifo(65 downto 0) => tx_66_fifo(65 downto 0),
      txusrclk2 => txusrclk2
    );
read_enable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005545"
    )
    port map (
      I0 => I2(0),
      I1 => \^d\(7),
      I2 => \^d\(2),
      I3 => \n_0_txsequence_int[6]_i_5\,
      I4 => read_enable,
      O => n_0_read_enable_i_1
    );
read_enable_reg: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_0_read_enable_i_1,
      Q => read_enable,
      R => \<const0>\
    );
\txsequence_int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => txsequence_int(0),
      O => \n_0_txsequence_int[0]_i_1\
    );
\txsequence_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
    port map (
      I0 => \n_0_txsequence_int[6]_i_3\,
      I1 => txsequence_int(0),
      I2 => \^d\(2),
      O => \n_0_txsequence_int[1]_i_1\
    );
\txsequence_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^d\(2),
      I1 => txsequence_int(0),
      I2 => \^d\(3),
      O => \n_0_txsequence_int[2]_i_1\
    );
\txsequence_int[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^d\(3),
      I1 => txsequence_int(0),
      I2 => \^d\(2),
      I3 => \^d\(4),
      O => \n_0_txsequence_int[3]_i_1\
    );
\txsequence_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => txsequence_int(0),
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^d\(4),
      I4 => \^d\(5),
      O => \n_0_txsequence_int[4]_i_1\
    );
\txsequence_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => txsequence_int(0),
      I1 => \^d\(2),
      I2 => \^d\(4),
      I3 => \^d\(3),
      I4 => \^d\(5),
      I5 => \^d\(6),
      O => \n_0_txsequence_int[5]_i_1\
    );
\txsequence_int[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
    port map (
      I0 => \n_0_txsequence_int[6]_i_3\,
      I1 => read_enable,
      I2 => txsequence_int(0),
      I3 => \^d\(2),
      I4 => I2(0),
      O => txsequence_int0
    );
\txsequence_int[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC8C3C8C"
    )
    port map (
      I0 => \n_0_txsequence_int[6]_i_4\,
      I1 => \^d\(7),
      I2 => txsequence_int(0),
      I3 => \^d\(2),
      I4 => \n_0_txsequence_int[6]_i_5\,
      O => \n_0_txsequence_int[6]_i_2\
    );
\txsequence_int[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => \^d\(5),
      I1 => \^d\(6),
      I2 => \^d\(3),
      I3 => \^d\(4),
      I4 => \^d\(7),
      O => \n_0_txsequence_int[6]_i_3\
    );
\txsequence_int[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^d\(4),
      I1 => \^d\(3),
      I2 => \^d\(6),
      I3 => \^d\(5),
      O => \n_0_txsequence_int[6]_i_4\
    );
\txsequence_int[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \^d\(5),
      I1 => \^d\(3),
      I2 => \^d\(4),
      I3 => \^d\(6),
      O => \n_0_txsequence_int[6]_i_5\
    );
\txsequence_int_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => \n_0_txsequence_int[0]_i_1\,
      Q => txsequence_int(0),
      S => txsequence_int0
    );
\txsequence_int_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => \n_0_txsequence_int[1]_i_1\,
      Q => \^d\(2),
      R => txsequence_int0
    );
\txsequence_int_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => \n_0_txsequence_int[2]_i_1\,
      Q => \^d\(3),
      R => txsequence_int0
    );
\txsequence_int_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => \n_0_txsequence_int[3]_i_1\,
      Q => \^d\(4),
      R => txsequence_int0
    );
\txsequence_int_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => \n_0_txsequence_int[4]_i_1\,
      Q => \^d\(5),
      R => txsequence_int0
    );
\txsequence_int_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => \n_0_txsequence_int[5]_i_1\,
      Q => \^d\(6),
      R => txsequence_int0
    );
\txsequence_int_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => \n_0_txsequence_int[6]_i_2\,
      Q => \^d\(7),
      S => txsequence_int0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_top is
  port (
    O1 : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 43 downto 0 );
    p_0_in2_in : out STD_LOGIC;
    clear_test_pattern_err_count : out STD_LOGIC;
    prbs31_rx_enable_core_int : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 9 downto 0 );
    clk156 : in STD_LOGIC;
    dclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    drp_drdy_i : in STD_LOGIC;
    pcs_error_block_count_control_core_int : in STD_LOGIC;
    tx_resetdone : in STD_LOGIC;
    pma_pmd_reset_clear_core_intr : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    signal_detect_sync : in STD_LOGIC;
    pma_pmd_status_tx_fault_core_int : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_gnt : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_test_pattern_error_count0 : in STD_LOGIC
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_top;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_top is
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ipif_addr_dclk0 : STD_LOGIC;
  signal ipif_cs_dclk_reg : STD_LOGIC;
  signal mgmt_drp_cs : STD_LOGIC;
  signal n_0_management_cs_i : STD_LOGIC;
  signal n_10_management_cs_i : STD_LOGIC;
  signal n_11_management_cs_i : STD_LOGIC;
  signal n_12_management_cs_i : STD_LOGIC;
  signal n_13_management_cs_i : STD_LOGIC;
  signal n_14_management_cs_i : STD_LOGIC;
  signal n_15_management_cs_i : STD_LOGIC;
  signal n_19_management_cs_i : STD_LOGIC;
  signal n_1_management_cs_i : STD_LOGIC;
  signal n_20_management_cs_i : STD_LOGIC;
  signal n_21_management_cs_i : STD_LOGIC;
  signal n_22_management_cs_i : STD_LOGIC;
  signal n_23_management_cs_i : STD_LOGIC;
  signal n_24_management_cs_i : STD_LOGIC;
  signal n_2_management_cs_i : STD_LOGIC;
  signal n_3_management_cs_i : STD_LOGIC;
  signal n_47_ieee_registers_i : STD_LOGIC;
  signal n_48_ieee_registers_i : STD_LOGIC;
  signal n_49_ieee_registers_i : STD_LOGIC;
  signal n_4_management_cs_i : STD_LOGIC;
  signal n_5_management_cs_i : STD_LOGIC;
  signal n_6_management_cs_i : STD_LOGIC;
  signal n_7_management_cs_i : STD_LOGIC;
  signal n_8_management_cs_i : STD_LOGIC;
  signal n_9_management_cs_i : STD_LOGIC;
  signal pcs_ber_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pcs_error_block_count : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pcs_test_pattern_error_count : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs_err_count : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  Q(0) <= \^q\(0);
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
drp_ipif_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_drp_ipif
    port map (
      D(5) => n_19_management_cs_i,
      D(4) => n_20_management_cs_i,
      D(3) => n_21_management_cs_i,
      D(2) => n_22_management_cs_i,
      D(1) => n_23_management_cs_i,
      D(0) => n_24_management_cs_i,
      E(0) => ipif_addr_dclk0,
      dclk => dclk,
      drp_daddr_o(5 downto 0) => drp_daddr_o(5 downto 0),
      drp_den_o => drp_den_o,
      drp_drdy_i => drp_drdy_i,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      ipif_cs_dclk_reg => ipif_cs_dclk_reg,
      mgmt_drp_cs => mgmt_drp_cs,
      \out\(0) => \out\(0)
    );
ieee_counters_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_counters
    port map (
      E(0) => E(0),
      I1(0) => n_48_ieee_registers_i,
      I2 => n_47_ieee_registers_i,
      O1(7 downto 0) => pcs_error_block_count(7 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      Q(5) => \^q\(0),
      Q(4 downto 0) => pcs_ber_count(4 downto 0),
      SR(0) => n_49_ieee_registers_i,
      clk156 => clk156,
      \out\(15 downto 0) => pcs_test_pattern_error_count(15 downto 0),
      pcs_error_block_count_control_core_int => pcs_error_block_count_control_core_int,
      pcs_test_pattern_error_count0 => pcs_test_pattern_error_count0
    );
ieee_registers_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_registers
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4(0) => I4(0),
      I5(5) => \^q\(0),
      I5(4 downto 0) => pcs_ber_count(4 downto 0),
      I6(15 downto 0) => prbs_err_count(15 downto 0),
      O1 => O1,
      O2 => p_0_in2_in,
      O3 => n_47_ieee_registers_i,
      O4(0) => n_49_ieee_registers_i,
      Q(7 downto 0) => pcs_error_block_count(7 downto 0),
      SR(0) => n_48_ieee_registers_i,
      clear_test_pattern_err_count => clear_test_pattern_err_count,
      clk156 => clk156,
      configuration_vector(7 downto 2) => configuration_vector(9 downto 4),
      configuration_vector(1 downto 0) => configuration_vector(1 downto 0),
      \out\(0) => \out\(0),
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      pma_pmd_reset_clear_core_intr => pma_pmd_reset_clear_core_intr,
      pma_pmd_status_tx_fault_core_int => pma_pmd_status_tx_fault_core_int,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      signal_detect_sync => signal_detect_sync,
      status_vector(43 downto 0) => status_vector(43 downto 0),
      tx_resetdone => tx_resetdone
    );
management_cs_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_cs
    port map (
      D(15) => n_0_management_cs_i,
      D(14) => n_1_management_cs_i,
      D(13) => n_2_management_cs_i,
      D(12) => n_3_management_cs_i,
      D(11) => n_4_management_cs_i,
      D(10) => n_5_management_cs_i,
      D(9) => n_6_management_cs_i,
      D(8) => n_7_management_cs_i,
      D(7) => n_8_management_cs_i,
      D(6) => n_9_management_cs_i,
      D(5) => n_10_management_cs_i,
      D(4) => n_11_management_cs_i,
      D(3) => n_12_management_cs_i,
      D(2) => n_13_management_cs_i,
      D(1) => n_14_management_cs_i,
      D(0) => n_15_management_cs_i,
      E(0) => ipif_addr_dclk0,
      I1(15 downto 0) => pcs_test_pattern_error_count(15 downto 0),
      O1 => prbs31_rx_enable_core_int,
      O2(5) => n_19_management_cs_i,
      O2(4) => n_20_management_cs_i,
      O2(3) => n_21_management_cs_i,
      O2(2) => n_22_management_cs_i,
      O2(1) => n_23_management_cs_i,
      O2(0) => n_24_management_cs_i,
      clk156 => clk156,
      configuration_vector(1 downto 0) => configuration_vector(3 downto 2),
      drp_drdy_i => drp_drdy_i,
      drp_drpdo_i(15 downto 0) => drp_drpdo_i(15 downto 0),
      ipif_cs_dclk_reg => ipif_cs_dclk_reg,
      mgmt_drp_cs => mgmt_drp_cs,
      \out\(0) => \out\(0)
    );
\prbs_err_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_15_management_cs_i,
      Q => prbs_err_count(0),
      R => \out\(0)
    );
\prbs_err_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_5_management_cs_i,
      Q => prbs_err_count(10),
      R => \out\(0)
    );
\prbs_err_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_4_management_cs_i,
      Q => prbs_err_count(11),
      R => \out\(0)
    );
\prbs_err_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_3_management_cs_i,
      Q => prbs_err_count(12),
      R => \out\(0)
    );
\prbs_err_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_2_management_cs_i,
      Q => prbs_err_count(13),
      R => \out\(0)
    );
\prbs_err_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_1_management_cs_i,
      Q => prbs_err_count(14),
      R => \out\(0)
    );
\prbs_err_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_management_cs_i,
      Q => prbs_err_count(15),
      R => \out\(0)
    );
\prbs_err_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_14_management_cs_i,
      Q => prbs_err_count(1),
      R => \out\(0)
    );
\prbs_err_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_13_management_cs_i,
      Q => prbs_err_count(2),
      R => \out\(0)
    );
\prbs_err_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_12_management_cs_i,
      Q => prbs_err_count(3),
      R => \out\(0)
    );
\prbs_err_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_11_management_cs_i,
      Q => prbs_err_count(4),
      R => \out\(0)
    );
\prbs_err_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_10_management_cs_i,
      Q => prbs_err_count(5),
      R => \out\(0)
    );
\prbs_err_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_9_management_cs_i,
      Q => prbs_err_count(6),
      R => \out\(0)
    );
\prbs_err_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_8_management_cs_i,
      Q => prbs_err_count(7),
      R => \out\(0)
    );
\prbs_err_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_7_management_cs_i,
      Q => prbs_err_count(8),
      R => \out\(0)
    );
\prbs_err_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_6_management_cs_i,
      Q => prbs_err_count(9),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top is
  port (
    tx_disable : out STD_LOGIC;
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    TXPRBSSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 43 downto 0 );
    O4 : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_slip : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 147 downto 0 );
    dclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    cable_unpull_enable : in STD_LOGIC;
    I1 : in STD_LOGIC;
    drp_drdy_i : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_resetdone : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_gnt : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    resetdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal b_lock : STD_LOGIC;
  signal ber_count_inc : STD_LOGIC;
  signal clear_rx_prbs_err_count0 : STD_LOGIC;
  signal clear_test_pattern_err_count : STD_LOGIC;
  signal clear_test_pattern_err_count_reg : STD_LOGIC;
  signal err_block_count_inc : STD_LOGIC;
  signal gt_slip_int : STD_LOGIC;
  signal \gt_slip_reg__0\ : STD_LOGIC;
  signal gt_txc_mux : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hiber : STD_LOGIC;
  signal \ieee_counters_i/pcs_ber_count0\ : STD_LOGIC;
  signal \ieee_counters_i/pcs_test_pattern_error_count0\ : STD_LOGIC;
  signal \ieee_registers_i/common_reg_block/p_0_in2_in\ : STD_LOGIC;
  signal mcp1_gt_slip_int_reg : STD_LOGIC;
  signal mcp1_rx_66_raw : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal n_0_gt_slip_i_1 : STD_LOGIC;
  signal n_0_mcp1_b_lock_i_1 : STD_LOGIC;
  signal n_0_mcp1_b_lock_i_2 : STD_LOGIC;
  signal n_0_mcp1_hiber_i_1 : STD_LOGIC;
  signal n_0_mcp1_ignore_next_mismatch_i_1 : STD_LOGIC;
  signal n_0_mcp1_slip_done_i_1 : STD_LOGIC;
  signal n_0_mcp1_slip_i_1 : STD_LOGIC;
  signal n_0_mcp1_test_sh_i_1 : STD_LOGIC;
  signal n_0_pcs_top_i : STD_LOGIC;
  signal n_10_txratefifo_i : STD_LOGIC;
  signal n_11_pcs_top_i : STD_LOGIC;
  signal n_11_txratefifo_i : STD_LOGIC;
  signal n_12_txratefifo_i : STD_LOGIC;
  signal n_13_txratefifo_i : STD_LOGIC;
  signal n_14_txratefifo_i : STD_LOGIC;
  signal n_153_pcs_top_i : STD_LOGIC;
  signal n_154_pcs_top_i : STD_LOGIC;
  signal n_155_pcs_top_i : STD_LOGIC;
  signal n_156_pcs_top_i : STD_LOGIC;
  signal n_157_pcs_top_i : STD_LOGIC;
  signal n_158_pcs_top_i : STD_LOGIC;
  signal n_159_pcs_top_i : STD_LOGIC;
  signal n_15_txratefifo_i : STD_LOGIC;
  signal n_161_pcs_top_i : STD_LOGIC;
  signal n_162_pcs_top_i : STD_LOGIC;
  signal n_163_pcs_top_i : STD_LOGIC;
  signal n_164_pcs_top_i : STD_LOGIC;
  signal n_165_pcs_top_i : STD_LOGIC;
  signal n_166_pcs_top_i : STD_LOGIC;
  signal n_168_pcs_top_i : STD_LOGIC;
  signal n_16_txratefifo_i : STD_LOGIC;
  signal n_177_pcs_top_i : STD_LOGIC;
  signal n_178_pcs_top_i : STD_LOGIC;
  signal n_179_pcs_top_i : STD_LOGIC;
  signal n_17_txratefifo_i : STD_LOGIC;
  signal n_180_pcs_top_i : STD_LOGIC;
  signal n_181_pcs_top_i : STD_LOGIC;
  signal n_182_pcs_top_i : STD_LOGIC;
  signal n_183_pcs_top_i : STD_LOGIC;
  signal n_184_pcs_top_i : STD_LOGIC;
  signal n_185_pcs_top_i : STD_LOGIC;
  signal n_186_pcs_top_i : STD_LOGIC;
  signal n_187_pcs_top_i : STD_LOGIC;
  signal n_188_pcs_top_i : STD_LOGIC;
  signal n_18_txratefifo_i : STD_LOGIC;
  signal n_19_txratefifo_i : STD_LOGIC;
  signal n_20_txratefifo_i : STD_LOGIC;
  signal n_21_txratefifo_i : STD_LOGIC;
  signal n_22_txratefifo_i : STD_LOGIC;
  signal n_23_txratefifo_i : STD_LOGIC;
  signal n_24_txratefifo_i : STD_LOGIC;
  signal n_25_txratefifo_i : STD_LOGIC;
  signal n_26_txratefifo_i : STD_LOGIC;
  signal n_27_txratefifo_i : STD_LOGIC;
  signal n_28_txratefifo_i : STD_LOGIC;
  signal n_29_txratefifo_i : STD_LOGIC;
  signal n_2_rxusrclk2_clk156_resyncs_i : STD_LOGIC;
  signal n_30_txratefifo_i : STD_LOGIC;
  signal n_31_txratefifo_i : STD_LOGIC;
  signal n_32_txratefifo_i : STD_LOGIC;
  signal n_33_txratefifo_i : STD_LOGIC;
  signal n_34_txratefifo_i : STD_LOGIC;
  signal n_35_txratefifo_i : STD_LOGIC;
  signal n_36_txratefifo_i : STD_LOGIC;
  signal n_37_txratefifo_i : STD_LOGIC;
  signal n_38_txratefifo_i : STD_LOGIC;
  signal n_39_txratefifo_i : STD_LOGIC;
  signal n_3_rxusrclk2_clk156_resyncs_i : STD_LOGIC;
  signal n_40_txratefifo_i : STD_LOGIC;
  signal n_4_clk156_rxusrclk2_resyncs_i : STD_LOGIC;
  signal n_4_rxusrclk2_clk156_resyncs_i : STD_LOGIC;
  signal n_50_management_inst : STD_LOGIC;
  signal n_58_management_inst : STD_LOGIC;
  signal n_59_management_inst : STD_LOGIC;
  signal n_5_pcs_top_i : STD_LOGIC;
  signal n_60_management_inst : STD_LOGIC;
  signal n_6_clk156_rxusrclk2_resyncs_i : STD_LOGIC;
  signal n_76_pcs_top_i : STD_LOGIC;
  signal n_77_pcs_top_i : STD_LOGIC;
  signal n_78_pcs_top_i : STD_LOGIC;
  signal n_79_pcs_top_i : STD_LOGIC;
  signal n_7_clk156_rxusrclk2_resyncs_i : STD_LOGIC;
  signal n_80_pcs_top_i : STD_LOGIC;
  signal n_81_pcs_top_i : STD_LOGIC;
  signal n_82_pcs_top_i : STD_LOGIC;
  signal n_83_pcs_top_i : STD_LOGIC;
  signal n_84_pcs_top_i : STD_LOGIC;
  signal n_85_pcs_top_i : STD_LOGIC;
  signal n_86_pcs_top_i : STD_LOGIC;
  signal n_9_pcs_top_i : STD_LOGIC;
  signal n_9_txratefifo_i : STD_LOGIC;
  signal pcs_ber_count : STD_LOGIC_VECTOR ( 5 to 5 );
  signal pcs_error_block_count_control_core_int : STD_LOGIC;
  signal pcs_loopback_txclk322 : STD_LOGIC;
  signal pcs_reset_core_reg : STD_LOGIC;
  signal pcs_rx_link_up_core_reg : STD_LOGIC;
  signal pcs_rx_link_up_core_sync_int : STD_LOGIC;
  signal pcs_rxreset : STD_LOGIC;
  signal pcs_rxreset_int : STD_LOGIC;
  signal pma_pmd_reset_clear_core_intr : STD_LOGIC;
  signal pma_pmd_status_tx_fault_core_int : STD_LOGIC;
  signal prbs31_rx_enable_core_int : STD_LOGIC;
  signal prbs31_rx_enable_core_reg : STD_LOGIC;
  signal prbs31_tx_enable_core_int : STD_LOGIC;
  signal prbs31_tx_enable_core_reg : STD_LOGIC;
  signal rx_34_gt : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal rx_66_raw_int : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \rx_pcs_i/rx_block_lock_fsm_i/mcp1_state0\ : STD_LOGIC;
  signal \rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh\ : STD_LOGIC;
  signal \rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \rx_pcs_i/signal_ok_reg\ : STD_LOGIC;
  signal rx_test_data_patt_sel_int : STD_LOGIC;
  signal rx_test_mode_int : STD_LOGIC;
  signal rx_test_mode_int_reg : STD_LOGIC;
  signal rx_test_patt_sel_int : STD_LOGIC;
  signal rx_xgmii_ctrl_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_xgmii_data_int : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rxdatavalid : STD_LOGIC;
  signal rxheadervalid : STD_LOGIC;
  signal rxusrclk2_en156 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rxusrclk2_en156 : signal is "true";
  signal signal_detect_comb : STD_LOGIC;
  signal signal_detect_sync : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal tx_66_scr_int : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal xgmii_rxc_ebuff : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xgmii_rxd_ebuff : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal xgmii_txc_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xgmii_txc_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xgmii_txd_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal xgmii_txd_reg2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of mcp1_gt_slip_int_reg_reg : label is "no";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[0]\ : label is true;
  attribute keep : string;
  attribute keep of \xgmii_txc_reg2_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[1]\ : label is true;
  attribute keep of \xgmii_txc_reg2_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[2]\ : label is true;
  attribute keep of \xgmii_txc_reg2_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[3]\ : label is true;
  attribute keep of \xgmii_txc_reg2_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[4]\ : label is true;
  attribute keep of \xgmii_txc_reg2_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[5]\ : label is true;
  attribute keep of \xgmii_txc_reg2_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[6]\ : label is true;
  attribute keep of \xgmii_txc_reg2_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[7]\ : label is true;
  attribute keep of \xgmii_txc_reg2_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[0]\ : label is true;
  attribute keep of \xgmii_txc_reg_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[1]\ : label is true;
  attribute keep of \xgmii_txc_reg_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[2]\ : label is true;
  attribute keep of \xgmii_txc_reg_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[3]\ : label is true;
  attribute keep of \xgmii_txc_reg_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[4]\ : label is true;
  attribute keep of \xgmii_txc_reg_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[5]\ : label is true;
  attribute keep of \xgmii_txc_reg_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[6]\ : label is true;
  attribute keep of \xgmii_txc_reg_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[7]\ : label is true;
  attribute keep of \xgmii_txc_reg_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[0]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[10]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[11]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[12]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[13]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[14]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[15]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[16]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[16]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[17]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[17]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[18]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[18]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[19]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[19]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[1]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[20]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[20]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[21]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[21]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[22]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[22]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[23]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[23]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[24]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[24]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[25]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[25]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[26]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[26]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[27]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[27]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[28]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[28]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[29]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[29]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[2]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[30]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[30]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[31]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[31]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[32]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[32]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[33]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[33]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[34]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[34]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[35]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[35]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[36]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[36]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[37]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[37]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[38]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[38]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[39]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[39]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[3]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[40]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[40]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[41]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[41]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[42]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[42]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[43]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[43]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[44]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[44]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[45]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[45]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[46]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[46]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[47]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[47]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[48]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[48]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[49]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[49]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[4]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[50]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[50]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[51]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[51]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[52]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[52]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[53]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[53]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[54]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[54]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[55]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[55]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[56]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[56]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[57]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[57]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[58]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[58]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[59]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[59]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[5]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[60]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[60]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[61]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[61]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[62]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[62]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[63]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[63]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[6]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[7]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[8]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[9]\ : label is true;
  attribute keep of \xgmii_txd_reg2_reg[9]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[0]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[10]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[11]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[12]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[13]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[14]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[15]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[16]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[16]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[17]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[17]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[18]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[18]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[19]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[19]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[1]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[20]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[20]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[21]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[21]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[22]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[22]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[23]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[23]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[24]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[24]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[25]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[25]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[26]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[26]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[27]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[27]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[28]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[28]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[29]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[29]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[2]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[30]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[30]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[31]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[31]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[32]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[32]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[33]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[33]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[34]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[34]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[35]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[35]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[36]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[36]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[37]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[37]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[38]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[38]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[39]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[39]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[3]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[40]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[40]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[41]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[41]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[42]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[42]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[43]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[43]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[44]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[44]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[45]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[45]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[46]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[46]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[47]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[47]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[48]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[48]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[49]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[49]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[4]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[50]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[50]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[51]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[51]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[52]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[52]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[53]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[53]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[54]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[54]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[55]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[55]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[56]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[56]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[57]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[57]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[58]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[58]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[59]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[59]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[5]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[60]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[60]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[61]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[61]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[62]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[62]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[63]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[63]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[6]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[7]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[8]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[9]\ : label is true;
  attribute keep of \xgmii_txd_reg_reg[9]\ : label is "yes";
begin
  status_vector(43 downto 0) <= \^status_vector\(43 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
clear_rx_prbs_err_count_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => clear_rx_prbs_err_count0,
      Q => clear_rx_prbs_err_count,
      R => \<const0>\
    );
clear_test_pattern_err_count_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => clear_test_pattern_err_count,
      Q => clear_test_pattern_err_count_reg,
      R => \<const0>\
    );
clk156_rxusrclk2_resets_resyncs_i: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized1\
    port map (
      O2(0) => O2(0),
      pcs_reset_core_reg => pcs_reset_core_reg,
      pcs_rxreset => pcs_rxreset,
      pcs_rxreset_int => pcs_rxreset_int,
      rxusrclk2 => rxusrclk2
    );
clk156_rxusrclk2_resyncs_i: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized0\
    port map (
      I1 => rxusrclk2_en156,
      I2(0) => O2(0),
      O1 => O1,
      O2 => n_4_clk156_rxusrclk2_resyncs_i,
      O3 => n_6_clk156_rxusrclk2_resyncs_i,
      O4 => n_7_clk156_rxusrclk2_resyncs_i,
      b_lock => b_lock,
      clear_rx_prbs_err_count0 => clear_rx_prbs_err_count0,
      clear_test_pattern_err_count_reg => clear_test_pattern_err_count_reg,
      configuration_vector(2 downto 0) => configuration_vector(122 downto 120),
      err_block_count_inc => err_block_count_inc,
      pcs_rxreset_int => pcs_rxreset_int,
      prbs31_rx_enable_core_reg => prbs31_rx_enable_core_reg,
      rx_test_data_patt_sel_int => rx_test_data_patt_sel_int,
      rx_test_mode_int => rx_test_mode_int,
      rx_test_mode_int_reg => rx_test_mode_int_reg,
      rx_test_patt_sel_int => rx_test_patt_sel_int,
      rxusrclk2 => rxusrclk2
    );
clk156_txusrclk2_resyncs_i: entity work.\ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized2\
    port map (
      SR(0) => pcs_loopback_txclk322,
      TXPRBSSEL(0) => TXPRBSSEL(0),
      configuration_vector(0) => configuration_vector(2),
      prbs31_tx_enable_core_reg => prbs31_tx_enable_core_reg,
      txusrclk2 => txusrclk2
    );
gt_slip_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mcp1_gt_slip_int_reg,
      I1 => \gt_slip_reg__0\,
      O => n_0_gt_slip_i_1
    );
gt_slip_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_0_gt_slip_i_1,
      Q => gt_slip,
      R => \<const0>\
    );
gt_slip_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => mcp1_gt_slip_int_reg,
      Q => \gt_slip_reg__0\,
      R => \<const0>\
    );
\gt_txc_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => gt_txc_mux(0),
      Q => gt_txc(0),
      R => pcs_loopback_txclk322
    );
\gt_txc_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => gt_txc_mux(1),
      Q => gt_txc(1),
      S => pcs_loopback_txclk322
    );
\gt_txc_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => gt_txc_mux(2),
      Q => gt_txc(2),
      R => \<const0>\
    );
\gt_txc_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => gt_txc_mux(3),
      Q => gt_txc(3),
      R => \<const0>\
    );
\gt_txc_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => gt_txc_mux(4),
      Q => gt_txc(4),
      R => \<const0>\
    );
\gt_txc_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => gt_txc_mux(5),
      Q => gt_txc(5),
      R => \<const0>\
    );
\gt_txc_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => gt_txc_mux(6),
      Q => gt_txc(6),
      R => \<const0>\
    );
\gt_txc_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => gt_txc_mux(7),
      Q => gt_txc(7),
      R => \<const0>\
    );
\gt_txd_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_40_txratefifo_i,
      Q => gt_txd(0),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_30_txratefifo_i,
      Q => gt_txd(10),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_29_txratefifo_i,
      Q => gt_txd(11),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_28_txratefifo_i,
      Q => gt_txd(12),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_27_txratefifo_i,
      Q => gt_txd(13),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_26_txratefifo_i,
      Q => gt_txd(14),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_25_txratefifo_i,
      Q => gt_txd(15),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[16]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_24_txratefifo_i,
      Q => gt_txd(16),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[17]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_23_txratefifo_i,
      Q => gt_txd(17),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[18]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_22_txratefifo_i,
      Q => gt_txd(18),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[19]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_21_txratefifo_i,
      Q => gt_txd(19),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_39_txratefifo_i,
      Q => gt_txd(1),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[20]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_20_txratefifo_i,
      Q => gt_txd(20),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[21]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_19_txratefifo_i,
      Q => gt_txd(21),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[22]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_18_txratefifo_i,
      Q => gt_txd(22),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[23]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_17_txratefifo_i,
      Q => gt_txd(23),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_16_txratefifo_i,
      Q => gt_txd(24),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_15_txratefifo_i,
      Q => gt_txd(25),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_14_txratefifo_i,
      Q => gt_txd(26),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_13_txratefifo_i,
      Q => gt_txd(27),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_12_txratefifo_i,
      Q => gt_txd(28),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_11_txratefifo_i,
      Q => gt_txd(29),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_38_txratefifo_i,
      Q => gt_txd(2),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_10_txratefifo_i,
      Q => gt_txd(30),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_9_txratefifo_i,
      Q => gt_txd(31),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_37_txratefifo_i,
      Q => gt_txd(3),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_36_txratefifo_i,
      Q => gt_txd(4),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_35_txratefifo_i,
      Q => gt_txd(5),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_34_txratefifo_i,
      Q => gt_txd(6),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_33_txratefifo_i,
      Q => gt_txd(7),
      S => pcs_loopback_txclk322
    );
\gt_txd_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_32_txratefifo_i,
      Q => gt_txd(8),
      R => pcs_loopback_txclk322
    );
\gt_txd_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => txusrclk2,
      CE => \<const1>\,
      D => n_31_txratefifo_i,
      Q => gt_txd(9),
      R => pcs_loopback_txclk322
    );
management_inst: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_top
    port map (
      E(0) => \ieee_counters_i/pcs_ber_count0\,
      I1 => n_4_rxusrclk2_clk156_resyncs_i,
      I2 => n_3_rxusrclk2_clk156_resyncs_i,
      I3 => n_2_rxusrclk2_clk156_resyncs_i,
      I4(0) => I3(0),
      O1 => O3,
      O2 => n_50_management_inst,
      O3 => n_58_management_inst,
      O4 => n_59_management_inst,
      O5 => n_60_management_inst,
      Q(0) => pcs_ber_count(5),
      clear_test_pattern_err_count => clear_test_pattern_err_count,
      clk156 => clk156,
      configuration_vector(9 downto 4) => configuration_vector(147 downto 142),
      configuration_vector(3) => configuration_vector(125),
      configuration_vector(2) => configuration_vector(122),
      configuration_vector(1) => configuration_vector(3),
      configuration_vector(0) => configuration_vector(0),
      dclk => dclk,
      drp_daddr_o(5 downto 0) => drp_daddr_o(5 downto 0),
      drp_den_o => drp_den_o,
      drp_drdy_i => drp_drdy_i,
      drp_drpdo_i(15 downto 0) => drp_drpdo_i(15 downto 0),
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      \out\(0) => \out\(0),
      p_0_in2_in => \ieee_registers_i/common_reg_block/p_0_in2_in\,
      pcs_error_block_count_control_core_int => pcs_error_block_count_control_core_int,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      pcs_test_pattern_error_count0 => \ieee_counters_i/pcs_test_pattern_error_count0\,
      pma_pmd_reset_clear_core_intr => pma_pmd_reset_clear_core_intr,
      pma_pmd_status_tx_fault_core_int => pma_pmd_status_tx_fault_core_int,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      prbs31_rx_enable_core_int => prbs31_rx_enable_core_int,
      signal_detect_sync => signal_detect_sync,
      status_vector(43 downto 0) => \^status_vector\(43 downto 0),
      tx_resetdone => tx_resetdone
    );
mcp1_b_lock_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => n_0_mcp1_b_lock_i_2,
      I1 => \rx_pcs_i/signal_ok_reg\,
      I2 => n_0_pcs_top_i,
      O => n_0_mcp1_b_lock_i_1
    );
mcp1_b_lock_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F7FF5F0000080A"
    )
    port map (
      I0 => rxusrclk2_en156,
      I1 => n_155_pcs_top_i,
      I2 => n_166_pcs_top_i,
      I3 => n_154_pcs_top_i,
      I4 => n_153_pcs_top_i,
      I5 => b_lock,
      O => n_0_mcp1_b_lock_i_2
    );
mcp1_gt_slip_int_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => gt_slip_int,
      Q => mcp1_gt_slip_int_reg,
      R => \<const0>\
    );
mcp1_hiber_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5775575700200000"
    )
    port map (
      I0 => rxusrclk2_en156,
      I1 => n_156_pcs_top_i,
      I2 => n_157_pcs_top_i,
      I3 => n_158_pcs_top_i,
      I4 => n_165_pcs_top_i,
      I5 => hiber,
      O => n_0_mcp1_hiber_i_1
    );
mcp1_ignore_next_mismatch_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77770020"
    )
    port map (
      I0 => rxusrclk2_en156,
      I1 => n_159_pcs_top_i,
      I2 => n_162_pcs_top_i,
      I3 => \rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg\(4),
      I4 => n_9_pcs_top_i,
      O => n_0_mcp1_ignore_next_mismatch_i_1
    );
\mcp1_rx_66_raw_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(0),
      Q => mcp1_rx_66_raw(0),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(10),
      Q => mcp1_rx_66_raw(10),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(11),
      Q => mcp1_rx_66_raw(11),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(12),
      Q => mcp1_rx_66_raw(12),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(13),
      Q => mcp1_rx_66_raw(13),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(14),
      Q => mcp1_rx_66_raw(14),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(15),
      Q => mcp1_rx_66_raw(15),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(16),
      Q => mcp1_rx_66_raw(16),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(17),
      Q => mcp1_rx_66_raw(17),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(18),
      Q => mcp1_rx_66_raw(18),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(19),
      Q => mcp1_rx_66_raw(19),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(1),
      Q => mcp1_rx_66_raw(1),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(20),
      Q => mcp1_rx_66_raw(20),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(21),
      Q => mcp1_rx_66_raw(21),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(22),
      Q => mcp1_rx_66_raw(22),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(23),
      Q => mcp1_rx_66_raw(23),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(24),
      Q => mcp1_rx_66_raw(24),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(25),
      Q => mcp1_rx_66_raw(25),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(26),
      Q => mcp1_rx_66_raw(26),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(27),
      Q => mcp1_rx_66_raw(27),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(28),
      Q => mcp1_rx_66_raw(28),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(29),
      Q => mcp1_rx_66_raw(29),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(2),
      Q => mcp1_rx_66_raw(2),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(30),
      Q => mcp1_rx_66_raw(30),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(31),
      Q => mcp1_rx_66_raw(31),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(32),
      Q => mcp1_rx_66_raw(32),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(33),
      Q => mcp1_rx_66_raw(33),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(34),
      Q => mcp1_rx_66_raw(34),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(35),
      Q => mcp1_rx_66_raw(35),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(36),
      Q => mcp1_rx_66_raw(36),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(37),
      Q => mcp1_rx_66_raw(37),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(38),
      Q => mcp1_rx_66_raw(38),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(39),
      Q => mcp1_rx_66_raw(39),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(3),
      Q => mcp1_rx_66_raw(3),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(40),
      Q => mcp1_rx_66_raw(40),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(41),
      Q => mcp1_rx_66_raw(41),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(42),
      Q => mcp1_rx_66_raw(42),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(43),
      Q => mcp1_rx_66_raw(43),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(44),
      Q => mcp1_rx_66_raw(44),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(45),
      Q => mcp1_rx_66_raw(45),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(46),
      Q => mcp1_rx_66_raw(46),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(47),
      Q => mcp1_rx_66_raw(47),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(48),
      Q => mcp1_rx_66_raw(48),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(49),
      Q => mcp1_rx_66_raw(49),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(4),
      Q => mcp1_rx_66_raw(4),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(50),
      Q => mcp1_rx_66_raw(50),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(51),
      Q => mcp1_rx_66_raw(51),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(52),
      Q => mcp1_rx_66_raw(52),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(53),
      Q => mcp1_rx_66_raw(53),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(54),
      Q => mcp1_rx_66_raw(54),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(55),
      Q => mcp1_rx_66_raw(55),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(56),
      Q => mcp1_rx_66_raw(56),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(57),
      Q => mcp1_rx_66_raw(57),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(58),
      Q => mcp1_rx_66_raw(58),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(59),
      Q => mcp1_rx_66_raw(59),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(5),
      Q => mcp1_rx_66_raw(5),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(60),
      Q => mcp1_rx_66_raw(60),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(61),
      Q => mcp1_rx_66_raw(61),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(62),
      Q => mcp1_rx_66_raw(62),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(63),
      Q => mcp1_rx_66_raw(63),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(64),
      Q => mcp1_rx_66_raw(64),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(65),
      Q => mcp1_rx_66_raw(65),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(6),
      Q => mcp1_rx_66_raw(6),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(7),
      Q => mcp1_rx_66_raw(7),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(8),
      Q => mcp1_rx_66_raw(8),
      R => \<const0>\
    );
\mcp1_rx_66_raw_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_66_raw_int(9),
      Q => mcp1_rx_66_raw(9),
      R => \<const0>\
    );
mcp1_slip_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
    port map (
      I0 => n_5_pcs_top_i,
      I1 => rxusrclk2_en156,
      I2 => n_168_pcs_top_i,
      I3 => n_0_pcs_top_i,
      I4 => \rx_pcs_i/signal_ok_reg\,
      I5 => n_164_pcs_top_i,
      O => n_0_mcp1_slip_done_i_1
    );
mcp1_slip_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
    port map (
      I0 => gt_slip_int,
      I1 => rxusrclk2_en156,
      I2 => n_163_pcs_top_i,
      I3 => n_153_pcs_top_i,
      I4 => n_154_pcs_top_i,
      I5 => \rx_pcs_i/rx_block_lock_fsm_i/mcp1_state0\,
      O => n_0_mcp1_slip_i_1
    );
mcp1_test_sh_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE20000"
    )
    port map (
      I0 => \rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh\,
      I1 => rxusrclk2_en156,
      I2 => n_153_pcs_top_i,
      I3 => n_154_pcs_top_i,
      I4 => \rx_pcs_i/signal_ok_reg\,
      I5 => n_0_pcs_top_i,
      O => n_0_mcp1_test_sh_i_1
    );
norm_err_block_counter_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_1
    port map (
      I1 => rxusrclk2_en156,
      O2(0) => O2(0),
      clk156 => clk156,
      err_block_count_inc => err_block_count_inc,
      pcs_error_block_count_control_core_int => pcs_error_block_count_control_core_int,
      rx_test_mode_int_reg => rx_test_mode_int_reg,
      rxusrclk2 => rxusrclk2
    );
pcs_ber_counter_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_3
    port map (
      E(0) => \ieee_counters_i/pcs_ber_count0\,
      I1 => n_50_management_inst,
      I2 => rxusrclk2_en156,
      O2(0) => O2(0),
      Q(0) => pcs_ber_count(5),
      ber_count_inc => ber_count_inc,
      clk156 => clk156,
      rxusrclk2 => rxusrclk2
    );
pcs_reset_core_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \^status_vector\(6),
      Q => pcs_reset_core_reg,
      R => \<const0>\
    );
pcs_rx_link_up_core_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => n_161_pcs_top_i,
      Q => pcs_rx_link_up_core_reg,
      R => \<const0>\
    );
pcs_top_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_top
    port map (
      I1 => rxusrclk2_en156,
      I10 => n_6_clk156_rxusrclk2_resyncs_i,
      I11 => n_7_clk156_rxusrclk2_resyncs_i,
      I2 => n_0_mcp1_test_sh_i_1,
      I3 => n_0_mcp1_slip_done_i_1,
      I4 => n_0_mcp1_b_lock_i_1,
      I5 => n_0_mcp1_slip_i_1,
      I6 => n_0_mcp1_hiber_i_1,
      I7 => n_0_mcp1_ignore_next_mismatch_i_1,
      I8 => signal_detect,
      I9(65 downto 0) => mcp1_rx_66_raw(65 downto 0),
      O1 => n_0_pcs_top_i,
      O10 => n_81_pcs_top_i,
      O11 => n_82_pcs_top_i,
      O12 => n_83_pcs_top_i,
      O13 => n_84_pcs_top_i,
      O14 => n_85_pcs_top_i,
      O15 => n_86_pcs_top_i,
      O16 => n_153_pcs_top_i,
      O17 => n_154_pcs_top_i,
      O18 => n_155_pcs_top_i,
      O19(2) => n_156_pcs_top_i,
      O19(1) => n_157_pcs_top_i,
      O19(0) => n_158_pcs_top_i,
      O2 => n_5_pcs_top_i,
      O20 => n_159_pcs_top_i,
      O21(0) => \rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg\(4),
      O22 => n_162_pcs_top_i,
      O23 => n_163_pcs_top_i,
      O24 => n_164_pcs_top_i,
      O25 => n_165_pcs_top_i,
      O26 => n_166_pcs_top_i,
      O27 => n_168_pcs_top_i,
      O28(7 downto 0) => rx_xgmii_ctrl_int(7 downto 0),
      O29 => n_177_pcs_top_i,
      O3 => n_9_pcs_top_i,
      O30 => n_178_pcs_top_i,
      O31 => n_179_pcs_top_i,
      O32 => n_180_pcs_top_i,
      O33 => n_181_pcs_top_i,
      O34 => n_182_pcs_top_i,
      O35 => n_183_pcs_top_i,
      O36 => n_184_pcs_top_i,
      O37 => n_185_pcs_top_i,
      O38 => n_186_pcs_top_i,
      O39 => n_187_pcs_top_i,
      O4 => n_11_pcs_top_i,
      O40 => n_188_pcs_top_i,
      O5 => n_76_pcs_top_i,
      O6 => n_77_pcs_top_i,
      O7 => n_78_pcs_top_i,
      O8 => n_79_pcs_top_i,
      O9 => n_80_pcs_top_i,
      Q(63 downto 0) => rx_xgmii_data_int(63 downto 0),
      SR(0) => \rx_pcs_i/rx_block_lock_fsm_i/mcp1_state0\,
      b_lock => b_lock,
      ber_count_inc => ber_count_inc,
      cable_unpull_enable => cable_unpull_enable,
      clk156 => clk156,
      configuration_vector(134 downto 119) => configuration_vector(141 downto 126),
      configuration_vector(118) => configuration_vector(123),
      configuration_vector(117 downto 0) => configuration_vector(121 downto 4),
      err_block_count_inc => err_block_count_inc,
      gt_slip_int => gt_slip_int,
      hiber => hiber,
      mcp1_test_sh => \rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh\,
      pcs_rx_link_up_core_int => n_161_pcs_top_i,
      pcs_rxreset => pcs_rxreset,
      rx_test_data_patt_sel_int => rx_test_data_patt_sel_int,
      rx_test_mode_int => rx_test_mode_int,
      rx_test_patt_sel_int => rx_test_patt_sel_int,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect_comb,
      signal_ok_reg => \rx_pcs_i/signal_ok_reg\,
      status_vector(0) => \^status_vector\(6),
      tx_66_fifo(65 downto 0) => tx_66_scr_int(65 downto 0),
      tx_xgmii_ctrl(7 downto 0) => xgmii_txc_reg(7 downto 0),
      tx_xgmii_data(63 downto 0) => xgmii_txd_reg(63 downto 0)
    );
pma_pmd_reset_clear_core_intr_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => resetdone,
      Q => pma_pmd_reset_clear_core_intr,
      R => \<const0>\
    );
prbs31_rx_enable_core_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => prbs31_rx_enable_core_int,
      Q => prbs31_rx_enable_core_reg,
      R => \<const0>\
    );
prbs31_tx_enable_core_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => configuration_vector(124),
      I1 => configuration_vector(123),
      O => prbs31_tx_enable_core_int
    );
prbs31_tx_enable_core_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => prbs31_tx_enable_core_int,
      Q => prbs31_tx_enable_core_reg,
      R => \<const0>\
    );
\rx_34_gt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => Q(0),
      Q => rx_34_gt(0),
      R => \<const0>\
    );
\rx_34_gt_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(8),
      Q => rx_34_gt(10),
      R => \<const0>\
    );
\rx_34_gt_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(9),
      Q => rx_34_gt(11),
      R => \<const0>\
    );
\rx_34_gt_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(10),
      Q => rx_34_gt(12),
      R => \<const0>\
    );
\rx_34_gt_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(11),
      Q => rx_34_gt(13),
      R => \<const0>\
    );
\rx_34_gt_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(12),
      Q => rx_34_gt(14),
      R => \<const0>\
    );
\rx_34_gt_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(13),
      Q => rx_34_gt(15),
      R => \<const0>\
    );
\rx_34_gt_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(14),
      Q => rx_34_gt(16),
      R => \<const0>\
    );
\rx_34_gt_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(15),
      Q => rx_34_gt(17),
      R => \<const0>\
    );
\rx_34_gt_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(16),
      Q => rx_34_gt(18),
      R => \<const0>\
    );
\rx_34_gt_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(17),
      Q => rx_34_gt(19),
      R => \<const0>\
    );
\rx_34_gt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => Q(1),
      Q => rx_34_gt(1),
      R => \<const0>\
    );
\rx_34_gt_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(18),
      Q => rx_34_gt(20),
      R => \<const0>\
    );
\rx_34_gt_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(19),
      Q => rx_34_gt(21),
      R => \<const0>\
    );
\rx_34_gt_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(20),
      Q => rx_34_gt(22),
      R => \<const0>\
    );
\rx_34_gt_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(21),
      Q => rx_34_gt(23),
      R => \<const0>\
    );
\rx_34_gt_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(22),
      Q => rx_34_gt(24),
      R => \<const0>\
    );
\rx_34_gt_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(23),
      Q => rx_34_gt(25),
      R => \<const0>\
    );
\rx_34_gt_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(24),
      Q => rx_34_gt(26),
      R => \<const0>\
    );
\rx_34_gt_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(25),
      Q => rx_34_gt(27),
      R => \<const0>\
    );
\rx_34_gt_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(26),
      Q => rx_34_gt(28),
      R => \<const0>\
    );
\rx_34_gt_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(27),
      Q => rx_34_gt(29),
      R => \<const0>\
    );
\rx_34_gt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(0),
      Q => rx_34_gt(2),
      R => \<const0>\
    );
\rx_34_gt_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(28),
      Q => rx_34_gt(30),
      R => \<const0>\
    );
\rx_34_gt_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(29),
      Q => rx_34_gt(31),
      R => \<const0>\
    );
\rx_34_gt_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(30),
      Q => rx_34_gt(32),
      R => \<const0>\
    );
\rx_34_gt_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(31),
      Q => rx_34_gt(33),
      R => \<const0>\
    );
\rx_34_gt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(1),
      Q => rx_34_gt(3),
      R => \<const0>\
    );
\rx_34_gt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(2),
      Q => rx_34_gt(4),
      R => \<const0>\
    );
\rx_34_gt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(3),
      Q => rx_34_gt(5),
      R => \<const0>\
    );
\rx_34_gt_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(4),
      Q => rx_34_gt(6),
      R => \<const0>\
    );
\rx_34_gt_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(5),
      Q => rx_34_gt(7),
      R => \<const0>\
    );
\rx_34_gt_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(6),
      Q => rx_34_gt(8),
      R => \<const0>\
    );
\rx_34_gt_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => I4(7),
      Q => rx_34_gt(9),
      R => \<const0>\
    );
rx_elastic_buffer_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_elastic_buffer
    port map (
      D(63 downto 0) => rx_xgmii_data_int(63 downto 0),
      E(0) => E(0),
      I1 => n_181_pcs_top_i,
      I10 => n_187_pcs_top_i,
      I11 => n_185_pcs_top_i,
      I12 => n_86_pcs_top_i,
      I13 => n_85_pcs_top_i,
      I14 => n_84_pcs_top_i,
      I15 => n_83_pcs_top_i,
      I16 => n_82_pcs_top_i,
      I17 => n_81_pcs_top_i,
      I18 => n_183_pcs_top_i,
      I19 => n_182_pcs_top_i,
      I2 => n_179_pcs_top_i,
      I20 => n_180_pcs_top_i,
      I21 => n_178_pcs_top_i,
      I22 => n_188_pcs_top_i,
      I23 => n_186_pcs_top_i,
      I24 => n_184_pcs_top_i,
      I25 => rxusrclk2_en156,
      I26 => I1,
      I27(7 downto 0) => rx_xgmii_ctrl_int(7 downto 0),
      I3 => n_80_pcs_top_i,
      I4 => n_79_pcs_top_i,
      I5 => n_78_pcs_top_i,
      I6 => n_77_pcs_top_i,
      I7 => n_76_pcs_top_i,
      I8 => n_11_pcs_top_i,
      I9 => n_177_pcs_top_i,
      O1 => O4,
      O2(0) => O2(0),
      clk156 => clk156,
      \out\(0) => \out\(0),
      rxusrclk2 => rxusrclk2,
      xgmii_rxc_ebuff(7 downto 0) => xgmii_rxc_ebuff(7 downto 0),
      xgmii_rxd_ebuff(63 downto 0) => xgmii_rxd_ebuff(63 downto 0)
    );
rx_test_mode_int_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => rx_test_mode_int,
      Q => rx_test_mode_int_reg,
      R => \<const0>\
    );
rxdatavalid_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => Q(2),
      Q => rxdatavalid,
      R => \<const0>\
    );
rxheadervalid_reg: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => Q(3),
      Q => rxheadervalid,
      R => \<const0>\
    );
rxratecounter_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxratecounter
    port map (
      D(65 downto 0) => rx_66_raw_int(65 downto 0),
      O1 => rxusrclk2_en156,
      Q(33 downto 0) => rx_34_gt(33 downto 0),
      rxdatavalid => rxdatavalid,
      rxheadervalid => rxheadervalid,
      rxusrclk2 => rxusrclk2
    );
rxusrclk2_clk156_resyncs_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs
    port map (
      O1 => n_2_rxusrclk2_clk156_resyncs_i,
      O2 => n_3_rxusrclk2_clk156_resyncs_i,
      O3 => n_4_rxusrclk2_clk156_resyncs_i,
      b_lock => b_lock,
      clk156 => clk156,
      core_status(0) => core_status(0),
      hiber => hiber,
      \out\(0) => \out\(0),
      p_0_in2_in => \ieee_registers_i/common_reg_block/p_0_in2_in\,
      pcs_rx_link_up_core_reg => pcs_rx_link_up_core_reg,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int
    );
synch_4: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer
    port map (
      configuration_vector(0) => configuration_vector(1),
      tx_disable => tx_disable,
      txusrclk2 => txusrclk2
    );
synch_5: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_2
    port map (
      clk156 => clk156,
      signal_detect_comb => signal_detect_comb,
      signal_detect_sync => signal_detect_sync
    );
test_err_block_counter_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync
    port map (
      I1 => n_59_management_inst,
      I2 => n_58_management_inst,
      I3 => n_60_management_inst,
      I4 => n_4_clk156_rxusrclk2_resyncs_i,
      I5 => rxusrclk2_en156,
      O2(0) => O2(0),
      clk156 => clk156,
      pcs_test_pattern_error_count0 => \ieee_counters_i/pcs_test_pattern_error_count0\,
      rxusrclk2 => rxusrclk2
    );
txratefifo_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_txratefifo
    port map (
      D(7 downto 0) => gt_txc_mux(7 downto 0),
      I2(0) => I2(0),
      O1(31) => n_9_txratefifo_i,
      O1(30) => n_10_txratefifo_i,
      O1(29) => n_11_txratefifo_i,
      O1(28) => n_12_txratefifo_i,
      O1(27) => n_13_txratefifo_i,
      O1(26) => n_14_txratefifo_i,
      O1(25) => n_15_txratefifo_i,
      O1(24) => n_16_txratefifo_i,
      O1(23) => n_17_txratefifo_i,
      O1(22) => n_18_txratefifo_i,
      O1(21) => n_19_txratefifo_i,
      O1(20) => n_20_txratefifo_i,
      O1(19) => n_21_txratefifo_i,
      O1(18) => n_22_txratefifo_i,
      O1(17) => n_23_txratefifo_i,
      O1(16) => n_24_txratefifo_i,
      O1(15) => n_25_txratefifo_i,
      O1(14) => n_26_txratefifo_i,
      O1(13) => n_27_txratefifo_i,
      O1(12) => n_28_txratefifo_i,
      O1(11) => n_29_txratefifo_i,
      O1(10) => n_30_txratefifo_i,
      O1(9) => n_31_txratefifo_i,
      O1(8) => n_32_txratefifo_i,
      O1(7) => n_33_txratefifo_i,
      O1(6) => n_34_txratefifo_i,
      O1(5) => n_35_txratefifo_i,
      O1(4) => n_36_txratefifo_i,
      O1(3) => n_37_txratefifo_i,
      O1(2) => n_38_txratefifo_i,
      O1(1) => n_39_txratefifo_i,
      O1(0) => n_40_txratefifo_i,
      clk156 => clk156,
      \out\(0) => \out\(0),
      pma_pmd_status_tx_fault_core_int => pma_pmd_status_tx_fault_core_int,
      tx_66_fifo(65 downto 0) => tx_66_scr_int(65 downto 0),
      txusrclk2 => txusrclk2
    );
\xgmii_rxc[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txc_reg2(0),
      I1 => xgmii_rxc_ebuff(0),
      I2 => configuration_vector(2),
      O => xgmii_rxc(0)
    );
\xgmii_rxc[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txc_reg2(1),
      I1 => xgmii_rxc_ebuff(1),
      I2 => configuration_vector(2),
      O => xgmii_rxc(1)
    );
\xgmii_rxc[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txc_reg2(2),
      I1 => xgmii_rxc_ebuff(2),
      I2 => configuration_vector(2),
      O => xgmii_rxc(2)
    );
\xgmii_rxc[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txc_reg2(3),
      I1 => xgmii_rxc_ebuff(3),
      I2 => configuration_vector(2),
      O => xgmii_rxc(3)
    );
\xgmii_rxc[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txc_reg2(4),
      I1 => xgmii_rxc_ebuff(4),
      I2 => configuration_vector(2),
      O => xgmii_rxc(4)
    );
\xgmii_rxc[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txc_reg2(5),
      I1 => xgmii_rxc_ebuff(5),
      I2 => configuration_vector(2),
      O => xgmii_rxc(5)
    );
\xgmii_rxc[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txc_reg2(6),
      I1 => xgmii_rxc_ebuff(6),
      I2 => configuration_vector(2),
      O => xgmii_rxc(6)
    );
\xgmii_rxc[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txc_reg2(7),
      I1 => xgmii_rxc_ebuff(7),
      I2 => configuration_vector(2),
      O => xgmii_rxc(7)
    );
\xgmii_rxd[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(0),
      I1 => xgmii_rxd_ebuff(0),
      I2 => configuration_vector(2),
      O => xgmii_rxd(0)
    );
\xgmii_rxd[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(10),
      I1 => xgmii_rxd_ebuff(10),
      I2 => configuration_vector(2),
      O => xgmii_rxd(10)
    );
\xgmii_rxd[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(11),
      I1 => xgmii_rxd_ebuff(11),
      I2 => configuration_vector(2),
      O => xgmii_rxd(11)
    );
\xgmii_rxd[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(12),
      I1 => xgmii_rxd_ebuff(12),
      I2 => configuration_vector(2),
      O => xgmii_rxd(12)
    );
\xgmii_rxd[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(13),
      I1 => xgmii_rxd_ebuff(13),
      I2 => configuration_vector(2),
      O => xgmii_rxd(13)
    );
\xgmii_rxd[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(14),
      I1 => xgmii_rxd_ebuff(14),
      I2 => configuration_vector(2),
      O => xgmii_rxd(14)
    );
\xgmii_rxd[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(15),
      I1 => xgmii_rxd_ebuff(15),
      I2 => configuration_vector(2),
      O => xgmii_rxd(15)
    );
\xgmii_rxd[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(16),
      I1 => xgmii_rxd_ebuff(16),
      I2 => configuration_vector(2),
      O => xgmii_rxd(16)
    );
\xgmii_rxd[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(17),
      I1 => xgmii_rxd_ebuff(17),
      I2 => configuration_vector(2),
      O => xgmii_rxd(17)
    );
\xgmii_rxd[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(18),
      I1 => xgmii_rxd_ebuff(18),
      I2 => configuration_vector(2),
      O => xgmii_rxd(18)
    );
\xgmii_rxd[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(19),
      I1 => xgmii_rxd_ebuff(19),
      I2 => configuration_vector(2),
      O => xgmii_rxd(19)
    );
\xgmii_rxd[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(1),
      I1 => xgmii_rxd_ebuff(1),
      I2 => configuration_vector(2),
      O => xgmii_rxd(1)
    );
\xgmii_rxd[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(20),
      I1 => xgmii_rxd_ebuff(20),
      I2 => configuration_vector(2),
      O => xgmii_rxd(20)
    );
\xgmii_rxd[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(21),
      I1 => xgmii_rxd_ebuff(21),
      I2 => configuration_vector(2),
      O => xgmii_rxd(21)
    );
\xgmii_rxd[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(22),
      I1 => xgmii_rxd_ebuff(22),
      I2 => configuration_vector(2),
      O => xgmii_rxd(22)
    );
\xgmii_rxd[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(23),
      I1 => xgmii_rxd_ebuff(23),
      I2 => configuration_vector(2),
      O => xgmii_rxd(23)
    );
\xgmii_rxd[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(24),
      I1 => xgmii_rxd_ebuff(24),
      I2 => configuration_vector(2),
      O => xgmii_rxd(24)
    );
\xgmii_rxd[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(25),
      I1 => xgmii_rxd_ebuff(25),
      I2 => configuration_vector(2),
      O => xgmii_rxd(25)
    );
\xgmii_rxd[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(26),
      I1 => xgmii_rxd_ebuff(26),
      I2 => configuration_vector(2),
      O => xgmii_rxd(26)
    );
\xgmii_rxd[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(27),
      I1 => xgmii_rxd_ebuff(27),
      I2 => configuration_vector(2),
      O => xgmii_rxd(27)
    );
\xgmii_rxd[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(28),
      I1 => xgmii_rxd_ebuff(28),
      I2 => configuration_vector(2),
      O => xgmii_rxd(28)
    );
\xgmii_rxd[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(29),
      I1 => xgmii_rxd_ebuff(29),
      I2 => configuration_vector(2),
      O => xgmii_rxd(29)
    );
\xgmii_rxd[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(2),
      I1 => xgmii_rxd_ebuff(2),
      I2 => configuration_vector(2),
      O => xgmii_rxd(2)
    );
\xgmii_rxd[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(30),
      I1 => xgmii_rxd_ebuff(30),
      I2 => configuration_vector(2),
      O => xgmii_rxd(30)
    );
\xgmii_rxd[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(31),
      I1 => xgmii_rxd_ebuff(31),
      I2 => configuration_vector(2),
      O => xgmii_rxd(31)
    );
\xgmii_rxd[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(32),
      I1 => xgmii_rxd_ebuff(32),
      I2 => configuration_vector(2),
      O => xgmii_rxd(32)
    );
\xgmii_rxd[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(33),
      I1 => xgmii_rxd_ebuff(33),
      I2 => configuration_vector(2),
      O => xgmii_rxd(33)
    );
\xgmii_rxd[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(34),
      I1 => xgmii_rxd_ebuff(34),
      I2 => configuration_vector(2),
      O => xgmii_rxd(34)
    );
\xgmii_rxd[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(35),
      I1 => xgmii_rxd_ebuff(35),
      I2 => configuration_vector(2),
      O => xgmii_rxd(35)
    );
\xgmii_rxd[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(36),
      I1 => xgmii_rxd_ebuff(36),
      I2 => configuration_vector(2),
      O => xgmii_rxd(36)
    );
\xgmii_rxd[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(37),
      I1 => xgmii_rxd_ebuff(37),
      I2 => configuration_vector(2),
      O => xgmii_rxd(37)
    );
\xgmii_rxd[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(38),
      I1 => xgmii_rxd_ebuff(38),
      I2 => configuration_vector(2),
      O => xgmii_rxd(38)
    );
\xgmii_rxd[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(39),
      I1 => xgmii_rxd_ebuff(39),
      I2 => configuration_vector(2),
      O => xgmii_rxd(39)
    );
\xgmii_rxd[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(3),
      I1 => xgmii_rxd_ebuff(3),
      I2 => configuration_vector(2),
      O => xgmii_rxd(3)
    );
\xgmii_rxd[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(40),
      I1 => xgmii_rxd_ebuff(40),
      I2 => configuration_vector(2),
      O => xgmii_rxd(40)
    );
\xgmii_rxd[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(41),
      I1 => xgmii_rxd_ebuff(41),
      I2 => configuration_vector(2),
      O => xgmii_rxd(41)
    );
\xgmii_rxd[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(42),
      I1 => xgmii_rxd_ebuff(42),
      I2 => configuration_vector(2),
      O => xgmii_rxd(42)
    );
\xgmii_rxd[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(43),
      I1 => xgmii_rxd_ebuff(43),
      I2 => configuration_vector(2),
      O => xgmii_rxd(43)
    );
\xgmii_rxd[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(44),
      I1 => xgmii_rxd_ebuff(44),
      I2 => configuration_vector(2),
      O => xgmii_rxd(44)
    );
\xgmii_rxd[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(45),
      I1 => xgmii_rxd_ebuff(45),
      I2 => configuration_vector(2),
      O => xgmii_rxd(45)
    );
\xgmii_rxd[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(46),
      I1 => xgmii_rxd_ebuff(46),
      I2 => configuration_vector(2),
      O => xgmii_rxd(46)
    );
\xgmii_rxd[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(47),
      I1 => xgmii_rxd_ebuff(47),
      I2 => configuration_vector(2),
      O => xgmii_rxd(47)
    );
\xgmii_rxd[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(48),
      I1 => xgmii_rxd_ebuff(48),
      I2 => configuration_vector(2),
      O => xgmii_rxd(48)
    );
\xgmii_rxd[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(49),
      I1 => xgmii_rxd_ebuff(49),
      I2 => configuration_vector(2),
      O => xgmii_rxd(49)
    );
\xgmii_rxd[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(4),
      I1 => xgmii_rxd_ebuff(4),
      I2 => configuration_vector(2),
      O => xgmii_rxd(4)
    );
\xgmii_rxd[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(50),
      I1 => xgmii_rxd_ebuff(50),
      I2 => configuration_vector(2),
      O => xgmii_rxd(50)
    );
\xgmii_rxd[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(51),
      I1 => xgmii_rxd_ebuff(51),
      I2 => configuration_vector(2),
      O => xgmii_rxd(51)
    );
\xgmii_rxd[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(52),
      I1 => xgmii_rxd_ebuff(52),
      I2 => configuration_vector(2),
      O => xgmii_rxd(52)
    );
\xgmii_rxd[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(53),
      I1 => xgmii_rxd_ebuff(53),
      I2 => configuration_vector(2),
      O => xgmii_rxd(53)
    );
\xgmii_rxd[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(54),
      I1 => xgmii_rxd_ebuff(54),
      I2 => configuration_vector(2),
      O => xgmii_rxd(54)
    );
\xgmii_rxd[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(55),
      I1 => xgmii_rxd_ebuff(55),
      I2 => configuration_vector(2),
      O => xgmii_rxd(55)
    );
\xgmii_rxd[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(56),
      I1 => xgmii_rxd_ebuff(56),
      I2 => configuration_vector(2),
      O => xgmii_rxd(56)
    );
\xgmii_rxd[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(57),
      I1 => xgmii_rxd_ebuff(57),
      I2 => configuration_vector(2),
      O => xgmii_rxd(57)
    );
\xgmii_rxd[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(58),
      I1 => xgmii_rxd_ebuff(58),
      I2 => configuration_vector(2),
      O => xgmii_rxd(58)
    );
\xgmii_rxd[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(59),
      I1 => xgmii_rxd_ebuff(59),
      I2 => configuration_vector(2),
      O => xgmii_rxd(59)
    );
\xgmii_rxd[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(5),
      I1 => xgmii_rxd_ebuff(5),
      I2 => configuration_vector(2),
      O => xgmii_rxd(5)
    );
\xgmii_rxd[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(60),
      I1 => xgmii_rxd_ebuff(60),
      I2 => configuration_vector(2),
      O => xgmii_rxd(60)
    );
\xgmii_rxd[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(61),
      I1 => xgmii_rxd_ebuff(61),
      I2 => configuration_vector(2),
      O => xgmii_rxd(61)
    );
\xgmii_rxd[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(62),
      I1 => xgmii_rxd_ebuff(62),
      I2 => configuration_vector(2),
      O => xgmii_rxd(62)
    );
\xgmii_rxd[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(63),
      I1 => xgmii_rxd_ebuff(63),
      I2 => configuration_vector(2),
      O => xgmii_rxd(63)
    );
\xgmii_rxd[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(6),
      I1 => xgmii_rxd_ebuff(6),
      I2 => configuration_vector(2),
      O => xgmii_rxd(6)
    );
\xgmii_rxd[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(7),
      I1 => xgmii_rxd_ebuff(7),
      I2 => configuration_vector(2),
      O => xgmii_rxd(7)
    );
\xgmii_rxd[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(8),
      I1 => xgmii_rxd_ebuff(8),
      I2 => configuration_vector(2),
      O => xgmii_rxd(8)
    );
\xgmii_rxd[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => xgmii_txd_reg2(9),
      I1 => xgmii_rxd_ebuff(9),
      I2 => configuration_vector(2),
      O => xgmii_rxd(9)
    );
\xgmii_txc_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(0),
      Q => xgmii_txc_reg2(0),
      R => \<const0>\
    );
\xgmii_txc_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(1),
      Q => xgmii_txc_reg2(1),
      R => \<const0>\
    );
\xgmii_txc_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(2),
      Q => xgmii_txc_reg2(2),
      R => \<const0>\
    );
\xgmii_txc_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(3),
      Q => xgmii_txc_reg2(3),
      R => \<const0>\
    );
\xgmii_txc_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(4),
      Q => xgmii_txc_reg2(4),
      R => \<const0>\
    );
\xgmii_txc_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(5),
      Q => xgmii_txc_reg2(5),
      R => \<const0>\
    );
\xgmii_txc_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(6),
      Q => xgmii_txc_reg2(6),
      R => \<const0>\
    );
\xgmii_txc_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(7),
      Q => xgmii_txc_reg2(7),
      R => \<const0>\
    );
\xgmii_txc_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(0),
      Q => xgmii_txc_reg(0),
      R => \<const0>\
    );
\xgmii_txc_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(1),
      Q => xgmii_txc_reg(1),
      R => \<const0>\
    );
\xgmii_txc_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(2),
      Q => xgmii_txc_reg(2),
      R => \<const0>\
    );
\xgmii_txc_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(3),
      Q => xgmii_txc_reg(3),
      R => \<const0>\
    );
\xgmii_txc_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(4),
      Q => xgmii_txc_reg(4),
      R => \<const0>\
    );
\xgmii_txc_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(5),
      Q => xgmii_txc_reg(5),
      R => \<const0>\
    );
\xgmii_txc_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(6),
      Q => xgmii_txc_reg(6),
      R => \<const0>\
    );
\xgmii_txc_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txc(7),
      Q => xgmii_txc_reg(7),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(0),
      Q => xgmii_txd_reg2(0),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(10),
      Q => xgmii_txd_reg2(10),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(11),
      Q => xgmii_txd_reg2(11),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(12),
      Q => xgmii_txd_reg2(12),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(13),
      Q => xgmii_txd_reg2(13),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(14),
      Q => xgmii_txd_reg2(14),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(15),
      Q => xgmii_txd_reg2(15),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(16),
      Q => xgmii_txd_reg2(16),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(17),
      Q => xgmii_txd_reg2(17),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(18),
      Q => xgmii_txd_reg2(18),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(19),
      Q => xgmii_txd_reg2(19),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(1),
      Q => xgmii_txd_reg2(1),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(20),
      Q => xgmii_txd_reg2(20),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(21),
      Q => xgmii_txd_reg2(21),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(22),
      Q => xgmii_txd_reg2(22),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(23),
      Q => xgmii_txd_reg2(23),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(24),
      Q => xgmii_txd_reg2(24),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(25),
      Q => xgmii_txd_reg2(25),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(26),
      Q => xgmii_txd_reg2(26),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(27),
      Q => xgmii_txd_reg2(27),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(28),
      Q => xgmii_txd_reg2(28),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(29),
      Q => xgmii_txd_reg2(29),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(2),
      Q => xgmii_txd_reg2(2),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(30),
      Q => xgmii_txd_reg2(30),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(31),
      Q => xgmii_txd_reg2(31),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(32),
      Q => xgmii_txd_reg2(32),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(33),
      Q => xgmii_txd_reg2(33),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(34),
      Q => xgmii_txd_reg2(34),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(35),
      Q => xgmii_txd_reg2(35),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(36),
      Q => xgmii_txd_reg2(36),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(37),
      Q => xgmii_txd_reg2(37),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(38),
      Q => xgmii_txd_reg2(38),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(39),
      Q => xgmii_txd_reg2(39),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(3),
      Q => xgmii_txd_reg2(3),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(40),
      Q => xgmii_txd_reg2(40),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(41),
      Q => xgmii_txd_reg2(41),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(42),
      Q => xgmii_txd_reg2(42),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(43),
      Q => xgmii_txd_reg2(43),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(44),
      Q => xgmii_txd_reg2(44),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(45),
      Q => xgmii_txd_reg2(45),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(46),
      Q => xgmii_txd_reg2(46),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(47),
      Q => xgmii_txd_reg2(47),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(48),
      Q => xgmii_txd_reg2(48),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(49),
      Q => xgmii_txd_reg2(49),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(4),
      Q => xgmii_txd_reg2(4),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(50),
      Q => xgmii_txd_reg2(50),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(51),
      Q => xgmii_txd_reg2(51),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(52),
      Q => xgmii_txd_reg2(52),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(53),
      Q => xgmii_txd_reg2(53),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(54),
      Q => xgmii_txd_reg2(54),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(55),
      Q => xgmii_txd_reg2(55),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(56),
      Q => xgmii_txd_reg2(56),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(57),
      Q => xgmii_txd_reg2(57),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(58),
      Q => xgmii_txd_reg2(58),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(59),
      Q => xgmii_txd_reg2(59),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(5),
      Q => xgmii_txd_reg2(5),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(60),
      Q => xgmii_txd_reg2(60),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(61),
      Q => xgmii_txd_reg2(61),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(62),
      Q => xgmii_txd_reg2(62),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(63),
      Q => xgmii_txd_reg2(63),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(6),
      Q => xgmii_txd_reg2(6),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(7),
      Q => xgmii_txd_reg2(7),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(8),
      Q => xgmii_txd_reg2(8),
      R => \<const0>\
    );
\xgmii_txd_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(9),
      Q => xgmii_txd_reg2(9),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(0),
      Q => xgmii_txd_reg(0),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(10),
      Q => xgmii_txd_reg(10),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(11),
      Q => xgmii_txd_reg(11),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(12),
      Q => xgmii_txd_reg(12),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(13),
      Q => xgmii_txd_reg(13),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(14),
      Q => xgmii_txd_reg(14),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(15),
      Q => xgmii_txd_reg(15),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(16),
      Q => xgmii_txd_reg(16),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(17),
      Q => xgmii_txd_reg(17),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(18),
      Q => xgmii_txd_reg(18),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(19),
      Q => xgmii_txd_reg(19),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(1),
      Q => xgmii_txd_reg(1),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(20),
      Q => xgmii_txd_reg(20),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(21),
      Q => xgmii_txd_reg(21),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(22),
      Q => xgmii_txd_reg(22),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(23),
      Q => xgmii_txd_reg(23),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(24),
      Q => xgmii_txd_reg(24),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(25),
      Q => xgmii_txd_reg(25),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(26),
      Q => xgmii_txd_reg(26),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(27),
      Q => xgmii_txd_reg(27),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(28),
      Q => xgmii_txd_reg(28),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(29),
      Q => xgmii_txd_reg(29),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(2),
      Q => xgmii_txd_reg(2),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(30),
      Q => xgmii_txd_reg(30),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(31),
      Q => xgmii_txd_reg(31),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(32),
      Q => xgmii_txd_reg(32),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(33),
      Q => xgmii_txd_reg(33),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(34),
      Q => xgmii_txd_reg(34),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(35),
      Q => xgmii_txd_reg(35),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(36),
      Q => xgmii_txd_reg(36),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(37),
      Q => xgmii_txd_reg(37),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(38),
      Q => xgmii_txd_reg(38),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(39),
      Q => xgmii_txd_reg(39),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(3),
      Q => xgmii_txd_reg(3),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(40),
      Q => xgmii_txd_reg(40),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(41),
      Q => xgmii_txd_reg(41),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(42),
      Q => xgmii_txd_reg(42),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(43),
      Q => xgmii_txd_reg(43),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(44),
      Q => xgmii_txd_reg(44),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(45),
      Q => xgmii_txd_reg(45),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(46),
      Q => xgmii_txd_reg(46),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(47),
      Q => xgmii_txd_reg(47),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(48),
      Q => xgmii_txd_reg(48),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(49),
      Q => xgmii_txd_reg(49),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(4),
      Q => xgmii_txd_reg(4),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(50),
      Q => xgmii_txd_reg(50),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(51),
      Q => xgmii_txd_reg(51),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(52),
      Q => xgmii_txd_reg(52),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(53),
      Q => xgmii_txd_reg(53),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(54),
      Q => xgmii_txd_reg(54),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(55),
      Q => xgmii_txd_reg(55),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(56),
      Q => xgmii_txd_reg(56),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(57),
      Q => xgmii_txd_reg(57),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(58),
      Q => xgmii_txd_reg(58),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(59),
      Q => xgmii_txd_reg(59),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(5),
      Q => xgmii_txd_reg(5),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(60),
      Q => xgmii_txd_reg(60),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(61),
      Q => xgmii_txd_reg(61),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(62),
      Q => xgmii_txd_reg(62),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(63),
      Q => xgmii_txd_reg(63),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(6),
      Q => xgmii_txd_reg(6),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(7),
      Q => xgmii_txd_reg(7),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(8),
      Q => xgmii_txd_reg(8),
      R => \<const0>\
    );
\xgmii_txd_reg_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk156,
      CE => \<const1>\,
      D => xgmii_txd(9),
      Q => xgmii_txd_reg(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v7_gth_gen is
  port (
    tx_disable : out STD_LOGIC;
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    TXPRBSSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 43 downto 0 );
    O4 : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_slip : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 147 downto 0 );
    dclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    cable_unpull_enable : in STD_LOGIC;
    I1 : in STD_LOGIC;
    drp_drdy_i : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_resetdone : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_gnt : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    resetdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v7_gth_gen;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v7_gth_gen is
begin
ten_gig_eth_pcs_pma_inst: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top
    port map (
      E(0) => E(0),
      I1 => I1,
      I2(0) => I2(0),
      I3(0) => I3(0),
      I4(31 downto 0) => I4(31 downto 0),
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      O4 => O4,
      Q(3 downto 0) => Q(3 downto 0),
      TXPRBSSEL(0) => TXPRBSSEL(0),
      cable_unpull_enable => cable_unpull_enable,
      clear_rx_prbs_err_count => clear_rx_prbs_err_count,
      clk156 => clk156,
      configuration_vector(147 downto 0) => configuration_vector(147 downto 0),
      core_status(0) => core_status(0),
      dclk => dclk,
      drp_daddr_o(5 downto 0) => drp_daddr_o(5 downto 0),
      drp_den_o => drp_den_o,
      drp_drdy_i => drp_drdy_i,
      drp_drpdo_i(15 downto 0) => drp_drpdo_i(15 downto 0),
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gt_slip => gt_slip,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      \out\(0) => \out\(0),
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      resetdone => resetdone,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect,
      status_vector(43 downto 0) => status_vector(43 downto 0),
      tx_disable => tx_disable,
      tx_resetdone => tx_resetdone,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_wrapper is
  port (
    tx_disable : out STD_LOGIC;
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    TXPRBSSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 43 downto 0 );
    O4 : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_slip : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 147 downto 0 );
    dclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    cable_unpull_enable : in STD_LOGIC;
    I1 : in STD_LOGIC;
    drp_drdy_i : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_resetdone : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_gnt : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    resetdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_wrapper;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_wrapper is
begin
\G_IS_V7GTH.ten_gig_eth_pcs_pma_inst\: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v7_gth_gen
    port map (
      E(0) => E(0),
      I1 => I1,
      I2(0) => I2(0),
      I3(0) => I3(0),
      I4(31 downto 0) => I4(31 downto 0),
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      O4 => O4,
      Q(3 downto 0) => Q(3 downto 0),
      TXPRBSSEL(0) => TXPRBSSEL(0),
      cable_unpull_enable => cable_unpull_enable,
      clear_rx_prbs_err_count => clear_rx_prbs_err_count,
      clk156 => clk156,
      configuration_vector(147 downto 0) => configuration_vector(147 downto 0),
      core_status(0) => core_status(0),
      dclk => dclk,
      drp_daddr_o(5 downto 0) => drp_daddr_o(5 downto 0),
      drp_den_o => drp_den_o,
      drp_drdy_i => drp_drdy_i,
      drp_drpdo_i(15 downto 0) => drp_drpdo_i(15 downto 0),
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gt_slip => gt_slip,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      \out\(0) => \out\(0),
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      resetdone => resetdone,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect,
      status_vector(43 downto 0) => status_vector(43 downto 0),
      tx_disable => tx_disable,
      tx_resetdone => tx_resetdone,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0 is
  port (
    tx_disable : out STD_LOGIC;
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_prbs31_en : out STD_LOGIC;
    TXPRBSSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 43 downto 0 );
    local_fault : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_slip : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk2 : in STD_LOGIC;
    clk156 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 147 downto 0 );
    dclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    cable_unpull_enable : in STD_LOGIC;
    I1 : in STD_LOGIC;
    drp_drdy_i : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_resetdone : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_gnt : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    resetdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0 is
begin
ten_gig_eth_pcs_pma_inst: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_wrapper
    port map (
      E(0) => E(0),
      I1 => I1,
      I2(0) => I2(0),
      I3(0) => I3(0),
      I4(31 downto 0) => I4(31 downto 0),
      O1 => rx_prbs31_en,
      O2(0) => O2(0),
      O3 => O1,
      O4 => local_fault,
      Q(3 downto 0) => Q(3 downto 0),
      TXPRBSSEL(0) => TXPRBSSEL(0),
      cable_unpull_enable => cable_unpull_enable,
      clear_rx_prbs_err_count => clear_rx_prbs_err_count,
      clk156 => clk156,
      configuration_vector(147 downto 0) => configuration_vector(147 downto 0),
      core_status(0) => core_status(0),
      dclk => dclk,
      drp_daddr_o(5 downto 0) => drp_daddr_o(5 downto 0),
      drp_den_o => drp_den_o,
      drp_drdy_i => drp_drdy_i,
      drp_drpdo_i(15 downto 0) => drp_drpdo_i(15 downto 0),
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gt_slip => gt_slip,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      \out\(0) => \out\(0),
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      resetdone => resetdone,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect,
      status_vector(43 downto 0) => status_vector(43 downto 0),
      tx_disable => tx_disable,
      tx_resetdone => tx_resetdone,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_block is
  port (
    clk156 : in STD_LOGIC;
    dclk : in STD_LOGIC;
    txusrclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    txclk322 : out STD_LOGIC;
    areset : in STD_LOGIC;
    areset_clk156 : in STD_LOGIC;
    txuserrdy : in STD_LOGIC;
    gttxreset : in STD_LOGIC;
    gtrxreset : in STD_LOGIC;
    qplllock : in STD_LOGIC;
    qplloutclk : in STD_LOGIC;
    qplloutrefclk : in STD_LOGIC;
    reset_counter_done : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 535 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 447 downto 0 );
    core_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_resetdone : out STD_LOGIC;
    rx_resetdone : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    tx_fault : in STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_dwe_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_o : out STD_LOGIC;
    drp_drpdo_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den_i : in STD_LOGIC;
    drp_dwe_i : in STD_LOGIC;
    drp_daddr_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_i : in STD_LOGIC;
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_disable : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_block : entity is "yes";
end ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_block;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_block is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal cable_pull_reset : STD_LOGIC;
  signal \cable_pull_reset_reg__0\ : STD_LOGIC;
  signal \cable_pull_reset_reg_reg__0\ : STD_LOGIC;
  signal cable_pull_reset_rising : STD_LOGIC;
  signal \cable_pull_reset_rising_reg__0\ : STD_LOGIC;
  signal cable_pull_reset_rising_rxusrclk2 : STD_LOGIC;
  signal cable_pull_watchdog : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \cable_pull_watchdog0__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal cable_pull_watchdog_event : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cable_pull_watchdog_event0 : STD_LOGIC;
  signal cable_pull_watchdog_event1 : STD_LOGIC;
  signal cable_unpull_enable : STD_LOGIC;
  signal cable_unpull_enable0 : STD_LOGIC;
  signal cable_unpull_reset1 : STD_LOGIC;
  signal \cable_unpull_reset_reg__0\ : STD_LOGIC;
  signal \cable_unpull_reset_reg_reg__0\ : STD_LOGIC;
  signal cable_unpull_reset_rising : STD_LOGIC;
  signal \cable_unpull_reset_rising_reg__0\ : STD_LOGIC;
  signal cable_unpull_reset_rising_rxusrclk2 : STD_LOGIC;
  signal cable_unpull_watchdog : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \cable_unpull_watchdog0__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal cable_unpull_watchdog_event : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal clk156_reset_rx_tmp : STD_LOGIC;
  signal clk156_reset_tx : STD_LOGIC;
  signal clk156_reset_tx_tmp : STD_LOGIC;
  signal \^core_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^drp_daddr_o\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal gt0_clear_rx_prbs_err_count_i : STD_LOGIC;
  signal gt0_rxbufreset_i : STD_LOGIC;
  signal gt0_rxbufreset_i0 : STD_LOGIC;
  signal gt0_rxdata_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gt0_rxdatavalid_i : STD_LOGIC;
  signal gt0_rxgearboxslip_i : STD_LOGIC;
  signal gt0_rxheader_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt0_rxheadervalid_i : STD_LOGIC;
  signal gt0_rxresetdone_i : STD_LOGIC;
  signal gt0_rxresetdone_i_regrx322 : STD_LOGIC;
  signal gt0_txresetdone_i : STD_LOGIC;
  signal gt_rxc_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gt_rxd_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gt_txc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gt_txd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal n_0_cable_pull_reset_i_1 : STD_LOGIC;
  signal n_0_cable_pull_reset_i_2 : STD_LOGIC;
  signal n_0_cable_pull_reset_i_3 : STD_LOGIC;
  signal n_0_cable_pull_reset_i_4 : STD_LOGIC;
  signal n_0_cable_pull_reset_rising_i_1 : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[0]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[10]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[11]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[11]_i_3\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[11]_i_4\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[11]_i_5\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[11]_i_6\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[12]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[13]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[14]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[15]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[15]_i_3\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[15]_i_4\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[15]_i_5\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[15]_i_6\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[16]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[17]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[18]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[19]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[19]_i_3\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[19]_i_4\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[19]_i_5\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[19]_i_6\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[1]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[2]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[3]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[3]_i_3\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[3]_i_4\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[3]_i_5\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[3]_i_6\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[4]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[5]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[6]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[7]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[7]_i_3\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[7]_i_4\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[7]_i_5\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[7]_i_6\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[8]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog[9]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog_event[0]_i_1\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog_event[1]_i_2\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog_event[1]_i_4\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog_event[1]_i_5\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_cable_pull_watchdog_reg[7]_i_2\ : STD_LOGIC;
  signal n_0_cable_unpull_enable_i_1 : STD_LOGIC;
  signal n_0_cable_unpull_reset_i_1 : STD_LOGIC;
  signal n_0_cable_unpull_reset_reg : STD_LOGIC;
  signal n_0_cable_unpull_reset_rising_i_1 : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[0]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[10]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[11]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[11]_i_3\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[11]_i_4\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[11]_i_5\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[11]_i_6\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[12]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[13]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[14]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[15]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[15]_i_3\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[15]_i_4\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[15]_i_5\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[15]_i_6\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[16]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[17]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[18]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[19]_i_2\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[19]_i_4\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[19]_i_5\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[19]_i_6\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[19]_i_7\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[1]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[2]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[3]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[3]_i_3\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[3]_i_4\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[3]_i_5\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[3]_i_6\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[4]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[5]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[6]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[7]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[7]_i_3\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[7]_i_4\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[7]_i_5\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[7]_i_6\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[8]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog[9]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event[10]_i_1\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event[10]_i_3\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event[10]_i_4\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event[10]_i_5\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event[10]_i_6\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event[10]_i_7\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event[5]_i_2\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event[6]_i_2\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event_reg[0]\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event_reg[10]\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event_reg[1]\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event_reg[2]\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event_reg[3]\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event_reg[4]\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event_reg[5]\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event_reg[6]\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event_reg[7]\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event_reg[8]\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_event_reg[9]\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_cable_unpull_watchdog_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_cable_pull_watchdog_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_cable_pull_watchdog_reg[15]_i_2\ : STD_LOGIC;
  signal \n_1_cable_pull_watchdog_reg[19]_i_2\ : STD_LOGIC;
  signal \n_1_cable_pull_watchdog_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_cable_pull_watchdog_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_cable_unpull_watchdog_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_cable_unpull_watchdog_reg[15]_i_2\ : STD_LOGIC;
  signal \n_1_cable_unpull_watchdog_reg[19]_i_3\ : STD_LOGIC;
  signal \n_1_cable_unpull_watchdog_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_cable_unpull_watchdog_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_cable_pull_watchdog_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_cable_pull_watchdog_reg[15]_i_2\ : STD_LOGIC;
  signal \n_2_cable_pull_watchdog_reg[19]_i_2\ : STD_LOGIC;
  signal \n_2_cable_pull_watchdog_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_cable_pull_watchdog_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_cable_unpull_watchdog_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_cable_unpull_watchdog_reg[15]_i_2\ : STD_LOGIC;
  signal \n_2_cable_unpull_watchdog_reg[19]_i_3\ : STD_LOGIC;
  signal \n_2_cable_unpull_watchdog_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_cable_unpull_watchdog_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_cable_pull_watchdog_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_cable_pull_watchdog_reg[15]_i_2\ : STD_LOGIC;
  signal \n_3_cable_pull_watchdog_reg[19]_i_2\ : STD_LOGIC;
  signal \n_3_cable_pull_watchdog_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_cable_pull_watchdog_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_cable_unpull_watchdog_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_cable_unpull_watchdog_reg[15]_i_2\ : STD_LOGIC;
  signal \n_3_cable_unpull_watchdog_reg[19]_i_3\ : STD_LOGIC;
  signal \n_3_cable_unpull_watchdog_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_cable_unpull_watchdog_reg[7]_i_2\ : STD_LOGIC;
  signal n_7_ten_gig_eth_pcs_pma_ip_local_clock_reset_block : STD_LOGIC;
  signal n_8_ten_gig_eth_pcs_pma_ip_local_clock_reset_block : STD_LOGIC;
  signal pcs_resetout_reg : STD_LOGIC;
  signal pma_resetout_reg : STD_LOGIC;
  signal resetdone : STD_LOGIC;
  signal rx_prbs31_en : STD_LOGIC;
  signal \^rx_resetdone\ : STD_LOGIC;
  signal rx_sample : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_sample_prev : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxclk322 : STD_LOGIC;
  signal rxreset322 : STD_LOGIC;
  signal rxuserrdy : STD_LOGIC;
  signal rxusrclk2 : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 303 downto 15 );
  signal \ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_insert_i/local_fault\ : STD_LOGIC;
  signal \^tx_disable\ : STD_LOGIC;
  signal tx_prbs31_en : STD_LOGIC;
  signal \^tx_resetdone\ : STD_LOGIC;
  signal txreset322 : STD_LOGIC;
  signal \NLW_cable_pull_watchdog_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cable_unpull_watchdog_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of cable_pull_reset_reg_reg : label is true;
  attribute ASYNC_REG of cable_pull_reset_reg_reg_reg : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cable_pull_watchdog_event[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \cable_pull_watchdog_event[1]_i_2\ : label is "soft_lutpair226";
  attribute ASYNC_REG of cable_unpull_reset_reg_reg : label is true;
  attribute ASYNC_REG of cable_unpull_reset_reg_reg_reg : label is true;
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[3]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[8]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[9]_i_1\ : label is "soft_lutpair224";
begin
  core_status(7) <= \<const0>\;
  core_status(6) <= \<const0>\;
  core_status(5) <= \<const0>\;
  core_status(4) <= \<const0>\;
  core_status(3) <= \<const0>\;
  core_status(2) <= \<const0>\;
  core_status(1) <= \<const0>\;
  core_status(0) <= \^core_status\(0);
  drp_daddr_o(15) <= \<const0>\;
  drp_daddr_o(14) <= \<const0>\;
  drp_daddr_o(13) <= \<const0>\;
  drp_daddr_o(12) <= \<const0>\;
  drp_daddr_o(11) <= \<const0>\;
  drp_daddr_o(10) <= \<const0>\;
  drp_daddr_o(9) <= \<const0>\;
  drp_daddr_o(8) <= \^drp_daddr_o\(8);
  drp_daddr_o(7) <= \<const0>\;
  drp_daddr_o(6) <= \^drp_daddr_o\(6);
  drp_daddr_o(5) <= \<const0>\;
  drp_daddr_o(4 downto 1) <= \^drp_daddr_o\(4 downto 1);
  drp_daddr_o(0) <= \<const0>\;
  drp_di_o(15) <= \<const0>\;
  drp_di_o(14) <= \<const0>\;
  drp_di_o(13) <= \<const0>\;
  drp_di_o(12) <= \<const0>\;
  drp_di_o(11) <= \<const0>\;
  drp_di_o(10) <= \<const0>\;
  drp_di_o(9) <= \<const0>\;
  drp_di_o(8) <= \<const0>\;
  drp_di_o(7) <= \<const0>\;
  drp_di_o(6) <= \<const0>\;
  drp_di_o(5) <= \<const0>\;
  drp_di_o(4) <= \<const0>\;
  drp_di_o(3) <= \<const0>\;
  drp_di_o(2) <= \<const0>\;
  drp_di_o(1) <= \<const0>\;
  drp_di_o(0) <= \<const0>\;
  drp_dwe_o <= \<const0>\;
  rx_resetdone <= \^rx_resetdone\;
  status_vector(447) <= \<const0>\;
  status_vector(446) <= \<const0>\;
  status_vector(445) <= \<const0>\;
  status_vector(444) <= \<const0>\;
  status_vector(443) <= \<const0>\;
  status_vector(442) <= \<const0>\;
  status_vector(441) <= \<const0>\;
  status_vector(440) <= \<const0>\;
  status_vector(439) <= \<const0>\;
  status_vector(438) <= \<const0>\;
  status_vector(437) <= \<const0>\;
  status_vector(436) <= \<const0>\;
  status_vector(435) <= \<const0>\;
  status_vector(434) <= \<const0>\;
  status_vector(433) <= \<const0>\;
  status_vector(432) <= \<const0>\;
  status_vector(431) <= \<const0>\;
  status_vector(430) <= \<const0>\;
  status_vector(429) <= \<const0>\;
  status_vector(428) <= \<const0>\;
  status_vector(427) <= \<const0>\;
  status_vector(426) <= \<const0>\;
  status_vector(425) <= \<const0>\;
  status_vector(424) <= \<const0>\;
  status_vector(423) <= \<const0>\;
  status_vector(422) <= \<const0>\;
  status_vector(421) <= \<const0>\;
  status_vector(420) <= \<const0>\;
  status_vector(419) <= \<const0>\;
  status_vector(418) <= \<const0>\;
  status_vector(417) <= \<const0>\;
  status_vector(416) <= \<const0>\;
  status_vector(415) <= \<const0>\;
  status_vector(414) <= \<const0>\;
  status_vector(413) <= \<const0>\;
  status_vector(412) <= \<const0>\;
  status_vector(411) <= \<const0>\;
  status_vector(410) <= \<const0>\;
  status_vector(409) <= \<const0>\;
  status_vector(408) <= \<const0>\;
  status_vector(407) <= \<const0>\;
  status_vector(406) <= \<const0>\;
  status_vector(405) <= \<const0>\;
  status_vector(404) <= \<const0>\;
  status_vector(403) <= \<const0>\;
  status_vector(402) <= \<const0>\;
  status_vector(401) <= \<const0>\;
  status_vector(400) <= \<const0>\;
  status_vector(399) <= \<const0>\;
  status_vector(398) <= \<const0>\;
  status_vector(397) <= \<const0>\;
  status_vector(396) <= \<const0>\;
  status_vector(395) <= \<const0>\;
  status_vector(394) <= \<const0>\;
  status_vector(393) <= \<const0>\;
  status_vector(392) <= \<const0>\;
  status_vector(391) <= \<const0>\;
  status_vector(390) <= \<const0>\;
  status_vector(389) <= \<const0>\;
  status_vector(388) <= \<const0>\;
  status_vector(387) <= \<const0>\;
  status_vector(386) <= \<const0>\;
  status_vector(385) <= \<const0>\;
  status_vector(384) <= \<const0>\;
  status_vector(383) <= \<const0>\;
  status_vector(382) <= \<const0>\;
  status_vector(381) <= \<const0>\;
  status_vector(380) <= \<const0>\;
  status_vector(379) <= \<const0>\;
  status_vector(378) <= \<const0>\;
  status_vector(377) <= \<const0>\;
  status_vector(376) <= \<const0>\;
  status_vector(375) <= \<const0>\;
  status_vector(374) <= \<const0>\;
  status_vector(373) <= \<const0>\;
  status_vector(372) <= \<const0>\;
  status_vector(371) <= \<const0>\;
  status_vector(370) <= \<const0>\;
  status_vector(369) <= \<const0>\;
  status_vector(368) <= \<const0>\;
  status_vector(367) <= \<const0>\;
  status_vector(366) <= \<const0>\;
  status_vector(365) <= \<const0>\;
  status_vector(364) <= \<const0>\;
  status_vector(363) <= \<const0>\;
  status_vector(362) <= \<const0>\;
  status_vector(361) <= \<const0>\;
  status_vector(360) <= \<const0>\;
  status_vector(359) <= \<const0>\;
  status_vector(358) <= \<const0>\;
  status_vector(357) <= \<const0>\;
  status_vector(356) <= \<const0>\;
  status_vector(355) <= \<const0>\;
  status_vector(354) <= \<const0>\;
  status_vector(353) <= \<const0>\;
  status_vector(352) <= \<const0>\;
  status_vector(351) <= \<const0>\;
  status_vector(350) <= \<const0>\;
  status_vector(349) <= \<const0>\;
  status_vector(348) <= \<const0>\;
  status_vector(347) <= \<const0>\;
  status_vector(346) <= \<const0>\;
  status_vector(345) <= \<const0>\;
  status_vector(344) <= \<const0>\;
  status_vector(343) <= \<const0>\;
  status_vector(342) <= \<const0>\;
  status_vector(341) <= \<const0>\;
  status_vector(340) <= \<const0>\;
  status_vector(339) <= \<const0>\;
  status_vector(338) <= \<const0>\;
  status_vector(337) <= \<const0>\;
  status_vector(336) <= \<const0>\;
  status_vector(335) <= \<const0>\;
  status_vector(334) <= \<const0>\;
  status_vector(333) <= \<const0>\;
  status_vector(332) <= \<const0>\;
  status_vector(331) <= \<const0>\;
  status_vector(330) <= \<const0>\;
  status_vector(329) <= \<const0>\;
  status_vector(328) <= \<const0>\;
  status_vector(327) <= \<const0>\;
  status_vector(326) <= \<const0>\;
  status_vector(325) <= \<const0>\;
  status_vector(324) <= \<const0>\;
  status_vector(323) <= \<const0>\;
  status_vector(322) <= \<const0>\;
  status_vector(321) <= \<const0>\;
  status_vector(320) <= \<const0>\;
  status_vector(319) <= \<const0>\;
  status_vector(318) <= \<const0>\;
  status_vector(317) <= \<const0>\;
  status_vector(316) <= \<const0>\;
  status_vector(315) <= \<const0>\;
  status_vector(314) <= \<const0>\;
  status_vector(313) <= \<const0>\;
  status_vector(312) <= \<const0>\;
  status_vector(311) <= \<const0>\;
  status_vector(310) <= \<const0>\;
  status_vector(309) <= \<const0>\;
  status_vector(308) <= \<const0>\;
  status_vector(307) <= \<const0>\;
  status_vector(306) <= \<const0>\;
  status_vector(305) <= \<const0>\;
  status_vector(304) <= \<const0>\;
  status_vector(303 downto 272) <= \^status_vector\(303 downto 272);
  status_vector(271) <= \<const0>\;
  status_vector(270) <= \<const0>\;
  status_vector(269) <= \<const0>\;
  status_vector(268) <= \^status_vector\(268);
  status_vector(267) <= \<const0>\;
  status_vector(266) <= \<const0>\;
  status_vector(265) <= \<const0>\;
  status_vector(264) <= \<const0>\;
  status_vector(263) <= \<const0>\;
  status_vector(262) <= \<const0>\;
  status_vector(261) <= \<const0>\;
  status_vector(260) <= \<const0>\;
  status_vector(259) <= \<const0>\;
  status_vector(258) <= \<const1>\;
  status_vector(257 downto 256) <= \^status_vector\(257 downto 256);
  status_vector(255) <= \<const1>\;
  status_vector(254) <= \<const0>\;
  status_vector(253) <= \<const0>\;
  status_vector(252) <= \<const0>\;
  status_vector(251) <= \<const0>\;
  status_vector(250) <= \^status_vector\(231);
  status_vector(249) <= \<const0>\;
  status_vector(248) <= \<const0>\;
  status_vector(247) <= \<const0>\;
  status_vector(246) <= \<const0>\;
  status_vector(245) <= \<const0>\;
  status_vector(244) <= \<const0>\;
  status_vector(243) <= \<const0>\;
  status_vector(242) <= \<const0>\;
  status_vector(241) <= \<const0>\;
  status_vector(240) <= \<const1>\;
  status_vector(239) <= \<const0>\;
  status_vector(238) <= \<const0>\;
  status_vector(237) <= \<const0>\;
  status_vector(236) <= \<const0>\;
  status_vector(235) <= \<const0>\;
  status_vector(234) <= \<const0>\;
  status_vector(233) <= \<const0>\;
  status_vector(232) <= \<const0>\;
  status_vector(231) <= \^status_vector\(231);
  status_vector(230) <= \<const0>\;
  status_vector(229) <= \<const0>\;
  status_vector(228) <= \<const0>\;
  status_vector(227) <= \<const0>\;
  status_vector(226) <= \^status_vector\(226);
  status_vector(225) <= \<const0>\;
  status_vector(224) <= \<const0>\;
  status_vector(223) <= \^status_vector\(223);
  status_vector(222) <= \<const0>\;
  status_vector(221) <= \<const0>\;
  status_vector(220) <= \<const0>\;
  status_vector(219) <= \<const0>\;
  status_vector(218) <= \<const0>\;
  status_vector(217) <= \<const0>\;
  status_vector(216) <= \<const0>\;
  status_vector(215) <= \<const0>\;
  status_vector(214) <= \<const0>\;
  status_vector(213) <= \<const0>\;
  status_vector(212) <= \<const0>\;
  status_vector(211) <= \<const0>\;
  status_vector(210) <= \<const0>\;
  status_vector(209) <= \<const0>\;
  status_vector(208) <= \<const0>\;
  status_vector(207) <= \<const0>\;
  status_vector(206) <= \<const1>\;
  status_vector(205) <= \<const0>\;
  status_vector(204) <= \<const0>\;
  status_vector(203) <= \<const0>\;
  status_vector(202) <= \<const0>\;
  status_vector(201) <= \<const0>\;
  status_vector(200) <= \<const0>\;
  status_vector(199) <= \<const0>\;
  status_vector(198) <= \<const0>\;
  status_vector(197) <= \<const0>\;
  status_vector(196) <= \<const0>\;
  status_vector(195) <= \<const0>\;
  status_vector(194) <= \<const0>\;
  status_vector(193) <= \<const0>\;
  status_vector(192) <= \<const0>\;
  status_vector(191) <= \<const0>\;
  status_vector(190) <= \<const0>\;
  status_vector(189) <= \<const0>\;
  status_vector(188) <= \<const0>\;
  status_vector(187) <= \<const0>\;
  status_vector(186) <= \<const0>\;
  status_vector(185) <= \<const0>\;
  status_vector(184) <= \<const0>\;
  status_vector(183) <= \<const0>\;
  status_vector(182) <= \<const0>\;
  status_vector(181) <= \<const0>\;
  status_vector(180) <= \<const0>\;
  status_vector(179) <= \<const0>\;
  status_vector(178) <= \<const0>\;
  status_vector(177) <= \<const0>\;
  status_vector(176) <= \<const0>\;
  status_vector(175) <= \<const0>\;
  status_vector(174) <= \<const0>\;
  status_vector(173) <= \<const0>\;
  status_vector(172) <= \<const0>\;
  status_vector(171) <= \<const0>\;
  status_vector(170) <= \<const0>\;
  status_vector(169) <= \<const0>\;
  status_vector(168) <= \<const0>\;
  status_vector(167) <= \<const0>\;
  status_vector(166) <= \<const0>\;
  status_vector(165) <= \<const0>\;
  status_vector(164) <= \<const0>\;
  status_vector(163) <= \<const0>\;
  status_vector(162) <= \<const0>\;
  status_vector(161) <= \<const0>\;
  status_vector(160) <= \<const0>\;
  status_vector(159) <= \<const0>\;
  status_vector(158) <= \<const0>\;
  status_vector(157) <= \<const0>\;
  status_vector(156) <= \<const0>\;
  status_vector(155) <= \<const0>\;
  status_vector(154) <= \<const0>\;
  status_vector(153) <= \<const0>\;
  status_vector(152) <= \<const0>\;
  status_vector(151) <= \<const0>\;
  status_vector(150) <= \<const0>\;
  status_vector(149) <= \<const0>\;
  status_vector(148) <= \<const0>\;
  status_vector(147) <= \<const0>\;
  status_vector(146) <= \<const0>\;
  status_vector(145) <= \<const0>\;
  status_vector(144) <= \<const0>\;
  status_vector(143) <= \<const0>\;
  status_vector(142) <= \<const0>\;
  status_vector(141) <= \<const0>\;
  status_vector(140) <= \<const0>\;
  status_vector(139) <= \<const0>\;
  status_vector(138) <= \<const0>\;
  status_vector(137) <= \<const0>\;
  status_vector(136) <= \<const0>\;
  status_vector(135) <= \<const0>\;
  status_vector(134) <= \<const0>\;
  status_vector(133) <= \<const0>\;
  status_vector(132) <= \<const0>\;
  status_vector(131) <= \<const0>\;
  status_vector(130) <= \<const0>\;
  status_vector(129) <= \<const0>\;
  status_vector(128) <= \<const0>\;
  status_vector(127) <= \<const0>\;
  status_vector(126) <= \<const0>\;
  status_vector(125) <= \<const0>\;
  status_vector(124) <= \<const0>\;
  status_vector(123) <= \<const0>\;
  status_vector(122) <= \<const0>\;
  status_vector(121) <= \<const0>\;
  status_vector(120) <= \<const0>\;
  status_vector(119) <= \<const0>\;
  status_vector(118) <= \<const0>\;
  status_vector(117) <= \<const0>\;
  status_vector(116) <= \<const0>\;
  status_vector(115) <= \<const0>\;
  status_vector(114) <= \<const0>\;
  status_vector(113) <= \<const0>\;
  status_vector(112) <= \<const0>\;
  status_vector(111) <= \<const0>\;
  status_vector(110) <= \<const0>\;
  status_vector(109) <= \<const0>\;
  status_vector(108) <= \<const0>\;
  status_vector(107) <= \<const0>\;
  status_vector(106) <= \<const0>\;
  status_vector(105) <= \<const0>\;
  status_vector(104) <= \<const0>\;
  status_vector(103) <= \<const0>\;
  status_vector(102) <= \<const0>\;
  status_vector(101) <= \<const0>\;
  status_vector(100) <= \<const0>\;
  status_vector(99) <= \<const0>\;
  status_vector(98) <= \<const0>\;
  status_vector(97) <= \<const0>\;
  status_vector(96) <= \<const0>\;
  status_vector(95) <= \<const0>\;
  status_vector(94) <= \<const0>\;
  status_vector(93) <= \<const0>\;
  status_vector(92) <= \<const0>\;
  status_vector(91) <= \<const0>\;
  status_vector(90) <= \<const0>\;
  status_vector(89) <= \<const0>\;
  status_vector(88) <= \<const0>\;
  status_vector(87) <= \<const0>\;
  status_vector(86) <= \<const0>\;
  status_vector(85) <= \<const0>\;
  status_vector(84) <= \<const0>\;
  status_vector(83) <= \<const0>\;
  status_vector(82) <= \<const0>\;
  status_vector(81) <= \<const0>\;
  status_vector(80) <= \<const0>\;
  status_vector(79) <= \<const0>\;
  status_vector(78) <= \<const0>\;
  status_vector(77) <= \<const0>\;
  status_vector(76) <= \<const0>\;
  status_vector(75) <= \<const0>\;
  status_vector(74) <= \<const0>\;
  status_vector(73) <= \<const0>\;
  status_vector(72) <= \<const0>\;
  status_vector(71) <= \<const0>\;
  status_vector(70) <= \<const0>\;
  status_vector(69) <= \<const0>\;
  status_vector(68) <= \<const0>\;
  status_vector(67) <= \<const0>\;
  status_vector(66) <= \<const0>\;
  status_vector(65) <= \<const0>\;
  status_vector(64) <= \<const0>\;
  status_vector(63) <= \<const0>\;
  status_vector(62) <= \<const0>\;
  status_vector(61) <= \<const0>\;
  status_vector(60) <= \<const0>\;
  status_vector(59) <= \<const0>\;
  status_vector(58) <= \<const0>\;
  status_vector(57) <= \<const0>\;
  status_vector(56) <= \<const0>\;
  status_vector(55) <= \<const0>\;
  status_vector(54) <= \<const0>\;
  status_vector(53) <= \<const0>\;
  status_vector(52) <= \<const0>\;
  status_vector(51) <= \<const0>\;
  status_vector(50) <= \<const0>\;
  status_vector(49) <= \<const0>\;
  status_vector(48) <= \^status_vector\(48);
  status_vector(47) <= \<const1>\;
  status_vector(46) <= \<const0>\;
  status_vector(45) <= \<const1>\;
  status_vector(44) <= \<const1>\;
  status_vector(43) <= \^status_vector\(23);
  status_vector(42) <= \<const0>\;
  status_vector(41) <= \<const1>\;
  status_vector(40) <= \<const1>\;
  status_vector(39 downto 37) <= \^status_vector\(39 downto 37);
  status_vector(36) <= \<const0>\;
  status_vector(35) <= \<const0>\;
  status_vector(34) <= \<const0>\;
  status_vector(33) <= \<const0>\;
  status_vector(32) <= \<const1>\;
  status_vector(31) <= \<const0>\;
  status_vector(30) <= \<const0>\;
  status_vector(29) <= \<const0>\;
  status_vector(28) <= \<const0>\;
  status_vector(27) <= \<const0>\;
  status_vector(26) <= \<const0>\;
  status_vector(25) <= \<const0>\;
  status_vector(24) <= \<const0>\;
  status_vector(23) <= \^status_vector\(23);
  status_vector(22) <= \<const0>\;
  status_vector(21) <= \<const0>\;
  status_vector(20) <= \<const0>\;
  status_vector(19) <= \<const0>\;
  status_vector(18) <= \^status_vector\(18);
  status_vector(17) <= \<const0>\;
  status_vector(16) <= \<const0>\;
  status_vector(15) <= \^status_vector\(15);
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6) <= \<const0>\;
  status_vector(5) <= \<const0>\;
  status_vector(4) <= \<const0>\;
  status_vector(3) <= \<const0>\;
  status_vector(2) <= \<const0>\;
  status_vector(1) <= \<const0>\;
  status_vector(0) <= \<const0>\;
  tx_disable <= \^tx_disable\;
  tx_resetdone <= \^tx_resetdone\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
cable_pull_reset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => n_0_cable_pull_reset_i_2,
      I1 => cable_pull_watchdog(9),
      I2 => cable_pull_watchdog(4),
      I3 => n_0_cable_pull_reset_i_3,
      I4 => n_0_cable_pull_reset_i_4,
      O => n_0_cable_pull_reset_i_1
    );
cable_pull_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => cable_pull_watchdog(8),
      I1 => cable_pull_watchdog(1),
      I2 => cable_pull_watchdog(2),
      I3 => cable_pull_watchdog(7),
      I4 => cable_pull_watchdog(0),
      I5 => cable_pull_watchdog(3),
      O => n_0_cable_pull_reset_i_2
    );
cable_pull_reset_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => cable_pull_watchdog(15),
      I1 => cable_pull_watchdog(11),
      I2 => cable_pull_watchdog(14),
      I3 => cable_pull_watchdog(17),
      I4 => cable_pull_watchdog(16),
      I5 => cable_pull_watchdog(10),
      O => n_0_cable_pull_reset_i_3
    );
cable_pull_reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => cable_pull_watchdog(6),
      I1 => cable_pull_watchdog(5),
      I2 => cable_pull_watchdog(19),
      I3 => cable_pull_watchdog(18),
      I4 => cable_pull_watchdog(13),
      I5 => cable_pull_watchdog(12),
      O => n_0_cable_pull_reset_i_4
    );
cable_pull_reset_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => n_0_cable_pull_reset_i_1,
      Q => cable_pull_reset
    );
cable_pull_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => cable_pull_reset,
      Q => \cable_pull_reset_reg__0\,
      R => \<const0>\
    );
cable_pull_reset_reg_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \cable_pull_reset_reg__0\,
      Q => \cable_pull_reset_reg_reg__0\,
      R => \<const0>\
    );
cable_pull_reset_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \cable_pull_reset_reg__0\,
      I1 => \cable_pull_reset_reg_reg__0\,
      O => n_0_cable_pull_reset_rising_i_1
    );
cable_pull_reset_rising_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_cable_pull_reset_rising_i_1,
      Q => cable_pull_reset_rising,
      R => \<const0>\
    );
cable_pull_reset_rising_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => cable_pull_reset_rising,
      Q => \cable_pull_reset_rising_reg__0\,
      R => \<const0>\
    );
\cable_pull_watchdog[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(0),
      O => \n_0_cable_pull_watchdog[0]_i_1\
    );
\cable_pull_watchdog[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(10),
      O => \n_0_cable_pull_watchdog[10]_i_1\
    );
\cable_pull_watchdog[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(11),
      O => \n_0_cable_pull_watchdog[11]_i_1\
    );
\cable_pull_watchdog[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(11),
      O => \n_0_cable_pull_watchdog[11]_i_3\
    );
\cable_pull_watchdog[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(10),
      O => \n_0_cable_pull_watchdog[11]_i_4\
    );
\cable_pull_watchdog[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(9),
      O => \n_0_cable_pull_watchdog[11]_i_5\
    );
\cable_pull_watchdog[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(8),
      O => \n_0_cable_pull_watchdog[11]_i_6\
    );
\cable_pull_watchdog[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(12),
      O => \n_0_cable_pull_watchdog[12]_i_1\
    );
\cable_pull_watchdog[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(13),
      O => \n_0_cable_pull_watchdog[13]_i_1\
    );
\cable_pull_watchdog[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(14),
      O => \n_0_cable_pull_watchdog[14]_i_1\
    );
\cable_pull_watchdog[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(15),
      O => \n_0_cable_pull_watchdog[15]_i_1\
    );
\cable_pull_watchdog[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(15),
      O => \n_0_cable_pull_watchdog[15]_i_3\
    );
\cable_pull_watchdog[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(14),
      O => \n_0_cable_pull_watchdog[15]_i_4\
    );
\cable_pull_watchdog[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(13),
      O => \n_0_cable_pull_watchdog[15]_i_5\
    );
\cable_pull_watchdog[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(12),
      O => \n_0_cable_pull_watchdog[15]_i_6\
    );
\cable_pull_watchdog[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(16),
      O => \n_0_cable_pull_watchdog[16]_i_1\
    );
\cable_pull_watchdog[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => \cable_pull_watchdog0__0\(17),
      I1 => cable_pull_watchdog_event(1),
      I2 => cable_pull_watchdog_event(0),
      O => \n_0_cable_pull_watchdog[17]_i_1\
    );
\cable_pull_watchdog[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(18),
      O => \n_0_cable_pull_watchdog[18]_i_1\
    );
\cable_pull_watchdog[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(19),
      O => \n_0_cable_pull_watchdog[19]_i_1\
    );
\cable_pull_watchdog[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(19),
      O => \n_0_cable_pull_watchdog[19]_i_3\
    );
\cable_pull_watchdog[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(18),
      O => \n_0_cable_pull_watchdog[19]_i_4\
    );
\cable_pull_watchdog[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(17),
      O => \n_0_cable_pull_watchdog[19]_i_5\
    );
\cable_pull_watchdog[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(16),
      O => \n_0_cable_pull_watchdog[19]_i_6\
    );
\cable_pull_watchdog[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(1),
      O => \n_0_cable_pull_watchdog[1]_i_1\
    );
\cable_pull_watchdog[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(2),
      O => \n_0_cable_pull_watchdog[2]_i_1\
    );
\cable_pull_watchdog[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(3),
      O => \n_0_cable_pull_watchdog[3]_i_1\
    );
\cable_pull_watchdog[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(3),
      O => \n_0_cable_pull_watchdog[3]_i_3\
    );
\cable_pull_watchdog[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(2),
      O => \n_0_cable_pull_watchdog[3]_i_4\
    );
\cable_pull_watchdog[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(1),
      O => \n_0_cable_pull_watchdog[3]_i_5\
    );
\cable_pull_watchdog[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(0),
      O => \n_0_cable_pull_watchdog[3]_i_6\
    );
\cable_pull_watchdog[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(4),
      O => \n_0_cable_pull_watchdog[4]_i_1\
    );
\cable_pull_watchdog[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(5),
      O => \n_0_cable_pull_watchdog[5]_i_1\
    );
\cable_pull_watchdog[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(6),
      O => \n_0_cable_pull_watchdog[6]_i_1\
    );
\cable_pull_watchdog[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(7),
      O => \n_0_cable_pull_watchdog[7]_i_1\
    );
\cable_pull_watchdog[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(7),
      O => \n_0_cable_pull_watchdog[7]_i_3\
    );
\cable_pull_watchdog[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(6),
      O => \n_0_cable_pull_watchdog[7]_i_4\
    );
\cable_pull_watchdog[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(5),
      O => \n_0_cable_pull_watchdog[7]_i_5\
    );
\cable_pull_watchdog[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_pull_watchdog(4),
      O => \n_0_cable_pull_watchdog[7]_i_6\
    );
\cable_pull_watchdog[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(8),
      O => \n_0_cable_pull_watchdog[8]_i_1\
    );
\cable_pull_watchdog[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => \cable_pull_watchdog0__0\(9),
      O => \n_0_cable_pull_watchdog[9]_i_1\
    );
\cable_pull_watchdog_event[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event(0),
      I2 => cable_pull_watchdog_event1,
      O => \n_0_cable_pull_watchdog_event[0]_i_1\
    );
\cable_pull_watchdog_event[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => cable_pull_reset,
      I1 => gt0_rxresetdone_i_regrx322,
      I2 => cable_unpull_enable,
      O => cable_pull_watchdog_event0
    );
\cable_pull_watchdog_event[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => cable_pull_watchdog_event(0),
      I1 => cable_pull_watchdog_event(1),
      I2 => cable_pull_watchdog_event1,
      O => \n_0_cable_pull_watchdog_event[1]_i_2\
    );
\cable_pull_watchdog_event[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FBDEFBDEFBDE"
    )
    port map (
      I0 => rx_sample(1),
      I1 => rx_sample(0),
      I2 => rx_sample(3),
      I3 => rx_sample(2),
      I4 => \n_0_cable_pull_watchdog_event[1]_i_4\,
      I5 => \n_0_cable_pull_watchdog_event[1]_i_5\,
      O => cable_pull_watchdog_event1
    );
\cable_pull_watchdog_event[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rx_sample(0),
      I1 => rx_sample_prev(0),
      I2 => rx_sample(1),
      I3 => rx_sample_prev(1),
      O => \n_0_cable_pull_watchdog_event[1]_i_4\
    );
\cable_pull_watchdog_event[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rx_sample(3),
      I1 => rx_sample_prev(3),
      I2 => rx_sample(2),
      I3 => rx_sample_prev(2),
      O => \n_0_cable_pull_watchdog_event[1]_i_5\
    );
\cable_pull_watchdog_event_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog_event[0]_i_1\,
      Q => cable_pull_watchdog_event(0)
    );
\cable_pull_watchdog_event_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog_event[1]_i_2\,
      Q => cable_pull_watchdog_event(1)
    );
\cable_pull_watchdog_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[0]_i_1\,
      Q => cable_pull_watchdog(0)
    );
\cable_pull_watchdog_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[10]_i_1\,
      Q => cable_pull_watchdog(10)
    );
\cable_pull_watchdog_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[11]_i_1\,
      Q => cable_pull_watchdog(11)
    );
\cable_pull_watchdog_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cable_pull_watchdog_reg[7]_i_2\,
      CO(3) => \n_0_cable_pull_watchdog_reg[11]_i_2\,
      CO(2) => \n_1_cable_pull_watchdog_reg[11]_i_2\,
      CO(1) => \n_2_cable_pull_watchdog_reg[11]_i_2\,
      CO(0) => \n_3_cable_pull_watchdog_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => cable_pull_watchdog(11 downto 8),
      O(3 downto 0) => \cable_pull_watchdog0__0\(11 downto 8),
      S(3) => \n_0_cable_pull_watchdog[11]_i_3\,
      S(2) => \n_0_cable_pull_watchdog[11]_i_4\,
      S(1) => \n_0_cable_pull_watchdog[11]_i_5\,
      S(0) => \n_0_cable_pull_watchdog[11]_i_6\
    );
\cable_pull_watchdog_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[12]_i_1\,
      Q => cable_pull_watchdog(12)
    );
\cable_pull_watchdog_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[13]_i_1\,
      Q => cable_pull_watchdog(13)
    );
\cable_pull_watchdog_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[14]_i_1\,
      Q => cable_pull_watchdog(14)
    );
\cable_pull_watchdog_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[15]_i_1\,
      Q => cable_pull_watchdog(15)
    );
\cable_pull_watchdog_reg[15]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cable_pull_watchdog_reg[11]_i_2\,
      CO(3) => \n_0_cable_pull_watchdog_reg[15]_i_2\,
      CO(2) => \n_1_cable_pull_watchdog_reg[15]_i_2\,
      CO(1) => \n_2_cable_pull_watchdog_reg[15]_i_2\,
      CO(0) => \n_3_cable_pull_watchdog_reg[15]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => cable_pull_watchdog(15 downto 12),
      O(3 downto 0) => \cable_pull_watchdog0__0\(15 downto 12),
      S(3) => \n_0_cable_pull_watchdog[15]_i_3\,
      S(2) => \n_0_cable_pull_watchdog[15]_i_4\,
      S(1) => \n_0_cable_pull_watchdog[15]_i_5\,
      S(0) => \n_0_cable_pull_watchdog[15]_i_6\
    );
\cable_pull_watchdog_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[16]_i_1\,
      Q => cable_pull_watchdog(16)
    );
\cable_pull_watchdog_reg[17]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      D => \n_0_cable_pull_watchdog[17]_i_1\,
      PRE => cable_pull_reset_rising_rxusrclk2,
      Q => cable_pull_watchdog(17)
    );
\cable_pull_watchdog_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[18]_i_1\,
      Q => cable_pull_watchdog(18)
    );
\cable_pull_watchdog_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[19]_i_1\,
      Q => cable_pull_watchdog(19)
    );
\cable_pull_watchdog_reg[19]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cable_pull_watchdog_reg[15]_i_2\,
      CO(3) => \NLW_cable_pull_watchdog_reg[19]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \n_1_cable_pull_watchdog_reg[19]_i_2\,
      CO(1) => \n_2_cable_pull_watchdog_reg[19]_i_2\,
      CO(0) => \n_3_cable_pull_watchdog_reg[19]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2 downto 0) => cable_pull_watchdog(18 downto 16),
      O(3 downto 0) => \cable_pull_watchdog0__0\(19 downto 16),
      S(3) => \n_0_cable_pull_watchdog[19]_i_3\,
      S(2) => \n_0_cable_pull_watchdog[19]_i_4\,
      S(1) => \n_0_cable_pull_watchdog[19]_i_5\,
      S(0) => \n_0_cable_pull_watchdog[19]_i_6\
    );
\cable_pull_watchdog_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[1]_i_1\,
      Q => cable_pull_watchdog(1)
    );
\cable_pull_watchdog_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[2]_i_1\,
      Q => cable_pull_watchdog(2)
    );
\cable_pull_watchdog_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[3]_i_1\,
      Q => cable_pull_watchdog(3)
    );
\cable_pull_watchdog_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_cable_pull_watchdog_reg[3]_i_2\,
      CO(2) => \n_1_cable_pull_watchdog_reg[3]_i_2\,
      CO(1) => \n_2_cable_pull_watchdog_reg[3]_i_2\,
      CO(0) => \n_3_cable_pull_watchdog_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => cable_pull_watchdog(3 downto 0),
      O(3 downto 0) => \cable_pull_watchdog0__0\(3 downto 0),
      S(3) => \n_0_cable_pull_watchdog[3]_i_3\,
      S(2) => \n_0_cable_pull_watchdog[3]_i_4\,
      S(1) => \n_0_cable_pull_watchdog[3]_i_5\,
      S(0) => \n_0_cable_pull_watchdog[3]_i_6\
    );
\cable_pull_watchdog_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[4]_i_1\,
      Q => cable_pull_watchdog(4)
    );
\cable_pull_watchdog_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[5]_i_1\,
      Q => cable_pull_watchdog(5)
    );
\cable_pull_watchdog_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[6]_i_1\,
      Q => cable_pull_watchdog(6)
    );
\cable_pull_watchdog_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[7]_i_1\,
      Q => cable_pull_watchdog(7)
    );
\cable_pull_watchdog_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cable_pull_watchdog_reg[3]_i_2\,
      CO(3) => \n_0_cable_pull_watchdog_reg[7]_i_2\,
      CO(2) => \n_1_cable_pull_watchdog_reg[7]_i_2\,
      CO(1) => \n_2_cable_pull_watchdog_reg[7]_i_2\,
      CO(0) => \n_3_cable_pull_watchdog_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => cable_pull_watchdog(7 downto 4),
      O(3 downto 0) => \cable_pull_watchdog0__0\(7 downto 4),
      S(3) => \n_0_cable_pull_watchdog[7]_i_3\,
      S(2) => \n_0_cable_pull_watchdog[7]_i_4\,
      S(1) => \n_0_cable_pull_watchdog[7]_i_5\,
      S(0) => \n_0_cable_pull_watchdog[7]_i_6\
    );
\cable_pull_watchdog_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[8]_i_1\,
      Q => cable_pull_watchdog(8)
    );
\cable_pull_watchdog_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_pull_watchdog_event0,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => \n_0_cable_pull_watchdog[9]_i_1\,
      Q => cable_pull_watchdog(9)
    );
cable_unpull_enable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => cable_pull_reset,
      I1 => n_0_cable_unpull_reset_reg,
      I2 => cable_unpull_enable,
      O => n_0_cable_unpull_enable_i_1
    );
cable_unpull_enable_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      CLR => cable_unpull_enable0,
      D => n_0_cable_unpull_enable_i_1,
      Q => cable_unpull_enable
    );
cable_unpull_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8F0"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => gt0_rxresetdone_i_regrx322,
      I2 => n_0_cable_unpull_reset_reg,
      I3 => cable_unpull_enable,
      O => n_0_cable_unpull_reset_i_1
    );
cable_unpull_reset_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => n_0_cable_unpull_reset_i_1,
      Q => n_0_cable_unpull_reset_reg
    );
cable_unpull_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_cable_unpull_reset_reg,
      Q => \cable_unpull_reset_reg__0\,
      R => \<const0>\
    );
cable_unpull_reset_reg_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => \cable_unpull_reset_reg__0\,
      Q => \cable_unpull_reset_reg_reg__0\,
      R => \<const0>\
    );
cable_unpull_reset_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \cable_unpull_reset_reg__0\,
      I1 => \cable_unpull_reset_reg_reg__0\,
      O => n_0_cable_unpull_reset_rising_i_1
    );
cable_unpull_reset_rising_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => n_0_cable_unpull_reset_rising_i_1,
      Q => cable_unpull_reset_rising,
      R => \<const0>\
    );
cable_unpull_reset_rising_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk156,
      CE => \<const1>\,
      D => cable_unpull_reset_rising,
      Q => \cable_unpull_reset_rising_reg__0\,
      R => \<const0>\
    );
\cable_unpull_watchdog[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(0),
      O => \n_0_cable_unpull_watchdog[0]_i_1\
    );
\cable_unpull_watchdog[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(10),
      O => \n_0_cable_unpull_watchdog[10]_i_1\
    );
\cable_unpull_watchdog[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(11),
      O => \n_0_cable_unpull_watchdog[11]_i_1\
    );
\cable_unpull_watchdog[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(11),
      O => \n_0_cable_unpull_watchdog[11]_i_3\
    );
\cable_unpull_watchdog[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(10),
      O => \n_0_cable_unpull_watchdog[11]_i_4\
    );
\cable_unpull_watchdog[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(9),
      O => \n_0_cable_unpull_watchdog[11]_i_5\
    );
\cable_unpull_watchdog[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(8),
      O => \n_0_cable_unpull_watchdog[11]_i_6\
    );
\cable_unpull_watchdog[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(12),
      O => \n_0_cable_unpull_watchdog[12]_i_1\
    );
\cable_unpull_watchdog[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(13),
      O => \n_0_cable_unpull_watchdog[13]_i_1\
    );
\cable_unpull_watchdog[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(14),
      O => \n_0_cable_unpull_watchdog[14]_i_1\
    );
\cable_unpull_watchdog[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(15),
      O => \n_0_cable_unpull_watchdog[15]_i_1\
    );
\cable_unpull_watchdog[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(15),
      O => \n_0_cable_unpull_watchdog[15]_i_3\
    );
\cable_unpull_watchdog[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(14),
      O => \n_0_cable_unpull_watchdog[15]_i_4\
    );
\cable_unpull_watchdog[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(13),
      O => \n_0_cable_unpull_watchdog[15]_i_5\
    );
\cable_unpull_watchdog[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(12),
      O => \n_0_cable_unpull_watchdog[15]_i_6\
    );
\cable_unpull_watchdog[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(16),
      O => \n_0_cable_unpull_watchdog[16]_i_1\
    );
\cable_unpull_watchdog[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(17),
      O => \n_0_cable_unpull_watchdog[17]_i_1\
    );
\cable_unpull_watchdog[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(18),
      O => \n_0_cable_unpull_watchdog[18]_i_1\
    );
\cable_unpull_watchdog[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => n_0_cable_unpull_reset_reg,
      I1 => gt0_rxresetdone_i_regrx322,
      I2 => cable_unpull_enable,
      O => cable_unpull_reset1
    );
\cable_unpull_watchdog[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(19),
      O => \n_0_cable_unpull_watchdog[19]_i_2\
    );
\cable_unpull_watchdog[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(19),
      O => \n_0_cable_unpull_watchdog[19]_i_4\
    );
\cable_unpull_watchdog[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(18),
      O => \n_0_cable_unpull_watchdog[19]_i_5\
    );
\cable_unpull_watchdog[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(17),
      O => \n_0_cable_unpull_watchdog[19]_i_6\
    );
\cable_unpull_watchdog[19]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(16),
      O => \n_0_cable_unpull_watchdog[19]_i_7\
    );
\cable_unpull_watchdog[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(1),
      O => \n_0_cable_unpull_watchdog[1]_i_1\
    );
\cable_unpull_watchdog[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(2),
      O => \n_0_cable_unpull_watchdog[2]_i_1\
    );
\cable_unpull_watchdog[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(3),
      O => \n_0_cable_unpull_watchdog[3]_i_1\
    );
\cable_unpull_watchdog[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(3),
      O => \n_0_cable_unpull_watchdog[3]_i_3\
    );
\cable_unpull_watchdog[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(2),
      O => \n_0_cable_unpull_watchdog[3]_i_4\
    );
\cable_unpull_watchdog[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(1),
      O => \n_0_cable_unpull_watchdog[3]_i_5\
    );
\cable_unpull_watchdog[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(0),
      O => \n_0_cable_unpull_watchdog[3]_i_6\
    );
\cable_unpull_watchdog[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(4),
      O => \n_0_cable_unpull_watchdog[4]_i_1\
    );
\cable_unpull_watchdog[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(5),
      O => \n_0_cable_unpull_watchdog[5]_i_1\
    );
\cable_unpull_watchdog[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(6),
      O => \n_0_cable_unpull_watchdog[6]_i_1\
    );
\cable_unpull_watchdog[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(7),
      O => \n_0_cable_unpull_watchdog[7]_i_1\
    );
\cable_unpull_watchdog[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(7),
      O => \n_0_cable_unpull_watchdog[7]_i_3\
    );
\cable_unpull_watchdog[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(6),
      O => \n_0_cable_unpull_watchdog[7]_i_4\
    );
\cable_unpull_watchdog[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(5),
      O => \n_0_cable_unpull_watchdog[7]_i_5\
    );
\cable_unpull_watchdog[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cable_unpull_watchdog(4),
      O => \n_0_cable_unpull_watchdog[7]_i_6\
    );
\cable_unpull_watchdog[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(8),
      O => \n_0_cable_unpull_watchdog[8]_i_1\
    );
\cable_unpull_watchdog[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I2 => \cable_unpull_watchdog0__0\(9),
      O => \n_0_cable_unpull_watchdog[9]_i_1\
    );
\cable_unpull_watchdog_event[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      I1 => \n_0_cable_unpull_watchdog_event_reg[0]\,
      O => cable_unpull_watchdog_event(0)
    );
\cable_unpull_watchdog_event[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => n_0_cable_unpull_reset_reg,
      I1 => gt0_rxresetdone_i_regrx322,
      I2 => cable_unpull_enable,
      I3 => cable_pull_watchdog_event1,
      I4 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      O => \n_0_cable_unpull_watchdog_event[10]_i_1\
    );
\cable_unpull_watchdog_event[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[10]\,
      I1 => \n_0_cable_unpull_watchdog_event_reg[8]\,
      I2 => \n_0_cable_unpull_watchdog_event_reg[7]\,
      I3 => \n_0_cable_unpull_watchdog_event_reg[9]\,
      I4 => \n_0_cable_unpull_watchdog_event[10]_i_4\,
      I5 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      O => cable_unpull_watchdog_event(10)
    );
\cable_unpull_watchdog_event[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event[10]_i_5\,
      I1 => cable_unpull_watchdog(9),
      I2 => cable_unpull_watchdog(4),
      I3 => \n_0_cable_unpull_watchdog_event[10]_i_6\,
      I4 => \n_0_cable_unpull_watchdog_event[10]_i_7\,
      O => \n_0_cable_unpull_watchdog_event[10]_i_3\
    );
\cable_unpull_watchdog_event[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[3]\,
      I1 => \n_0_cable_unpull_watchdog_event[5]_i_2\,
      I2 => \n_0_cable_unpull_watchdog_event_reg[4]\,
      I3 => \n_0_cable_unpull_watchdog_event_reg[2]\,
      I4 => \n_0_cable_unpull_watchdog_event_reg[5]\,
      I5 => \n_0_cable_unpull_watchdog_event_reg[6]\,
      O => \n_0_cable_unpull_watchdog_event[10]_i_4\
    );
\cable_unpull_watchdog_event[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => cable_unpull_watchdog(8),
      I1 => cable_unpull_watchdog(1),
      I2 => cable_unpull_watchdog(2),
      I3 => cable_unpull_watchdog(7),
      I4 => cable_unpull_watchdog(0),
      I5 => cable_unpull_watchdog(3),
      O => \n_0_cable_unpull_watchdog_event[10]_i_5\
    );
\cable_unpull_watchdog_event[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => cable_unpull_watchdog(15),
      I1 => cable_unpull_watchdog(11),
      I2 => cable_unpull_watchdog(14),
      I3 => cable_unpull_watchdog(17),
      I4 => cable_unpull_watchdog(16),
      I5 => cable_unpull_watchdog(10),
      O => \n_0_cable_unpull_watchdog_event[10]_i_6\
    );
\cable_unpull_watchdog_event[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => cable_unpull_watchdog(6),
      I1 => cable_unpull_watchdog(5),
      I2 => cable_unpull_watchdog(19),
      I3 => cable_unpull_watchdog(18),
      I4 => cable_unpull_watchdog(13),
      I5 => cable_unpull_watchdog(12),
      O => \n_0_cable_unpull_watchdog_event[10]_i_7\
    );
\cable_unpull_watchdog_event[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[1]\,
      I1 => \n_0_cable_unpull_watchdog_event_reg[0]\,
      I2 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      O => cable_unpull_watchdog_event(1)
    );
\cable_unpull_watchdog_event[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[2]\,
      I1 => \n_0_cable_unpull_watchdog_event_reg[1]\,
      I2 => \n_0_cable_unpull_watchdog_event_reg[0]\,
      I3 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      O => cable_unpull_watchdog_event(2)
    );
\cable_unpull_watchdog_event[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[3]\,
      I1 => \n_0_cable_unpull_watchdog_event_reg[0]\,
      I2 => \n_0_cable_unpull_watchdog_event_reg[1]\,
      I3 => \n_0_cable_unpull_watchdog_event_reg[2]\,
      I4 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      O => cable_unpull_watchdog_event(3)
    );
\cable_unpull_watchdog_event[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[4]\,
      I1 => \n_0_cable_unpull_watchdog_event_reg[3]\,
      I2 => \n_0_cable_unpull_watchdog_event_reg[2]\,
      I3 => \n_0_cable_unpull_watchdog_event_reg[0]\,
      I4 => \n_0_cable_unpull_watchdog_event_reg[1]\,
      I5 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      O => cable_unpull_watchdog_event(4)
    );
\cable_unpull_watchdog_event[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[5]\,
      I1 => \n_0_cable_unpull_watchdog_event_reg[3]\,
      I2 => \n_0_cable_unpull_watchdog_event[5]_i_2\,
      I3 => \n_0_cable_unpull_watchdog_event_reg[4]\,
      I4 => \n_0_cable_unpull_watchdog_event_reg[2]\,
      I5 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      O => cable_unpull_watchdog_event(5)
    );
\cable_unpull_watchdog_event[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[1]\,
      I1 => \n_0_cable_unpull_watchdog_event_reg[0]\,
      O => \n_0_cable_unpull_watchdog_event[5]_i_2\
    );
\cable_unpull_watchdog_event[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[6]\,
      I1 => \n_0_cable_unpull_watchdog_event[6]_i_2\,
      I2 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      O => cable_unpull_watchdog_event(6)
    );
\cable_unpull_watchdog_event[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[5]\,
      I1 => \n_0_cable_unpull_watchdog_event_reg[2]\,
      I2 => \n_0_cable_unpull_watchdog_event_reg[4]\,
      I3 => \n_0_cable_unpull_watchdog_event_reg[0]\,
      I4 => \n_0_cable_unpull_watchdog_event_reg[1]\,
      I5 => \n_0_cable_unpull_watchdog_event_reg[3]\,
      O => \n_0_cable_unpull_watchdog_event[6]_i_2\
    );
\cable_unpull_watchdog_event[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[7]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_4\,
      I2 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      O => cable_unpull_watchdog_event(7)
    );
\cable_unpull_watchdog_event[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[8]\,
      I1 => \n_0_cable_unpull_watchdog_event[10]_i_4\,
      I2 => \n_0_cable_unpull_watchdog_event_reg[7]\,
      I3 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      O => cable_unpull_watchdog_event(8)
    );
\cable_unpull_watchdog_event[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
    port map (
      I0 => \n_0_cable_unpull_watchdog_event_reg[9]\,
      I1 => \n_0_cable_unpull_watchdog_event_reg[8]\,
      I2 => \n_0_cable_unpull_watchdog_event_reg[7]\,
      I3 => \n_0_cable_unpull_watchdog_event[10]_i_4\,
      I4 => \n_0_cable_unpull_watchdog_event[10]_i_3\,
      O => cable_unpull_watchdog_event(9)
    );
\cable_unpull_watchdog_event_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_cable_unpull_watchdog_event[10]_i_1\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => cable_unpull_watchdog_event(0),
      Q => \n_0_cable_unpull_watchdog_event_reg[0]\
    );
\cable_unpull_watchdog_event_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_cable_unpull_watchdog_event[10]_i_1\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => cable_unpull_watchdog_event(10),
      Q => \n_0_cable_unpull_watchdog_event_reg[10]\
    );
\cable_unpull_watchdog_event_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_cable_unpull_watchdog_event[10]_i_1\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => cable_unpull_watchdog_event(1),
      Q => \n_0_cable_unpull_watchdog_event_reg[1]\
    );
\cable_unpull_watchdog_event_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_cable_unpull_watchdog_event[10]_i_1\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => cable_unpull_watchdog_event(2),
      Q => \n_0_cable_unpull_watchdog_event_reg[2]\
    );
\cable_unpull_watchdog_event_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_cable_unpull_watchdog_event[10]_i_1\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => cable_unpull_watchdog_event(3),
      Q => \n_0_cable_unpull_watchdog_event_reg[3]\
    );
\cable_unpull_watchdog_event_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_cable_unpull_watchdog_event[10]_i_1\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => cable_unpull_watchdog_event(4),
      Q => \n_0_cable_unpull_watchdog_event_reg[4]\
    );
\cable_unpull_watchdog_event_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_cable_unpull_watchdog_event[10]_i_1\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => cable_unpull_watchdog_event(5),
      Q => \n_0_cable_unpull_watchdog_event_reg[5]\
    );
\cable_unpull_watchdog_event_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_cable_unpull_watchdog_event[10]_i_1\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => cable_unpull_watchdog_event(6),
      Q => \n_0_cable_unpull_watchdog_event_reg[6]\
    );
\cable_unpull_watchdog_event_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_cable_unpull_watchdog_event[10]_i_1\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => cable_unpull_watchdog_event(7),
      Q => \n_0_cable_unpull_watchdog_event_reg[7]\
    );
\cable_unpull_watchdog_event_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_cable_unpull_watchdog_event[10]_i_1\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => cable_unpull_watchdog_event(8),
      Q => \n_0_cable_unpull_watchdog_event_reg[8]\
    );
\cable_unpull_watchdog_event_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \n_0_cable_unpull_watchdog_event[10]_i_1\,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => cable_unpull_watchdog_event(9),
      Q => \n_0_cable_unpull_watchdog_event_reg[9]\
    );
\cable_unpull_watchdog_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[0]_i_1\,
      Q => cable_unpull_watchdog(0)
    );
\cable_unpull_watchdog_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[10]_i_1\,
      Q => cable_unpull_watchdog(10)
    );
\cable_unpull_watchdog_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[11]_i_1\,
      Q => cable_unpull_watchdog(11)
    );
\cable_unpull_watchdog_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cable_unpull_watchdog_reg[7]_i_2\,
      CO(3) => \n_0_cable_unpull_watchdog_reg[11]_i_2\,
      CO(2) => \n_1_cable_unpull_watchdog_reg[11]_i_2\,
      CO(1) => \n_2_cable_unpull_watchdog_reg[11]_i_2\,
      CO(0) => \n_3_cable_unpull_watchdog_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => cable_unpull_watchdog(11 downto 8),
      O(3 downto 0) => \cable_unpull_watchdog0__0\(11 downto 8),
      S(3) => \n_0_cable_unpull_watchdog[11]_i_3\,
      S(2) => \n_0_cable_unpull_watchdog[11]_i_4\,
      S(1) => \n_0_cable_unpull_watchdog[11]_i_5\,
      S(0) => \n_0_cable_unpull_watchdog[11]_i_6\
    );
\cable_unpull_watchdog_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[12]_i_1\,
      Q => cable_unpull_watchdog(12)
    );
\cable_unpull_watchdog_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[13]_i_1\,
      Q => cable_unpull_watchdog(13)
    );
\cable_unpull_watchdog_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[14]_i_1\,
      Q => cable_unpull_watchdog(14)
    );
\cable_unpull_watchdog_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[15]_i_1\,
      Q => cable_unpull_watchdog(15)
    );
\cable_unpull_watchdog_reg[15]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cable_unpull_watchdog_reg[11]_i_2\,
      CO(3) => \n_0_cable_unpull_watchdog_reg[15]_i_2\,
      CO(2) => \n_1_cable_unpull_watchdog_reg[15]_i_2\,
      CO(1) => \n_2_cable_unpull_watchdog_reg[15]_i_2\,
      CO(0) => \n_3_cable_unpull_watchdog_reg[15]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => cable_unpull_watchdog(15 downto 12),
      O(3 downto 0) => \cable_unpull_watchdog0__0\(15 downto 12),
      S(3) => \n_0_cable_unpull_watchdog[15]_i_3\,
      S(2) => \n_0_cable_unpull_watchdog[15]_i_4\,
      S(1) => \n_0_cable_unpull_watchdog[15]_i_5\,
      S(0) => \n_0_cable_unpull_watchdog[15]_i_6\
    );
\cable_unpull_watchdog_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[16]_i_1\,
      Q => cable_unpull_watchdog(16)
    );
\cable_unpull_watchdog_reg[17]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      D => \n_0_cable_unpull_watchdog[17]_i_1\,
      PRE => cable_unpull_reset_rising_rxusrclk2,
      Q => cable_unpull_watchdog(17)
    );
\cable_unpull_watchdog_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[18]_i_1\,
      Q => cable_unpull_watchdog(18)
    );
\cable_unpull_watchdog_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[19]_i_2\,
      Q => cable_unpull_watchdog(19)
    );
\cable_unpull_watchdog_reg[19]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cable_unpull_watchdog_reg[15]_i_2\,
      CO(3) => \NLW_cable_unpull_watchdog_reg[19]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \n_1_cable_unpull_watchdog_reg[19]_i_3\,
      CO(1) => \n_2_cable_unpull_watchdog_reg[19]_i_3\,
      CO(0) => \n_3_cable_unpull_watchdog_reg[19]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2 downto 0) => cable_unpull_watchdog(18 downto 16),
      O(3 downto 0) => \cable_unpull_watchdog0__0\(19 downto 16),
      S(3) => \n_0_cable_unpull_watchdog[19]_i_4\,
      S(2) => \n_0_cable_unpull_watchdog[19]_i_5\,
      S(1) => \n_0_cable_unpull_watchdog[19]_i_6\,
      S(0) => \n_0_cable_unpull_watchdog[19]_i_7\
    );
\cable_unpull_watchdog_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[1]_i_1\,
      Q => cable_unpull_watchdog(1)
    );
\cable_unpull_watchdog_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[2]_i_1\,
      Q => cable_unpull_watchdog(2)
    );
\cable_unpull_watchdog_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[3]_i_1\,
      Q => cable_unpull_watchdog(3)
    );
\cable_unpull_watchdog_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_cable_unpull_watchdog_reg[3]_i_2\,
      CO(2) => \n_1_cable_unpull_watchdog_reg[3]_i_2\,
      CO(1) => \n_2_cable_unpull_watchdog_reg[3]_i_2\,
      CO(0) => \n_3_cable_unpull_watchdog_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => cable_unpull_watchdog(3 downto 0),
      O(3 downto 0) => \cable_unpull_watchdog0__0\(3 downto 0),
      S(3) => \n_0_cable_unpull_watchdog[3]_i_3\,
      S(2) => \n_0_cable_unpull_watchdog[3]_i_4\,
      S(1) => \n_0_cable_unpull_watchdog[3]_i_5\,
      S(0) => \n_0_cable_unpull_watchdog[3]_i_6\
    );
\cable_unpull_watchdog_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[4]_i_1\,
      Q => cable_unpull_watchdog(4)
    );
\cable_unpull_watchdog_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[5]_i_1\,
      Q => cable_unpull_watchdog(5)
    );
\cable_unpull_watchdog_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[6]_i_1\,
      Q => cable_unpull_watchdog(6)
    );
\cable_unpull_watchdog_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[7]_i_1\,
      Q => cable_unpull_watchdog(7)
    );
\cable_unpull_watchdog_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cable_unpull_watchdog_reg[3]_i_2\,
      CO(3) => \n_0_cable_unpull_watchdog_reg[7]_i_2\,
      CO(2) => \n_1_cable_unpull_watchdog_reg[7]_i_2\,
      CO(1) => \n_2_cable_unpull_watchdog_reg[7]_i_2\,
      CO(0) => \n_3_cable_unpull_watchdog_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => cable_unpull_watchdog(7 downto 4),
      O(3 downto 0) => \cable_unpull_watchdog0__0\(7 downto 4),
      S(3) => \n_0_cable_unpull_watchdog[7]_i_3\,
      S(2) => \n_0_cable_unpull_watchdog[7]_i_4\,
      S(1) => \n_0_cable_unpull_watchdog[7]_i_5\,
      S(0) => \n_0_cable_unpull_watchdog[7]_i_6\
    );
\cable_unpull_watchdog_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[8]_i_1\,
      Q => cable_unpull_watchdog(8)
    );
\cable_unpull_watchdog_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => cable_unpull_reset1,
      CLR => cable_unpull_reset_rising_rxusrclk2,
      D => \n_0_cable_unpull_watchdog[9]_i_1\,
      Q => cable_unpull_watchdog(9)
    );
gt0_gtwizard_gth_10gbaser_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT
    port map (
      D(0) => gt0_rxresetdone_i,
      I1(31 downto 0) => gt_txd(31 downto 0),
      I2(0) => gt0_txresetdone_i,
      O1(3) => gt0_rxheadervalid_i,
      O1(2) => gt0_rxdatavalid_i,
      O1(1) => gt0_rxheader_i(0),
      O1(0) => gt0_rxheader_i(1),
      O2(31) => gt0_rxdata_i(0),
      O2(30) => gt0_rxdata_i(1),
      O2(29) => gt0_rxdata_i(2),
      O2(28) => gt0_rxdata_i(3),
      O2(27) => gt0_rxdata_i(4),
      O2(26) => gt0_rxdata_i(5),
      O2(25) => gt0_rxdata_i(6),
      O2(24) => gt0_rxdata_i(7),
      O2(23) => gt0_rxdata_i(8),
      O2(22) => gt0_rxdata_i(9),
      O2(21) => gt0_rxdata_i(10),
      O2(20) => gt0_rxdata_i(11),
      O2(19) => gt0_rxdata_i(12),
      O2(18) => gt0_rxdata_i(13),
      O2(17) => gt0_rxdata_i(14),
      O2(16) => gt0_rxdata_i(15),
      O2(15) => gt0_rxdata_i(16),
      O2(14) => gt0_rxdata_i(17),
      O2(13) => gt0_rxdata_i(18),
      O2(12) => gt0_rxdata_i(19),
      O2(11) => gt0_rxdata_i(20),
      O2(10) => gt0_rxdata_i(21),
      O2(9) => gt0_rxdata_i(22),
      O2(8) => gt0_rxdata_i(23),
      O2(7) => gt0_rxdata_i(24),
      O2(6) => gt0_rxdata_i(25),
      O2(5) => gt0_rxdata_i(26),
      O2(4) => gt0_rxdata_i(27),
      O2(3) => gt0_rxdata_i(28),
      O2(2) => gt0_rxdata_i(29),
      O2(1) => gt0_rxdata_i(30),
      O2(0) => gt0_rxdata_i(31),
      Q(7 downto 0) => gt_txc(7 downto 0),
      TXPRBSSEL(0) => tx_prbs31_en,
      cable_pull_reset_rising_reg => \cable_pull_reset_rising_reg__0\,
      cable_unpull_reset_rising_reg => \cable_unpull_reset_rising_reg__0\,
      clear_rx_prbs_err_count => gt0_clear_rx_prbs_err_count_i,
      configuration_vector(2) => configuration_vector(111),
      configuration_vector(1) => configuration_vector(15),
      configuration_vector(0) => configuration_vector(0),
      dclk => dclk,
      drp_daddr_i(8 downto 0) => drp_daddr_i(8 downto 0),
      drp_den_i => drp_den_i,
      drp_di_i(15 downto 0) => drp_di_i(15 downto 0),
      drp_drdy_o => drp_drdy_o,
      drp_drpdo_o(15 downto 0) => drp_drpdo_o(15 downto 0),
      drp_dwe_i => drp_dwe_i,
      gt0_rxbufreset_i => gt0_rxbufreset_i,
      gt0_rxbufreset_i0 => gt0_rxbufreset_i0,
      gt0_rxresetdone_i_regrx322 => gt0_rxresetdone_i_regrx322,
      gt_slip => gt0_rxgearboxslip_i,
      gtrxreset => gtrxreset,
      gttxreset => gttxreset,
      pcs_resetout_reg => pcs_resetout_reg,
      pma_resetout_reg => pma_resetout_reg,
      qplllock => qplllock,
      qplloutclk => qplloutclk,
      qplloutrefclk => qplloutrefclk,
      reset_counter_done => reset_counter_done,
      rx_prbs31_en => rx_prbs31_en,
      rxclk322 => rxclk322,
      rxn => rxn,
      rxp => rxp,
      rxuserrdy => rxuserrdy,
      rxusrclk2 => rxusrclk2,
      tx_disable => \^tx_disable\,
      txclk322 => txclk322,
      txn => txn,
      txp => txp,
      txuserrdy => txuserrdy,
      txusrclk => txusrclk,
      txusrclk2 => txusrclk2
    );
gt0_rxbufreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxbufreset_i0,
      Q => gt0_rxbufreset_i,
      R => \<const0>\
    );
gt0_rxresetdone_i_regrx322_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxresetdone_i,
      Q => gt0_rxresetdone_i_regrx322,
      R => \<const0>\
    );
gt0_rxresetdone_i_sync_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en_0
    port map (
      D(0) => gt0_rxresetdone_i,
      I1(0) => clk156_reset_rx_tmp,
      areset => areset,
      clk156 => clk156,
      \out\(0) => \^rx_resetdone\,
      signal_detect => signal_detect
    );
gt0_txresetdone_i_sync_i: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en
    port map (
      D(0) => clk156_reset_tx_tmp,
      I1(0) => \^rx_resetdone\,
      I2(0) => gt0_txresetdone_i,
      areset => areset,
      clk156 => clk156,
      \out\(0) => \^tx_resetdone\,
      resetdone => resetdone
    );
\gt_rxc_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxheader_i(1),
      Q => gt_rxc_d1(0),
      R => \<const0>\
    );
\gt_rxc_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxheader_i(0),
      Q => gt_rxc_d1(1),
      R => \<const0>\
    );
\gt_rxc_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdatavalid_i,
      Q => gt_rxc_d1(2),
      R => \<const0>\
    );
\gt_rxc_d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxheadervalid_i,
      Q => gt_rxc_d1(3),
      R => \<const0>\
    );
\gt_rxd_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(31),
      Q => gt_rxd_d1(0),
      R => \<const0>\
    );
\gt_rxd_d1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(21),
      Q => gt_rxd_d1(10),
      R => \<const0>\
    );
\gt_rxd_d1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(20),
      Q => gt_rxd_d1(11),
      R => \<const0>\
    );
\gt_rxd_d1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(19),
      Q => gt_rxd_d1(12),
      R => \<const0>\
    );
\gt_rxd_d1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(18),
      Q => gt_rxd_d1(13),
      R => \<const0>\
    );
\gt_rxd_d1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(17),
      Q => gt_rxd_d1(14),
      R => \<const0>\
    );
\gt_rxd_d1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(16),
      Q => gt_rxd_d1(15),
      R => \<const0>\
    );
\gt_rxd_d1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(15),
      Q => gt_rxd_d1(16),
      R => \<const0>\
    );
\gt_rxd_d1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(14),
      Q => gt_rxd_d1(17),
      R => \<const0>\
    );
\gt_rxd_d1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(13),
      Q => gt_rxd_d1(18),
      R => \<const0>\
    );
\gt_rxd_d1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(12),
      Q => gt_rxd_d1(19),
      R => \<const0>\
    );
\gt_rxd_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(30),
      Q => gt_rxd_d1(1),
      R => \<const0>\
    );
\gt_rxd_d1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(11),
      Q => gt_rxd_d1(20),
      R => \<const0>\
    );
\gt_rxd_d1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(10),
      Q => gt_rxd_d1(21),
      R => \<const0>\
    );
\gt_rxd_d1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(9),
      Q => gt_rxd_d1(22),
      R => \<const0>\
    );
\gt_rxd_d1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(8),
      Q => gt_rxd_d1(23),
      R => \<const0>\
    );
\gt_rxd_d1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(7),
      Q => gt_rxd_d1(24),
      R => \<const0>\
    );
\gt_rxd_d1_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(6),
      Q => gt_rxd_d1(25),
      R => \<const0>\
    );
\gt_rxd_d1_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(5),
      Q => gt_rxd_d1(26),
      R => \<const0>\
    );
\gt_rxd_d1_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(4),
      Q => gt_rxd_d1(27),
      R => \<const0>\
    );
\gt_rxd_d1_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(3),
      Q => gt_rxd_d1(28),
      R => \<const0>\
    );
\gt_rxd_d1_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(2),
      Q => gt_rxd_d1(29),
      R => \<const0>\
    );
\gt_rxd_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(29),
      Q => gt_rxd_d1(2),
      R => \<const0>\
    );
\gt_rxd_d1_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(1),
      Q => gt_rxd_d1(30),
      R => \<const0>\
    );
\gt_rxd_d1_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(0),
      Q => gt_rxd_d1(31),
      R => \<const0>\
    );
\gt_rxd_d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(28),
      Q => gt_rxd_d1(3),
      R => \<const0>\
    );
\gt_rxd_d1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(27),
      Q => gt_rxd_d1(4),
      R => \<const0>\
    );
\gt_rxd_d1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(26),
      Q => gt_rxd_d1(5),
      R => \<const0>\
    );
\gt_rxd_d1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(25),
      Q => gt_rxd_d1(6),
      R => \<const0>\
    );
\gt_rxd_d1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(24),
      Q => gt_rxd_d1(7),
      R => \<const0>\
    );
\gt_rxd_d1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(23),
      Q => gt_rxd_d1(8),
      R => \<const0>\
    );
\gt_rxd_d1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      D => gt0_rxdata_i(22),
      Q => gt_rxd_d1(9),
      R => \<const0>\
    );
pcs_resetout_reg_reg: unisim.vcomponents.FDCE
    port map (
      C => clk156,
      CE => \<const1>\,
      CLR => areset_clk156,
      D => configuration_vector(111),
      Q => pcs_resetout_reg
    );
pma_resetout_reg_reg: unisim.vcomponents.FDCE
    port map (
      C => clk156,
      CE => \<const1>\,
      CLR => areset_clk156,
      D => configuration_vector(15),
      Q => pma_resetout_reg
    );
\rx_sample_prev_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => rx_sample(0),
      Q => rx_sample_prev(0)
    );
\rx_sample_prev_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => rx_sample(1),
      Q => rx_sample_prev(1)
    );
\rx_sample_prev_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => rx_sample(2),
      Q => rx_sample_prev(2)
    );
\rx_sample_prev_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => rx_sample(3),
      Q => rx_sample_prev(3)
    );
\rx_sample_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => gt0_rxdata_i(27),
      Q => rx_sample(0)
    );
\rx_sample_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => gt0_rxdata_i(26),
      Q => rx_sample(1)
    );
\rx_sample_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => gt0_rxdata_i(25),
      Q => rx_sample(2)
    );
\rx_sample_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxusrclk2,
      CE => \<const1>\,
      CLR => cable_pull_reset_rising_rxusrclk2,
      D => gt0_rxdata_i(24),
      Q => rx_sample(3)
    );
ten_gig_eth_pcs_pma_ip_core: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0
    port map (
      E(0) => n_7_ten_gig_eth_pcs_pma_ip_local_clock_reset_block,
      I1 => n_8_ten_gig_eth_pcs_pma_ip_local_clock_reset_block,
      I2(0) => txreset322,
      I3(0) => \^rx_resetdone\,
      I4(31 downto 0) => gt_rxd_d1(31 downto 0),
      O1 => \^status_vector\(15),
      O2(0) => rxreset322,
      Q(3 downto 0) => gt_rxc_d1(3 downto 0),
      TXPRBSSEL(0) => tx_prbs31_en,
      cable_unpull_enable => cable_unpull_enable,
      clear_rx_prbs_err_count => gt0_clear_rx_prbs_err_count_i,
      clk156 => clk156,
      configuration_vector(147 downto 144) => configuration_vector(519 downto 516),
      configuration_vector(143 downto 142) => configuration_vector(513 downto 512),
      configuration_vector(141 downto 126) => configuration_vector(399 downto 384),
      configuration_vector(125 downto 120) => configuration_vector(245 downto 240),
      configuration_vector(119 downto 62) => configuration_vector(233 downto 176),
      configuration_vector(61 downto 2) => configuration_vector(169 downto 110),
      configuration_vector(1 downto 0) => configuration_vector(16 downto 15),
      core_status(0) => \^core_status\(0),
      dclk => dclk,
      drp_daddr_o(5) => \^drp_daddr_o\(8),
      drp_daddr_o(4) => \^drp_daddr_o\(6),
      drp_daddr_o(3 downto 0) => \^drp_daddr_o\(4 downto 1),
      drp_den_o => drp_den_o,
      drp_drdy_i => drp_drdy_i,
      drp_drpdo_i(15 downto 0) => drp_drpdo_i(15 downto 0),
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gt_slip => gt0_rxgearboxslip_i,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      local_fault => \ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_insert_i/local_fault\,
      \out\(0) => clk156_reset_tx,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      resetdone => resetdone,
      rx_prbs31_en => rx_prbs31_en,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect,
      status_vector(43 downto 12) => \^status_vector\(303 downto 272),
      status_vector(11) => \^status_vector\(268),
      status_vector(10 downto 9) => \^status_vector\(257 downto 256),
      status_vector(8) => \^status_vector\(231),
      status_vector(7) => \^status_vector\(226),
      status_vector(6) => \^status_vector\(223),
      status_vector(5) => \^status_vector\(48),
      status_vector(4) => \^status_vector\(23),
      status_vector(3 downto 1) => \^status_vector\(39 downto 37),
      status_vector(0) => \^status_vector\(18),
      tx_disable => \^tx_disable\,
      tx_resetdone => \^tx_resetdone\,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
ten_gig_eth_pcs_pma_ip_local_clock_reset_block: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_local_clock_and_reset
    port map (
      AR(0) => cable_pull_reset_rising_rxusrclk2,
      AS(0) => cable_pull_reset_rising,
      D(0) => clk156_reset_tx_tmp,
      E(0) => n_7_ten_gig_eth_pcs_pma_ip_local_clock_reset_block,
      I1(0) => clk156_reset_rx_tmp,
      I2(0) => cable_unpull_reset_rising,
      O1(0) => txreset322,
      O2(0) => rxreset322,
      O3(0) => cable_unpull_reset_rising_rxusrclk2,
      O4 => n_8_ten_gig_eth_pcs_pma_ip_local_clock_reset_block,
      areset => areset,
      cable_unpull_enable0 => cable_unpull_enable0,
      clk156 => clk156,
      configuration_vector(0) => configuration_vector(15),
      gtrxreset => gtrxreset,
      local_fault => \ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_insert_i/local_fault\,
      \out\(0) => clk156_reset_tx,
      pma_resetout_reg => pma_resetout_reg,
      qplllock => qplllock,
      rxclk322 => rxclk322,
      rxuserrdy => rxuserrdy,
      rxusrclk2 => rxusrclk2,
      txusrclk => txusrclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_pcs_pma_ip is
  port (
    clk156 : in STD_LOGIC;
    dclk : in STD_LOGIC;
    txusrclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    txclk322 : out STD_LOGIC;
    areset : in STD_LOGIC;
    areset_clk156 : in STD_LOGIC;
    gttxreset : in STD_LOGIC;
    gtrxreset : in STD_LOGIC;
    txuserrdy : in STD_LOGIC;
    qplllock : in STD_LOGIC;
    qplloutclk : in STD_LOGIC;
    qplloutrefclk : in STD_LOGIC;
    reset_counter_done : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 535 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 447 downto 0 );
    core_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_resetdone : out STD_LOGIC;
    rx_resetdone : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    tx_fault : in STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_dwe_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_o : out STD_LOGIC;
    drp_drpdo_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den_i : in STD_LOGIC;
    drp_dwe_i : in STD_LOGIC;
    drp_daddr_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_i : in STD_LOGIC;
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_disable : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ten_gig_eth_pcs_pma_ip : entity is true;
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of ten_gig_eth_pcs_pma_ip : entity is "ten_gig_eth_pcs_pma_ip,ten_gig_eth_pcs_pma_v4_0,{x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=ten_gig_eth_pcs_pma,x_ipVersion=4.0,x_ipLanguage=VERILOG,c_family=virtex7,c_component_name=ten_gig_eth_pcs_pma_ip,c_has_mdio=false,c_has_fec=false,c_has_an=false,c_is_kr=false,c_gttype=1,c_data_width=32,c_1588=0,c_transceivercontrol=false,c_supportlevel=0}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pma_ip : entity is "yes";
end ten_gig_eth_pcs_pma_ip;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip is
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
inst: entity work.ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_block
    port map (
      areset => areset,
      areset_clk156 => areset_clk156,
      clk156 => clk156,
      configuration_vector(535 downto 0) => configuration_vector(535 downto 0),
      core_status(7 downto 0) => core_status(7 downto 0),
      dclk => dclk,
      drp_daddr_i(15 downto 0) => drp_daddr_i(15 downto 0),
      drp_daddr_o(15 downto 0) => drp_daddr_o(15 downto 0),
      drp_den_i => drp_den_i,
      drp_den_o => drp_den_o,
      drp_di_i(15 downto 0) => drp_di_i(15 downto 0),
      drp_di_o(15 downto 0) => drp_di_o(15 downto 0),
      drp_drdy_i => drp_drdy_i,
      drp_drdy_o => drp_drdy_o,
      drp_drpdo_i(15 downto 0) => drp_drpdo_i(15 downto 0),
      drp_drpdo_o(15 downto 0) => drp_drpdo_o(15 downto 0),
      drp_dwe_i => drp_dwe_i,
      drp_dwe_o => drp_dwe_o,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gtrxreset => gtrxreset,
      gttxreset => gttxreset,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      qplllock => qplllock,
      qplloutclk => qplloutclk,
      qplloutrefclk => qplloutrefclk,
      reset_counter_done => reset_counter_done,
      rx_resetdone => rx_resetdone,
      rxn => rxn,
      rxp => rxp,
      signal_detect => signal_detect,
      status_vector(447 downto 0) => status_vector(447 downto 0),
      tx_disable => tx_disable,
      tx_fault => tx_fault,
      tx_resetdone => tx_resetdone,
      txclk322 => txclk322,
      txn => txn,
      txp => txp,
      txuserrdy => txuserrdy,
      txusrclk => txusrclk,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
