
---------- Begin Simulation Statistics ----------
final_tick                               184909017000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102478                       # Simulator instruction rate (inst/s)
host_mem_usage                                1120776                       # Number of bytes of host memory used
host_op_rate                                   201843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   975.82                       # Real time elapsed on the host
host_tick_rate                              189491442                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     196961782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.184909                       # Number of seconds simulated
sim_ticks                                184909017000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             42425936                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             962744                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4979285                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          47164715                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12998133                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        42425936                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         29427803                       # Number of indirect misses.
system.cpu.branchPred.lookups                47164715                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3789949                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      3580362                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 128214644                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84616346                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           4998847                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   23767493                       # Number of branches committed
system.cpu.commit.bw_lim_events              11363078                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           11048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       118980206                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              196961782                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    149817608                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.314677                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.424811                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    101395414     67.68%     67.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11046915      7.37%     75.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5262345      3.51%     78.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9952034      6.64%     85.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4973612      3.32%     88.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2203564      1.47%     90.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1627339      1.09%     91.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1993307      1.33%     92.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11363078      7.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    149817608                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      90617                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1690748                       # Number of function calls committed.
system.cpu.commit.int_insts                 196122818                       # Number of committed integer instructions.
system.cpu.commit.loads                      28386169                       # Number of loads committed
system.cpu.commit.membars                        6780                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       755879      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        155297051     78.85%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          314101      0.16%     79.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           625387      0.32%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2520      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1360      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1660      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1398      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          16169      0.01%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            5      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          474      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          210      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28380926     14.41%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11500578      5.84%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5243      0.00%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        58746      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         196961782                       # Class of committed instruction
system.cpu.commit.refs                       39945493                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     196961782                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.849090                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.849090                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     36111951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36111951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59536.569027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59536.569027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55809.327751                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55809.327751                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     33513044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33513044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 154730006000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 154730006000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.071968                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071968                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data      2598907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2598907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1385710                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1385710                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  67707709000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  67707709000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1213197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1213197                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     11571281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11571281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49314.494059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49314.494059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47188.522453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47188.522453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11391017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11391017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8889627957                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8889627957                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       180264                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       180264                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3341                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3341                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8348734958                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8348734958                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       176923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       176923                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.081370                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    26.503497                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             35603                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1430                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs      1391414                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        37900                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     47683232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47683232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58873.539612                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58873.539612                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54712.142806                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54712.142806                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     44904061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44904061                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 163619633957                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 163619633957                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058284                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058284                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data      2779171                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2779171                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data      1389051                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1389051                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  76056443958                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76056443958                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029153                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029153                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1390120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1390120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     47683232                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47683232                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58873.539612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58873.539612                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54712.142806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54712.142806                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     44904061                       # number of overall hits
system.cpu.dcache.overall_hits::total        44904061                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 163619633957                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 163619633957                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058284                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058284                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data      2779171                       # number of overall misses
system.cpu.dcache.overall_misses::total       2779171                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data      1389051                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1389051                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  76056443958                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76056443958                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029153                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029153                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1390120                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1390120                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                1386644                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          851                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             33.361421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         96754132                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.435957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999449                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999449                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           1387668                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          96754132                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.435957                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46294576                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       475726                       # number of writebacks
system.cpu.dcache.writebacks::total            475726                       # number of writebacks
system.cpu.decode.BlockedCycles              46055069                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              363358245                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 65932218                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  46484906                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                5004985                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               5667412                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    39039260                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1086845                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    14605631                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        114284                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    47164715                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  24697545                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      90828415                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               2606803                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         3861                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      196293470                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                27011                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          159                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles        157244                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                10009970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         18                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.255070                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           73122897                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           16788082                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.061568                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          169144590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.285737                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.385713                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                110047917     65.06%     65.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2951528      1.74%     66.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2942007      1.74%     68.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2668637      1.58%     70.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3345264      1.98%     72.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3489431      2.06%     74.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3030474      1.79%     75.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  4587118      2.71%     78.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 36082214     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            169144590                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    226035                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    98752                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     24697488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24697488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29147.483948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29147.483948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28222.561306                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28222.561306                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     20822105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20822105                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 112957663784                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 112957663784                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.156914                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.156914                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      3875383                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3875383                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       397003                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       397003                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  98168792794                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  98168792794                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.140839                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.140839                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3478380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3478380                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.850434                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs              6218                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs        61250                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     24697488                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24697488                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29147.483948                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29147.483948                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28222.561306                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28222.561306                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     20822105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20822105                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 112957663784                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 112957663784                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.156914                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.156914                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      3875383                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3875383                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       397003                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       397003                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  98168792794                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  98168792794                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.140839                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.140839                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      3478380                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3478380                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     24697488                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24697488                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29147.483948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29147.483948                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28222.561306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28222.561306                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     20822105                       # number of overall hits
system.cpu.icache.overall_hits::total        20822105                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 112957663784                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 112957663784                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.156914                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.156914                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      3875383                       # number of overall misses
system.cpu.icache.overall_misses::total       3875383                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       397003                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       397003                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  98168792794                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  98168792794                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.140839                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.140839                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3478380                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3478380                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                3476911                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              6.986150                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         52873356                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.911953                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           3478380                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          52873356                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.911953                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24300485                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      3476911                       # number of writebacks
system.cpu.icache.writebacks::total           3476911                       # number of writebacks
system.cpu.idleCycles                        15764428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              6338190                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 29283974                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.439330                       # Inst execution rate
system.cpu.iew.exec_refs                     53641512                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   14591752                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                28122223                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              48783407                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             116932                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            359363                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18256339                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           315930533                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              39049760                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9356717                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             266145136                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 256913                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                584904                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                5004985                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                981512                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         18677                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2356131                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        64112                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         8762                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5499                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     20397238                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      6697015                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           8762                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      4723424                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1614766                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 300767704                       # num instructions consuming a value
system.cpu.iew.wb_count                     260964321                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.630847                       # average fanout of values written-back
system.cpu.iew.wb_producers                 189738272                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.411312                       # insts written-back per cycle
system.cpu.iew.wb_sent                      263224569                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                384356080                       # number of integer regfile reads
system.cpu.int_regfile_writes               218122448                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.540807                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.540807                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2273923      0.83%      0.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             215422538     78.19%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               340634      0.12%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                702642      0.26%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2636      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                9513      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2675      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1933      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               41848      0.02%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 31      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              12      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           27865      0.01%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          10761      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              1      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             41127355     14.93%     94.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15458231      5.61%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           20019      0.01%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          59178      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              275501853                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  180546                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              360129                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       174034                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             385545                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6855818                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024885                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6408303     93.47%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    45      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    186      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 268144      3.91%     97.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                178132      2.60%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               609      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              392      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              279903202                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          727791459                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    260790287                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         434521511                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  315581683                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 275501853                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              348850                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       118968751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1147474                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         337802                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    169338559                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     169144590                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.628795                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.346709                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            97099311     57.41%     57.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12761964      7.55%     64.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11763336      6.95%     71.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10531068      6.23%     78.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9548173      5.64%     83.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8423950      4.98%     88.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8792471      5.20%     93.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             7241791      4.28%     98.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2982526      1.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       169144590                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.489932                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    24726382                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        382552                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           1132267                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           785810                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             48783407                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18256339                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               116606897                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    765                       # number of misc regfile writes
system.cpu.numCycles                        184909018                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    184909017000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                35695147                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             232423984                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              165                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                5086331                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 68987586                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                1098969                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                432701                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             866417419                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              347866712                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           395706458                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  48492580                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3488304                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                5004985                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              10945968                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                163282468                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            375516                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        528757234                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          18324                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1767                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  18685559                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1716                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    454396518                       # The number of ROB reads
system.cpu.rob.rob_writes                   651571300                       # The number of ROB writes
system.cpu.timesIdled                         1407819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   113                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        49051                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         49051                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84127.933303                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84127.933303                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  11541342914                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  11541342914                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       137188                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         137188                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      3474145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3474145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 111815.258297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111815.258297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91976.432895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91976.432895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3325754                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3325754                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  16592377994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16592377994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.042713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.042713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       148391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           148391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst          600                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           600                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  13593288994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13593288994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.042540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.042540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       147791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       147791                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        174788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            174788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111732.382343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111732.382343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91756.507665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91756.507665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            130273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                130273                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   4973767000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4973767000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.254680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.254680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           44515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               44515                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data           29                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               29                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4081880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4081880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.254514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.254514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        44486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          44486                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data      1212880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1212880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111228.977778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111228.977778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91313.186796                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91313.186796                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        791896                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            791896                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  46825619981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  46825619981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.347095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.347095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       420984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          420984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data         1308                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1308                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  38321952982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  38321952982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.346016                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.346016                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       419676                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       419676                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data         2452                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2452                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  5128.919861                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5128.919861                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29473.867596                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29473.867596                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             2165                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2165                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data      1472000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1472000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.117047                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.117047                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            287                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                287                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      8459000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8459000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.117047                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.117047                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          287                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           287                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      3437942                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3437942                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3437942                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3437942                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       475726                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       475726                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       475726                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           475726                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          3474145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1387668                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4861813                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 111815.258297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111277.117633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111407.198317                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91976.432895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91355.675350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91505.592711                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              3325754                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               922169                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4247923                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  16592377994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  51799386981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      68391764975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.042713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.335454                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.126268                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             148391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             465499                       # number of demand (read+write) misses
system.l2.demand_misses::total                 613890                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst             600                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            1337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1937                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  13593288994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  42403832982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55997121976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.042540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.334491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        147791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        464162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            611953                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         3474145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1387668                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4861813                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 111815.258297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111277.117633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111407.198317                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91976.432895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91355.675350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84127.933303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90154.543524                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             3325754                       # number of overall hits
system.l2.overall_hits::.cpu.data              922169                       # number of overall hits
system.l2.overall_hits::total                 4247923                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  16592377994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  51799386981                       # number of overall miss cycles
system.l2.overall_miss_latency::total     68391764975                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.042713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.335454                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.126268                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            148391                       # number of overall misses
system.l2.overall_misses::.cpu.data            465499                       # number of overall misses
system.l2.overall_misses::total                613890                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst            600                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           1337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1937                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  13593288994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  42403832982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  11541342914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67538464890                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.042540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.334491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.154087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       147791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       464162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       137188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           749141                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           204971                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                 1808                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              207828                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  4035                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         783685                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2529                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          630                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          160                       # Occupied blocks per task id
system.l2.tags.avg_refs                     12.393467                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 78220189                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     289.411259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1059.387446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2104.049206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   637.884087                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.070657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.258640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.513684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.155733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998714                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           704                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3392                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    787781                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  78220189                       # Number of tag accesses
system.l2.tags.tagsinuse                  4090.731998                       # Cycle average of tags in use
system.l2.tags.total_refs                     9763338                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                     74659                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               83331                       # number of writebacks
system.l2.writebacks::total                     83331                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     222565.74                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                43168.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     82960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    147774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    457381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    134751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     24418.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       256.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    258.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        28.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     51152854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51152854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          51152854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         160649818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     46910162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             258712835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28842206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         51152854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        160649818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     46910162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            287555041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28842206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28842206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       259914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.610033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.421411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.496797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       101925     39.21%     39.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        94009     36.17%     75.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27318     10.51%     85.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13225      5.09%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7247      2.79%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4388      1.69%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2829      1.09%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2198      0.85%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6775      2.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       259914                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               47353984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                47838336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  484352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5308480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              5333184                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst      9458624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9458624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst        9458624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29705600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      8674112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           47838336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5333184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5333184                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       147791                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       464150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       135533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40526.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40081.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54213.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst      9457536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     29272384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      8624064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 51146970.296207889915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 158306958.064678907394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 46639499.468000523746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst   5989446392                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  18603680120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   7347676461                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        83331                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  52811695.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      5308480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 28708605.378611687571                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4400851380225                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                   371                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         4836                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1555592                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78558                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         4836                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          147791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          464150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       135533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              747474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        83331                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              83331                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    68.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             60985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             56738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             55170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             71990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             44231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             55143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            48824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6678                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001817076750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         4836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     152.999586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    103.264169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    176.441278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2980     61.62%     61.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1142     23.61%     85.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          370      7.65%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          144      2.98%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           73      1.51%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           47      0.97%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           28      0.58%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           12      0.25%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15      0.31%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            9      0.19%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           11      0.23%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.08%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  444249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  170508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   88243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    747474                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                747474                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      747474                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 69.02                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   510670                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   7568                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3699530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  184908733000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             31940802973                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  18067565473                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         4836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.151572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.112969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.158209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2281     47.17%     47.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      1.14%     48.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2096     43.34%     91.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              317      6.56%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      1.41%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.31%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    83331                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                83331                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      83331                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                63.00                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   52261                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           8934784200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1006125960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     51477714600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            525.637113                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    629623501                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5627440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  15893443250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  35296629810                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   14571599097                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 112890281342                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            470205600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                534753450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     13554020640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2939302380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13303268160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4791122160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            97195041810                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         164080354402                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              178999020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8240577210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                849702840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     53273500740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            527.170556                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    584825502                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5775640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  11511474500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  37279487498                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12929744789                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 116827844711                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            463233600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                451620180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     14315253600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2343626460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         13653612960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3627825840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            97478589300                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         165618806709                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              253973880                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2237995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2237995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2237995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     53171520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     53171520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                53171520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1835114693                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3942734742                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            747778                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  747778    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              747778                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       743643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1490521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             703005                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        83331                       # Transaction distribution
system.membus.trans_dist::CleanEvict           659412                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              304                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44469                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        703005                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10429435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4166884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14596319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    444867520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    119257216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              564124736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 184909017000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        17637631880                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       10441154979                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4168285168                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   5604224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5847035                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.176210                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5664278     96.87%     96.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 181223      3.10%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1534      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5847035                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        84388                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1534                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4865009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        96802                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9732240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          98336                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          982726                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           4691260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       559057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3476910                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1611272                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           194806                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           174788                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          174788                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3478380                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1212880                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
