package sw
import chisel3._
import chisel3.util._
import chisel3.util.experimental.loadMemoryFromFile
import common.Consts._
import common.Instructions._
class ImemPortIo extends Bundle {
    val addr = Input(UInt(WORD_LEN.W))
    val inst = Output(UInt(WORD_LEN.W))
}
//データ用のIOポート、データを出力
class DmemPortIo extends Bundle {
    val addr = Input(UInt(WORD_LEN.W))
    val wen = Input(Bool())
    val wdata = Input(UInt(WORD_LEN.W))
    val rdata = Output(UInt(WORD_LEN.W)) 
}

class  Memory extends Module {
    val io = IO(new Bundle{
        val imem = new ImemPortIo()
        val dmem = new DmemPortIo()
    })
    val mem = Mem(16384,UInt(8.W))

    loadMemoryFromFile(mem,"src/riscv/rv32ui-p-add.hex")
    io.imem.inst := Cat(
        mem(io.imem.addr + 3.U(WORD_LEN.W)),
        mem(io.imem.addr + 2.U(WORD_LEN.W)),
        mem(io.imem.addr + 1.U(WORD_LEN.W)),
        mem(io.imem.addr)
    )
    io.dmem.rdata := Cat(
        mem(io.dmem.addr + 3.U(WORD_LEN.W)),
        mem(io.dmem.addr + 2.U(WORD_LEN.W)),
        mem(io.dmem.addr + 1.U(WORD_LEN.W)),
        mem(io.dmem.addr)
    )
    when (io.dmem.wen){
        mem(io.dmem.addr + 3.U(WORD_LEN.W)) := io.dmem.wdata(31,24)
        mem(io.dmem.addr + 2.U(WORD_LEN.W)) := io.dmem.wdata(23,16)
        mem(io.dmem.addr + 1.U(WORD_LEN.W)) := io.dmem.wdata(15,8)
        mem(io.dmem.addr) := io.dmem.wdata(7,0)
    }
}