INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic/Bicubic.sim/sim_1/synth/func/xsim/Bicubic_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bic_A2W
INFO: [VRFC 10-311] analyzing module Bic_CAL
INFO: [VRFC 10-311] analyzing module Bic_CAL__xdcDup__1
INFO: [VRFC 10-311] analyzing module Bic_CAL__xdcDup__2
INFO: [VRFC 10-311] analyzing module Bic_SW
INFO: [VRFC 10-311] analyzing module Bic_SW__xdcDup__1
INFO: [VRFC 10-311] analyzing module Bic_SW__xdcDup__2
INFO: [VRFC 10-311] analyzing module Bic_stream2bmp
INFO: [VRFC 10-311] analyzing module Bic_top
INFO: [VRFC 10-311] analyzing module Bic_w2s
INFO: [VRFC 10-311] analyzing module Bicubic
INFO: [VRFC 10-311] analyzing module add_27
INFO: [VRFC 10-311] analyzing module add_28
INFO: [VRFC 10-311] analyzing module add_29
INFO: [VRFC 10-311] analyzing module add_30
INFO: [VRFC 10-311] analyzing module fifo_24x8192
INFO: [VRFC 10-311] analyzing module fifo_25x32
INFO: [VRFC 10-311] analyzing module fifo_8x4096
INFO: [VRFC 10-311] analyzing module mult_8x19
INFO: [VRFC 10-311] analyzing module add_27_c_addsub_v12_0_14
INFO: [VRFC 10-311] analyzing module add_28_c_addsub_v12_0_14
INFO: [VRFC 10-311] analyzing module add_29_c_addsub_v12_0_14
INFO: [VRFC 10-311] analyzing module add_30_c_addsub_v12_0_14
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module fifo_24x8192_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module fifo_24x8192_compare
INFO: [VRFC 10-311] analyzing module fifo_24x8192_compare_0
INFO: [VRFC 10-311] analyzing module fifo_24x8192_compare_1
INFO: [VRFC 10-311] analyzing module fifo_24x8192_compare_2
INFO: [VRFC 10-311] analyzing module fifo_24x8192_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module fifo_24x8192_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_24x8192_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_24x8192_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_24x8192_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_24x8192_memory
INFO: [VRFC 10-311] analyzing module fifo_24x8192_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_24x8192_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_24x8192_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_24x8192_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_24x8192_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_24x8192_updn_cntr
INFO: [VRFC 10-311] analyzing module fifo_24x8192_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_24x8192_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_24x8192_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_25x32_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_25x32_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_25x32_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_25x32_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_25x32_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module fifo_25x32_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module fifo_25x32_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module fifo_25x32_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_25x32_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_25x32_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_25x32_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_25x32_memory
INFO: [VRFC 10-311] analyzing module fifo_25x32_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_25x32_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_25x32_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_25x32_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_25x32_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_25x32_updn_cntr
INFO: [VRFC 10-311] analyzing module fifo_25x32_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_25x32_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_25x32_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_8x4096_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_8x4096_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_8x4096_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_8x4096_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_8x4096_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module fifo_8x4096_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module fifo_8x4096_compare
INFO: [VRFC 10-311] analyzing module fifo_8x4096_compare_0
INFO: [VRFC 10-311] analyzing module fifo_8x4096_compare_1
INFO: [VRFC 10-311] analyzing module fifo_8x4096_compare_2
INFO: [VRFC 10-311] analyzing module fifo_8x4096_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module fifo_8x4096_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_8x4096_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_8x4096_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_8x4096_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_8x4096_memory
INFO: [VRFC 10-311] analyzing module fifo_8x4096_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_8x4096_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_8x4096_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_8x4096_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_8x4096_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_8x4096_updn_cntr
INFO: [VRFC 10-311] analyzing module fifo_8x4096_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_8x4096_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_8x4096_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module mult_8x19_mult_gen_v12_0_16
INFO: [VRFC 10-311] analyzing module add_27_c_addsub_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module add_27_xbip_addsub_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module add_27_xbip_dsp48_addsub_synth
INFO: [VRFC 10-311] analyzing module add_27_xbip_dsp48_addsub_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module add_27_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module add_27_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module add_28_c_addsub_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module add_28_xbip_addsub_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module add_28_xbip_dsp48_addsub_synth
INFO: [VRFC 10-311] analyzing module add_28_xbip_dsp48_addsub_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module add_28_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module add_28_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module add_29_c_addsub_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module add_29_xbip_addsub_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module add_29_xbip_dsp48_addsub_synth
INFO: [VRFC 10-311] analyzing module add_29_xbip_dsp48_addsub_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module add_29_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module add_29_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module add_30_c_addsub_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module add_30_xbip_addsub_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module add_30_xbip_dsp48_addsub_synth
INFO: [VRFC 10-311] analyzing module add_30_xbip_dsp48_addsub_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module add_30_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module add_30_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module mult_8x19_luts
INFO: [VRFC 10-311] analyzing module mult_8x19_mult_gen_v12_0_16_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic/Bicubic.srcs/sim_1/new/Bic_B2A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bic_B2A
WARNING: [VRFC 10-3380] identifier 'tlast_t' is used before its declaration [D:/VivadoProject/Bicubic/Bicubic.srcs/sim_1/new/Bic_B2A.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic/Bicubic.srcs/sim_1/imports/new/Bicubic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bicubic_tb
