## Pixel Visual Core, a Personal Mobile Device Image Processing Unit

> ## Pixel Visual Core，个人移动设备图像处理单元

Pixel Visual Core is a programmable, scalable DSA intended for image processing and computer vision from Google, initially for cell phones and tablets running the

> Pixel Visual Core 是一种可编程的可扩展 DSA

Figure 7.28 Block diagram of the Intel Lake Crest processor. Before being acquired by Intel, Crest said that the chip is almost a full reticle in TSMC 28 nm, which would make the die size 600–700 mm<sup>2</sup>. This chip should be available in 2017. Intel is also building Knights Crest, which is a hybrid chip containing Xeon x 86 cores and Crest accelerators.

> 图 7.28 英特尔湖 Crest 处理器的框图。克雷斯特（Crest）在被英特尔（Intel）获取之前，说该芯片几乎是 TSMC 28 nm 的全部标线，这将使模具尺寸为 600-700 mm <sup> 2 </sup>。该芯片应在 2017 年提供。英特尔还建造了骑士冠，这是一种包含 Xeon X 86 核心和波峰加速器的混合动力芯片。

Android operating system, and then potentially for Internet of Things (IoT) devices. It is a multicore design, supporting between 2 and 16 cores to deliver a desired cost-performance. It is designed either to be its own chip or to be part of a _system on a chip_ (_SOC_). It has a much smaller area and energy budget than its TPU cousin. [Figure 7.29](#_bookmark360) lists terms and acronyms found in this section.

> Android 操作系统，然后有可能用于物联网（IoT）设备。它是一种多功能设计，支持 2 至 16 个内核，以提供所需的成本绩效。它被设计为自己的芯片，或者是芯片*（\_SOC*）上 *system 的一部分。它的面积和能源预算要比 TPU 表弟小得多。[图 7.29]（#* bookmark360）列出了本节中找到的术语和缩写词。

Pixel Visual Core is an example of a new class of domain specific architectures for vision processing that we call _image processing units_ (_IPUs_). IPUs solve the inverse problem of GPUs: they analyze and modify an input image in contrast to generating an output image. We call them IPUs to signal that, as a DSA, they do not need to do everything well because there will also be CPUs (and GPUs) in the system to perform non-input-vision tasks. IPUs rely on stencil computations mentioned above for CNNs.

> Pixel Visual Core 是一个新类别的域特定架构的示例，用于视觉处理，我们称之为* Image Processing 单位*（_ipus_）。IPU 解决了 GPU 的逆问题：他们分析和修改输入图像与生成输出图像相反。我们称他们为 IPU，以表示作为 DSA，他们不需要做所有事情，因为系统中还会有 CPU（和 GPU）来执行非输入视觉任务。IPU 依赖上面提到的 CNN 的模具计算。

The innovations of Pixel Visual Core include replacing the one-dimensional SIMD unit of CPUs with a two-dimensional array of processing elements (PEs). They provide a two-dimensional shifting network for the PEs that is aware of the two-dimensional spatial relationship between the elements, and a two- dimensional version of buffers that reduces accesses to off-chip memory. This novel hardware makes it easy to perform stencil computations that are central to both vision processing and CNN algorithms.

> 像素视觉核心的创新包括用二维处理元素（PES）替换 CPU 的一维 SIMD 单元。他们为 PE 提供了二维移动网络，该网络意识到元素之间的二维空间关系以及二维版本的缓冲区，从而降低了访问片段内存的访问。这个新颖的硬件使得执行对视觉处理和 CNN 算法既关键的模板计算变得容易。

### ISPs, the Hardwired Predecessors of IPUs

> ### ISP，IPU 的硬连线的前身

Most portable mobile devices (PMDs) have multiple cameras for input, which has led to hardwired accelerators called _image signal processors_ (_ISPs_) for enhancing

> 大多数便携式移动设备（PMD）都有多个用于输入的摄像机，这导致了称为* Image Signal Processors*（_isps_）的硬接线加速器，用于增强

Figure 7.29 A handy guide to Pixel Visual Core terms in [Section 7.7](#pixel-visual-core-a-personal-mobile-device-image-processing-unit). [Figure 7.4](#_bookmark330) on page 437 has a guide for [Sections 7.3–7.6](#_bookmark385).

> 图 7.29 [7.7]中的像素视觉核心术语方便的指南（＃pixel-visual-visual-a-a-personal-mobile-bobile-device-evice-image-image-apocessing-unit）。[图 7.4]（#_ bookmark330）第 437 页有[7.3-7.6 节]（#_ bookmark385）的指南。

input images. The ISP is usually a fixed function ASIC. Virtually every PMD today includes an ISP.

> 输入图像。ISP 通常是固定功能 ASIC。实际上，今天的每个 PMD 都包括一个 ISP。

[Figure 7.30](#_bookmark361) shows a typical organization of an image-processing system, including the lens, sensor, ISP, CPU, DRAM, and display. The ISP receives images, removes artifacts in images from the lens and the sensor, interpolates miss- ing colors, and significantly improves the overall visual quality of the image. PMDs tend to have small lens and thus tiny noisy pixels, so this step is critical to producing high-quality photos and videos.

> [图 7.30]（#\_ bookmark361）显示了一个典型的图像处理系统的组织，包括镜头，传感器，ISP，CPU，DRAM 和显示。ISP 接收图像，去除镜头和传感器的图像中的伪影，插入错过颜色，并显着提高图像的整体视觉质量。PMD 往往具有小镜头，因此很小的嘈杂像素，因此此步骤对于制作高质量的照片和视频至关重要。

An ISP processes the input image in raster scan order by calculating a series of cascading algorithms via software configurable hardware building blocks, typi- cally organized as a pipeline to minimize memory traffic. At each stage of the pipe- line and for each clock cycle, a few pixels are input, and a few are output. Computation is typically performed over small neighborhoods of pixels (_stencils_). Stages are connected by buffers called _line buffers_. The line buffers help

> ISP 通过通过软件可配置的硬件构建块来计算一系列级联算法来处理栅格扫描顺序的输入图像，该算法典型地组织为管道，以最大程度地减少内存流量。在管线的每个阶段和每个时钟周期中，输入了一些像素，并且输出了一些像素。计算通常在像素的小社区（_Stencils_）上执行。阶段通过称为\_line Buffer 的缓冲区连接。线缓冲区帮助

Figure 7.30 Diagram showing interconnection of the Image Signal Processor (ISP), CPU, DRAM, lens, and sensor. The ISP sends statistics to the CPU as well as the improved image either to the display or to DRAM for storage or later processing. The CPU then processes the image statistics and sends information to let the system adapt: _Auto White Balance_ (AWB) to the ISP, _Auto Exposure_ (AE) to the sensor, and _Auto Focus_ (AF) to the lens, known as the _3As_.

> 图 7.30 显示了图像信号处理器（ISP），CPU，DRAM，镜头和传感器的互连。ISP 将统计信息发送到 CPU，并将改进的图像发送到显示器或 DRAM 进行存储或以后的处理。然后，CPU 处理图像统计信息，并将信息发送以使系统适应：_auto White Balance_（AWB）到 ISP，_AUTO PLOCTOSE_（AE）到传感器，并将 *auto focus*（AF）转移到镜头，称为 *3AS*。

keep the processing stages utilized via spatial locality by capturing just enough full lines of an intermediate image to facilitate the computation required by the next stage.

> 通过捕获足够的中间图像的足够完整的线条来促进下一阶段所需的计算，以通过空间位置使用处理阶段。

The enhanced image is either sent to a display or to DRAM for storage or for later processing. The ISP also sends statistics about the image (e.g., color and luma histograms, sharpness, and so on) to the CPU, which in turn it processes and sends information to help the system adapt.

> 增强的图像要么发送到显示器或 DRAM 进行存储或以后处理。ISP 还向 CPU 发送了有关图像（例如颜色和 Luma 直方图，清晰度等）的统计信息，进而将其处理并发送信息以帮助系统适应。

Although efficient, ISPs have two major downsides. Given the increasing demand for improved image quality in handheld devices, the first is the inflexibil- ity of an ISP, especially as it takes years to design and manufacture a new ISP within an SOC. The second is that these computing resources can be used only for the image-enhancing function, no matter what is needed at the time on the PMD. Current generation ISPs handle workloads at up to 2 Tera-operations per second on a PMD power budget, so a DSA replacement has to achieve similar per- formance and efficiency.

> 尽管有效，但 ISP 具有两个主要缺点。鉴于对手持设备对图像质量的提高需求不断增长，因此首先是 ISP 的屈曲，尤其是在 SOC 中设计和制造新的 ISP 时，尤其是数年。第二个是这些计算资源只能用于增强图像增强功能，无论 PMD 上需要什么。当前一代的 ISP 在 PMD 功率预算上以每秒 2 次使用 2 台 TERA 操作来处理工作负载，因此 DSA 更换必须达到相似的能力和效率。

### Pixel Visual Core Software

> ###像素视觉核心软件

Pixel Visual Core generalized the typical hardwired pipeline organization of ker- nels of an ISP into a _directed acyclic graph_ (_DAG_) of kernels. Pixel Visual Core image-processing programs are typically written in Halide, which is a domain- specific functional programming language for image processing. [Figure 7.31](#_bookmark362) is a Halide example that blurs an image. Halide has a functional section to express the function being programmed and a separate schedule section to specify how to optimize that function to the underlying hardware.

> 像素视觉核心将 ISP 的 Kernels 的典型硬接管管道组织列入核的*指导的无环*（_dag_）。Pixel Visual Core 图像处理程序通常用 Halide 编写，这是用于图像处理的域特定功能编程语言。[图 7.31]（#\_ bookmark362）是模糊图像的卤化物示例。Halide 有一个功能部分来表示正在编程的功能和一个单独的时间表部分，以指定如何将该功能优化为基础硬件。

Figure 7.31 Portion of a Halide example to blur an image. The ipu(x,y) suffix schedules the function to Pixel Visual Core. A blur has the effect of looking at the image through a translucent screen, which reduces noise and detail. A Gaussian function is often used to blur the image.

> 图 7.31 卤化物示例的一部分，以模糊图像。IPU（x，y）后缀计划到像素视觉核心的功能。模糊的效果是通过半透明的屏幕查看图像，从而减少噪音和细节。高斯函数通常用于模糊图像。

### Pixel Visual Core Architecture Philosophy

> ###像素视觉核心架构理念

The power budget of PMDs is 6–8 W for bursts of 10–20 seconds, dropping down to tens of milliwatts when the screen is off. Given the challenging energy goals of a PMD chip, the Pixel Visual Core architecture was strongly shaped by the relative energy costs for the primitive operations mentioned in [Chapter 1](#_bookmark2) and made explicit in [Figure 7.32](#_bookmark363). Strikingly, a single 8-bit DRAM access takes as much energy as 12,500 8-bit additions or 7–100 8-bit SRAM accesses, depending on the organi- zation of the SRAM. The 22 to 150 higher cost of IEEE 754 floating-point operations over 8-bit integer operations, plus the die size and energy benefits of storing narrower data, strongly favor using narrow integers whenever algorithms can accommodate them.

> PMD 的功率预算为 10-20 秒的爆发为 6–8 W，当屏幕关闭时，降至数十毫米。鉴于 PMD 芯片的挑战性能量目标，像素视觉核心体系结构是由[第 1 章]（#\_ bookmark2）中提到的原始操作的相对能源成本强烈影响的，并在[图 7.32]（#\_bookmark363）中进行了明确表明。令人惊讶的是，根据 SRAM 的组织，单个 8 位 DRAM 访问所需的能量高达 12,500 8 位添加或 7–100 8 位 SRAM 访问。IEEE 754 浮点操作的 22 至 150 个超过 8 位整数操作的浮点操作，以及存储较窄数据的模具大小和能源益处，每当算法可以容纳狭窄的整数时，都会强烈支持它们。

In addition to the guidelines from [Section 7.2](#guidelines-for-dsas), these observations led to other themes that guided the Pixel Visual Core design:

> 除了[第 7.2 节]（＃dugelines for-dsas）的准则外，这些观察结果还导致了其他引导像素视觉核心设计的主题：

- _Two-dimensional is better than one-dimensional_: Two-dimensional organiza- tions can be beneficial for processing images as it minimizes communication distance and because the two- and three-dimensional nature of image data can utilize such organizations.

> - \_两维比一维更好：二维组织可以使图像最小化，因为它可以最大程度地减少通信距离，并且因为图像数据的二维和三维性质可以利用此类组织。

- _Closer is better than farther_: Moving data is expensive. Moreover, the relative cost of moving data to an ALU operation is increasing. And of course DRAM time and energy costs far exceed any local data storage or movement.

> - _ closer 比更远的_：移动数据很昂贵。此外，将数据转移到 ALU 操作的相对成本正在增加。当然，DRAM 时间和能源成本远远超过了任何本地数据存储或移动。

A primary goal in going from an ISP to an IPU is to get more reuse of the hardware via programmability. Here are the three main features of the Pixel Visual Core:

> 从 ISP 到 IPU 的主要目标是通过可编程能力更多地重复使用硬件。这是像素视觉核心的三个主要功能：

Figure 7.32 Relative energy costs per operation in picoJoules assuming TSMC 28-nm HPM process, which was the process Pixel Visual Core used \[17\]\[18\]\[19\]\[20\]. The absolute energy cost are less than in [Figure 7.2](#_bookmark326) because of using 28 nm instead of 90 nm, but the relative energy costs are similarly high.

> 图 7.32 假设 TSMC 28-nm HPM 过程中的 Picojoules 中的相对能量成本，这是使用\ [17 \] \ [18 \] \ [19 \] \ [20 \ [20 \]的过程像素视觉核心。由于使用 28 nm 而不是 90 nm，但绝对能量成本比[图 7.2]（#\_ bookmark326）少，但相对能源成本也很高。

1. Following the theme that two-dimensional is better than one-dimensional, Pixel Visual Core uses a two-dimensional SIMD architecture instead of one- dimensional SIMD architecture. Thus it has a two-dimensional array of indepen- dent *processing element*s (_PEs_), each of which contains 2 16-bit ALUs, 1 16-bit MAC unit, 10 16-bit registers, and 10 1-bit predicate registers. The 16-bit arith- metic follows the guideline of providing only the precision needed by the domain.

> 1.遵循以下主题：二维比一维更好，Pixel Visual Core 使用二维 SIMD 架构而不是一维 SIMD 架构。因此，它具有二维的独立 *处理元素 *s（_pes_）的二维阵列，每个元件包含 2 个 16 位 alus，1 16 位 Mac 单元，10 个 16 位寄存器和 10 个 1 位谓词寄存器。16 位算术遵循仅提供域所需的精度的准则。

2. Pixel Visual Core needs temporary storage at each PE. Following the guideline from [Section 7.2](#guidelines-for-dsas) of avoiding caches, this PE memory is a compiler-managed scratchpad memory. The logical size of each PE memory is 128 entries of 16 bits, or just 256 bytes. Because it would be inefficient to implement a sep- arate small SRAM in each PE, Pixel Visual Core instead groups the PE memory of 8 PEs together in a single wide SRAM block. Because the PEs operate in SIMD fashion, Pixel Visual Core can bind all the individual reads and writes together to form a “squarer” SRAM, which is more efficient than narrow and deep or wide and shallow SRAMs. [Figure 7.33](#_bookmark364) shows four PEs.

> 2.像素视觉核心需要在每个 PE 上进行临时存储。遵循[7.2]（第 7.2 节]避免缓存的指南），此 PE 内存是由编译器管理的 SCRATCHPAD 内存。每个 PE 内存的逻辑大小为 16 位的 128 个条目，或仅 256 个字节。因为在每个 PE 中实现一个分隔的小 SRAM 将是低效的，所以像素视觉核心将 8 PE 的 PE 内存分组在一起，将 8 PE 的 PE 存储器组合在一起。由于 PES 以 SIMD 方式运行，因此 Pixel Visual Core 可以绑定所有单独的读取和写入以形成“ Squarer” SRAM，该 SRAM 比狭窄，深，宽，浅层 SRAM 更有效。[图 7.33]（#\_ bookmark364）显示了四个 PE。

3. To be able to perform simultaneous stencil computations in all PEs, Pixel Visual Core needs to collect inputs from nearest neighbors. This communication pat- tern requires a “NSEW” (North, South, East, West) shift network: it can shift data en masse between the PEs in any compass direction. So that it doesn’t lose pixels along the edges as it shifts images, Pixel Visual Core connects the end- points of the network together to form a torus.

> 3.要能够在所有 PES 中执行同时的模具计算，Pixel Visual Core 需要从最近的邻居那里收集输入。这种通信效率需要一个“ NSEW”（北，南，东，西）移位网络：它可以在任何指南针方向上移动数据。因此，当它移动图像时，它不会沿着边缘丢失像素，像素视觉核心将网络的末端连接在一起形成圆环。

Note that the shift network is in contrast with the systolic array of processing element arrays in the TPU and Catapult. In this case, software explicitly moves the data in the desired direction across the array, whereas the systolic approach is a hardware- controlled, two-dimensional pipeline that moves data as a wavefront that is invisible to the software.

> 请注意，移位网络与 TPU 和弹射器中处理元件数组的收缩期数组形成对比。在这种情况下，软件将数据明确地移动到整个数组的所需方向，而收缩期方法是一种由硬件控制的二维管道，将数据移动为软件不可见的波前。

### The Pixel Visual Core Halo

> ###像素视觉核心光环

A3 3, 5 5, or 7 7 stencil is going to get inputs from 1, 2, or 3 external pixels at the edges of the two-dimensional subset being computed (half of the dimension of the stencil minus one-half). That leaves two choices. Either Pixel Visual Core under utilizes the hardware in the elements near the border, because they only pass input values, or Pixel Visual Core slightly extends the two-dimensional PEs with simplified PEs that leave out the ALUs. Because the difference in size between a standard PE and a simplified PE is about 2.2 , Pixel Visual Core has an extended array. This extended region is called the _halo_. [Figure 7.34](#_bookmark365) shows two rows of a halo surrounding an 8x8 PE array and illustrates how an example 5 5 stencil compu- tation in the upper-left corner relies on the halo.

> A3 3、5 5 或 7 7 模板将在要计算的二维子集的边缘（模板减去一半的一半）的边缘从 1、2 或 3 个外部像素获得输入。这留下了两个选择。在边界附近的元素中，要么在元素中使用硬件，因为它们仅传递输入值，或者像素视觉核心稍微扩展了二维 PE，并具有简化的 PE，可忽略 Alus。由于标准 PE 和简化的 PE 之间的大小差异约为 2.2，因此像素视觉核心具有扩展的数组。该扩展区域称为 *halo*。[图 7.34]（#\_ bookmark365）显示了围绕 8x8 PE 数组的光环的两行，并说明了示例 5 5 5 5 模型在左上角的组合依赖于光晕。

![](./media/image444.png)

Figure 7.33 The two-dimensional SIMD includes two-dimensional shifting “N,” “S,” “E,” “W,” show the direction of the shift (North, South, East, West). Each PE has a software-controlled scratchpad memory.

> 图 7.33 二维 SIMD 包括二维移动“ N”，“ S”，“ E”，“ W”，显示了转移的方向（北，南，东，西）。每个 PE 都有一个软件控制的 ScratchPad 内存。

### A Processor of the Pixel Visual Core

> ###像素视觉核心的处理器

The collection of 16 16 PEs and 4 halo lanes in each dimension, called the _PE array_ or _vector array_, is the main computation unit of the Pixel Visual Core. It also has a load-store unit called a _Sheet Generator_ (_SHG_). SHG refers to memory accesses of blocks of 1 1 to 256 256 pixels, which are called _sheets_. This hap- pens during downsampling, and typical values are 16 16 or 20 20.

> 每个维度中的 16 个 16 PE 和 4 个光晕车道的集合，称为 *pe array* 或 *vector Array*，是像素视觉核心的主要计算单元。它还具有称为 *Sheet Generator*（_SHG_）的负载店单元。SHG 是指 1 至 256 256 像素的块的内存访问，称为 *sheets*。在下采样期间，这种持续性和典型值为 16 或 20 20。

An implementation of Pixel Visual Core can have any even number of 2 or more cores, depending on the resources available. Thus it needs a network to con- nect them together, so every core also has an interface to the Network on Chip (NOC). A typical NOC implementation for Pixel Visual Core will not be an expen- sive cross switch, however, because those require data to travel a long distance, which is expensive. Leveraging the pipeline nature of the application, the NOC typically needs to communicate only to neighboring cores. It is implemented as a two-dimensional mesh, which allows power gating of pairs of cores under soft- ware control.

> 像素视觉核心的实现可以取决于可用资源的任何偶数 2 个或更多核。因此，它需要一个网络将它们连接在一起，因此每个核心还具有芯片网络（NOC）网络的接口。但是，对于像素视觉核心的典型 NOC 实现将不是支出交叉开关，因为这些需要数据传输长距离，这很昂贵。利用应用程序的管道性质，NOC 通常只需要与相邻的内核进行通信。它被实现为二维网格，该网格允许在软件控制下对成对的核心进行电源。

<img src="./media/image450.png" style="width:3.79955in;height:4.13542in" />

Figure 7.34 The two-dimensional array of full processing elements _(shown as unshaded circles)_ surrounded by two layers of simplified processing elements _(shaded diamonds)_ called a _halo_. In this figure, there are 8 8 or 64 full PEs with 80 simplified PEs in the halo. (Pixel Visual Core actually has 16 16 or 256 full PEs and two layers in its halo and thus 144 simplified PEs.) The edges of the halo are connected _(shown as gray lines)_ to form a torus. Pixel Visual Core does a series of two-dimensional shifts across all processing elements to move the neighbor portions of each stencil com- putation into the center PE of the stencil. An example 5 5 stencil is shown in the upper- left corner. Note that 16 of the 25 pieces of data for this 5 5 stencil location come from halo processing elements.

> 图 7.34 完整处理元素的二维数组*（显示为未阴影的圆圈）*被两层简化的处理元素包围*（阴影钻石）*称为* halo*。在此图中，光环中有 8 个 8 或 64 个完整的 PE，具有 80 个简化的 PE。（Pixel Visual Core 实际上在其光环中具有 16 或 256 个完整的 PE 和两个层，因此有 144 个简化的 PE。）光环的边缘连接*（显示为灰线）*形成圆环。Pixel Visual Core 在所有处理元素上进行一系列二维偏移，以将每个模板库的邻居部分移至模板的中心 PE 中。示例 5 5 模板显示在左上角。请注意，这个 5 5 模板位置的 25 个数据中有 16 个来自光晕处理元素。

Finally, the Pixel Visual Core also includes a scalar processor that is called a _scalar lane_ (_SCL_). It is identical to the vector lane, except it adds instructions that handle jumps, branches, and interrupts, controls instruction flow to the vector array, and schedules all the loads and stores for the sheet generator. It also has a small instruction memory. Note that Pixel Visual Core has a single instruction stream that controls the scalar and vector units, similar to how a CPU core has a single instruction stream for its scalar and SIMD units.

> 最后，像素视觉核心还包括一个名为 *Scalar Lane*（_scl_）的标量处理器。它与矢量车道相同，除了添加指令，这些指令可以操纵跳跃，分支和中断，控制指令流到矢量阵列，并计划表格生成器的所有负载和存储。它还具有小的指令记忆。请注意，Pixel Visual Core 具有一个单个指令流，可以控制标量和向量单元，类似于 CPU Core 如何具有其标量和 SIMD 单元的单个指令流。

In addition to cores, there is also a DMA engine to transfer data between DRAM and the line buffers while efficiently converting between image memory layout formats (e.g., packing/unpacking). As well as sequential DRAM accesses, the DMA engines perform vector-like gather reads of DRAM as well as sequential and strided reads and writes.

> 除芯外，还有一个 DMA 引擎可以在 DRAM 和线条缓冲区之间传输数据，同时有效地在图像存储器布局格式（例如包装/解开包装）之间进行有效转换。除顺序的 DRAM 访问外，DMA 引擎还执行了类似矢量的收集 DRAM 以及顺序读取和写入的读数。

### Pixel Visual Core Instruction Set Architecture

> ###像素视觉核心指令集架构

Like GPUs, Pixel Visual Core uses a two-step compilation process. The first step is compiling the programs from the target language (e.g., Halide) into _vISA_ instruc- tions. The Pixel Visual Core _vISA_ (_virtual Instruction Set Architecture_) is inspired in part by the RISC-V instruction set, but it uses an image-specific memory model and extends the instruction set to handle image processing, and in particular, the two-dimensional notion of images. In vISA, the two-dimensional array of a core is infinite, the number of register is unbounded, and memory size is similarly unlim- ited. vISA instructions contain pure functions that don’t directly access DRAM (see [Figure 7.36](#_bookmark367)), which greatly simplifies mapping them onto the hardware.

> 像 GPU 一样，Pixel Visual Core 使用两步汇编过程。第一步是将目标语言（例如卤化物）的程序编译为 *visa* 仪器。像素视觉核心 *visa*（_virtual 指令集架构_）的一部分是由 RISC-V 指令集启发的，但它使用特定于图像的内存模型，并将指令集扩展到处理图像处理，尤其是二维图像的概念。在 Visa 中，核心的二维数组是无限的，寄存器的数量是无限的，并且内存大小是无效的。Visa 指令包含无法直接访问 DRAM 的纯函数（请参见[图 7.36]（#\_ bookmark367）），这大大简化了将它们映射到硬件上。

The next step is to compile the vISA program into a _pISA_ (_physical Instruction Set Architecture_) program. Using vISA as the target of compilers allows the proces- sor to be software-compatible with past programs and yet accept changes to the pISA instruction set, so vISA plays the same role that PTX does for GPUs (see [Chapter 4](#_bookmark165)). Lowering from vISA to pISA takes two steps: compilation and mapping with early-bound parameters, and then patching the code with late-bound parameters. The parameters that must be bound include STP size, halo size, number of STPs, mapping of line buffers, mapping of kernels to processors, as well as register and local memory allocations.

> 下一步是将 Visa 程序编译到 *pisa*（_ Physical 指令 set Architecture_）程序中。使用 Visa 作为编译器的目标允许 Process-SOR 与过去的程序相兼容，并接受对 PISA 指令集的更改，因此 Visa 具有与 PTX 对 GPU 的作用相同的角色（请参阅[第 4 章]（#\_kmark165，）。从签证到 PISA 降低了两个步骤：编译和映射的早期参数，然后用后期参数对代码进行修补。必须绑定的参数包括 STP 大小，光环大小，STP 数量，线路缓冲区的映射，内核对处理器的映射以及寄存器和本地内存分配。

[Figure 7.35](#_bookmark366) shows that pISA is a very long instruction word (VLIW) instruc- tion set with 119-bit-wide instructions. The first 43-bit field is for the Scalar Lane, the next 38-bit field specifies the computation by the two-dimensional PE array, and the third 12-bit field specifies the memory accesses by the two- dimensional PE array. The last two fields are immediates for computation or addressing. The operations for all the VLIW fields are what you’d expect: two’s complement integer arithmetic, saturating integer arithmetic, logical operations, shifts, data transfers, and a few special ones like divide iteration and count lead- ing zeros. The Scalar Lane supports a superset of the operations in the two- dimensional PE array, plus it adds instructions for control-flow and sheet- generator control. The 1-bit Predicate registers mentioned above enables conditional moves to registers (e.g., _A_ = _B_ if _C_).

> [图 7.35]（#_ bookmark366）表明，PISA 是一个非常长的指令词（vliw），具有 119 位宽的指令。第一个 43 位字段是针对标量车道的，下一个 38 位字段指定了二维 PE 数组的计算，而第三个 12 位字段指定内存访问二维 PE 数组。最后两个字段是直接进行计算或寻址。所有 VLIW 字段的操作是您所期望的：两者的补充整数算术，饱和整数算术，逻辑操作，偏移，数据传输，以及一些特殊的特殊迭代和诸如 Divide Iteation 和 Count in Count inte inte inteferation 和 count。标量车道在两维 PE 数组中支持操作的超集，此外，它添加了控制流和板生成器控制的指令。上面提到的 1 位谓词寄存器可以使条件移动到寄存器（例如\_a_ = *b* 如果 *c*）。

Figure 7.35 VLIW format of the 119-bit pISA instruction.

> 图 7.35 119 位 PISA 指令的 VLIW 格式。

Although the pISA VLIW instruction is very wide, Halide kernels are short, often just 200–600 instructions. Recall that as an IPU, it only needs to execute the compute-intensive portion of an application, leaving the rest of the function- ality to CPUs and GPUs. Thus the instruction memory of a Pixel Visual Core holds just 2048 pISA instructions (28.5 KiB).

> 尽管 PISA VLIW 指令非常宽，但卤化物核很短，通常仅 200-600 个说明。回想一下，作为 IPU，它只需要执行应用程序的计算密集型部分，而将其余的功能与 CPU 和 GPU 保持在一起。因此，像素视觉核心的指令记忆仅包含 2048 PISA 指令（28.5 KIB）。

The Scalar Lane issues sheet generator instructions that access line buffers. Unlike other memory accesses within Pixel Visual Core, the latency can be more than 1 clock cycle, so they have a DMA-like interface. The lane first sets up the addresses and transfer size in special registers.

> 标量车道发出表格生成器指令，以访问线路缓冲区。与像素视觉核心中的其他内存访问不同，延迟可能超过 1 个时钟周期，因此它们具有类似 DMA 的接口。该车道首先在特殊登记册中设置地址和转移大小。

### Pixel Visual Core Example

> ###像素视觉核心示例

[Figure 7.36](#_bookmark367) shows the vISA code that is output from the Halide compiler for the blur example in [Figure 7.31](#_bookmark362), with comments added for clarity. It calculates a blur first in the _x_ direction and then in the y direction using 16-bit arithmetic. The vISA code matches the functional part of the Halide program. This code can be thought of as executing across all the pixels of an image.

> [图 7.36]（#_ bookmark367）显示了[图 7.31]（#_ bookmark362）中的模糊示例中从卤化物编译器输出的签证代码，并添加了评论，以清楚地说明。它首先在*x*方向上计算模糊，然后使用 16 位算术在 y 方向上计算模糊。签证代码与卤化物程序的功能部分匹配。可以将此代码视为在图像的所有像素上执行。

### Pixel Visual Core Processing Element

> ###像素视觉核心处理元素

The design of the arithmetic unit of the PE is driven by multiply-accumulate (MAC), which is a primitive of stencil computation. Pixel Visual Core native MACs are 16-bits wide for the multiplies, but they can accumulate at a 32-bit width. Pipelining MAC would use energy unnecessarily because of the reading and writing of the added pipeline register. Thus the multiply-add hardware deter- mines the clock cycle. The other operations, previously mentioned, are the tradi- tional logical and arithmetic operations along with saturating versions of the arithmetic operations and a few specialized instructions.

> PE 的算术单元的设计是由多功能（MAC）驱动的，这是模板计算的原始性。Pixel Visual Core Anitial Mac 的倍数为 16 位，但它们可以以 32 位的宽度积聚。管道 MAC 将由于读取和写入增加的管道寄存器而不必要地使用能量。因此，多重添加硬件确定了时钟周期。前面提到的其他操作是传统的逻辑和算术操作以及算术操作的饱和版本以及一些专业说明。

The PE has two 16-bit ALUs that can operate in a variety of ways within a single clock cycle:

> PE 有两个 16 位 Alus，可以在单个时钟周期内以多种方式运行：

- Independently, producing two 16-bit results: A op B, C op D.

> - 独立产生两个 16 位结果：A OP B，C OPD。

- Fused, producing just one 16-bit result: A op (C op D).

> - 融合，仅产生一个 16 位结果：A OP（C OP D）。

- Joined, producing one 32-bit result: A:C op B:D.

> - 加入，产生一个 32 位结果：A：C OP B：D。

### Two-Dimensional Line Buffers and Their Controller

> ###二维线缓冲区及其控制器

Because DRAM accesses use so much energy (see [Figure 7.32](#_bookmark363)), the Pixel Visual Core memory system was carefully designed to minimize the number of DRAM accesses. The key innovation is the _two-dimensional line buffer_.

> 由于 DRAM 访问使用大量的能量（请参见[图 7.32]（#_ bookmark363）），因此精心设计了 Pixel Visual Core Memory 系统以最大程度地减少 DRAM 访问的数量。关键创新是\_two 维线缓冲区_。

![](./media/image451.jpeg)

Kernels are logically running on separate cores, and they are connected in a DAG with input from the sensor or DRAM and output to DRAM. The line buffers hold portions of the image being calculated between kernels. [Figure 7.37](#_bookmark368) shows the logical use of line buffers in Pixel Visual Core.

> 内核在逻辑上运行在单独的核心上，它们连接在 DAG 中，并从传感器或 DRAM 和输出到 DRAM 的输入。线缓冲区保持在内核之间要计算的图像部分。[图 7.37]（#\_ bookmark368）显示了像素视觉核心中线缓冲区的逻辑使用。

Here are four features that the two-dimensional line buffer must support:

> 这是二维线缓冲区必须支持的四个功能：

1. It must support two-dimensional stencil computations of various sizes, which are unknown at design time.

> 1.它必须支持各种尺寸的二维模板计算，这些计算在设计时未知。

2. Because of the halo, for the 16 16 PE array in Pixel Visual Core, the STPs will want to read 20 20 blocks of pixels from the line buffer and write 16 16 blocks of pixels to the line buffer. (As previously mentioned, they call these blocks of pixels _sheets_.)

> 2.由于光晕，对于像素视觉核心的 16 16 个 PE 数组，STP 将希望从线缓冲区读取 20 个 20 块像素，并将 16 个 16 个像素块写入线缓冲区。（如前所述，他们称这些像素的块 *sheets*。）

3. Because the DAG is programmable, we need line buffers that can be allocated by software between any two cores.

> 3.由于 DAG 是可编程的，因此我们需要线缓冲区，这些缓冲区可以通过任何两个内核之间的软件分配。

4. Several cores may need to read data from the same line buffer. Thus a line buffer should support multiple consumers, although it needs just one producer.

> 4.几个内核可能需要从同一线缓冲区读取数据。因此，线缓冲区应支持多个消费者，尽管它只需要一个生产者。

Line buffers in Pixel Visual Core are really a multi-reader, two-dimensional FIFO abstraction on top of a relatively large amount of SRAM: 128 KiB per instance. It contains temporary “images” that are used just once, so a small, dedicated local FIFO is much more efficient than a cache for data in distant memory.

> 像素视觉核心中的线缓冲区实际上是一个多阅读器，二维 FIFO 抽象，每个实例相对较大的 SRAM：128 KIB。它包含仅一次使用一次的临时“图像”，因此，一个小的，专用的本地 FIFO 比在遥远内存中的数据中的缓存效率要高得多。

To accommodate the size mismatch between reading 20 20 blocks of pixels and writing 16 16 blocks, the fundamental unit of allocation in the FIFO is a group of 4 4 pixels. Per stencil processor, there is one _Line Buffer Pool_ (_LBP_) that can have eight logical line buffers (_LB_), plus one LBP for DMA of I/O. The LBP has three levels of abstraction:

> 为了适应读取 20 个 20 个像素和编写 16 个 16 个块之间的尺寸不匹配，FIFO 中的基本分配单位是一组 4 4 个像素。每个模板处理器，有一个 *line 缓冲池*（_LBP_）可以具有八个逻辑线缓冲区（_LB_），以及 I/O 的 DMA 的一个 LBP。LBP 具有三个级别的抽象：

1. At the top, the LBP controller supports eight LBs as logical instances. Each LB has one FIFO producer and up to eight FIFO consumers per LB.

> 1.在顶部，LBP 控制器支持 8 磅作为逻辑实例。每个磅有一个 FIFO 生产商，每磅最多八个 FIFO 消费者。

2. The controller keeps track of a set of head and tail pointers for each FIFO. Note that the sizes of the line buffers inside the LBP are flexible and up to the controller.

> 2.控制器为每个 FIFO 保留一组头和尾指针。请注意，LBP 内部的线缓冲区的尺寸是灵活的，并且可以直达控制器。

3. At the bottom are many physical memory banks to support the bandwidth requirements. Pixel Visual Core has eight physical memory banks, each having a 128-bit interface and 16 KiB of capacity.

> 3.底部是许多物理记忆库，以支持带宽要求。Pixel Visual Core 具有八个物理内存库，每个内存库具有 128 位接口和 16 KIB 的容量。

The controller for the LBP is challenging because it must fulfill the bandwidth demands of the STPs and I/O DMAs as well as schedule all their reads and writes to the banks of physical SRAM memory. The LBP controller is one of the most complicated pieces of Pixel Visual Core.

> LBP 的控制器具有挑战性，因为它必须满足 STP 和 I/O DMA 的带宽需求，并安排所有读取并将其写入物理 SRAM 内存的库。LBP 控制器是最复杂的像素视觉芯之一。

### Pixel Visual Core Implementation

> ###像素视觉核心实现

The first implementation of Pixel Visual Core was as a separate chip. [Figure 7.38](#_bookmark369) shows the floorplan of the chip, which has 8 cores. It was fabricated in a TSMC 28 nm technology in 2016. The chip dimensions are 6 7.2 mm, it runs at 426 MHz, it is stacked with 512 MB DRAM as Silicon in Package, and consumes (including the DRAM) 187–4500 mW depending on the workload. About 30% of the power for the chip is for an ARMv7 A53 core for control, the MIPI, the PCIe, the PCIe, and the LPDDR interfaces, interface is just over half this die at 23 mm<sup>2</sup>. Power for Pixel Visual Core running a worst case “power virus” can go as high as 3200 mW. [Figure 7.39](#_bookmark370) shows the floor plan of a core.

> 像素视觉核心的第一个实现是单独的芯片。[图 7.38]（#_ bookmark369）显示了芯片的平面图，该芯片有 8 个内核。它是在 2016 年在 TSMC 28 nm 技术中制造的。芯片尺寸为 6 7.2 毫米，以 426 MHz 的速度运行，它堆叠在包装中的 512 MB DRAM 作为硅，并且会消耗（包括 DRAM）187-4500 MW 在工作量上。芯片的大约 30％的功率是用于控制，MIPI，PCIE，PCIE 和 LPDDR 接口的 ARMV7 A53 核心，接口仅在 23 mm <sup> 2 </sup>的一半以上。。运行最坏情况的“动力病毒”的 Pixel 视觉芯的功率可以高达 3200 兆瓦。[图 7.39]（#_ bookmark370）显示了核心的平面图。

![](./media/image452.jpeg)

Figure 7.38 Floor plan of the 8-core Pixel Visual Core chip. A53 is an ARMv7 core. LPDDR4 is a DRAM controller. PCIE and MIPI are I/O buses.

> 图 7.38 8 核像素视觉核心芯片的平面图。A53 是 ARMV7 核心。LPDDR4 是 DRAM 控制器。PCIE 和 MIPI 是 I/O 公共汽车。

### Summary: How Pixel Visual Core Follows the Guidelines

> ###摘要：像素视觉核心如何遵循指南

Pixel Visual Core is a multicore DSA for image and vision processing intended as a stand-alone chip or as an IP block for mobile device SOCs. As we will see in [Section 7.9](#putting-it-all-together-cpus-versus-gpus-versus-dnn-accelerators), its performance per watt for CNNs are factors of 25–100 better than CPUs and GPUs. Here is how the Pixel Visual core followed the guidelines in [Section 7.2](#guidelines-for-dsas).

> Pixel Visual Core 是用于图像和视觉处理的多核心 DSA，旨在作为独立芯片或移动设备 SOC 的 IP 块。正如我们将在[第 7.9 节]中看到的那样（＃putting-it-it-it-thl-t-th-t-th-cpus-cpus-gpus-vers-dnn-accelerators），其每瓦的 CNN 的性能比 CPU 和 GPU 好于 25-100 个因素。这是像素视觉核心如何遵循[7.2 节]（＃guideLines-for-dsas）中的准则。

1. _Use dedicated memories to minimize the distance over which data is moved_. Perhaps the most distinguishing architecture feature of Pixel Visual Core is the software-controlled, two-dimensional line buffers. At 128 KiB per core, they are a significant fraction of the area. Each core also has 64 KiB of software- controlled PE memory for temporary storage.

> 1. \_使用专用记忆，以最大程度地减少移动数据的距离。Pixel Visual Core 的最明显的体系结构功能也许是软件控制的二维线缓冲区。每核 128 KIB，它们是该区域的很大一部分。每个核心还具有 64 KIB 的软件控制 PE 内存，用于临时存储。

2. _Invest the resources saved from dropping advanced microarchitectural optimi- zations into more arithmetic units or bigger memories_.

> 2. \_投资从将高级微构造优化的优势删除到更多算术单元或更大的记忆中。

Two other key features of Pixel Visual Core are a 16 16 two-dimensional array of processing elements per core and a two-dimensional shifting network between the processing elements. It offers a halo region that acts as a buffer to allow full utilization of its 256 arithmetic units.

> 像素视觉核心的其他两个关键特征是每个核心的 16 16 二维处理元素和处理元素之间的二维移位网络。它提供了一个光环区域，可充当缓冲区，以完全利用其 256 个算术单元。

<img src="./media/image453.jpeg" style="width:4.33322in;height:2.98in" />

<span id="_bookmark370" class="anchor"></span>Figure 7.39 Floor plan of a Pixel Visual Core. From left to right, and top down: the sca- lar lane (SCL) is 4% of the core area, NOC is 2%, the line buffer pool (LBP) is 15%, the sheet generator (SHG) is 5%, the halo is 11%, and the processing element array is 62%. The torus connection of the halo makes each of the four edges of the array logical neighbors. It is more area-efficient to collapse the halo to just two sides, which preserves the topology.

> <span ID =“ \_ bookmark370” class =“锚”> </span>图 7.39 像素视觉核心的平面图。从左到右，自上而下：Scalar Lane（SCL）是核心区域的 4％，NOC 为 2％，线缓冲池（LBP）为 15％，床单发生器（SHG）为 5％，光环为 11％，处理元件阵列为 62％。光环的圆环连接使数组逻辑邻居的四个边缘中的每一个。将光环折叠到两侧的面积更高，从而保留了拓扑。

1. _Use the easiest form of parallelism that matches the domain_. Pixel Visual Core relies on two-dimensional SIMD parallelism using its PE array, VLIW to express instruction-level parallelism, and multiple program multiple data (MPMD) parallelism to utilize multiple cores.

> 1. *使用与域*匹配的最简单的并行形式。Pixel Visual Core 使用其 PE 数组，VLIW 来依靠二维 SIMD 并行性来表达指令级并行性，并且多个程序多个数据（MPMD）并行来利用多个核心。

2. _Reduce data size and type to the simplest needed for the domain_. Pixel Visual Core relies primarily on 8-bit and 16-bit integers, but it also works with 32-bit integers, albeit more slowly.

> 2. \_将数据大小和键入域所需的最简单。像素视觉核心主要依赖于 8 位和 16 位整数，但它也可与 32 位整数一起使用，尽管较慢。

3. _Use a domain-specific programming language to port code to the DSA_. Pixel Visual Core is programmed in the domain-specific language Halide for image processing and in TensorFlow for CNNs.

> 3. _将特定于域的编程语言用于将代码转换为 DSA_。像素视觉核心在特定于域的语言卤化物中编程，用于图像处理和 CNN 的 TensorFlow。
