<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPI Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">SPI Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___s_p_i___register___accessor___macros"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html">SPI - Register accessor macros</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_p_i___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html">SPI Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadeaa49ab944c7dcae2a868b0450232c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>&#160;&#160;&#160;(0x4002C000u)</td></tr>
<tr class="separator:gadeaa49ab944c7dcae2a868b0450232c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26e39c91b262cc480085abcc450d3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>)</td></tr>
<tr class="separator:gaf26e39c91b262cc480085abcc450d3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851f64a97b5919c1f99a34db5918b3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga851f64a97b5919c1f99a34db5918b3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(0x4002D000u)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28fd789e0602a32076c1c13ca39f5af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gae28fd789e0602a32076c1c13ca39f5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(0x400AC000u)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78714a4b750aa56fc56d1d223a560069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga78714a4b750aa56fc56d1d223a560069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab542f6d657e05e21cc2c9e66ae3ceb41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gab542f6d657e05e21cc2c9e66ae3ceb41">SPI_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a> }</td></tr>
<tr class="separator:gab542f6d657e05e21cc2c9e66ae3ceb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a16fecfe27c2052ab60e014be3f66f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga3a16fecfe27c2052ab60e014be3f66f6">SPI_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a> }</td></tr>
<tr class="separator:ga3a16fecfe27c2052ab60e014be3f66f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fd955e8b934f6ea091b7476a020d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga30fd955e8b934f6ea091b7476a020d59">SPI_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> }</td></tr>
<tr class="separator:ga30fd955e8b934f6ea091b7476a020d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeaa49ab944c7dcae2a868b0450232c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>&#160;&#160;&#160;(0x4002C000u)</td></tr>
<tr class="separator:gadeaa49ab944c7dcae2a868b0450232c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26e39c91b262cc480085abcc450d3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>)</td></tr>
<tr class="separator:gaf26e39c91b262cc480085abcc450d3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(0x4002D000u)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(0x400AC000u)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeaa49ab944c7dcae2a868b0450232c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>&#160;&#160;&#160;(0x4002C000u)</td></tr>
<tr class="separator:gadeaa49ab944c7dcae2a868b0450232c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26e39c91b262cc480085abcc450d3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>)</td></tr>
<tr class="separator:gaf26e39c91b262cc480085abcc450d3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851f64a97b5919c1f99a34db5918b3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga851f64a97b5919c1f99a34db5918b3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(0x4002D000u)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28fd789e0602a32076c1c13ca39f5af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gae28fd789e0602a32076c1c13ca39f5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(0x400AC000u)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78714a4b750aa56fc56d1d223a560069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga78714a4b750aa56fc56d1d223a560069">SPI2_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga78714a4b750aa56fc56d1d223a560069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab542f6d657e05e21cc2c9e66ae3ceb41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gab542f6d657e05e21cc2c9e66ae3ceb41">SPI_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a> }</td></tr>
<tr class="separator:gab542f6d657e05e21cc2c9e66ae3ceb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a16fecfe27c2052ab60e014be3f66f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga3a16fecfe27c2052ab60e014be3f66f6">SPI_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a> }</td></tr>
<tr class="separator:ga3a16fecfe27c2052ab60e014be3f66f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fd955e8b934f6ea091b7476a020d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga30fd955e8b934f6ea091b7476a020d59">SPI_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> }</td></tr>
<tr class="separator:ga30fd955e8b934f6ea091b7476a020d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeaa49ab944c7dcae2a868b0450232c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>&#160;&#160;&#160;(0x4002C000u)</td></tr>
<tr class="separator:gadeaa49ab944c7dcae2a868b0450232c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26e39c91b262cc480085abcc450d3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>)</td></tr>
<tr class="separator:gaf26e39c91b262cc480085abcc450d3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851f64a97b5919c1f99a34db5918b3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga851f64a97b5919c1f99a34db5918b3b4">SPI0_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga851f64a97b5919c1f99a34db5918b3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(0x4002D000u)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28fd789e0602a32076c1c13ca39f5af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gae28fd789e0602a32076c1c13ca39f5af">SPI1_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gae28fd789e0602a32076c1c13ca39f5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab542f6d657e05e21cc2c9e66ae3ceb41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#gab542f6d657e05e21cc2c9e66ae3ceb41">SPI_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a> }</td></tr>
<tr class="separator:gab542f6d657e05e21cc2c9e66ae3ceb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a16fecfe27c2052ab60e014be3f66f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga3a16fecfe27c2052ab60e014be3f66f6">SPI_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a> }</td></tr>
<tr class="separator:ga3a16fecfe27c2052ab60e014be3f66f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga100ce9a2b42972ea38f07d8d158361d6"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a></td></tr>
<tr class="separator:ga100ce9a2b42972ea38f07d8d158361d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100ce9a2b42972ea38f07d8d158361d6"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a></td></tr>
<tr class="separator:ga100ce9a2b42972ea38f07d8d158361d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100ce9a2b42972ea38f07d8d158361d6"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral___access___layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a></td></tr>
<tr class="separator:ga100ce9a2b42972ea38f07d8d158361d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf26e39c91b262cc480085abcc450d3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf26e39c91b262cc480085abcc450d3d5">&#9670;&nbsp;</a></span>SPI0 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07768">7768</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf26e39c91b262cc480085abcc450d3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf26e39c91b262cc480085abcc450d3d5">&#9670;&nbsp;</a></span>SPI0 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l07897">7897</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gaf26e39c91b262cc480085abcc450d3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf26e39c91b262cc480085abcc450d3d5">&#9670;&nbsp;</a></span>SPI0 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12476">12476</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf26e39c91b262cc480085abcc450d3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf26e39c91b262cc480085abcc450d3d5">&#9670;&nbsp;</a></span>SPI0 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12497">12497</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gadeaa49ab944c7dcae2a868b0450232c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeaa49ab944c7dcae2a868b0450232c8">&#9670;&nbsp;</a></span>SPI0_BASE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE&#160;&#160;&#160;(0x4002C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07766">7766</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gadeaa49ab944c7dcae2a868b0450232c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeaa49ab944c7dcae2a868b0450232c8">&#9670;&nbsp;</a></span>SPI0_BASE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE&#160;&#160;&#160;(0x4002C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l07895">7895</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gadeaa49ab944c7dcae2a868b0450232c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeaa49ab944c7dcae2a868b0450232c8">&#9670;&nbsp;</a></span>SPI0_BASE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE&#160;&#160;&#160;(0x4002C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12474">12474</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gadeaa49ab944c7dcae2a868b0450232c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeaa49ab944c7dcae2a868b0450232c8">&#9670;&nbsp;</a></span>SPI0_BASE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE&#160;&#160;&#160;(0x4002C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12495">12495</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga851f64a97b5919c1f99a34db5918b3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851f64a97b5919c1f99a34db5918b3b4">&#9670;&nbsp;</a></span>SPI0_BASE_PTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07769">7769</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga851f64a97b5919c1f99a34db5918b3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851f64a97b5919c1f99a34db5918b3b4">&#9670;&nbsp;</a></span>SPI0_BASE_PTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12477">12477</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga851f64a97b5919c1f99a34db5918b3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851f64a97b5919c1f99a34db5918b3b4">&#9670;&nbsp;</a></span>SPI0_BASE_PTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12498">12498</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad483be344a28ac800be8f03654a9612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad483be344a28ac800be8f03654a9612f">&#9670;&nbsp;</a></span>SPI1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07773">7773</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad483be344a28ac800be8f03654a9612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad483be344a28ac800be8f03654a9612f">&#9670;&nbsp;</a></span>SPI1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l07901">7901</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gad483be344a28ac800be8f03654a9612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad483be344a28ac800be8f03654a9612f">&#9670;&nbsp;</a></span>SPI1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12481">12481</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad483be344a28ac800be8f03654a9612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad483be344a28ac800be8f03654a9612f">&#9670;&nbsp;</a></span>SPI1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12502">12502</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga50cd8b47929f18b05efbd0f41253bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cd8b47929f18b05efbd0f41253bf8d">&#9670;&nbsp;</a></span>SPI1_BASE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;(0x4002D000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI1 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07771">7771</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga50cd8b47929f18b05efbd0f41253bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cd8b47929f18b05efbd0f41253bf8d">&#9670;&nbsp;</a></span>SPI1_BASE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;(0x4002D000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI1 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l07899">7899</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga50cd8b47929f18b05efbd0f41253bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cd8b47929f18b05efbd0f41253bf8d">&#9670;&nbsp;</a></span>SPI1_BASE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;(0x4002D000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI1 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12479">12479</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga50cd8b47929f18b05efbd0f41253bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cd8b47929f18b05efbd0f41253bf8d">&#9670;&nbsp;</a></span>SPI1_BASE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;(0x4002D000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI1 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12500">12500</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae28fd789e0602a32076c1c13ca39f5af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae28fd789e0602a32076c1c13ca39f5af">&#9670;&nbsp;</a></span>SPI1_BASE_PTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07774">7774</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae28fd789e0602a32076c1c13ca39f5af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae28fd789e0602a32076c1c13ca39f5af">&#9670;&nbsp;</a></span>SPI1_BASE_PTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12482">12482</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae28fd789e0602a32076c1c13ca39f5af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae28fd789e0602a32076c1c13ca39f5af">&#9670;&nbsp;</a></span>SPI1_BASE_PTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12503">12503</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf2c3d8ce359dcfbb2261e07ed42af72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c3d8ce359dcfbb2261e07ed42af72b">&#9670;&nbsp;</a></span>SPI2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI2 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l07905">7905</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gaf2c3d8ce359dcfbb2261e07ed42af72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c3d8ce359dcfbb2261e07ed42af72b">&#9670;&nbsp;</a></span>SPI2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI2 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12486">12486</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf2c3d8ce359dcfbb2261e07ed42af72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c3d8ce359dcfbb2261e07ed42af72b">&#9670;&nbsp;</a></span>SPI2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI2 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12507">12507</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac3e357b4c25106ed375fb1affab6bb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3e357b4c25106ed375fb1affab6bb86">&#9670;&nbsp;</a></span>SPI2_BASE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE&#160;&#160;&#160;(0x400AC000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI2 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l07903">7903</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gac3e357b4c25106ed375fb1affab6bb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3e357b4c25106ed375fb1affab6bb86">&#9670;&nbsp;</a></span>SPI2_BASE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE&#160;&#160;&#160;(0x400AC000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI2 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12484">12484</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac3e357b4c25106ed375fb1affab6bb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3e357b4c25106ed375fb1affab6bb86">&#9670;&nbsp;</a></span>SPI2_BASE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE&#160;&#160;&#160;(0x400AC000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral SPI2 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12505">12505</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga78714a4b750aa56fc56d1d223a560069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78714a4b750aa56fc56d1d223a560069">&#9670;&nbsp;</a></span>SPI2_BASE_PTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12487">12487</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga78714a4b750aa56fc56d1d223a560069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78714a4b750aa56fc56d1d223a560069">&#9670;&nbsp;</a></span>SPI2_BASE_PTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12508">12508</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab542f6d657e05e21cc2c9e66ae3ceb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab542f6d657e05e21cc2c9e66ae3ceb41">&#9670;&nbsp;</a></span>SPI_BASE_ADDRS <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of SPI peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07776">7776</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab542f6d657e05e21cc2c9e66ae3ceb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab542f6d657e05e21cc2c9e66ae3ceb41">&#9670;&nbsp;</a></span>SPI_BASE_ADDRS <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of SPI peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12489">12489</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab542f6d657e05e21cc2c9e66ae3ceb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab542f6d657e05e21cc2c9e66ae3ceb41">&#9670;&nbsp;</a></span>SPI_BASE_ADDRS <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of SPI peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12510">12510</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3a16fecfe27c2052ab60e014be3f66f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a16fecfe27c2052ab60e014be3f66f6">&#9670;&nbsp;</a></span>SPI_BASE_PTRS <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of SPI peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07778">7778</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3a16fecfe27c2052ab60e014be3f66f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a16fecfe27c2052ab60e014be3f66f6">&#9670;&nbsp;</a></span>SPI_BASE_PTRS <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of SPI peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12491">12491</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3a16fecfe27c2052ab60e014be3f66f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a16fecfe27c2052ab60e014be3f66f6">&#9670;&nbsp;</a></span>SPI_BASE_PTRS <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of SPI peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12512">12512</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga30fd955e8b934f6ea091b7476a020d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30fd955e8b934f6ea091b7476a020d59">&#9670;&nbsp;</a></span>SPI_IRQS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IRQS&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt vectors for the SPI peripheral type </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12493">12493</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga30fd955e8b934f6ea091b7476a020d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30fd955e8b934f6ea091b7476a020d59">&#9670;&nbsp;</a></span>SPI_IRQS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IRQS&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt vectors for the SPI peripheral type </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12514">12514</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga100ce9a2b42972ea38f07d8d158361d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga100ce9a2b42972ea38f07d8d158361d6">&#9670;&nbsp;</a></span>SPI_MemMapPtr <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_s_p_i___type.html">SPI_Type</a> * <a class="el" href="group___s_p_i___peripheral___access___layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga100ce9a2b42972ea38f07d8d158361d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga100ce9a2b42972ea38f07d8d158361d6">&#9670;&nbsp;</a></span>SPI_MemMapPtr <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_s_p_i___type.html">SPI_Type</a> * <a class="el" href="group___s_p_i___peripheral___access___layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga100ce9a2b42972ea38f07d8d158361d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga100ce9a2b42972ea38f07d8d158361d6">&#9670;&nbsp;</a></span>SPI_MemMapPtr <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_s_p_i___type.html">SPI_Type</a> * <a class="el" href="group___s_p_i___peripheral___access___layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:54 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
