
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010993                       # Number of seconds simulated
sim_ticks                                 10992694500                       # Number of ticks simulated
final_tick                                10992694500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 715433                       # Simulator instruction rate (inst/s)
host_op_rate                                  1121049                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1405887728                       # Simulator tick rate (ticks/s)
host_mem_usage                                 696776                       # Number of bytes of host memory used
host_seconds                                     7.82                       # Real time elapsed on the host
sim_insts                                     5593987                       # Number of instructions simulated
sim_ops                                       8765515                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          103296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          627840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             731136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       103296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        31424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           31424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             9810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           491                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                491                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            9396786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           57114295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66511082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       9396786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9396786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2858626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2858626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2858626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           9396786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          57114295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69369707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11424                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        491                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11424                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      491                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 730560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   29632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  731136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                31424                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               21                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10992614500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11424                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  491                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.493008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.087156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.077957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3074     60.55%     60.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1313     25.86%     86.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          294      5.79%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          100      1.97%     94.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           61      1.20%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           46      0.91%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      0.47%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      0.57%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136      2.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5077                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     414.703704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    177.664678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    763.260204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            12     44.44%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4     14.81%     59.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3     11.11%     70.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      3.70%     74.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      7.41%     81.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      7.41%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      3.70%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      3.70%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.148148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.120372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.988538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               11     40.74%     40.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.70%     44.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     55.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    219061000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               433092250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   57075000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19190.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37940.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        66.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6416                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     375                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     922586.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15236760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8079555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                39127200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 323640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         355876560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            159866190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10129440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1602869640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       240851520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1565225040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3997603365                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            363.660008                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          10615309000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      9263500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     150540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6473408250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    627161500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     217223250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3515098000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 21084420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 11187660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                42375900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2093220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         491712000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            186204180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14281920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2130899400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       429812640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1147234140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4476967710                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            407.267546                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          10547022250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     13547000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     208000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4754646000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1119351750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     224081500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4673068250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1906607                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      692160                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           944                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            66                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7320526                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           243                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    64                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         21985389                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     5593987                       # Number of instructions committed
system.cpu.committedOps                       8765515                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               8502788                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 472229                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      176130                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       424480                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      8502788                       # number of integer instructions
system.cpu.num_fp_insts                        472229                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            18733028                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7247915                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               573923                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              370202                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads              3420034                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3173527                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2598728                       # number of memory refs
system.cpu.num_load_insts                     1906573                       # Number of load instructions
system.cpu.num_store_insts                     692155                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   21985389                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            679781                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 36830      0.42%      0.42% # Class of executed instruction
system.cpu.op_class::IntAlu                   5855310     66.80%     67.22% # Class of executed instruction
system.cpu.op_class::IntMult                     1993      0.02%     67.24% # Class of executed instruction
system.cpu.op_class::IntDiv                     52014      0.59%     67.84% # Class of executed instruction
system.cpu.op_class::FloatAdd                   43120      0.49%     68.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                    6144      0.07%     68.40% # Class of executed instruction
system.cpu.op_class::FloatCvt                   32768      0.37%     68.77% # Class of executed instruction
system.cpu.op_class::FloatMult                   2048      0.02%     68.79% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.79% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.79% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.79% # Class of executed instruction
system.cpu.op_class::FloatSqrt                   4096      0.05%     68.84% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6172      0.07%     68.91% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdAlu                    17570      0.20%     69.11% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.11% # Class of executed instruction
system.cpu.op_class::SimdCvt                    12782      0.15%     69.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                   15034      0.17%     69.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.43% # Class of executed instruction
system.cpu.op_class::SimdShift                   1034      0.01%     69.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               38912      0.44%     69.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                2048      0.02%     69.91% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                2048      0.02%     69.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              36864      0.42%     70.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.35% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.35% # Class of executed instruction
system.cpu.op_class::MemRead                  1756829     20.04%     90.40% # Class of executed instruction
system.cpu.op_class::MemWrite                  641760      7.32%     97.72% # Class of executed instruction
system.cpu.op_class::FloatMemRead              149744      1.71%     99.43% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              50395      0.57%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    8765515                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1990.538629                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2598767                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13259                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            196.000226                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1990.538629                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.971943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1890                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5210793                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5210793                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1895729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1895729                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       689779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         689779                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2585508                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2585508                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2585508                       # number of overall hits
system.cpu.dcache.overall_hits::total         2585508                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        10878                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10878                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2381                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        13259                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13259                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13259                       # number of overall misses
system.cpu.dcache.overall_misses::total         13259                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    772754000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    772754000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    172052000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    172052000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    944806000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    944806000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    944806000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    944806000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1906607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1906607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       692160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       692160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2598767                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2598767                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2598767                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2598767                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005705                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005705                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003440                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003440                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005102                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005102                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005102                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005102                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71038.242324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71038.242324                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72260.394792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72260.394792                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71257.711743                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71257.711743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71257.711743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71257.711743                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2457                       # number of writebacks
system.cpu.dcache.writebacks::total              2457                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        10878                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2381                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        13259                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13259                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        13259                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        13259                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    761876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    761876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    169671000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    169671000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    931547000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    931547000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    931547000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    931547000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003440                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003440                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005102                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005102                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005102                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 70038.242324                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70038.242324                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71260.394792                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71260.394792                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70257.711743                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70257.711743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70257.711743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70257.711743                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11211                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           998.170469                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7320526                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1667                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4391.437313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   998.170469                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.487388                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.487388                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          758                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.655273                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14642719                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14642719                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      7318859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7318859                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       7318859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7318859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      7318859                       # number of overall hits
system.cpu.icache.overall_hits::total         7318859                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1667                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1667                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1667                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1667                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1667                       # number of overall misses
system.cpu.icache.overall_misses::total          1667                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    143547000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143547000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    143547000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143547000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    143547000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143547000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      7320526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7320526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      7320526                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7320526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      7320526                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7320526                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000228                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000228                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 86110.977804                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86110.977804                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 86110.977804                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86110.977804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 86110.977804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86110.977804                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1667                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1667                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1667                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1667                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1667                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1667                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    141880000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    141880000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    141880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    141880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    141880000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    141880000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85110.977804                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85110.977804                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85110.977804                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85110.977804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85110.977804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85110.977804                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8185.401362                       # Cycle average of tags in use
system.l2.tags.total_refs                       26175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11564                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.263490                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       65.912130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1071.088918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7048.400314                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.065374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.430200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.499597                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3378                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.618347                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     64482                       # Number of tag accesses
system.l2.tags.data_accesses                    64482                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         2457                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2457                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              325                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                546                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   546                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 53                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2903                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2903                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3449                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3502                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   53                       # number of overall hits
system.l2.overall_hits::cpu.data                 3449                       # number of overall hits
system.l2.overall_hits::total                    3502                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1835                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1835                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1614                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         7975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7975                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1614                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                9810                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11424                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1614                       # number of overall misses
system.l2.overall_misses::cpu.data               9810                       # number of overall misses
system.l2.overall_misses::total                 11424                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    160366000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     160366000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    138819500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    138819500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    715066500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    715066500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     138819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     875432500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1014252000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    138819500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    875432500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1014252000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         2457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          325                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           2381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        10878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1667                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             13259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14926                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1667                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            13259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14926                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.770685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.770685                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.968206                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968206                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.733131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.733131                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.968206                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.739875                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.765376                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.968206                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.739875                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.765376                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 87392.915531                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87392.915531                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86009.603470                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86009.603470                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89663.510972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89663.510972                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86009.603470                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89238.786952                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88782.563025                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86009.603470                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89238.786952                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88782.563025                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  491                       # number of writebacks
system.l2.writebacks::total                       491                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          284                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           284                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1835                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1614                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         7975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7975                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           9810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11424                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          9810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11424                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    142016000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    142016000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    122679500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122679500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    635316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    635316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    122679500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    777332500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    900012000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    122679500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    777332500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    900012000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.770685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.770685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.968206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.733131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.733131                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.968206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.739875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.765376                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.968206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.739875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.765376                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77392.915531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77392.915531                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76009.603470                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76009.603470                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79663.510972                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79663.510972                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76009.603470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79238.786952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78782.563025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76009.603470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79238.786952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78782.563025                       # average overall mshr miss latency
system.l2.replacements                           1433                       # number of replacements
system.membus.snoop_filter.tot_requests         12573                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9589                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          491                       # Transaction distribution
system.membus.trans_dist::CleanEvict              658                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1835                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1835                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9589                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        23997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       762560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       762560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  762560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11424                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11424    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11424                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14554000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           61440750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        26462                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        11536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            568                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          568                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10992694500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9696                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2381                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1667                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10878                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        37729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 41388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       127488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1005824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1133312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1433                       # Total snoops (count)
system.tol2bus.snoopTraffic                     31424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            16359                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034904                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.183543                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  15788     96.51%     96.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    571      3.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              16359                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           16013000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2500500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19888500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
