From 55a99c8f317ee37cf77ba0b467a4e7a7e25143b8 Mon Sep 17 00:00:00 2001
From: Jiuyang Liu <liu@jiuyang.me>
Date: Sat, 14 May 2022 02:07:26 +0800
Subject: [PATCH] fix for chipsalliance/rocket-chip#2925

---
 .../polarfire_pcie_rootport/PolarFirePCIeRootPort.scala       | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/src/main/scala/ip/microsemi/polarfire_pcie_rootport/PolarFirePCIeRootPort.scala b/src/main/scala/ip/microsemi/polarfire_pcie_rootport/PolarFirePCIeRootPort.scala
index 24dd7e76..422d02d8 100644
--- a/src/main/scala/ip/microsemi/polarfire_pcie_rootport/PolarFirePCIeRootPort.scala
+++ b/src/main/scala/ip/microsemi/polarfire_pcie_rootport/PolarFirePCIeRootPort.scala
@@ -331,7 +331,7 @@ class PolarFirePCIeX4(implicit p:Parameters) extends LazyModule
 
     //m
     m.aw.bits.cache := UInt(0)
-    m.aw.bits.prot  := AXI4Parameters.PROT_PRIVILEDGED
+    m.aw.bits.prot  := AXI4Parameters.PROT_PRIVILEGED
     m.aw.bits.qos   := UInt(0)
 
     m.aw.bits.id                        := blackbox.io.PCIESS_AXI_1_M_AWID
@@ -355,7 +355,7 @@ class PolarFirePCIeX4(implicit p:Parameters) extends LazyModule
     m.b.ready                           := blackbox.io.PCIESS_AXI_1_M_BREADY
 
     m.ar.bits.cache := UInt(0)
-    m.ar.bits.prot  := AXI4Parameters.PROT_PRIVILEDGED
+    m.ar.bits.prot  := AXI4Parameters.PROT_PRIVILEGED
     m.ar.bits.qos   := UInt(0)
 
     m.ar.bits.id                        := blackbox.io.PCIESS_AXI_1_M_ARID
