// Seed: 3871798769
module module_0 (
    output tri0  id_0,
    output uwire id_1
);
  assign #1 id_1 = 1;
  wire id_3;
  assign id_1 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input uwire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output supply1 id_1
);
  logic id_3;
  ;
  always @(posedge id_3 or posedge -1'b0 - id_3) @(id_3 or -1 ^ -1 ? id_3 : 1 - id_3);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign id_1 = 1'b0;
  logic [7:0] id_4;
  assign id_0 = id_4[1];
endmodule
