-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Wed Jun 16 22:24:59 EDT 2021                        

Solution Settings: peaceNTT.v6
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
      $PROJECT_HOME/include/utils.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /peaceNTT/core                      30 1486865    1486870            0  0          
    Design Total:                       30 1486865    1486870            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 12.500             20.00    0.000000 /peaceNTT/core           
    
  I/O Data Ranges
    Port                  Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------- ---- -------- --------- --------- ------- -------- --------
    clk                   IN   Unsigned         1                                     
    rst                   IN   Unsigned         1                                     
    vec:rsc.q             IN   Unsigned        64                                     
    p:rsc.dat             IN   Unsigned        64                                     
    g:rsc.dat             IN   Unsigned        64                                     
    result:rsc.q          IN   Unsigned        64                                     
    twiddle:rsc.q         IN   Unsigned        64                                     
    vec:rsc.radr          OUT  Unsigned        12                                     
    vec:rsc.triosy.lz     OUT  Unsigned         1                                     
    p:rsc.triosy.lz       OUT  Unsigned         1                                     
    g:rsc.triosy.lz       OUT  Unsigned         1                                     
    result:rsc.wadr       OUT  Unsigned        12                                     
    result:rsc.d          OUT  Unsigned        64                                     
    result:rsc.we         OUT  Unsigned         1                                     
    result:rsc.radr       OUT  Unsigned        12                                     
    result:rsc.triosy.lz  OUT  Unsigned         1                                     
    twiddle:rsc.radr      OUT  Unsigned        12                                     
    twiddle:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /peaceNTT/core/xt:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 64
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address        
      ----------------- ------- --------------------------
      /peaceNTT/core/xt    0:63 00000fff-00000000 (4095-0) 
      
    Resource Name: /peaceNTT/vec:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable      Indices Phys Memory Address        
      ------------- ------- --------------------------
      /peaceNTT/vec    0:63 00000fff-00000000 (4095-0) 
      
    Resource Name: /peaceNTT/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /peaceNTT/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /peaceNTT/g:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /peaceNTT/g    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /peaceNTT/result:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address        
      ---------------- ------- --------------------------
      /peaceNTT/result    0:63 00000fff-00000000 (4095-0) 
      
    Resource Name: /peaceNTT/twiddle:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address        
      ----------------- ------- --------------------------
      /peaceNTT/twiddle    0:63 00000fff-00000000 (4095-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /peaceNTT/core core:rlp           Infinite       0      1486870   18.59 ms                       
    /peaceNTT/core  main              Infinite       2      1486870   18.59 ms                       
    /peaceNTT/core   COPY_LOOP            4096       3        12288  153.60 us                       
    /peaceNTT/core   STAGE_LOOP             10       2      1474580   18.43 ms                       
    /peaceNTT/core    COMP_LOOP           2048      66       135168    1.69 ms                       
    /peaceNTT/core    COPY_LOOP#1         4096       3        12288  153.60 us                       
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /peaceNTT/core core:rlp                   0                        0.00          1486870           
    /peaceNTT/core  main                      2                        0.00          1486870           
    /peaceNTT/core   COPY_LOOP            12288                        0.83            12288           
    /peaceNTT/core   STAGE_LOOP              20                        0.00          1474580           
    /peaceNTT/core    COMP_LOOP         1351680                       90.91          1351680           
    /peaceNTT/core    COPY_LOOP#1        122880                        8.26           122880           
    
  End of Report
