multiline_comment|/*&n; * tg3.c: Broadcom Tigon3 ethernet driver.&n; *&n; * Copyright (C) 2001, 2002, 2003, 2004 David S. Miller (davem@redhat.com)&n; * Copyright (C) 2001, 2002, 2003 Jeff Garzik (jgarzik@pobox.com)&n; * Copyright (C) 2004 Sun Microsystems Inc.&n; *&n; * Firmware is:&n; * &t;Copyright (C) 2000-2003 Broadcom Corporation.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/moduleparam.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/compiler.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/netdevice.h&gt;
macro_line|#include &lt;linux/etherdevice.h&gt;
macro_line|#include &lt;linux/skbuff.h&gt;
macro_line|#include &lt;linux/ethtool.h&gt;
macro_line|#include &lt;linux/mii.h&gt;
macro_line|#include &lt;linux/if_vlan.h&gt;
macro_line|#include &lt;linux/ip.h&gt;
macro_line|#include &lt;linux/tcp.h&gt;
macro_line|#include &lt;linux/workqueue.h&gt;
macro_line|#include &lt;net/checksum.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/byteorder.h&gt;
macro_line|#include &lt;asm/uaccess.h&gt;
macro_line|#ifdef CONFIG_SPARC64
macro_line|#include &lt;asm/idprom.h&gt;
macro_line|#include &lt;asm/oplib.h&gt;
macro_line|#include &lt;asm/pbm.h&gt;
macro_line|#endif
macro_line|#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
DECL|macro|TG3_VLAN_TAG_USED
mdefine_line|#define TG3_VLAN_TAG_USED 1
macro_line|#else
DECL|macro|TG3_VLAN_TAG_USED
mdefine_line|#define TG3_VLAN_TAG_USED 0
macro_line|#endif
macro_line|#ifdef NETIF_F_TSO
DECL|macro|TG3_TSO_SUPPORT
mdefine_line|#define TG3_TSO_SUPPORT&t;1
macro_line|#else
DECL|macro|TG3_TSO_SUPPORT
mdefine_line|#define TG3_TSO_SUPPORT&t;0
macro_line|#endif
macro_line|#include &quot;tg3.h&quot;
DECL|macro|DRV_MODULE_NAME
mdefine_line|#define DRV_MODULE_NAME&t;&t;&quot;tg3&quot;
DECL|macro|PFX
mdefine_line|#define PFX DRV_MODULE_NAME&t;&quot;: &quot;
DECL|macro|DRV_MODULE_VERSION
mdefine_line|#define DRV_MODULE_VERSION&t;&quot;3.17&quot;
DECL|macro|DRV_MODULE_RELDATE
mdefine_line|#define DRV_MODULE_RELDATE&t;&quot;January 22, 2005&quot;
DECL|macro|TG3_DEF_MAC_MODE
mdefine_line|#define TG3_DEF_MAC_MODE&t;0
DECL|macro|TG3_DEF_RX_MODE
mdefine_line|#define TG3_DEF_RX_MODE&t;&t;0
DECL|macro|TG3_DEF_TX_MODE
mdefine_line|#define TG3_DEF_TX_MODE&t;&t;0
DECL|macro|TG3_DEF_MSG_ENABLE
mdefine_line|#define TG3_DEF_MSG_ENABLE&t;  &bslash;&n;&t;(NETIF_MSG_DRV&t;&t;| &bslash;&n;&t; NETIF_MSG_PROBE&t;| &bslash;&n;&t; NETIF_MSG_LINK&t;&t;| &bslash;&n;&t; NETIF_MSG_TIMER&t;| &bslash;&n;&t; NETIF_MSG_IFDOWN&t;| &bslash;&n;&t; NETIF_MSG_IFUP&t;&t;| &bslash;&n;&t; NETIF_MSG_RX_ERR&t;| &bslash;&n;&t; NETIF_MSG_TX_ERR)
multiline_comment|/* length of time before we decide the hardware is borked,&n; * and dev-&gt;tx_timeout() should be called to fix the problem&n; */
DECL|macro|TG3_TX_TIMEOUT
mdefine_line|#define TG3_TX_TIMEOUT&t;&t;&t;(5 * HZ)
multiline_comment|/* hardware minimum and maximum for a single frame&squot;s data payload */
DECL|macro|TG3_MIN_MTU
mdefine_line|#define TG3_MIN_MTU&t;&t;&t;60
DECL|macro|TG3_MAX_MTU
mdefine_line|#define TG3_MAX_MTU(tp)&t;&bslash;&n;&t;((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5705 &amp;&amp; &bslash;&n;&t;  GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5750) ? 9000 : 1500)
multiline_comment|/* These numbers seem to be hard coded in the NIC firmware somehow.&n; * You can&squot;t change the ring sizes, but you can change where you place&n; * them in the NIC onboard memory.&n; */
DECL|macro|TG3_RX_RING_SIZE
mdefine_line|#define TG3_RX_RING_SIZE&t;&t;512
DECL|macro|TG3_DEF_RX_RING_PENDING
mdefine_line|#define TG3_DEF_RX_RING_PENDING&t;&t;200
DECL|macro|TG3_RX_JUMBO_RING_SIZE
mdefine_line|#define TG3_RX_JUMBO_RING_SIZE&t;&t;256
DECL|macro|TG3_DEF_RX_JUMBO_RING_PENDING
mdefine_line|#define TG3_DEF_RX_JUMBO_RING_PENDING&t;100
multiline_comment|/* Do not place this n-ring entries value into the tp struct itself,&n; * we really want to expose these constants to GCC so that modulo et&n; * al.  operations are done with shifts and masks instead of with&n; * hw multiply/modulo instructions.  Another solution would be to&n; * replace things like &squot;% foo&squot; with &squot;&amp; (foo - 1)&squot;.&n; */
DECL|macro|TG3_RX_RCB_RING_SIZE
mdefine_line|#define TG3_RX_RCB_RING_SIZE(tp)&t;&bslash;&n;&t;((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705 || &bslash;&n;&t;  GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5750) ? &bslash;&n;&t; 512 : 1024)
DECL|macro|TG3_TX_RING_SIZE
mdefine_line|#define TG3_TX_RING_SIZE&t;&t;512
DECL|macro|TG3_DEF_TX_RING_PENDING
mdefine_line|#define TG3_DEF_TX_RING_PENDING&t;&t;(TG3_TX_RING_SIZE - 1)
DECL|macro|TG3_RX_RING_BYTES
mdefine_line|#define TG3_RX_RING_BYTES&t;(sizeof(struct tg3_rx_buffer_desc) * &bslash;&n;&t;&t;&t;&t; TG3_RX_RING_SIZE)
DECL|macro|TG3_RX_JUMBO_RING_BYTES
mdefine_line|#define TG3_RX_JUMBO_RING_BYTES&t;(sizeof(struct tg3_rx_buffer_desc) * &bslash;&n;&t;&t;&t;         TG3_RX_JUMBO_RING_SIZE)
DECL|macro|TG3_RX_RCB_RING_BYTES
mdefine_line|#define TG3_RX_RCB_RING_BYTES(tp) (sizeof(struct tg3_rx_buffer_desc) * &bslash;&n;&t;&t;&t;           TG3_RX_RCB_RING_SIZE(tp))
DECL|macro|TG3_TX_RING_BYTES
mdefine_line|#define TG3_TX_RING_BYTES&t;(sizeof(struct tg3_tx_buffer_desc) * &bslash;&n;&t;&t;&t;&t; TG3_TX_RING_SIZE)
DECL|macro|TX_RING_GAP
mdefine_line|#define TX_RING_GAP(TP)&t;&bslash;&n;&t;(TG3_TX_RING_SIZE - (TP)-&gt;tx_pending)
DECL|macro|TX_BUFFS_AVAIL
mdefine_line|#define TX_BUFFS_AVAIL(TP)&t;&t;&t;&t;&t;&t;&bslash;&n;&t;(((TP)-&gt;tx_cons &lt;= (TP)-&gt;tx_prod) ?&t;&t;&t;&t;&bslash;&n;&t;  (TP)-&gt;tx_cons + (TP)-&gt;tx_pending - (TP)-&gt;tx_prod :&t;&t;&bslash;&n;&t;  (TP)-&gt;tx_cons - (TP)-&gt;tx_prod - TX_RING_GAP(TP))
DECL|macro|NEXT_TX
mdefine_line|#define NEXT_TX(N)&t;&t;(((N) + 1) &amp; (TG3_TX_RING_SIZE - 1))
DECL|macro|RX_PKT_BUF_SZ
mdefine_line|#define RX_PKT_BUF_SZ&t;&t;(1536 + tp-&gt;rx_offset + 64)
DECL|macro|RX_JUMBO_PKT_BUF_SZ
mdefine_line|#define RX_JUMBO_PKT_BUF_SZ&t;(9046 + tp-&gt;rx_offset + 64)
multiline_comment|/* minimum number of free TX descriptors required to wake up TX process */
DECL|macro|TG3_TX_WAKEUP_THRESH
mdefine_line|#define TG3_TX_WAKEUP_THRESH&t;&t;(TG3_TX_RING_SIZE / 4)
multiline_comment|/* number of ETHTOOL_GSTATS u64&squot;s */
DECL|macro|TG3_NUM_STATS
mdefine_line|#define TG3_NUM_STATS&t;&t;(sizeof(struct tg3_ethtool_stats)/sizeof(u64))
DECL|variable|__devinitdata
r_static
r_char
id|version
(braket
)braket
id|__devinitdata
op_assign
id|DRV_MODULE_NAME
l_string|&quot;.c:v&quot;
id|DRV_MODULE_VERSION
l_string|&quot; (&quot;
id|DRV_MODULE_RELDATE
l_string|&quot;)&bslash;n&quot;
suffix:semicolon
id|MODULE_AUTHOR
c_func
(paren
l_string|&quot;David S. Miller (davem@redhat.com) and Jeff Garzik (jgarzik@pobox.com)&quot;
)paren
suffix:semicolon
id|MODULE_DESCRIPTION
c_func
(paren
l_string|&quot;Broadcom Tigon3 ethernet driver&quot;
)paren
suffix:semicolon
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
DECL|variable|DRV_MODULE_VERSION
id|MODULE_VERSION
c_func
(paren
id|DRV_MODULE_VERSION
)paren
suffix:semicolon
DECL|variable|tg3_debug
r_static
r_int
id|tg3_debug
op_assign
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* -1 == use TG3_DEF_MSG_ENABLE as value */
id|module_param
c_func
(paren
id|tg3_debug
comma
r_int
comma
l_int|0
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|tg3_debug
comma
l_string|&quot;Tigon3 bitmapped debugging message enable value&quot;
)paren
suffix:semicolon
DECL|variable|tg3_pci_tbl
r_static
r_struct
id|pci_device_id
id|tg3_pci_tbl
(braket
)braket
op_assign
(brace
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5700
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5701
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5702
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5703
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5704
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5702FE
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5705
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5705_2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5705M
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5705M_2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5702X
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5703X
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5704S
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5702A3
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5703A3
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5782
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5788
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5789
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5901
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5901_2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5704S_2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5705F
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5720
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5721
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5750
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5751
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5750M
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5751M
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5751F
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5753
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5753M
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5753F
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
id|PCI_DEVICE_ID_TIGON3_5781
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_SYSKONNECT
comma
id|PCI_DEVICE_ID_SYSKONNECT_9DXX
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_SYSKONNECT
comma
id|PCI_DEVICE_ID_SYSKONNECT_9MXX
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_ALTIMA
comma
id|PCI_DEVICE_ID_ALTIMA_AC1000
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_ALTIMA
comma
id|PCI_DEVICE_ID_ALTIMA_AC1001
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_ALTIMA
comma
id|PCI_DEVICE_ID_ALTIMA_AC1003
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_ALTIMA
comma
id|PCI_DEVICE_ID_ALTIMA_AC9100
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
id|PCI_VENDOR_ID_APPLE
comma
id|PCI_DEVICE_ID_APPLE_TIGON3
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0UL
)brace
comma
(brace
l_int|0
comma
)brace
)brace
suffix:semicolon
id|MODULE_DEVICE_TABLE
c_func
(paren
id|pci
comma
id|tg3_pci_tbl
)paren
suffix:semicolon
r_static
r_struct
(brace
DECL|member|string
r_const
r_char
id|string
(braket
id|ETH_GSTRING_LEN
)braket
suffix:semicolon
DECL|variable|ethtool_stats_keys
)brace
id|ethtool_stats_keys
(braket
id|TG3_NUM_STATS
)braket
op_assign
(brace
(brace
l_string|&quot;rx_octets&quot;
)brace
comma
(brace
l_string|&quot;rx_fragments&quot;
)brace
comma
(brace
l_string|&quot;rx_ucast_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_mcast_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_bcast_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_fcs_errors&quot;
)brace
comma
(brace
l_string|&quot;rx_align_errors&quot;
)brace
comma
(brace
l_string|&quot;rx_xon_pause_rcvd&quot;
)brace
comma
(brace
l_string|&quot;rx_xoff_pause_rcvd&quot;
)brace
comma
(brace
l_string|&quot;rx_mac_ctrl_rcvd&quot;
)brace
comma
(brace
l_string|&quot;rx_xoff_entered&quot;
)brace
comma
(brace
l_string|&quot;rx_frame_too_long_errors&quot;
)brace
comma
(brace
l_string|&quot;rx_jabbers&quot;
)brace
comma
(brace
l_string|&quot;rx_undersize_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_in_length_errors&quot;
)brace
comma
(brace
l_string|&quot;rx_out_length_errors&quot;
)brace
comma
(brace
l_string|&quot;rx_64_or_less_octet_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_65_to_127_octet_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_128_to_255_octet_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_256_to_511_octet_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_512_to_1023_octet_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_1024_to_1522_octet_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_1523_to_2047_octet_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_2048_to_4095_octet_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_4096_to_8191_octet_packets&quot;
)brace
comma
(brace
l_string|&quot;rx_8192_to_9022_octet_packets&quot;
)brace
comma
(brace
l_string|&quot;tx_octets&quot;
)brace
comma
(brace
l_string|&quot;tx_collisions&quot;
)brace
comma
(brace
l_string|&quot;tx_xon_sent&quot;
)brace
comma
(brace
l_string|&quot;tx_xoff_sent&quot;
)brace
comma
(brace
l_string|&quot;tx_flow_control&quot;
)brace
comma
(brace
l_string|&quot;tx_mac_errors&quot;
)brace
comma
(brace
l_string|&quot;tx_single_collisions&quot;
)brace
comma
(brace
l_string|&quot;tx_mult_collisions&quot;
)brace
comma
(brace
l_string|&quot;tx_deferred&quot;
)brace
comma
(brace
l_string|&quot;tx_excessive_collisions&quot;
)brace
comma
(brace
l_string|&quot;tx_late_collisions&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_2times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_3times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_4times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_5times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_6times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_7times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_8times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_9times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_10times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_11times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_12times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_13times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_14times&quot;
)brace
comma
(brace
l_string|&quot;tx_collide_15times&quot;
)brace
comma
(brace
l_string|&quot;tx_ucast_packets&quot;
)brace
comma
(brace
l_string|&quot;tx_mcast_packets&quot;
)brace
comma
(brace
l_string|&quot;tx_bcast_packets&quot;
)brace
comma
(brace
l_string|&quot;tx_carrier_sense_errors&quot;
)brace
comma
(brace
l_string|&quot;tx_discards&quot;
)brace
comma
(brace
l_string|&quot;tx_errors&quot;
)brace
comma
(brace
l_string|&quot;dma_writeq_full&quot;
)brace
comma
(brace
l_string|&quot;dma_write_prioq_full&quot;
)brace
comma
(brace
l_string|&quot;rxbds_empty&quot;
)brace
comma
(brace
l_string|&quot;rx_discards&quot;
)brace
comma
(brace
l_string|&quot;rx_errors&quot;
)brace
comma
(brace
l_string|&quot;rx_threshold_hit&quot;
)brace
comma
(brace
l_string|&quot;dma_readq_full&quot;
)brace
comma
(brace
l_string|&quot;dma_read_prioq_full&quot;
)brace
comma
(brace
l_string|&quot;tx_comp_queue_full&quot;
)brace
comma
(brace
l_string|&quot;ring_set_send_prod_index&quot;
)brace
comma
(brace
l_string|&quot;ring_status_update&quot;
)brace
comma
(brace
l_string|&quot;nic_irqs&quot;
)brace
comma
(brace
l_string|&quot;nic_avoided_irqs&quot;
)brace
comma
(brace
l_string|&quot;nic_tx_threshold_hit&quot;
)brace
)brace
suffix:semicolon
DECL|function|tg3_write_indirect_reg32
r_static
r_void
id|tg3_write_indirect_reg32
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|off
comma
id|u32
id|val
)paren
(brace
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_TARGET_HWBUG
)paren
op_ne
l_int|0
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|tp-&gt;indirect_lock
comma
id|flags
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_REG_BASE_ADDR
comma
id|off
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_REG_DATA
comma
id|val
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;indirect_lock
comma
id|flags
)paren
suffix:semicolon
)brace
r_else
(brace
id|writel
c_func
(paren
id|val
comma
id|tp-&gt;regs
op_plus
id|off
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_5701_REG_WRITE_BUG
)paren
op_ne
l_int|0
)paren
id|readl
c_func
(paren
id|tp-&gt;regs
op_plus
id|off
)paren
suffix:semicolon
)brace
)brace
DECL|function|_tw32_flush
r_static
r_void
id|_tw32_flush
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|off
comma
id|u32
id|val
)paren
(brace
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_TARGET_HWBUG
)paren
op_ne
l_int|0
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|tp-&gt;indirect_lock
comma
id|flags
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_REG_BASE_ADDR
comma
id|off
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_REG_DATA
comma
id|val
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;indirect_lock
comma
id|flags
)paren
suffix:semicolon
)brace
r_else
(brace
r_void
id|__iomem
op_star
id|dest
op_assign
id|tp-&gt;regs
op_plus
id|off
suffix:semicolon
id|writel
c_func
(paren
id|val
comma
id|dest
)paren
suffix:semicolon
id|readl
c_func
(paren
id|dest
)paren
suffix:semicolon
multiline_comment|/* always flush PCI write */
)brace
)brace
DECL|function|_tw32_rx_mbox
r_static
r_inline
r_void
id|_tw32_rx_mbox
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|off
comma
id|u32
id|val
)paren
(brace
r_void
id|__iomem
op_star
id|mbox
op_assign
id|tp-&gt;regs
op_plus
id|off
suffix:semicolon
id|writel
c_func
(paren
id|val
comma
id|mbox
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_MBOX_WRITE_REORDER
)paren
id|readl
c_func
(paren
id|mbox
)paren
suffix:semicolon
)brace
DECL|function|_tw32_tx_mbox
r_static
r_inline
r_void
id|_tw32_tx_mbox
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|off
comma
id|u32
id|val
)paren
(brace
r_void
id|__iomem
op_star
id|mbox
op_assign
id|tp-&gt;regs
op_plus
id|off
suffix:semicolon
id|writel
c_func
(paren
id|val
comma
id|mbox
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_TXD_MBOX_HWBUG
)paren
id|writel
c_func
(paren
id|val
comma
id|mbox
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_MBOX_WRITE_REORDER
)paren
id|readl
c_func
(paren
id|mbox
)paren
suffix:semicolon
)brace
DECL|macro|tw32_mailbox
mdefine_line|#define tw32_mailbox(reg, val)  writel(((val) &amp; 0xffffffff), tp-&gt;regs + (reg))
DECL|macro|tw32_rx_mbox
mdefine_line|#define tw32_rx_mbox(reg, val)  _tw32_rx_mbox(tp, reg, val)
DECL|macro|tw32_tx_mbox
mdefine_line|#define tw32_tx_mbox(reg, val)  _tw32_tx_mbox(tp, reg, val)
DECL|macro|tw32
mdefine_line|#define tw32(reg,val)&t;&t;tg3_write_indirect_reg32(tp,(reg),(val))
DECL|macro|tw32_f
mdefine_line|#define tw32_f(reg,val)&t;&t;_tw32_flush(tp,(reg),(val))
DECL|macro|tw16
mdefine_line|#define tw16(reg,val)&t;&t;writew(((val) &amp; 0xffff), tp-&gt;regs + (reg))
DECL|macro|tw8
mdefine_line|#define tw8(reg,val)&t;&t;writeb(((val) &amp; 0xff), tp-&gt;regs + (reg))
DECL|macro|tr32
mdefine_line|#define tr32(reg)&t;&t;readl(tp-&gt;regs + (reg))
DECL|macro|tr16
mdefine_line|#define tr16(reg)&t;&t;readw(tp-&gt;regs + (reg))
DECL|macro|tr8
mdefine_line|#define tr8(reg)&t;&t;readb(tp-&gt;regs + (reg))
DECL|function|tg3_write_mem
r_static
r_void
id|tg3_write_mem
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|off
comma
id|u32
id|val
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|tp-&gt;indirect_lock
comma
id|flags
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MEM_WIN_BASE_ADDR
comma
id|off
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MEM_WIN_DATA
comma
id|val
)paren
suffix:semicolon
multiline_comment|/* Always leave this as zero. */
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MEM_WIN_BASE_ADDR
comma
l_int|0
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;indirect_lock
comma
id|flags
)paren
suffix:semicolon
)brace
DECL|function|tg3_read_mem
r_static
r_void
id|tg3_read_mem
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|off
comma
id|u32
op_star
id|val
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|tp-&gt;indirect_lock
comma
id|flags
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MEM_WIN_BASE_ADDR
comma
id|off
)paren
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MEM_WIN_DATA
comma
id|val
)paren
suffix:semicolon
multiline_comment|/* Always leave this as zero. */
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MEM_WIN_BASE_ADDR
comma
l_int|0
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;indirect_lock
comma
id|flags
)paren
suffix:semicolon
)brace
DECL|function|tg3_disable_ints
r_static
r_void
id|tg3_disable_ints
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|tw32
c_func
(paren
id|TG3PCI_MISC_HOST_CTRL
comma
(paren
id|tp-&gt;misc_host_ctrl
op_or
id|MISC_HOST_CTRL_MASK_PCI_INT
)paren
)paren
suffix:semicolon
id|tw32_mailbox
c_func
(paren
id|MAILBOX_INTERRUPT_0
op_plus
id|TG3_64BIT_REG_LOW
comma
l_int|0x00000001
)paren
suffix:semicolon
id|tr32
c_func
(paren
id|MAILBOX_INTERRUPT_0
op_plus
id|TG3_64BIT_REG_LOW
)paren
suffix:semicolon
)brace
DECL|function|tg3_cond_int
r_static
r_inline
r_void
id|tg3_cond_int
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;hw_status-&gt;status
op_amp
id|SD_STATUS_UPDATED
)paren
id|tw32
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
op_or
id|GRC_LCLCTRL_SETINT
)paren
suffix:semicolon
)brace
DECL|function|tg3_enable_ints
r_static
r_void
id|tg3_enable_ints
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|tw32
c_func
(paren
id|TG3PCI_MISC_HOST_CTRL
comma
(paren
id|tp-&gt;misc_host_ctrl
op_amp
op_complement
id|MISC_HOST_CTRL_MASK_PCI_INT
)paren
)paren
suffix:semicolon
id|tw32_mailbox
c_func
(paren
id|MAILBOX_INTERRUPT_0
op_plus
id|TG3_64BIT_REG_LOW
comma
l_int|0x00000000
)paren
suffix:semicolon
id|tr32
c_func
(paren
id|MAILBOX_INTERRUPT_0
op_plus
id|TG3_64BIT_REG_LOW
)paren
suffix:semicolon
id|tg3_cond_int
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
multiline_comment|/* tg3_restart_ints&n; *  similar to tg3_enable_ints, but it can return without flushing the&n; *  PIO write which reenables interrupts&n; */
DECL|function|tg3_restart_ints
r_static
r_void
id|tg3_restart_ints
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|tw32
c_func
(paren
id|TG3PCI_MISC_HOST_CTRL
comma
(paren
id|tp-&gt;misc_host_ctrl
op_amp
op_complement
id|MISC_HOST_CTRL_MASK_PCI_INT
)paren
)paren
suffix:semicolon
id|tw32_mailbox
c_func
(paren
id|MAILBOX_INTERRUPT_0
op_plus
id|TG3_64BIT_REG_LOW
comma
l_int|0x00000000
)paren
suffix:semicolon
id|mmiowb
c_func
(paren
)paren
suffix:semicolon
id|tg3_cond_int
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
DECL|function|tg3_netif_stop
r_static
r_inline
r_void
id|tg3_netif_stop
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|netif_poll_disable
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
id|netif_tx_disable
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
)brace
DECL|function|tg3_netif_start
r_static
r_inline
r_void
id|tg3_netif_start
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|netif_wake_queue
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
multiline_comment|/* NOTE: unconditional netif_wake_queue is only appropriate&n;&t; * so long as all callers are assured to have free tx slots&n;&t; * (such as after tg3_init_hw)&n;&t; */
id|netif_poll_enable
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
id|tg3_cond_int
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
DECL|function|tg3_switch_clocks
r_static
r_void
id|tg3_switch_clocks
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|clock_ctrl
op_assign
id|tr32
c_func
(paren
id|TG3PCI_CLOCK_CTRL
)paren
suffix:semicolon
id|u32
id|orig_clock_ctrl
suffix:semicolon
id|orig_clock_ctrl
op_assign
id|clock_ctrl
suffix:semicolon
id|clock_ctrl
op_and_assign
(paren
id|CLOCK_CTRL_FORCE_CLKRUN
op_or
id|CLOCK_CTRL_CLKRUN_OENABLE
op_or
l_int|0x1f
)paren
suffix:semicolon
id|tp-&gt;pci_clock_ctrl
op_assign
id|clock_ctrl
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
r_if
c_cond
(paren
id|orig_clock_ctrl
op_amp
id|CLOCK_CTRL_625_CORE
)paren
(brace
id|tw32_f
c_func
(paren
id|TG3PCI_CLOCK_CTRL
comma
id|clock_ctrl
op_or
id|CLOCK_CTRL_625_CORE
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
(paren
id|orig_clock_ctrl
op_amp
id|CLOCK_CTRL_44MHZ_CORE
)paren
op_ne
l_int|0
)paren
(brace
id|tw32_f
c_func
(paren
id|TG3PCI_CLOCK_CTRL
comma
id|clock_ctrl
op_or
(paren
id|CLOCK_CTRL_44MHZ_CORE
op_or
id|CLOCK_CTRL_ALTCLK
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|TG3PCI_CLOCK_CTRL
comma
id|clock_ctrl
op_or
(paren
id|CLOCK_CTRL_ALTCLK
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
id|tw32_f
c_func
(paren
id|TG3PCI_CLOCK_CTRL
comma
id|clock_ctrl
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
DECL|macro|PHY_BUSY_LOOPS
mdefine_line|#define PHY_BUSY_LOOPS&t;5000
DECL|function|tg3_readphy
r_static
r_int
id|tg3_readphy
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|reg
comma
id|u32
op_star
id|val
)paren
(brace
id|u32
id|frame_val
suffix:semicolon
r_int
r_int
id|loops
suffix:semicolon
r_int
id|ret
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;mi_mode
op_amp
id|MAC_MI_MODE_AUTO_POLL
)paren
op_ne
l_int|0
)paren
(brace
id|tw32_f
c_func
(paren
id|MAC_MI_MODE
comma
(paren
id|tp-&gt;mi_mode
op_amp
op_complement
id|MAC_MI_MODE_AUTO_POLL
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|80
)paren
suffix:semicolon
)brace
op_star
id|val
op_assign
l_int|0x0
suffix:semicolon
id|frame_val
op_assign
(paren
(paren
id|PHY_ADDR
op_lshift
id|MI_COM_PHY_ADDR_SHIFT
)paren
op_amp
id|MI_COM_PHY_ADDR_MASK
)paren
suffix:semicolon
id|frame_val
op_or_assign
(paren
(paren
id|reg
op_lshift
id|MI_COM_REG_ADDR_SHIFT
)paren
op_amp
id|MI_COM_REG_ADDR_MASK
)paren
suffix:semicolon
id|frame_val
op_or_assign
(paren
id|MI_COM_CMD_READ
op_or
id|MI_COM_START
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MI_COM
comma
id|frame_val
)paren
suffix:semicolon
id|loops
op_assign
id|PHY_BUSY_LOOPS
suffix:semicolon
r_while
c_loop
(paren
id|loops
op_ne
l_int|0
)paren
(brace
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|frame_val
op_assign
id|tr32
c_func
(paren
id|MAC_MI_COM
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|frame_val
op_amp
id|MI_COM_BUSY
)paren
op_eq
l_int|0
)paren
(brace
id|udelay
c_func
(paren
l_int|5
)paren
suffix:semicolon
id|frame_val
op_assign
id|tr32
c_func
(paren
id|MAC_MI_COM
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|loops
op_sub_assign
l_int|1
suffix:semicolon
)brace
id|ret
op_assign
op_minus
id|EBUSY
suffix:semicolon
r_if
c_cond
(paren
id|loops
op_ne
l_int|0
)paren
(brace
op_star
id|val
op_assign
id|frame_val
op_amp
id|MI_COM_DATA_MASK
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|tp-&gt;mi_mode
op_amp
id|MAC_MI_MODE_AUTO_POLL
)paren
op_ne
l_int|0
)paren
(brace
id|tw32_f
c_func
(paren
id|MAC_MI_MODE
comma
id|tp-&gt;mi_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|80
)paren
suffix:semicolon
)brace
r_return
id|ret
suffix:semicolon
)brace
DECL|function|tg3_writephy
r_static
r_int
id|tg3_writephy
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|reg
comma
id|u32
id|val
)paren
(brace
id|u32
id|frame_val
suffix:semicolon
r_int
r_int
id|loops
suffix:semicolon
r_int
id|ret
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;mi_mode
op_amp
id|MAC_MI_MODE_AUTO_POLL
)paren
op_ne
l_int|0
)paren
(brace
id|tw32_f
c_func
(paren
id|MAC_MI_MODE
comma
(paren
id|tp-&gt;mi_mode
op_amp
op_complement
id|MAC_MI_MODE_AUTO_POLL
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|80
)paren
suffix:semicolon
)brace
id|frame_val
op_assign
(paren
(paren
id|PHY_ADDR
op_lshift
id|MI_COM_PHY_ADDR_SHIFT
)paren
op_amp
id|MI_COM_PHY_ADDR_MASK
)paren
suffix:semicolon
id|frame_val
op_or_assign
(paren
(paren
id|reg
op_lshift
id|MI_COM_REG_ADDR_SHIFT
)paren
op_amp
id|MI_COM_REG_ADDR_MASK
)paren
suffix:semicolon
id|frame_val
op_or_assign
(paren
id|val
op_amp
id|MI_COM_DATA_MASK
)paren
suffix:semicolon
id|frame_val
op_or_assign
(paren
id|MI_COM_CMD_WRITE
op_or
id|MI_COM_START
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MI_COM
comma
id|frame_val
)paren
suffix:semicolon
id|loops
op_assign
id|PHY_BUSY_LOOPS
suffix:semicolon
r_while
c_loop
(paren
id|loops
op_ne
l_int|0
)paren
(brace
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|frame_val
op_assign
id|tr32
c_func
(paren
id|MAC_MI_COM
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|frame_val
op_amp
id|MI_COM_BUSY
)paren
op_eq
l_int|0
)paren
(brace
id|udelay
c_func
(paren
l_int|5
)paren
suffix:semicolon
id|frame_val
op_assign
id|tr32
c_func
(paren
id|MAC_MI_COM
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|loops
op_sub_assign
l_int|1
suffix:semicolon
)brace
id|ret
op_assign
op_minus
id|EBUSY
suffix:semicolon
r_if
c_cond
(paren
id|loops
op_ne
l_int|0
)paren
id|ret
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;mi_mode
op_amp
id|MAC_MI_MODE_AUTO_POLL
)paren
op_ne
l_int|0
)paren
(brace
id|tw32_f
c_func
(paren
id|MAC_MI_MODE
comma
id|tp-&gt;mi_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|80
)paren
suffix:semicolon
)brace
r_return
id|ret
suffix:semicolon
)brace
DECL|function|tg3_phy_set_wirespeed
r_static
r_void
id|tg3_phy_set_wirespeed
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|val
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_NO_ETH_WIRE_SPEED
)paren
r_return
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x7007
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
op_amp
id|val
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
(paren
id|val
op_or
(paren
l_int|1
op_lshift
l_int|15
)paren
op_or
(paren
l_int|1
op_lshift
l_int|4
)paren
)paren
)paren
suffix:semicolon
)brace
DECL|function|tg3_bmcr_reset
r_static
r_int
id|tg3_bmcr_reset
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|phy_control
suffix:semicolon
r_int
id|limit
comma
id|err
suffix:semicolon
multiline_comment|/* OK, reset it, and poll the BMCR_RESET bit until it&n;&t; * clears or we time out.&n;&t; */
id|phy_control
op_assign
id|BMCR_RESET
suffix:semicolon
id|err
op_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
id|phy_control
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
op_ne
l_int|0
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
id|limit
op_assign
l_int|5000
suffix:semicolon
r_while
c_loop
(paren
id|limit
op_decrement
)paren
(brace
id|err
op_assign
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
op_amp
id|phy_control
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
op_ne
l_int|0
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
r_if
c_cond
(paren
(paren
id|phy_control
op_amp
id|BMCR_RESET
)paren
op_eq
l_int|0
)paren
(brace
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|limit
op_le
l_int|0
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_wait_macro_done
r_static
r_int
id|tg3_wait_macro_done
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_int
id|limit
op_assign
l_int|100
suffix:semicolon
r_while
c_loop
(paren
id|limit
op_decrement
)paren
(brace
id|u32
id|tmp32
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
l_int|0x16
comma
op_amp
id|tmp32
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tmp32
op_amp
l_int|0x1000
)paren
op_eq
l_int|0
)paren
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|limit
op_le
l_int|0
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_phy_write_and_check_testpat
r_static
r_int
id|tg3_phy_write_and_check_testpat
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
op_star
id|resetp
)paren
(brace
r_static
r_const
id|u32
id|test_pat
(braket
l_int|4
)braket
(braket
l_int|6
)braket
op_assign
(brace
(brace
l_int|0x00005555
comma
l_int|0x00000005
comma
l_int|0x00002aaa
comma
l_int|0x0000000a
comma
l_int|0x00003456
comma
l_int|0x00000003
)brace
comma
(brace
l_int|0x00002aaa
comma
l_int|0x0000000a
comma
l_int|0x00003333
comma
l_int|0x00000003
comma
l_int|0x0000789a
comma
l_int|0x00000005
)brace
comma
(brace
l_int|0x00005a5a
comma
l_int|0x00000005
comma
l_int|0x00002a6a
comma
l_int|0x0000000a
comma
l_int|0x00001bcd
comma
l_int|0x00000003
)brace
comma
(brace
l_int|0x00002a5a
comma
l_int|0x0000000a
comma
l_int|0x000033c3
comma
l_int|0x00000003
comma
l_int|0x00002ef1
comma
l_int|0x00000005
)brace
)brace
suffix:semicolon
r_int
id|chan
suffix:semicolon
r_for
c_loop
(paren
id|chan
op_assign
l_int|0
suffix:semicolon
id|chan
OL
l_int|4
suffix:semicolon
id|chan
op_increment
)paren
(brace
r_int
id|i
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
(paren
id|chan
op_star
l_int|0x2000
)paren
op_or
l_int|0x0200
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x16
comma
l_int|0x0002
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
id|i
op_increment
)paren
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
id|test_pat
(braket
id|chan
)braket
(braket
id|i
)braket
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x16
comma
l_int|0x0202
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tg3_wait_macro_done
c_func
(paren
id|tp
)paren
)paren
(brace
op_star
id|resetp
op_assign
l_int|1
suffix:semicolon
r_return
op_minus
id|EBUSY
suffix:semicolon
)brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
(paren
id|chan
op_star
l_int|0x2000
)paren
op_or
l_int|0x0200
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x16
comma
l_int|0x0082
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tg3_wait_macro_done
c_func
(paren
id|tp
)paren
)paren
(brace
op_star
id|resetp
op_assign
l_int|1
suffix:semicolon
r_return
op_minus
id|EBUSY
suffix:semicolon
)brace
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x16
comma
l_int|0x0802
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tg3_wait_macro_done
c_func
(paren
id|tp
)paren
)paren
(brace
op_star
id|resetp
op_assign
l_int|1
suffix:semicolon
r_return
op_minus
id|EBUSY
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
id|i
op_add_assign
l_int|2
)paren
(brace
id|u32
id|low
comma
id|high
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
op_amp
id|low
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
op_amp
id|high
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tg3_wait_macro_done
c_func
(paren
id|tp
)paren
)paren
(brace
op_star
id|resetp
op_assign
l_int|1
suffix:semicolon
r_return
op_minus
id|EBUSY
suffix:semicolon
)brace
id|low
op_and_assign
l_int|0x7fff
suffix:semicolon
id|high
op_and_assign
l_int|0x000f
suffix:semicolon
r_if
c_cond
(paren
id|low
op_ne
id|test_pat
(braket
id|chan
)braket
(braket
id|i
)braket
op_logical_or
id|high
op_ne
id|test_pat
(braket
id|chan
)braket
(braket
id|i
op_plus
l_int|1
)braket
)paren
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x000b
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x4001
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x4005
)paren
suffix:semicolon
r_return
op_minus
id|EBUSY
suffix:semicolon
)brace
)brace
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_phy_reset_chanpat
r_static
r_int
id|tg3_phy_reset_chanpat
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_int
id|chan
suffix:semicolon
r_for
c_loop
(paren
id|chan
op_assign
l_int|0
suffix:semicolon
id|chan
OL
l_int|4
suffix:semicolon
id|chan
op_increment
)paren
(brace
r_int
id|i
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
(paren
id|chan
op_star
l_int|0x2000
)paren
op_or
l_int|0x0200
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x16
comma
l_int|0x0002
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
id|i
op_increment
)paren
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x000
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x16
comma
l_int|0x0202
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tg3_wait_macro_done
c_func
(paren
id|tp
)paren
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_phy_reset_5703_4_5
r_static
r_int
id|tg3_phy_reset_5703_4_5
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|reg32
comma
id|phy9_orig
suffix:semicolon
r_int
id|retries
comma
id|do_phy_reset
comma
id|err
suffix:semicolon
id|retries
op_assign
l_int|10
suffix:semicolon
id|do_phy_reset
op_assign
l_int|1
suffix:semicolon
r_do
(brace
r_if
c_cond
(paren
id|do_phy_reset
)paren
(brace
id|err
op_assign
id|tg3_bmcr_reset
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
id|do_phy_reset
op_assign
l_int|0
suffix:semicolon
)brace
multiline_comment|/* Disable transmitter and interrupt.  */
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_EXT_CTRL
comma
op_amp
id|reg32
)paren
suffix:semicolon
id|reg32
op_or_assign
l_int|0x3000
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_EXT_CTRL
comma
id|reg32
)paren
suffix:semicolon
multiline_comment|/* Set full-duplex, 1000 mbps.  */
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
id|BMCR_FULLDPLX
op_or
id|TG3_BMCR_SPEED1000
)paren
suffix:semicolon
multiline_comment|/* Set to master mode.  */
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_CTRL
comma
op_amp
id|phy9_orig
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_CTRL
comma
(paren
id|MII_TG3_CTRL_AS_MASTER
op_or
id|MII_TG3_CTRL_ENABLE_AS_MASTER
)paren
)paren
suffix:semicolon
multiline_comment|/* Enable SM_DSP_CLOCK and 6dB.  */
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x0c00
)paren
suffix:semicolon
multiline_comment|/* Block the PHY control access.  */
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x8005
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x0800
)paren
suffix:semicolon
id|err
op_assign
id|tg3_phy_write_and_check_testpat
c_func
(paren
id|tp
comma
op_amp
id|do_phy_reset
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|err
)paren
r_break
suffix:semicolon
)brace
r_while
c_loop
(paren
op_decrement
id|retries
)paren
suffix:semicolon
id|err
op_assign
id|tg3_phy_reset_chanpat
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x8005
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x0000
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x8200
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x16
comma
l_int|0x0000
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5703
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
)paren
(brace
multiline_comment|/* Set Extended packet length bit for jumbo frames */
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x4400
)paren
suffix:semicolon
)brace
r_else
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x0400
)paren
suffix:semicolon
)brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_CTRL
comma
id|phy9_orig
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_EXT_CTRL
comma
op_amp
id|reg32
)paren
suffix:semicolon
id|reg32
op_and_assign
op_complement
l_int|0x3000
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_EXT_CTRL
comma
id|reg32
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
multiline_comment|/* This will reset the tigon3 PHY if there is no valid&n; * link unless the FORCE argument is non-zero.&n; */
DECL|function|tg3_phy_reset
r_static
r_int
id|tg3_phy_reset
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|phy_status
suffix:semicolon
r_int
id|err
suffix:semicolon
id|err
op_assign
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|phy_status
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|phy_status
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
op_ne
l_int|0
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5703
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
)paren
(brace
id|err
op_assign
id|tg3_phy_reset_5703_4_5
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
id|err
op_assign
id|tg3_bmcr_reset
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
id|out
suffix:colon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_ADC_BUG
)paren
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x0c00
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x201f
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x2aaa
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x000a
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x0323
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x0400
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_5704_A0_BUG
)paren
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x1c
comma
l_int|0x8d68
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x1c
comma
l_int|0x8d68
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_BER_BUG
)paren
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x0c00
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x000a
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x310b
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x201f
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x9506
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x401f
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x14e2
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x0400
)paren
suffix:semicolon
)brace
multiline_comment|/* Set Extended packet length bit (bit 14) on all chips that */
multiline_comment|/* support jumbo frames */
r_if
c_cond
(paren
(paren
id|tp-&gt;phy_id
op_amp
id|PHY_ID_MASK
)paren
op_eq
id|PHY_ID_BCM5401
)paren
(brace
multiline_comment|/* Cannot do read-modify-write on 5401 */
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x4c20
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
(brace
id|u32
id|phy_reg
suffix:semicolon
multiline_comment|/* Set bit 14 with read-modify-write to preserve other bits */
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x0007
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
op_amp
id|phy_reg
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
id|phy_reg
op_or
l_int|0x4000
)paren
suffix:semicolon
)brace
id|tg3_phy_set_wirespeed
c_func
(paren
id|tp
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_frob_aux_power
r_static
r_void
id|tg3_frob_aux_power
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|tg3
op_star
id|tp_peer
op_assign
id|tp
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_EEPROM_WRITE_PROT
)paren
op_ne
l_int|0
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
)paren
(brace
id|tp_peer
op_assign
id|pci_get_drvdata
c_func
(paren
id|tp-&gt;pdev_peer
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|tp_peer
)paren
id|BUG
c_func
(paren
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_WOL_ENABLE
)paren
op_ne
l_int|0
op_logical_or
(paren
id|tp_peer-&gt;tg3_flags
op_amp
id|TG3_FLAG_WOL_ENABLE
)paren
op_ne
l_int|0
)paren
(brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5701
)paren
(brace
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
op_or
(paren
id|GRC_LCLCTRL_GPIO_OE0
op_or
id|GRC_LCLCTRL_GPIO_OE1
op_or
id|GRC_LCLCTRL_GPIO_OE2
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT0
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT1
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
)brace
r_else
(brace
r_int
id|no_gpio2
suffix:semicolon
id|u32
id|grc_local_ctrl
suffix:semicolon
r_if
c_cond
(paren
id|tp_peer
op_ne
id|tp
op_logical_and
(paren
id|tp_peer-&gt;tg3_flags
op_amp
id|TG3_FLAG_INIT_COMPLETE
)paren
op_ne
l_int|0
)paren
r_return
suffix:semicolon
multiline_comment|/* On 5753 and variants, GPIO2 cannot be used. */
id|no_gpio2
op_assign
(paren
id|tp-&gt;nic_sram_data_cfg
op_amp
id|NIC_SRAM_DATA_CFG_NO_GPIO2
)paren
op_ne
l_int|0
suffix:semicolon
id|grc_local_ctrl
op_assign
id|GRC_LCLCTRL_GPIO_OE0
op_or
id|GRC_LCLCTRL_GPIO_OE1
op_or
id|GRC_LCLCTRL_GPIO_OE2
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT1
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT2
suffix:semicolon
r_if
c_cond
(paren
id|no_gpio2
)paren
(brace
id|grc_local_ctrl
op_and_assign
op_complement
(paren
id|GRC_LCLCTRL_GPIO_OE2
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT2
)paren
suffix:semicolon
)brace
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
op_or
id|grc_local_ctrl
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
id|grc_local_ctrl
op_assign
id|GRC_LCLCTRL_GPIO_OE0
op_or
id|GRC_LCLCTRL_GPIO_OE1
op_or
id|GRC_LCLCTRL_GPIO_OE2
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT0
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT1
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT2
suffix:semicolon
r_if
c_cond
(paren
id|no_gpio2
)paren
(brace
id|grc_local_ctrl
op_and_assign
op_complement
(paren
id|GRC_LCLCTRL_GPIO_OE2
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT2
)paren
suffix:semicolon
)brace
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
op_or
id|grc_local_ctrl
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
id|grc_local_ctrl
op_assign
id|GRC_LCLCTRL_GPIO_OE0
op_or
id|GRC_LCLCTRL_GPIO_OE1
op_or
id|GRC_LCLCTRL_GPIO_OE2
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT0
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT1
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|no_gpio2
)paren
(brace
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
op_or
id|grc_local_ctrl
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
)brace
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5700
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5701
)paren
(brace
r_if
c_cond
(paren
id|tp_peer
op_ne
id|tp
op_logical_and
(paren
id|tp_peer-&gt;tg3_flags
op_amp
id|TG3_FLAG_INIT_COMPLETE
)paren
op_ne
l_int|0
)paren
r_return
suffix:semicolon
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
op_or
(paren
id|GRC_LCLCTRL_GPIO_OE1
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT1
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
op_or
(paren
id|GRC_LCLCTRL_GPIO_OE1
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
op_or
(paren
id|GRC_LCLCTRL_GPIO_OE1
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT1
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
)brace
)brace
)brace
r_static
r_int
id|tg3_setup_phy
c_func
(paren
r_struct
id|tg3
op_star
comma
r_int
)paren
suffix:semicolon
DECL|macro|RESET_KIND_SHUTDOWN
mdefine_line|#define RESET_KIND_SHUTDOWN&t;0
DECL|macro|RESET_KIND_INIT
mdefine_line|#define RESET_KIND_INIT&t;&t;1
DECL|macro|RESET_KIND_SUSPEND
mdefine_line|#define RESET_KIND_SUSPEND&t;2
r_static
r_void
id|tg3_write_sig_post_reset
c_func
(paren
r_struct
id|tg3
op_star
comma
r_int
)paren
suffix:semicolon
DECL|function|tg3_set_power_state
r_static
r_int
id|tg3_set_power_state
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|state
)paren
(brace
id|u32
id|misc_host_ctrl
suffix:semicolon
id|u16
id|power_control
comma
id|power_caps
suffix:semicolon
r_int
id|pm
op_assign
id|tp-&gt;pm_cap
suffix:semicolon
multiline_comment|/* Make sure register accesses (indirect or otherwise)&n;&t; * will function correctly.&n;&t; */
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MISC_HOST_CTRL
comma
id|tp-&gt;misc_host_ctrl
)paren
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|tp-&gt;pdev
comma
id|pm
op_plus
id|PCI_PM_CTRL
comma
op_amp
id|power_control
)paren
suffix:semicolon
id|power_control
op_or_assign
id|PCI_PM_CTRL_PME_STATUS
suffix:semicolon
id|power_control
op_and_assign
op_complement
(paren
id|PCI_PM_CTRL_STATE_MASK
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|state
)paren
(brace
r_case
l_int|0
suffix:colon
id|power_control
op_or_assign
l_int|0
suffix:semicolon
id|pci_write_config_word
c_func
(paren
id|tp-&gt;pdev
comma
id|pm
op_plus
id|PCI_PM_CTRL
comma
id|power_control
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
l_int|1
suffix:colon
id|power_control
op_or_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|power_control
op_or_assign
l_int|2
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|power_control
op_or_assign
l_int|3
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
id|KERN_WARNING
id|PFX
l_string|&quot;%s: Invalid power state (%d) &quot;
l_string|&quot;requested.&bslash;n&quot;
comma
id|tp-&gt;dev-&gt;name
comma
id|state
)paren
suffix:semicolon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
suffix:semicolon
id|power_control
op_or_assign
id|PCI_PM_CTRL_PME_ENABLE
suffix:semicolon
id|misc_host_ctrl
op_assign
id|tr32
c_func
(paren
id|TG3PCI_MISC_HOST_CTRL
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|TG3PCI_MISC_HOST_CTRL
comma
id|misc_host_ctrl
op_or
id|MISC_HOST_CTRL_MASK_PCI_INT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.phy_is_low_power
op_eq
l_int|0
)paren
(brace
id|tp-&gt;link_config.phy_is_low_power
op_assign
l_int|1
suffix:semicolon
id|tp-&gt;link_config.orig_speed
op_assign
id|tp-&gt;link_config.speed
suffix:semicolon
id|tp-&gt;link_config.orig_duplex
op_assign
id|tp-&gt;link_config.duplex
suffix:semicolon
id|tp-&gt;link_config.orig_autoneg
op_assign
id|tp-&gt;link_config.autoneg
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
)paren
(brace
id|tp-&gt;link_config.speed
op_assign
id|SPEED_10
suffix:semicolon
id|tp-&gt;link_config.duplex
op_assign
id|DUPLEX_HALF
suffix:semicolon
id|tp-&gt;link_config.autoneg
op_assign
id|AUTONEG_ENABLE
suffix:semicolon
id|tg3_setup_phy
c_func
(paren
id|tp
comma
l_int|0
)paren
suffix:semicolon
)brace
id|pci_read_config_word
c_func
(paren
id|tp-&gt;pdev
comma
id|pm
op_plus
id|PCI_PM_PMC
comma
op_amp
id|power_caps
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_WOL_ENABLE
)paren
(brace
id|u32
id|mac_mode
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
)paren
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x5a
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|mac_mode
op_assign
id|MAC_MODE_PORT_MODE_MII
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5700
op_logical_or
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_WOL_SPEED_100MB
)paren
)paren
id|mac_mode
op_or_assign
id|MAC_MODE_LINK_POLARITY
suffix:semicolon
)brace
r_else
(brace
id|mac_mode
op_assign
id|MAC_MODE_PORT_MODE_TBI
suffix:semicolon
)brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
id|tw32
c_func
(paren
id|MAC_LED_CTRL
comma
id|tp-&gt;led_ctrl
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
(paren
id|power_caps
op_amp
id|PCI_PM_CAP_PME_D3cold
)paren
op_logical_and
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_WOL_ENABLE
)paren
)paren
)paren
id|mac_mode
op_or_assign
id|MAC_MODE_MAGIC_PKT_ENABLE
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|mac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_RX_MODE
comma
id|RX_MODE_ENABLE
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_WOL_SPEED_100MB
)paren
op_logical_and
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5701
)paren
)paren
(brace
id|u32
id|base_val
suffix:semicolon
id|base_val
op_assign
id|tp-&gt;pci_clock_ctrl
suffix:semicolon
id|base_val
op_or_assign
(paren
id|CLOCK_CTRL_RXCLK_DISABLE
op_or
id|CLOCK_CTRL_TXCLK_DISABLE
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|TG3PCI_CLOCK_CTRL
comma
id|base_val
op_or
id|CLOCK_CTRL_ALTCLK
op_or
id|CLOCK_CTRL_PWRDOWN_PLL133
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
(paren
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
l_int|5750
)paren
op_logical_and
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_ENABLE_ASF
)paren
)paren
)paren
(brace
id|u32
id|newbits1
comma
id|newbits2
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5701
)paren
(brace
id|newbits1
op_assign
(paren
id|CLOCK_CTRL_RXCLK_DISABLE
op_or
id|CLOCK_CTRL_TXCLK_DISABLE
op_or
id|CLOCK_CTRL_ALTCLK
)paren
suffix:semicolon
id|newbits2
op_assign
id|newbits1
op_or
id|CLOCK_CTRL_44MHZ_CORE
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
id|newbits1
op_assign
id|CLOCK_CTRL_625_CORE
suffix:semicolon
id|newbits2
op_assign
id|newbits1
op_or
id|CLOCK_CTRL_ALTCLK
suffix:semicolon
)brace
r_else
(brace
id|newbits1
op_assign
id|CLOCK_CTRL_ALTCLK
suffix:semicolon
id|newbits2
op_assign
id|newbits1
op_or
id|CLOCK_CTRL_44MHZ_CORE
suffix:semicolon
)brace
id|tw32_f
c_func
(paren
id|TG3PCI_CLOCK_CTRL
comma
id|tp-&gt;pci_clock_ctrl
op_or
id|newbits1
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|TG3PCI_CLOCK_CTRL
comma
id|tp-&gt;pci_clock_ctrl
op_or
id|newbits2
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
(brace
id|u32
id|newbits3
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5701
)paren
(brace
id|newbits3
op_assign
(paren
id|CLOCK_CTRL_RXCLK_DISABLE
op_or
id|CLOCK_CTRL_TXCLK_DISABLE
op_or
id|CLOCK_CTRL_44MHZ_CORE
)paren
suffix:semicolon
)brace
r_else
(brace
id|newbits3
op_assign
id|CLOCK_CTRL_44MHZ_CORE
suffix:semicolon
)brace
id|tw32_f
c_func
(paren
id|TG3PCI_CLOCK_CTRL
comma
id|tp-&gt;pci_clock_ctrl
op_or
id|newbits3
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
)brace
id|tg3_frob_aux_power
c_func
(paren
id|tp
)paren
suffix:semicolon
multiline_comment|/* Finally, set the new power state. */
id|pci_write_config_word
c_func
(paren
id|tp-&gt;pdev
comma
id|pm
op_plus
id|PCI_PM_CTRL
comma
id|power_control
)paren
suffix:semicolon
id|tg3_write_sig_post_reset
c_func
(paren
id|tp
comma
id|RESET_KIND_SHUTDOWN
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_link_report
r_static
r_void
id|tg3_link_report
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|netif_carrier_ok
c_func
(paren
id|tp-&gt;dev
)paren
)paren
(brace
id|printk
c_func
(paren
id|KERN_INFO
id|PFX
l_string|&quot;%s: Link is down.&bslash;n&quot;
comma
id|tp-&gt;dev-&gt;name
)paren
suffix:semicolon
)brace
r_else
(brace
id|printk
c_func
(paren
id|KERN_INFO
id|PFX
l_string|&quot;%s: Link is up at %d Mbps, %s duplex.&bslash;n&quot;
comma
id|tp-&gt;dev-&gt;name
comma
(paren
id|tp-&gt;link_config.active_speed
op_eq
id|SPEED_1000
ques
c_cond
l_int|1000
suffix:colon
(paren
id|tp-&gt;link_config.active_speed
op_eq
id|SPEED_100
ques
c_cond
l_int|100
suffix:colon
l_int|10
)paren
)paren
comma
(paren
id|tp-&gt;link_config.active_duplex
op_eq
id|DUPLEX_FULL
ques
c_cond
l_string|&quot;full&quot;
suffix:colon
l_string|&quot;half&quot;
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_INFO
id|PFX
l_string|&quot;%s: Flow control is %s for TX and &quot;
l_string|&quot;%s for RX.&bslash;n&quot;
comma
id|tp-&gt;dev-&gt;name
comma
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_TX_PAUSE
)paren
ques
c_cond
l_string|&quot;on&quot;
suffix:colon
l_string|&quot;off&quot;
comma
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_RX_PAUSE
)paren
ques
c_cond
l_string|&quot;on&quot;
suffix:colon
l_string|&quot;off&quot;
)paren
suffix:semicolon
)brace
)brace
DECL|function|tg3_setup_flow_control
r_static
r_void
id|tg3_setup_flow_control
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|local_adv
comma
id|u32
id|remote_adv
)paren
(brace
id|u32
id|new_tg3_flags
op_assign
l_int|0
suffix:semicolon
id|u32
id|old_rx_mode
op_assign
id|tp-&gt;rx_mode
suffix:semicolon
id|u32
id|old_tx_mode
op_assign
id|tp-&gt;tx_mode
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PAUSE_AUTONEG
)paren
(brace
r_if
c_cond
(paren
id|local_adv
op_amp
id|ADVERTISE_PAUSE_CAP
)paren
(brace
r_if
c_cond
(paren
id|local_adv
op_amp
id|ADVERTISE_PAUSE_ASYM
)paren
(brace
r_if
c_cond
(paren
id|remote_adv
op_amp
id|LPA_PAUSE_CAP
)paren
id|new_tg3_flags
op_or_assign
(paren
id|TG3_FLAG_RX_PAUSE
op_or
id|TG3_FLAG_TX_PAUSE
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|remote_adv
op_amp
id|LPA_PAUSE_ASYM
)paren
id|new_tg3_flags
op_or_assign
(paren
id|TG3_FLAG_RX_PAUSE
)paren
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|remote_adv
op_amp
id|LPA_PAUSE_CAP
)paren
id|new_tg3_flags
op_or_assign
(paren
id|TG3_FLAG_RX_PAUSE
op_or
id|TG3_FLAG_TX_PAUSE
)paren
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|local_adv
op_amp
id|ADVERTISE_PAUSE_ASYM
)paren
(brace
r_if
c_cond
(paren
(paren
id|remote_adv
op_amp
id|LPA_PAUSE_CAP
)paren
op_logical_and
(paren
id|remote_adv
op_amp
id|LPA_PAUSE_ASYM
)paren
)paren
id|new_tg3_flags
op_or_assign
id|TG3_FLAG_TX_PAUSE
suffix:semicolon
)brace
id|tp-&gt;tg3_flags
op_and_assign
op_complement
(paren
id|TG3_FLAG_RX_PAUSE
op_or
id|TG3_FLAG_TX_PAUSE
)paren
suffix:semicolon
id|tp-&gt;tg3_flags
op_or_assign
id|new_tg3_flags
suffix:semicolon
)brace
r_else
(brace
id|new_tg3_flags
op_assign
id|tp-&gt;tg3_flags
suffix:semicolon
)brace
r_if
c_cond
(paren
id|new_tg3_flags
op_amp
id|TG3_FLAG_RX_PAUSE
)paren
id|tp-&gt;rx_mode
op_or_assign
id|RX_MODE_FLOW_CTRL_ENABLE
suffix:semicolon
r_else
id|tp-&gt;rx_mode
op_and_assign
op_complement
id|RX_MODE_FLOW_CTRL_ENABLE
suffix:semicolon
r_if
c_cond
(paren
id|old_rx_mode
op_ne
id|tp-&gt;rx_mode
)paren
(brace
id|tw32_f
c_func
(paren
id|MAC_RX_MODE
comma
id|tp-&gt;rx_mode
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|new_tg3_flags
op_amp
id|TG3_FLAG_TX_PAUSE
)paren
id|tp-&gt;tx_mode
op_or_assign
id|TX_MODE_FLOW_CTRL_ENABLE
suffix:semicolon
r_else
id|tp-&gt;tx_mode
op_and_assign
op_complement
id|TX_MODE_FLOW_CTRL_ENABLE
suffix:semicolon
r_if
c_cond
(paren
id|old_tx_mode
op_ne
id|tp-&gt;tx_mode
)paren
(brace
id|tw32_f
c_func
(paren
id|MAC_TX_MODE
comma
id|tp-&gt;tx_mode
)paren
suffix:semicolon
)brace
)brace
DECL|function|tg3_aux_stat_to_speed_duplex
r_static
r_void
id|tg3_aux_stat_to_speed_duplex
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|val
comma
id|u16
op_star
id|speed
comma
id|u8
op_star
id|duplex
)paren
(brace
r_switch
c_cond
(paren
id|val
op_amp
id|MII_TG3_AUX_STAT_SPDMASK
)paren
(brace
r_case
id|MII_TG3_AUX_STAT_10HALF
suffix:colon
op_star
id|speed
op_assign
id|SPEED_10
suffix:semicolon
op_star
id|duplex
op_assign
id|DUPLEX_HALF
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MII_TG3_AUX_STAT_10FULL
suffix:colon
op_star
id|speed
op_assign
id|SPEED_10
suffix:semicolon
op_star
id|duplex
op_assign
id|DUPLEX_FULL
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MII_TG3_AUX_STAT_100HALF
suffix:colon
op_star
id|speed
op_assign
id|SPEED_100
suffix:semicolon
op_star
id|duplex
op_assign
id|DUPLEX_HALF
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MII_TG3_AUX_STAT_100FULL
suffix:colon
op_star
id|speed
op_assign
id|SPEED_100
suffix:semicolon
op_star
id|duplex
op_assign
id|DUPLEX_FULL
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MII_TG3_AUX_STAT_1000HALF
suffix:colon
op_star
id|speed
op_assign
id|SPEED_1000
suffix:semicolon
op_star
id|duplex
op_assign
id|DUPLEX_HALF
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MII_TG3_AUX_STAT_1000FULL
suffix:colon
op_star
id|speed
op_assign
id|SPEED_1000
suffix:semicolon
op_star
id|duplex
op_assign
id|DUPLEX_FULL
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
op_star
id|speed
op_assign
id|SPEED_INVALID
suffix:semicolon
op_star
id|duplex
op_assign
id|DUPLEX_INVALID
suffix:semicolon
r_break
suffix:semicolon
)brace
suffix:semicolon
)brace
DECL|function|tg3_phy_copper_begin
r_static
r_int
id|tg3_phy_copper_begin
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|new_adv
suffix:semicolon
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.phy_is_low_power
)paren
(brace
multiline_comment|/* Entering low power mode.  Disable gigabit and&n;&t;&t; * 100baseT advertisements.&n;&t;&t; */
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_CTRL
comma
l_int|0
)paren
suffix:semicolon
id|new_adv
op_assign
(paren
id|ADVERTISE_10HALF
op_or
id|ADVERTISE_10FULL
op_or
id|ADVERTISE_CSMA
op_or
id|ADVERTISE_PAUSE_CAP
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_WOL_SPEED_100MB
)paren
id|new_adv
op_or_assign
(paren
id|ADVERTISE_100HALF
op_or
id|ADVERTISE_100FULL
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_ADVERTISE
comma
id|new_adv
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|tp-&gt;link_config.speed
op_eq
id|SPEED_INVALID
)paren
(brace
id|tp-&gt;link_config.advertising
op_assign
(paren
id|ADVERTISED_10baseT_Half
op_or
id|ADVERTISED_10baseT_Full
op_or
id|ADVERTISED_100baseT_Half
op_or
id|ADVERTISED_100baseT_Full
op_or
id|ADVERTISED_1000baseT_Half
op_or
id|ADVERTISED_1000baseT_Full
op_or
id|ADVERTISED_Autoneg
op_or
id|ADVERTISED_MII
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_10_100_ONLY
)paren
id|tp-&gt;link_config.advertising
op_and_assign
op_complement
(paren
id|ADVERTISED_1000baseT_Half
op_or
id|ADVERTISED_1000baseT_Full
)paren
suffix:semicolon
id|new_adv
op_assign
(paren
id|ADVERTISE_CSMA
op_or
id|ADVERTISE_PAUSE_CAP
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.advertising
op_amp
id|ADVERTISED_10baseT_Half
)paren
id|new_adv
op_or_assign
id|ADVERTISE_10HALF
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.advertising
op_amp
id|ADVERTISED_10baseT_Full
)paren
id|new_adv
op_or_assign
id|ADVERTISE_10FULL
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.advertising
op_amp
id|ADVERTISED_100baseT_Half
)paren
id|new_adv
op_or_assign
id|ADVERTISE_100HALF
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.advertising
op_amp
id|ADVERTISED_100baseT_Full
)paren
id|new_adv
op_or_assign
id|ADVERTISE_100FULL
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_ADVERTISE
comma
id|new_adv
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.advertising
op_amp
(paren
id|ADVERTISED_1000baseT_Half
op_or
id|ADVERTISED_1000baseT_Full
)paren
)paren
(brace
id|new_adv
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.advertising
op_amp
id|ADVERTISED_1000baseT_Half
)paren
id|new_adv
op_or_assign
id|MII_TG3_CTRL_ADV_1000_HALF
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.advertising
op_amp
id|ADVERTISED_1000baseT_Full
)paren
id|new_adv
op_or_assign
id|MII_TG3_CTRL_ADV_1000_FULL
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_10_100_ONLY
)paren
op_logical_and
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_A0
op_logical_or
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_B0
)paren
)paren
id|new_adv
op_or_assign
(paren
id|MII_TG3_CTRL_AS_MASTER
op_or
id|MII_TG3_CTRL_ENABLE_AS_MASTER
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_CTRL
comma
id|new_adv
)paren
suffix:semicolon
)brace
r_else
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_CTRL
comma
l_int|0
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
multiline_comment|/* Asking for a specific link mode. */
r_if
c_cond
(paren
id|tp-&gt;link_config.speed
op_eq
id|SPEED_1000
)paren
(brace
id|new_adv
op_assign
id|ADVERTISE_CSMA
op_or
id|ADVERTISE_PAUSE_CAP
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_ADVERTISE
comma
id|new_adv
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.duplex
op_eq
id|DUPLEX_FULL
)paren
id|new_adv
op_assign
id|MII_TG3_CTRL_ADV_1000_FULL
suffix:semicolon
r_else
id|new_adv
op_assign
id|MII_TG3_CTRL_ADV_1000_HALF
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_A0
op_logical_or
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_B0
)paren
id|new_adv
op_or_assign
(paren
id|MII_TG3_CTRL_AS_MASTER
op_or
id|MII_TG3_CTRL_ENABLE_AS_MASTER
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_CTRL
comma
id|new_adv
)paren
suffix:semicolon
)brace
r_else
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_CTRL
comma
l_int|0
)paren
suffix:semicolon
id|new_adv
op_assign
id|ADVERTISE_CSMA
op_or
id|ADVERTISE_PAUSE_CAP
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.speed
op_eq
id|SPEED_100
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;link_config.duplex
op_eq
id|DUPLEX_FULL
)paren
id|new_adv
op_or_assign
id|ADVERTISE_100FULL
suffix:semicolon
r_else
id|new_adv
op_or_assign
id|ADVERTISE_100HALF
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|tp-&gt;link_config.duplex
op_eq
id|DUPLEX_FULL
)paren
id|new_adv
op_or_assign
id|ADVERTISE_10FULL
suffix:semicolon
r_else
id|new_adv
op_or_assign
id|ADVERTISE_10HALF
suffix:semicolon
)brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_ADVERTISE
comma
id|new_adv
)paren
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|tp-&gt;link_config.autoneg
op_eq
id|AUTONEG_DISABLE
op_logical_and
id|tp-&gt;link_config.speed
op_ne
id|SPEED_INVALID
)paren
(brace
id|u32
id|bmcr
comma
id|orig_bmcr
suffix:semicolon
id|tp-&gt;link_config.active_speed
op_assign
id|tp-&gt;link_config.speed
suffix:semicolon
id|tp-&gt;link_config.active_duplex
op_assign
id|tp-&gt;link_config.duplex
suffix:semicolon
id|bmcr
op_assign
l_int|0
suffix:semicolon
r_switch
c_cond
(paren
id|tp-&gt;link_config.speed
)paren
(brace
r_default
suffix:colon
r_case
id|SPEED_10
suffix:colon
r_break
suffix:semicolon
r_case
id|SPEED_100
suffix:colon
id|bmcr
op_or_assign
id|BMCR_SPEED100
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SPEED_1000
suffix:colon
id|bmcr
op_or_assign
id|TG3_BMCR_SPEED1000
suffix:semicolon
r_break
suffix:semicolon
)brace
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.duplex
op_eq
id|DUPLEX_FULL
)paren
id|bmcr
op_or_assign
id|BMCR_FULLDPLX
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
op_amp
id|orig_bmcr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|bmcr
op_ne
id|orig_bmcr
)paren
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
id|BMCR_LOOPBACK
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|1500
suffix:semicolon
id|i
op_increment
)paren
(brace
id|u32
id|tmp
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|tmp
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|tmp
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tmp
op_amp
id|BMSR_LSTATUS
)paren
)paren
(brace
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
id|bmcr
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
id|BMCR_ANENABLE
op_or
id|BMCR_ANRESTART
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_init_5401phy_dsp
r_static
r_int
id|tg3_init_5401phy_dsp
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_int
id|err
suffix:semicolon
multiline_comment|/* Turn off tap power management. */
multiline_comment|/* Set Extended packet length bit */
id|err
op_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x4c20
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x0012
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x1804
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x0013
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x1204
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x8006
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x0132
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x8006
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x0232
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_ADDRESS
comma
l_int|0x201f
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_DSP_RW_PORT
comma
l_int|0x0a20
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
DECL|function|tg3_copper_is_advertising_all
r_static
r_int
id|tg3_copper_is_advertising_all
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|adv_reg
comma
id|all_mask
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_ADVERTISE
comma
op_amp
id|adv_reg
)paren
suffix:semicolon
id|all_mask
op_assign
(paren
id|ADVERTISE_10HALF
op_or
id|ADVERTISE_10FULL
op_or
id|ADVERTISE_100HALF
op_or
id|ADVERTISE_100FULL
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|adv_reg
op_amp
id|all_mask
)paren
op_ne
id|all_mask
)paren
r_return
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_10_100_ONLY
)paren
)paren
(brace
id|u32
id|tg3_ctrl
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_CTRL
comma
op_amp
id|tg3_ctrl
)paren
suffix:semicolon
id|all_mask
op_assign
(paren
id|MII_TG3_CTRL_ADV_1000_HALF
op_or
id|MII_TG3_CTRL_ADV_1000_FULL
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tg3_ctrl
op_amp
id|all_mask
)paren
op_ne
id|all_mask
)paren
r_return
l_int|0
suffix:semicolon
)brace
r_return
l_int|1
suffix:semicolon
)brace
DECL|function|tg3_setup_copper_phy
r_static
r_int
id|tg3_setup_copper_phy
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|force_reset
)paren
(brace
r_int
id|current_link_up
suffix:semicolon
id|u32
id|bmsr
comma
id|dummy
suffix:semicolon
id|u16
id|current_speed
suffix:semicolon
id|u8
id|current_duplex
suffix:semicolon
r_int
id|i
comma
id|err
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_EVENT
comma
l_int|0
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_STATUS
comma
(paren
id|MAC_STATUS_SYNC_CHANGED
op_or
id|MAC_STATUS_CFG_CHANGED
op_or
id|MAC_STATUS_MI_COMPLETION
op_or
id|MAC_STATUS_LNKSTATE_CHANGED
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tp-&gt;mi_mode
op_assign
id|MAC_MI_MODE_BASE
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MI_MODE
comma
id|tp-&gt;mi_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|80
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x02
)paren
suffix:semicolon
multiline_comment|/* Some third-party PHYs need to be reset on link going&n;&t; * down.&n;&t; */
r_if
c_cond
(paren
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5703
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
)paren
op_logical_and
id|netif_carrier_ok
c_func
(paren
id|tp-&gt;dev
)paren
)paren
(brace
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|bmsr
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|bmsr
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|bmsr
op_amp
id|BMSR_LSTATUS
)paren
)paren
id|force_reset
op_assign
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
id|force_reset
)paren
id|tg3_phy_reset
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;phy_id
op_amp
id|PHY_ID_MASK
)paren
op_eq
id|PHY_ID_BCM5401
)paren
(brace
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|bmsr
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|bmsr
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_INIT_COMPLETE
)paren
)paren
id|bmsr
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|bmsr
op_amp
id|BMSR_LSTATUS
)paren
)paren
(brace
id|err
op_assign
id|tg3_init_5401phy_dsp
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|bmsr
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|1000
suffix:semicolon
id|i
op_increment
)paren
(brace
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|bmsr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|bmsr
op_amp
id|BMSR_LSTATUS
)paren
(brace
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
(paren
id|tp-&gt;phy_id
op_amp
id|PHY_ID_REV_MASK
)paren
op_eq
id|PHY_REV_BCM5401_B0
op_logical_and
op_logical_neg
(paren
id|bmsr
op_amp
id|BMSR_LSTATUS
)paren
op_logical_and
id|tp-&gt;link_config.active_speed
op_eq
id|SPEED_1000
)paren
(brace
id|err
op_assign
id|tg3_phy_reset
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|err
)paren
id|err
op_assign
id|tg3_init_5401phy_dsp
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
)brace
)brace
)brace
r_else
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_A0
op_logical_or
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_B0
)paren
(brace
multiline_comment|/* 5701 {A0,B0} CRC bug workaround */
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x15
comma
l_int|0x0a75
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x1c
comma
l_int|0x8c68
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x1c
comma
l_int|0x8d68
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x1c
comma
l_int|0x8c68
)paren
suffix:semicolon
)brace
multiline_comment|/* Clear pending interrupts... */
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_ISTAT
comma
op_amp
id|dummy
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_ISTAT
comma
op_amp
id|dummy
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_USE_MI_INTERRUPT
)paren
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_IMASK
comma
op_complement
id|MII_TG3_INT_LINKCHG
)paren
suffix:semicolon
r_else
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_IMASK
comma
op_complement
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5701
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;led_ctrl
op_eq
id|LED_CTRL_MODE_PHY_1
)paren
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_EXT_CTRL
comma
id|MII_TG3_EXT_CTRL_LNK3_LED_MODE
)paren
suffix:semicolon
r_else
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_EXT_CTRL
comma
l_int|0
)paren
suffix:semicolon
)brace
id|current_link_up
op_assign
l_int|0
suffix:semicolon
id|current_speed
op_assign
id|SPEED_INVALID
suffix:semicolon
id|current_duplex
op_assign
id|DUPLEX_INVALID
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_CAPACITIVE_COUPLING
)paren
(brace
id|u32
id|val
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
l_int|0x4007
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
op_amp
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|val
op_amp
(paren
l_int|1
op_lshift
l_int|10
)paren
)paren
)paren
(brace
id|val
op_or_assign
(paren
l_int|1
op_lshift
l_int|10
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_CTRL
comma
id|val
)paren
suffix:semicolon
r_goto
id|relink
suffix:semicolon
)brace
)brace
id|bmsr
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|100
suffix:semicolon
id|i
op_increment
)paren
(brace
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|bmsr
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|bmsr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|bmsr
op_amp
id|BMSR_LSTATUS
)paren
r_break
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|bmsr
op_amp
id|BMSR_LSTATUS
)paren
(brace
id|u32
id|aux_stat
comma
id|bmcr
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_STAT
comma
op_amp
id|aux_stat
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|2000
suffix:semicolon
id|i
op_increment
)paren
(brace
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_TG3_AUX_STAT
comma
op_amp
id|aux_stat
)paren
suffix:semicolon
r_if
c_cond
(paren
id|aux_stat
)paren
r_break
suffix:semicolon
)brace
id|tg3_aux_stat_to_speed_duplex
c_func
(paren
id|tp
comma
id|aux_stat
comma
op_amp
id|current_speed
comma
op_amp
id|current_duplex
)paren
suffix:semicolon
id|bmcr
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|200
suffix:semicolon
id|i
op_increment
)paren
(brace
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
op_amp
id|bmcr
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
op_amp
id|bmcr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|bmcr
op_logical_and
id|bmcr
op_ne
l_int|0x7fff
)paren
r_break
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;link_config.autoneg
op_eq
id|AUTONEG_ENABLE
)paren
(brace
r_if
c_cond
(paren
id|bmcr
op_amp
id|BMCR_ANENABLE
)paren
(brace
id|current_link_up
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* Force autoneg restart if we are exiting&n;&t;&t;&t;&t; * low power mode.&n;&t;&t;&t;&t; */
r_if
c_cond
(paren
op_logical_neg
id|tg3_copper_is_advertising_all
c_func
(paren
id|tp
)paren
)paren
id|current_link_up
op_assign
l_int|0
suffix:semicolon
)brace
r_else
(brace
id|current_link_up
op_assign
l_int|0
suffix:semicolon
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|bmcr
op_amp
id|BMCR_ANENABLE
)paren
op_logical_and
id|tp-&gt;link_config.speed
op_eq
id|current_speed
op_logical_and
id|tp-&gt;link_config.duplex
op_eq
id|current_duplex
)paren
(brace
id|current_link_up
op_assign
l_int|1
suffix:semicolon
)brace
r_else
(brace
id|current_link_up
op_assign
l_int|0
suffix:semicolon
)brace
)brace
id|tp-&gt;link_config.active_speed
op_assign
id|current_speed
suffix:semicolon
id|tp-&gt;link_config.active_duplex
op_assign
id|current_duplex
suffix:semicolon
)brace
r_if
c_cond
(paren
id|current_link_up
op_eq
l_int|1
op_logical_and
(paren
id|tp-&gt;link_config.active_duplex
op_eq
id|DUPLEX_FULL
)paren
op_logical_and
(paren
id|tp-&gt;link_config.autoneg
op_eq
id|AUTONEG_ENABLE
)paren
)paren
(brace
id|u32
id|local_adv
comma
id|remote_adv
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_ADVERTISE
comma
op_amp
id|local_adv
)paren
suffix:semicolon
id|local_adv
op_and_assign
(paren
id|ADVERTISE_PAUSE_CAP
op_or
id|ADVERTISE_PAUSE_ASYM
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_LPA
comma
op_amp
id|remote_adv
)paren
suffix:semicolon
id|remote_adv
op_and_assign
(paren
id|LPA_PAUSE_CAP
op_or
id|LPA_PAUSE_ASYM
)paren
suffix:semicolon
multiline_comment|/* If we are not advertising full pause capability,&n;&t;&t; * something is wrong.  Bring the link down and reconfigure.&n;&t;&t; */
r_if
c_cond
(paren
id|local_adv
op_ne
id|ADVERTISE_PAUSE_CAP
)paren
(brace
id|current_link_up
op_assign
l_int|0
suffix:semicolon
)brace
r_else
(brace
id|tg3_setup_flow_control
c_func
(paren
id|tp
comma
id|local_adv
comma
id|remote_adv
)paren
suffix:semicolon
)brace
)brace
id|relink
suffix:colon
r_if
c_cond
(paren
id|current_link_up
op_eq
l_int|0
)paren
(brace
id|u32
id|tmp
suffix:semicolon
id|tg3_phy_copper_begin
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|tmp
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|tmp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tmp
op_amp
id|BMSR_LSTATUS
)paren
id|current_link_up
op_assign
l_int|1
suffix:semicolon
)brace
id|tp-&gt;mac_mode
op_and_assign
op_complement
id|MAC_MODE_PORT_MODE_MASK
suffix:semicolon
r_if
c_cond
(paren
id|current_link_up
op_eq
l_int|1
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;link_config.active_speed
op_eq
id|SPEED_100
op_logical_or
id|tp-&gt;link_config.active_speed
op_eq
id|SPEED_10
)paren
id|tp-&gt;mac_mode
op_or_assign
id|MAC_MODE_PORT_MODE_MII
suffix:semicolon
r_else
id|tp-&gt;mac_mode
op_or_assign
id|MAC_MODE_PORT_MODE_GMII
suffix:semicolon
)brace
r_else
id|tp-&gt;mac_mode
op_or_assign
id|MAC_MODE_PORT_MODE_GMII
suffix:semicolon
id|tp-&gt;mac_mode
op_and_assign
op_complement
id|MAC_MODE_HALF_DUPLEX
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.active_duplex
op_eq
id|DUPLEX_HALF
)paren
id|tp-&gt;mac_mode
op_or_assign
id|MAC_MODE_HALF_DUPLEX
suffix:semicolon
id|tp-&gt;mac_mode
op_and_assign
op_complement
id|MAC_MODE_LINK_POLARITY
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
)paren
(brace
r_if
c_cond
(paren
(paren
id|tp-&gt;led_ctrl
op_eq
id|LED_CTRL_MODE_PHY_2
)paren
op_logical_or
(paren
id|current_link_up
op_eq
l_int|1
op_logical_and
id|tp-&gt;link_config.active_speed
op_eq
id|SPEED_10
)paren
)paren
id|tp-&gt;mac_mode
op_or_assign
id|MAC_MODE_LINK_POLARITY
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|current_link_up
op_eq
l_int|1
)paren
id|tp-&gt;mac_mode
op_or_assign
id|MAC_MODE_LINK_POLARITY
suffix:semicolon
)brace
multiline_comment|/* ??? Without this setting Netgear GA302T PHY does not&n;&t; * ??? send/receive packets...&n;&t; */
r_if
c_cond
(paren
(paren
id|tp-&gt;phy_id
op_amp
id|PHY_ID_MASK
)paren
op_eq
id|PHY_ID_BCM5411
op_logical_and
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5700_ALTIMA
)paren
(brace
id|tp-&gt;mi_mode
op_or_assign
id|MAC_MI_MODE_AUTO_POLL
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MI_MODE
comma
id|tp-&gt;mi_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|80
)paren
suffix:semicolon
)brace
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_USE_LINKCHG_REG
)paren
(brace
multiline_comment|/* Polled via timer. */
id|tw32_f
c_func
(paren
id|MAC_EVENT
comma
l_int|0
)paren
suffix:semicolon
)brace
r_else
(brace
id|tw32_f
c_func
(paren
id|MAC_EVENT
comma
id|MAC_EVENT_LNKSTATE_CHANGED
)paren
suffix:semicolon
)brace
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
op_logical_and
id|current_link_up
op_eq
l_int|1
op_logical_and
id|tp-&gt;link_config.active_speed
op_eq
id|SPEED_1000
op_logical_and
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_MODE
)paren
op_logical_or
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCI_HIGH_SPEED
)paren
)paren
)paren
(brace
id|udelay
c_func
(paren
l_int|120
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_STATUS
comma
(paren
id|MAC_STATUS_SYNC_CHANGED
op_or
id|MAC_STATUS_CFG_CHANGED
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FIRMWARE_MBOX
comma
id|NIC_SRAM_FIRMWARE_MBOX_MAGIC2
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|current_link_up
op_ne
id|netif_carrier_ok
c_func
(paren
id|tp-&gt;dev
)paren
)paren
(brace
r_if
c_cond
(paren
id|current_link_up
)paren
id|netif_carrier_on
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
r_else
id|netif_carrier_off
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
id|tg3_link_report
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|struct|tg3_fiber_aneginfo
r_struct
id|tg3_fiber_aneginfo
(brace
DECL|member|state
r_int
id|state
suffix:semicolon
DECL|macro|ANEG_STATE_UNKNOWN
mdefine_line|#define ANEG_STATE_UNKNOWN&t;&t;0
DECL|macro|ANEG_STATE_AN_ENABLE
mdefine_line|#define ANEG_STATE_AN_ENABLE&t;&t;1
DECL|macro|ANEG_STATE_RESTART_INIT
mdefine_line|#define ANEG_STATE_RESTART_INIT&t;&t;2
DECL|macro|ANEG_STATE_RESTART
mdefine_line|#define ANEG_STATE_RESTART&t;&t;3
DECL|macro|ANEG_STATE_DISABLE_LINK_OK
mdefine_line|#define ANEG_STATE_DISABLE_LINK_OK&t;4
DECL|macro|ANEG_STATE_ABILITY_DETECT_INIT
mdefine_line|#define ANEG_STATE_ABILITY_DETECT_INIT&t;5
DECL|macro|ANEG_STATE_ABILITY_DETECT
mdefine_line|#define ANEG_STATE_ABILITY_DETECT&t;6
DECL|macro|ANEG_STATE_ACK_DETECT_INIT
mdefine_line|#define ANEG_STATE_ACK_DETECT_INIT&t;7
DECL|macro|ANEG_STATE_ACK_DETECT
mdefine_line|#define ANEG_STATE_ACK_DETECT&t;&t;8
DECL|macro|ANEG_STATE_COMPLETE_ACK_INIT
mdefine_line|#define ANEG_STATE_COMPLETE_ACK_INIT&t;9
DECL|macro|ANEG_STATE_COMPLETE_ACK
mdefine_line|#define ANEG_STATE_COMPLETE_ACK&t;&t;10
DECL|macro|ANEG_STATE_IDLE_DETECT_INIT
mdefine_line|#define ANEG_STATE_IDLE_DETECT_INIT&t;11
DECL|macro|ANEG_STATE_IDLE_DETECT
mdefine_line|#define ANEG_STATE_IDLE_DETECT&t;&t;12
DECL|macro|ANEG_STATE_LINK_OK
mdefine_line|#define ANEG_STATE_LINK_OK&t;&t;13
DECL|macro|ANEG_STATE_NEXT_PAGE_WAIT_INIT
mdefine_line|#define ANEG_STATE_NEXT_PAGE_WAIT_INIT&t;14
DECL|macro|ANEG_STATE_NEXT_PAGE_WAIT
mdefine_line|#define ANEG_STATE_NEXT_PAGE_WAIT&t;15
DECL|member|flags
id|u32
id|flags
suffix:semicolon
DECL|macro|MR_AN_ENABLE
mdefine_line|#define MR_AN_ENABLE&t;&t;0x00000001
DECL|macro|MR_RESTART_AN
mdefine_line|#define MR_RESTART_AN&t;&t;0x00000002
DECL|macro|MR_AN_COMPLETE
mdefine_line|#define MR_AN_COMPLETE&t;&t;0x00000004
DECL|macro|MR_PAGE_RX
mdefine_line|#define MR_PAGE_RX&t;&t;0x00000008
DECL|macro|MR_NP_LOADED
mdefine_line|#define MR_NP_LOADED&t;&t;0x00000010
DECL|macro|MR_TOGGLE_TX
mdefine_line|#define MR_TOGGLE_TX&t;&t;0x00000020
DECL|macro|MR_LP_ADV_FULL_DUPLEX
mdefine_line|#define MR_LP_ADV_FULL_DUPLEX&t;0x00000040
DECL|macro|MR_LP_ADV_HALF_DUPLEX
mdefine_line|#define MR_LP_ADV_HALF_DUPLEX&t;0x00000080
DECL|macro|MR_LP_ADV_SYM_PAUSE
mdefine_line|#define MR_LP_ADV_SYM_PAUSE&t;0x00000100
DECL|macro|MR_LP_ADV_ASYM_PAUSE
mdefine_line|#define MR_LP_ADV_ASYM_PAUSE&t;0x00000200
DECL|macro|MR_LP_ADV_REMOTE_FAULT1
mdefine_line|#define MR_LP_ADV_REMOTE_FAULT1&t;0x00000400
DECL|macro|MR_LP_ADV_REMOTE_FAULT2
mdefine_line|#define MR_LP_ADV_REMOTE_FAULT2&t;0x00000800
DECL|macro|MR_LP_ADV_NEXT_PAGE
mdefine_line|#define MR_LP_ADV_NEXT_PAGE&t;0x00001000
DECL|macro|MR_TOGGLE_RX
mdefine_line|#define MR_TOGGLE_RX&t;&t;0x00002000
DECL|macro|MR_NP_RX
mdefine_line|#define MR_NP_RX&t;&t;0x00004000
DECL|macro|MR_LINK_OK
mdefine_line|#define MR_LINK_OK&t;&t;0x80000000
DECL|member|link_time
DECL|member|cur_time
r_int
r_int
id|link_time
comma
id|cur_time
suffix:semicolon
DECL|member|ability_match_cfg
id|u32
id|ability_match_cfg
suffix:semicolon
DECL|member|ability_match_count
r_int
id|ability_match_count
suffix:semicolon
DECL|member|ability_match
DECL|member|idle_match
DECL|member|ack_match
r_char
id|ability_match
comma
id|idle_match
comma
id|ack_match
suffix:semicolon
DECL|member|txconfig
DECL|member|rxconfig
id|u32
id|txconfig
comma
id|rxconfig
suffix:semicolon
DECL|macro|ANEG_CFG_NP
mdefine_line|#define ANEG_CFG_NP&t;&t;0x00000080
DECL|macro|ANEG_CFG_ACK
mdefine_line|#define ANEG_CFG_ACK&t;&t;0x00000040
DECL|macro|ANEG_CFG_RF2
mdefine_line|#define ANEG_CFG_RF2&t;&t;0x00000020
DECL|macro|ANEG_CFG_RF1
mdefine_line|#define ANEG_CFG_RF1&t;&t;0x00000010
DECL|macro|ANEG_CFG_PS2
mdefine_line|#define ANEG_CFG_PS2&t;&t;0x00000001
DECL|macro|ANEG_CFG_PS1
mdefine_line|#define ANEG_CFG_PS1&t;&t;0x00008000
DECL|macro|ANEG_CFG_HD
mdefine_line|#define ANEG_CFG_HD&t;&t;0x00004000
DECL|macro|ANEG_CFG_FD
mdefine_line|#define ANEG_CFG_FD&t;&t;0x00002000
DECL|macro|ANEG_CFG_INVAL
mdefine_line|#define ANEG_CFG_INVAL&t;&t;0x00001f06
)brace
suffix:semicolon
DECL|macro|ANEG_OK
mdefine_line|#define ANEG_OK&t;&t;0
DECL|macro|ANEG_DONE
mdefine_line|#define ANEG_DONE&t;1
DECL|macro|ANEG_TIMER_ENAB
mdefine_line|#define ANEG_TIMER_ENAB&t;2
DECL|macro|ANEG_FAILED
mdefine_line|#define ANEG_FAILED&t;-1
DECL|macro|ANEG_STATE_SETTLE_TIME
mdefine_line|#define ANEG_STATE_SETTLE_TIME&t;10000
DECL|function|tg3_fiber_aneg_smachine
r_static
r_int
id|tg3_fiber_aneg_smachine
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_struct
id|tg3_fiber_aneginfo
op_star
id|ap
)paren
(brace
r_int
r_int
id|delta
suffix:semicolon
id|u32
id|rx_cfg_reg
suffix:semicolon
r_int
id|ret
suffix:semicolon
r_if
c_cond
(paren
id|ap-&gt;state
op_eq
id|ANEG_STATE_UNKNOWN
)paren
(brace
id|ap-&gt;rxconfig
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;link_time
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;cur_time
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ability_match_cfg
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ability_match_count
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ability_match
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;idle_match
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ack_match
op_assign
l_int|0
suffix:semicolon
)brace
id|ap-&gt;cur_time
op_increment
suffix:semicolon
r_if
c_cond
(paren
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
op_amp
id|MAC_STATUS_RCVD_CFG
)paren
(brace
id|rx_cfg_reg
op_assign
id|tr32
c_func
(paren
id|MAC_RX_AUTO_NEG
)paren
suffix:semicolon
r_if
c_cond
(paren
id|rx_cfg_reg
op_ne
id|ap-&gt;ability_match_cfg
)paren
(brace
id|ap-&gt;ability_match_cfg
op_assign
id|rx_cfg_reg
suffix:semicolon
id|ap-&gt;ability_match
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ability_match_count
op_assign
l_int|0
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
op_increment
id|ap-&gt;ability_match_count
OG
l_int|1
)paren
(brace
id|ap-&gt;ability_match
op_assign
l_int|1
suffix:semicolon
id|ap-&gt;ability_match_cfg
op_assign
id|rx_cfg_reg
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|rx_cfg_reg
op_amp
id|ANEG_CFG_ACK
)paren
id|ap-&gt;ack_match
op_assign
l_int|1
suffix:semicolon
r_else
id|ap-&gt;ack_match
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;idle_match
op_assign
l_int|0
suffix:semicolon
)brace
r_else
(brace
id|ap-&gt;idle_match
op_assign
l_int|1
suffix:semicolon
id|ap-&gt;ability_match_cfg
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ability_match_count
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ability_match
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ack_match
op_assign
l_int|0
suffix:semicolon
id|rx_cfg_reg
op_assign
l_int|0
suffix:semicolon
)brace
id|ap-&gt;rxconfig
op_assign
id|rx_cfg_reg
suffix:semicolon
id|ret
op_assign
id|ANEG_OK
suffix:semicolon
r_switch
c_cond
(paren
id|ap-&gt;state
)paren
(brace
r_case
id|ANEG_STATE_UNKNOWN
suffix:colon
r_if
c_cond
(paren
id|ap-&gt;flags
op_amp
(paren
id|MR_AN_ENABLE
op_or
id|MR_RESTART_AN
)paren
)paren
id|ap-&gt;state
op_assign
id|ANEG_STATE_AN_ENABLE
suffix:semicolon
multiline_comment|/* fallthru */
r_case
id|ANEG_STATE_AN_ENABLE
suffix:colon
id|ap-&gt;flags
op_and_assign
op_complement
(paren
id|MR_AN_COMPLETE
op_or
id|MR_PAGE_RX
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ap-&gt;flags
op_amp
id|MR_AN_ENABLE
)paren
(brace
id|ap-&gt;link_time
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;cur_time
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ability_match_cfg
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ability_match_count
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ability_match
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;idle_match
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;ack_match
op_assign
l_int|0
suffix:semicolon
id|ap-&gt;state
op_assign
id|ANEG_STATE_RESTART_INIT
suffix:semicolon
)brace
r_else
(brace
id|ap-&gt;state
op_assign
id|ANEG_STATE_DISABLE_LINK_OK
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|ANEG_STATE_RESTART_INIT
suffix:colon
id|ap-&gt;link_time
op_assign
id|ap-&gt;cur_time
suffix:semicolon
id|ap-&gt;flags
op_and_assign
op_complement
(paren
id|MR_NP_LOADED
)paren
suffix:semicolon
id|ap-&gt;txconfig
op_assign
l_int|0
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_TX_AUTO_NEG
comma
l_int|0
)paren
suffix:semicolon
id|tp-&gt;mac_mode
op_or_assign
id|MAC_MODE_SEND_CONFIGS
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|ret
op_assign
id|ANEG_TIMER_ENAB
suffix:semicolon
id|ap-&gt;state
op_assign
id|ANEG_STATE_RESTART
suffix:semicolon
multiline_comment|/* fallthru */
r_case
id|ANEG_STATE_RESTART
suffix:colon
id|delta
op_assign
id|ap-&gt;cur_time
op_minus
id|ap-&gt;link_time
suffix:semicolon
r_if
c_cond
(paren
id|delta
OG
id|ANEG_STATE_SETTLE_TIME
)paren
(brace
id|ap-&gt;state
op_assign
id|ANEG_STATE_ABILITY_DETECT_INIT
suffix:semicolon
)brace
r_else
(brace
id|ret
op_assign
id|ANEG_TIMER_ENAB
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|ANEG_STATE_DISABLE_LINK_OK
suffix:colon
id|ret
op_assign
id|ANEG_DONE
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ANEG_STATE_ABILITY_DETECT_INIT
suffix:colon
id|ap-&gt;flags
op_and_assign
op_complement
(paren
id|MR_TOGGLE_TX
)paren
suffix:semicolon
id|ap-&gt;txconfig
op_assign
(paren
id|ANEG_CFG_FD
op_or
id|ANEG_CFG_PS1
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_TX_AUTO_NEG
comma
id|ap-&gt;txconfig
)paren
suffix:semicolon
id|tp-&gt;mac_mode
op_or_assign
id|MAC_MODE_SEND_CONFIGS
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|ap-&gt;state
op_assign
id|ANEG_STATE_ABILITY_DETECT
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ANEG_STATE_ABILITY_DETECT
suffix:colon
r_if
c_cond
(paren
id|ap-&gt;ability_match
op_ne
l_int|0
op_logical_and
id|ap-&gt;rxconfig
op_ne
l_int|0
)paren
(brace
id|ap-&gt;state
op_assign
id|ANEG_STATE_ACK_DETECT_INIT
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|ANEG_STATE_ACK_DETECT_INIT
suffix:colon
id|ap-&gt;txconfig
op_or_assign
id|ANEG_CFG_ACK
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_TX_AUTO_NEG
comma
id|ap-&gt;txconfig
)paren
suffix:semicolon
id|tp-&gt;mac_mode
op_or_assign
id|MAC_MODE_SEND_CONFIGS
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|ap-&gt;state
op_assign
id|ANEG_STATE_ACK_DETECT
suffix:semicolon
multiline_comment|/* fallthru */
r_case
id|ANEG_STATE_ACK_DETECT
suffix:colon
r_if
c_cond
(paren
id|ap-&gt;ack_match
op_ne
l_int|0
)paren
(brace
r_if
c_cond
(paren
(paren
id|ap-&gt;rxconfig
op_amp
op_complement
id|ANEG_CFG_ACK
)paren
op_eq
(paren
id|ap-&gt;ability_match_cfg
op_amp
op_complement
id|ANEG_CFG_ACK
)paren
)paren
(brace
id|ap-&gt;state
op_assign
id|ANEG_STATE_COMPLETE_ACK_INIT
suffix:semicolon
)brace
r_else
(brace
id|ap-&gt;state
op_assign
id|ANEG_STATE_AN_ENABLE
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|ap-&gt;ability_match
op_ne
l_int|0
op_logical_and
id|ap-&gt;rxconfig
op_eq
l_int|0
)paren
(brace
id|ap-&gt;state
op_assign
id|ANEG_STATE_AN_ENABLE
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|ANEG_STATE_COMPLETE_ACK_INIT
suffix:colon
r_if
c_cond
(paren
id|ap-&gt;rxconfig
op_amp
id|ANEG_CFG_INVAL
)paren
(brace
id|ret
op_assign
id|ANEG_FAILED
suffix:semicolon
r_break
suffix:semicolon
)brace
id|ap-&gt;flags
op_and_assign
op_complement
(paren
id|MR_LP_ADV_FULL_DUPLEX
op_or
id|MR_LP_ADV_HALF_DUPLEX
op_or
id|MR_LP_ADV_SYM_PAUSE
op_or
id|MR_LP_ADV_ASYM_PAUSE
op_or
id|MR_LP_ADV_REMOTE_FAULT1
op_or
id|MR_LP_ADV_REMOTE_FAULT2
op_or
id|MR_LP_ADV_NEXT_PAGE
op_or
id|MR_TOGGLE_RX
op_or
id|MR_NP_RX
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ap-&gt;rxconfig
op_amp
id|ANEG_CFG_FD
)paren
id|ap-&gt;flags
op_or_assign
id|MR_LP_ADV_FULL_DUPLEX
suffix:semicolon
r_if
c_cond
(paren
id|ap-&gt;rxconfig
op_amp
id|ANEG_CFG_HD
)paren
id|ap-&gt;flags
op_or_assign
id|MR_LP_ADV_HALF_DUPLEX
suffix:semicolon
r_if
c_cond
(paren
id|ap-&gt;rxconfig
op_amp
id|ANEG_CFG_PS1
)paren
id|ap-&gt;flags
op_or_assign
id|MR_LP_ADV_SYM_PAUSE
suffix:semicolon
r_if
c_cond
(paren
id|ap-&gt;rxconfig
op_amp
id|ANEG_CFG_PS2
)paren
id|ap-&gt;flags
op_or_assign
id|MR_LP_ADV_ASYM_PAUSE
suffix:semicolon
r_if
c_cond
(paren
id|ap-&gt;rxconfig
op_amp
id|ANEG_CFG_RF1
)paren
id|ap-&gt;flags
op_or_assign
id|MR_LP_ADV_REMOTE_FAULT1
suffix:semicolon
r_if
c_cond
(paren
id|ap-&gt;rxconfig
op_amp
id|ANEG_CFG_RF2
)paren
id|ap-&gt;flags
op_or_assign
id|MR_LP_ADV_REMOTE_FAULT2
suffix:semicolon
r_if
c_cond
(paren
id|ap-&gt;rxconfig
op_amp
id|ANEG_CFG_NP
)paren
id|ap-&gt;flags
op_or_assign
id|MR_LP_ADV_NEXT_PAGE
suffix:semicolon
id|ap-&gt;link_time
op_assign
id|ap-&gt;cur_time
suffix:semicolon
id|ap-&gt;flags
op_xor_assign
(paren
id|MR_TOGGLE_TX
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ap-&gt;rxconfig
op_amp
l_int|0x0008
)paren
id|ap-&gt;flags
op_or_assign
id|MR_TOGGLE_RX
suffix:semicolon
r_if
c_cond
(paren
id|ap-&gt;rxconfig
op_amp
id|ANEG_CFG_NP
)paren
id|ap-&gt;flags
op_or_assign
id|MR_NP_RX
suffix:semicolon
id|ap-&gt;flags
op_or_assign
id|MR_PAGE_RX
suffix:semicolon
id|ap-&gt;state
op_assign
id|ANEG_STATE_COMPLETE_ACK
suffix:semicolon
id|ret
op_assign
id|ANEG_TIMER_ENAB
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ANEG_STATE_COMPLETE_ACK
suffix:colon
r_if
c_cond
(paren
id|ap-&gt;ability_match
op_ne
l_int|0
op_logical_and
id|ap-&gt;rxconfig
op_eq
l_int|0
)paren
(brace
id|ap-&gt;state
op_assign
id|ANEG_STATE_AN_ENABLE
suffix:semicolon
r_break
suffix:semicolon
)brace
id|delta
op_assign
id|ap-&gt;cur_time
op_minus
id|ap-&gt;link_time
suffix:semicolon
r_if
c_cond
(paren
id|delta
OG
id|ANEG_STATE_SETTLE_TIME
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|ap-&gt;flags
op_amp
(paren
id|MR_LP_ADV_NEXT_PAGE
)paren
)paren
)paren
(brace
id|ap-&gt;state
op_assign
id|ANEG_STATE_IDLE_DETECT_INIT
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
(paren
id|ap-&gt;txconfig
op_amp
id|ANEG_CFG_NP
)paren
op_eq
l_int|0
op_logical_and
op_logical_neg
(paren
id|ap-&gt;flags
op_amp
id|MR_NP_RX
)paren
)paren
(brace
id|ap-&gt;state
op_assign
id|ANEG_STATE_IDLE_DETECT_INIT
suffix:semicolon
)brace
r_else
(brace
id|ret
op_assign
id|ANEG_FAILED
suffix:semicolon
)brace
)brace
)brace
r_break
suffix:semicolon
r_case
id|ANEG_STATE_IDLE_DETECT_INIT
suffix:colon
id|ap-&gt;link_time
op_assign
id|ap-&gt;cur_time
suffix:semicolon
id|tp-&gt;mac_mode
op_and_assign
op_complement
id|MAC_MODE_SEND_CONFIGS
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|ap-&gt;state
op_assign
id|ANEG_STATE_IDLE_DETECT
suffix:semicolon
id|ret
op_assign
id|ANEG_TIMER_ENAB
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ANEG_STATE_IDLE_DETECT
suffix:colon
r_if
c_cond
(paren
id|ap-&gt;ability_match
op_ne
l_int|0
op_logical_and
id|ap-&gt;rxconfig
op_eq
l_int|0
)paren
(brace
id|ap-&gt;state
op_assign
id|ANEG_STATE_AN_ENABLE
suffix:semicolon
r_break
suffix:semicolon
)brace
id|delta
op_assign
id|ap-&gt;cur_time
op_minus
id|ap-&gt;link_time
suffix:semicolon
r_if
c_cond
(paren
id|delta
OG
id|ANEG_STATE_SETTLE_TIME
)paren
(brace
multiline_comment|/* XXX another gem from the Broadcom driver :( */
id|ap-&gt;state
op_assign
id|ANEG_STATE_LINK_OK
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|ANEG_STATE_LINK_OK
suffix:colon
id|ap-&gt;flags
op_or_assign
(paren
id|MR_AN_COMPLETE
op_or
id|MR_LINK_OK
)paren
suffix:semicolon
id|ret
op_assign
id|ANEG_DONE
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ANEG_STATE_NEXT_PAGE_WAIT_INIT
suffix:colon
multiline_comment|/* ??? unimplemented */
r_break
suffix:semicolon
r_case
id|ANEG_STATE_NEXT_PAGE_WAIT
suffix:colon
multiline_comment|/* ??? unimplemented */
r_break
suffix:semicolon
r_default
suffix:colon
id|ret
op_assign
id|ANEG_FAILED
suffix:semicolon
r_break
suffix:semicolon
)brace
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
DECL|function|fiber_autoneg
r_static
r_int
id|fiber_autoneg
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
op_star
id|flags
)paren
(brace
r_int
id|res
op_assign
l_int|0
suffix:semicolon
r_struct
id|tg3_fiber_aneginfo
id|aninfo
suffix:semicolon
r_int
id|status
op_assign
id|ANEG_FAILED
suffix:semicolon
r_int
r_int
id|tick
suffix:semicolon
id|u32
id|tmp
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_TX_AUTO_NEG
comma
l_int|0
)paren
suffix:semicolon
id|tmp
op_assign
id|tp-&gt;mac_mode
op_amp
op_complement
id|MAC_MODE_PORT_MODE_MASK
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tmp
op_or
id|MAC_MODE_PORT_MODE_GMII
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
op_or
id|MAC_MODE_SEND_CONFIGS
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|memset
c_func
(paren
op_amp
id|aninfo
comma
l_int|0
comma
r_sizeof
(paren
id|aninfo
)paren
)paren
suffix:semicolon
id|aninfo.flags
op_or_assign
id|MR_AN_ENABLE
suffix:semicolon
id|aninfo.state
op_assign
id|ANEG_STATE_UNKNOWN
suffix:semicolon
id|aninfo.cur_time
op_assign
l_int|0
suffix:semicolon
id|tick
op_assign
l_int|0
suffix:semicolon
r_while
c_loop
(paren
op_increment
id|tick
OL
l_int|195000
)paren
(brace
id|status
op_assign
id|tg3_fiber_aneg_smachine
c_func
(paren
id|tp
comma
op_amp
id|aninfo
)paren
suffix:semicolon
r_if
c_cond
(paren
id|status
op_eq
id|ANEG_DONE
op_logical_or
id|status
op_eq
id|ANEG_FAILED
)paren
r_break
suffix:semicolon
id|udelay
c_func
(paren
l_int|1
)paren
suffix:semicolon
)brace
id|tp-&gt;mac_mode
op_and_assign
op_complement
id|MAC_MODE_SEND_CONFIGS
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
op_star
id|flags
op_assign
id|aninfo.flags
suffix:semicolon
r_if
c_cond
(paren
id|status
op_eq
id|ANEG_DONE
op_logical_and
(paren
id|aninfo.flags
op_amp
(paren
id|MR_AN_COMPLETE
op_or
id|MR_LINK_OK
op_or
id|MR_LP_ADV_FULL_DUPLEX
)paren
)paren
)paren
id|res
op_assign
l_int|1
suffix:semicolon
r_return
id|res
suffix:semicolon
)brace
DECL|function|tg3_init_bcm8002
r_static
r_void
id|tg3_init_bcm8002
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|mac_status
op_assign
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
suffix:semicolon
r_int
id|i
suffix:semicolon
multiline_comment|/* Reset when initting first time or we have a link. */
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_INIT_COMPLETE
)paren
op_logical_and
op_logical_neg
(paren
id|mac_status
op_amp
id|MAC_STATUS_PCS_SYNCED
)paren
)paren
r_return
suffix:semicolon
multiline_comment|/* Set PLL lock range. */
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x16
comma
l_int|0x8007
)paren
suffix:semicolon
multiline_comment|/* SW reset */
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
id|BMCR_RESET
)paren
suffix:semicolon
multiline_comment|/* Wait for reset to complete. */
multiline_comment|/* XXX schedule_timeout() ... */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|500
suffix:semicolon
id|i
op_increment
)paren
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
multiline_comment|/* Config mode; select PMA/Ch 1 regs. */
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x10
comma
l_int|0x8411
)paren
suffix:semicolon
multiline_comment|/* Enable auto-lock and comdet, select txclk for tx. */
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x11
comma
l_int|0x0a10
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x18
comma
l_int|0x00a0
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x16
comma
l_int|0x41ff
)paren
suffix:semicolon
multiline_comment|/* Assert and deassert POR. */
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x13
comma
l_int|0x0400
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x13
comma
l_int|0x0000
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x11
comma
l_int|0x0a50
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x11
comma
l_int|0x0a10
)paren
suffix:semicolon
multiline_comment|/* Wait for signal to stabilize */
multiline_comment|/* XXX schedule_timeout() ... */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|15000
suffix:semicolon
id|i
op_increment
)paren
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
multiline_comment|/* Deselect the channel register so we can read the PHYID&n;&t; * later.&n;&t; */
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x10
comma
l_int|0x8011
)paren
suffix:semicolon
)brace
DECL|function|tg3_setup_fiber_hw_autoneg
r_static
r_int
id|tg3_setup_fiber_hw_autoneg
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|mac_status
)paren
(brace
id|u32
id|sg_dig_ctrl
comma
id|sg_dig_status
suffix:semicolon
id|u32
id|serdes_cfg
comma
id|expected_sg_dig_ctrl
suffix:semicolon
r_int
id|workaround
comma
id|port_a
suffix:semicolon
r_int
id|current_link_up
suffix:semicolon
id|serdes_cfg
op_assign
l_int|0
suffix:semicolon
id|expected_sg_dig_ctrl
op_assign
l_int|0
suffix:semicolon
id|workaround
op_assign
l_int|0
suffix:semicolon
id|port_a
op_assign
l_int|1
suffix:semicolon
id|current_link_up
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_ne
id|CHIPREV_ID_5704_A0
op_logical_and
id|tp-&gt;pci_chip_rev_id
op_ne
id|CHIPREV_ID_5704_A1
)paren
(brace
id|workaround
op_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|tr32
c_func
(paren
id|TG3PCI_DUAL_MAC_CTRL
)paren
op_amp
id|DUAL_MAC_CTRL_ID
)paren
id|port_a
op_assign
l_int|0
suffix:semicolon
id|serdes_cfg
op_assign
id|tr32
c_func
(paren
id|MAC_SERDES_CFG
)paren
op_amp
(paren
(paren
l_int|1
op_lshift
l_int|23
)paren
op_or
(paren
l_int|1
op_lshift
l_int|22
)paren
op_or
(paren
l_int|1
op_lshift
l_int|21
)paren
op_or
(paren
l_int|1
op_lshift
l_int|20
)paren
)paren
suffix:semicolon
)brace
id|sg_dig_ctrl
op_assign
id|tr32
c_func
(paren
id|SG_DIG_CTRL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.autoneg
op_ne
id|AUTONEG_ENABLE
)paren
(brace
r_if
c_cond
(paren
id|sg_dig_ctrl
op_amp
(paren
l_int|1
op_lshift
l_int|31
)paren
)paren
(brace
r_if
c_cond
(paren
id|workaround
)paren
(brace
id|u32
id|val
op_assign
id|serdes_cfg
suffix:semicolon
r_if
c_cond
(paren
id|port_a
)paren
id|val
op_or_assign
l_int|0xc010880
suffix:semicolon
r_else
id|val
op_or_assign
l_int|0x4010880
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_SERDES_CFG
comma
id|val
)paren
suffix:semicolon
)brace
id|tw32_f
c_func
(paren
id|SG_DIG_CTRL
comma
l_int|0x01388400
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|mac_status
op_amp
id|MAC_STATUS_PCS_SYNCED
)paren
(brace
id|tg3_setup_flow_control
c_func
(paren
id|tp
comma
l_int|0
comma
l_int|0
)paren
suffix:semicolon
id|current_link_up
op_assign
l_int|1
suffix:semicolon
)brace
r_goto
id|out
suffix:semicolon
)brace
multiline_comment|/* Want auto-negotiation.  */
id|expected_sg_dig_ctrl
op_assign
l_int|0x81388400
suffix:semicolon
multiline_comment|/* Pause capability */
id|expected_sg_dig_ctrl
op_or_assign
(paren
l_int|1
op_lshift
l_int|11
)paren
suffix:semicolon
multiline_comment|/* Asymettric pause */
id|expected_sg_dig_ctrl
op_or_assign
(paren
l_int|1
op_lshift
l_int|12
)paren
suffix:semicolon
r_if
c_cond
(paren
id|sg_dig_ctrl
op_ne
id|expected_sg_dig_ctrl
)paren
(brace
r_if
c_cond
(paren
id|workaround
)paren
id|tw32_f
c_func
(paren
id|MAC_SERDES_CFG
comma
id|serdes_cfg
op_or
l_int|0xc011880
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|SG_DIG_CTRL
comma
id|expected_sg_dig_ctrl
op_or
(paren
l_int|1
op_lshift
l_int|30
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|5
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|SG_DIG_CTRL
comma
id|expected_sg_dig_ctrl
)paren
suffix:semicolon
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_PHY_JUST_INITTED
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|mac_status
op_amp
(paren
id|MAC_STATUS_PCS_SYNCED
op_or
id|MAC_STATUS_SIGNAL_DET
)paren
)paren
(brace
r_int
id|i
suffix:semicolon
multiline_comment|/* Giver time to negotiate (~200ms) */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|40000
suffix:semicolon
id|i
op_increment
)paren
(brace
id|sg_dig_status
op_assign
id|tr32
c_func
(paren
id|SG_DIG_STATUS
)paren
suffix:semicolon
r_if
c_cond
(paren
id|sg_dig_status
op_amp
(paren
l_int|0x3
)paren
)paren
r_break
suffix:semicolon
id|udelay
c_func
(paren
l_int|5
)paren
suffix:semicolon
)brace
id|mac_status
op_assign
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|sg_dig_status
op_amp
(paren
l_int|1
op_lshift
l_int|1
)paren
)paren
op_logical_and
(paren
id|mac_status
op_amp
id|MAC_STATUS_PCS_SYNCED
)paren
)paren
(brace
id|u32
id|local_adv
comma
id|remote_adv
suffix:semicolon
id|local_adv
op_assign
id|ADVERTISE_PAUSE_CAP
suffix:semicolon
id|remote_adv
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|sg_dig_status
op_amp
(paren
l_int|1
op_lshift
l_int|19
)paren
)paren
id|remote_adv
op_or_assign
id|LPA_PAUSE_CAP
suffix:semicolon
r_if
c_cond
(paren
id|sg_dig_status
op_amp
(paren
l_int|1
op_lshift
l_int|20
)paren
)paren
id|remote_adv
op_or_assign
id|LPA_PAUSE_ASYM
suffix:semicolon
id|tg3_setup_flow_control
c_func
(paren
id|tp
comma
id|local_adv
comma
id|remote_adv
)paren
suffix:semicolon
id|current_link_up
op_assign
l_int|1
suffix:semicolon
id|tp-&gt;tg3_flags2
op_and_assign
op_complement
id|TG3_FLG2_PHY_JUST_INITTED
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
(paren
id|sg_dig_status
op_amp
(paren
l_int|1
op_lshift
l_int|1
)paren
)paren
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_JUST_INITTED
)paren
id|tp-&gt;tg3_flags2
op_and_assign
op_complement
id|TG3_FLG2_PHY_JUST_INITTED
suffix:semicolon
r_else
(brace
r_if
c_cond
(paren
id|workaround
)paren
(brace
id|u32
id|val
op_assign
id|serdes_cfg
suffix:semicolon
r_if
c_cond
(paren
id|port_a
)paren
id|val
op_or_assign
l_int|0xc010880
suffix:semicolon
r_else
id|val
op_or_assign
l_int|0x4010880
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_SERDES_CFG
comma
id|val
)paren
suffix:semicolon
)brace
id|tw32_f
c_func
(paren
id|SG_DIG_CTRL
comma
l_int|0x01388400
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|mac_status
op_assign
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
suffix:semicolon
r_if
c_cond
(paren
id|mac_status
op_amp
id|MAC_STATUS_PCS_SYNCED
)paren
(brace
id|tg3_setup_flow_control
c_func
(paren
id|tp
comma
l_int|0
comma
l_int|0
)paren
suffix:semicolon
id|current_link_up
op_assign
l_int|1
suffix:semicolon
)brace
)brace
)brace
)brace
id|out
suffix:colon
r_return
id|current_link_up
suffix:semicolon
)brace
DECL|function|tg3_setup_fiber_by_hand
r_static
r_int
id|tg3_setup_fiber_by_hand
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|mac_status
)paren
(brace
r_int
id|current_link_up
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|mac_status
op_amp
id|MAC_STATUS_PCS_SYNCED
)paren
)paren
(brace
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_GOT_SERDES_FLOWCTL
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;link_config.autoneg
op_eq
id|AUTONEG_ENABLE
)paren
(brace
id|u32
id|flags
suffix:semicolon
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|fiber_autoneg
c_func
(paren
id|tp
comma
op_amp
id|flags
)paren
)paren
(brace
id|u32
id|local_adv
comma
id|remote_adv
suffix:semicolon
id|local_adv
op_assign
id|ADVERTISE_PAUSE_CAP
suffix:semicolon
id|remote_adv
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|flags
op_amp
id|MR_LP_ADV_SYM_PAUSE
)paren
id|remote_adv
op_or_assign
id|LPA_PAUSE_CAP
suffix:semicolon
r_if
c_cond
(paren
id|flags
op_amp
id|MR_LP_ADV_ASYM_PAUSE
)paren
id|remote_adv
op_or_assign
id|LPA_PAUSE_ASYM
suffix:semicolon
id|tg3_setup_flow_control
c_func
(paren
id|tp
comma
id|local_adv
comma
id|remote_adv
)paren
suffix:semicolon
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_GOT_SERDES_FLOWCTL
suffix:semicolon
id|current_link_up
op_assign
l_int|1
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|30
suffix:semicolon
id|i
op_increment
)paren
(brace
id|udelay
c_func
(paren
l_int|20
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_STATUS
comma
(paren
id|MAC_STATUS_SYNC_CHANGED
op_or
id|MAC_STATUS_CFG_CHANGED
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
op_amp
(paren
id|MAC_STATUS_SYNC_CHANGED
op_or
id|MAC_STATUS_CFG_CHANGED
)paren
)paren
op_eq
l_int|0
)paren
r_break
suffix:semicolon
)brace
id|mac_status
op_assign
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
suffix:semicolon
r_if
c_cond
(paren
id|current_link_up
op_eq
l_int|0
op_logical_and
(paren
id|mac_status
op_amp
id|MAC_STATUS_PCS_SYNCED
)paren
op_logical_and
op_logical_neg
(paren
id|mac_status
op_amp
id|MAC_STATUS_RCVD_CFG
)paren
)paren
id|current_link_up
op_assign
l_int|1
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Forcing 1000FD link up. */
id|current_link_up
op_assign
l_int|1
suffix:semicolon
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_GOT_SERDES_FLOWCTL
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
(paren
id|tp-&gt;mac_mode
op_or
id|MAC_MODE_SEND_CONFIGS
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
id|out
suffix:colon
r_return
id|current_link_up
suffix:semicolon
)brace
DECL|function|tg3_setup_fiber_phy
r_static
r_int
id|tg3_setup_fiber_phy
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|force_reset
)paren
(brace
id|u32
id|orig_pause_cfg
suffix:semicolon
id|u16
id|orig_active_speed
suffix:semicolon
id|u8
id|orig_active_duplex
suffix:semicolon
id|u32
id|mac_status
suffix:semicolon
r_int
id|current_link_up
suffix:semicolon
r_int
id|i
suffix:semicolon
id|orig_pause_cfg
op_assign
(paren
id|tp-&gt;tg3_flags
op_amp
(paren
id|TG3_FLAG_RX_PAUSE
op_or
id|TG3_FLAG_TX_PAUSE
)paren
)paren
suffix:semicolon
id|orig_active_speed
op_assign
id|tp-&gt;link_config.active_speed
suffix:semicolon
id|orig_active_duplex
op_assign
id|tp-&gt;link_config.active_duplex
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_HW_AUTONEG
)paren
op_logical_and
id|netif_carrier_ok
c_func
(paren
id|tp-&gt;dev
)paren
op_logical_and
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_INIT_COMPLETE
)paren
)paren
(brace
id|mac_status
op_assign
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
suffix:semicolon
id|mac_status
op_and_assign
(paren
id|MAC_STATUS_PCS_SYNCED
op_or
id|MAC_STATUS_SIGNAL_DET
op_or
id|MAC_STATUS_CFG_CHANGED
op_or
id|MAC_STATUS_RCVD_CFG
)paren
suffix:semicolon
r_if
c_cond
(paren
id|mac_status
op_eq
(paren
id|MAC_STATUS_PCS_SYNCED
op_or
id|MAC_STATUS_SIGNAL_DET
)paren
)paren
(brace
id|tw32_f
c_func
(paren
id|MAC_STATUS
comma
(paren
id|MAC_STATUS_SYNC_CHANGED
op_or
id|MAC_STATUS_CFG_CHANGED
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
)brace
id|tw32_f
c_func
(paren
id|MAC_TX_AUTO_NEG
comma
l_int|0
)paren
suffix:semicolon
id|tp-&gt;mac_mode
op_and_assign
op_complement
(paren
id|MAC_MODE_PORT_MODE_MASK
op_or
id|MAC_MODE_HALF_DUPLEX
)paren
suffix:semicolon
id|tp-&gt;mac_mode
op_or_assign
id|MAC_MODE_PORT_MODE_TBI
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;phy_id
op_eq
id|PHY_ID_BCM8002
)paren
id|tg3_init_bcm8002
c_func
(paren
id|tp
)paren
suffix:semicolon
multiline_comment|/* Enable link change event even when serdes polling.  */
id|tw32_f
c_func
(paren
id|MAC_EVENT
comma
id|MAC_EVENT_LNKSTATE_CHANGED
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|current_link_up
op_assign
l_int|0
suffix:semicolon
id|mac_status
op_assign
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_HW_AUTONEG
)paren
id|current_link_up
op_assign
id|tg3_setup_fiber_hw_autoneg
c_func
(paren
id|tp
comma
id|mac_status
)paren
suffix:semicolon
r_else
id|current_link_up
op_assign
id|tg3_setup_fiber_by_hand
c_func
(paren
id|tp
comma
id|mac_status
)paren
suffix:semicolon
id|tp-&gt;mac_mode
op_and_assign
op_complement
id|MAC_MODE_LINK_POLARITY
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tp-&gt;hw_status-&gt;status
op_assign
(paren
id|SD_STATUS_UPDATED
op_or
(paren
id|tp-&gt;hw_status-&gt;status
op_amp
op_complement
id|SD_STATUS_LINK_CHG
)paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|100
suffix:semicolon
id|i
op_increment
)paren
(brace
id|tw32_f
c_func
(paren
id|MAC_STATUS
comma
(paren
id|MAC_STATUS_SYNC_CHANGED
op_or
id|MAC_STATUS_CFG_CHANGED
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|5
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
op_amp
(paren
id|MAC_STATUS_SYNC_CHANGED
op_or
id|MAC_STATUS_CFG_CHANGED
)paren
)paren
op_eq
l_int|0
)paren
r_break
suffix:semicolon
)brace
id|mac_status
op_assign
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|mac_status
op_amp
id|MAC_STATUS_PCS_SYNCED
)paren
op_eq
l_int|0
)paren
(brace
id|current_link_up
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.autoneg
op_eq
id|AUTONEG_ENABLE
)paren
(brace
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
(paren
id|tp-&gt;mac_mode
op_or
id|MAC_MODE_SEND_CONFIGS
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|1
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|current_link_up
op_eq
l_int|1
)paren
(brace
id|tp-&gt;link_config.active_speed
op_assign
id|SPEED_1000
suffix:semicolon
id|tp-&gt;link_config.active_duplex
op_assign
id|DUPLEX_FULL
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_LED_CTRL
comma
(paren
id|tp-&gt;led_ctrl
op_or
id|LED_CTRL_LNKLED_OVERRIDE
op_or
id|LED_CTRL_1000MBPS_ON
)paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|tp-&gt;link_config.active_speed
op_assign
id|SPEED_INVALID
suffix:semicolon
id|tp-&gt;link_config.active_duplex
op_assign
id|DUPLEX_INVALID
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_LED_CTRL
comma
(paren
id|tp-&gt;led_ctrl
op_or
id|LED_CTRL_LNKLED_OVERRIDE
op_or
id|LED_CTRL_TRAFFIC_OVERRIDE
)paren
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|current_link_up
op_ne
id|netif_carrier_ok
c_func
(paren
id|tp-&gt;dev
)paren
)paren
(brace
r_if
c_cond
(paren
id|current_link_up
)paren
id|netif_carrier_on
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
r_else
id|netif_carrier_off
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
id|tg3_link_report
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
r_else
(brace
id|u32
id|now_pause_cfg
op_assign
id|tp-&gt;tg3_flags
op_amp
(paren
id|TG3_FLAG_RX_PAUSE
op_or
id|TG3_FLAG_TX_PAUSE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|orig_pause_cfg
op_ne
id|now_pause_cfg
op_logical_or
id|orig_active_speed
op_ne
id|tp-&gt;link_config.active_speed
op_logical_or
id|orig_active_duplex
op_ne
id|tp-&gt;link_config.active_duplex
)paren
id|tg3_link_report
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_setup_phy
r_static
r_int
id|tg3_setup_phy
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|force_reset
)paren
(brace
r_int
id|err
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
(brace
id|err
op_assign
id|tg3_setup_fiber_phy
c_func
(paren
id|tp
comma
id|force_reset
)paren
suffix:semicolon
)brace
r_else
(brace
id|err
op_assign
id|tg3_setup_copper_phy
c_func
(paren
id|tp
comma
id|force_reset
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;link_config.active_speed
op_eq
id|SPEED_1000
op_logical_and
id|tp-&gt;link_config.active_duplex
op_eq
id|DUPLEX_HALF
)paren
id|tw32
c_func
(paren
id|MAC_TX_LENGTHS
comma
(paren
(paren
l_int|2
op_lshift
id|TX_LENGTHS_IPG_CRS_SHIFT
)paren
op_or
(paren
l_int|6
op_lshift
id|TX_LENGTHS_IPG_SHIFT
)paren
op_or
(paren
l_int|0xff
op_lshift
id|TX_LENGTHS_SLOT_TIME_SHIFT
)paren
)paren
)paren
suffix:semicolon
r_else
id|tw32
c_func
(paren
id|MAC_TX_LENGTHS
comma
(paren
(paren
l_int|2
op_lshift
id|TX_LENGTHS_IPG_CRS_SHIFT
)paren
op_or
(paren
l_int|6
op_lshift
id|TX_LENGTHS_IPG_SHIFT
)paren
op_or
(paren
l_int|32
op_lshift
id|TX_LENGTHS_SLOT_TIME_SHIFT
)paren
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
(brace
r_if
c_cond
(paren
id|netif_carrier_ok
c_func
(paren
id|tp-&gt;dev
)paren
)paren
(brace
id|tw32
c_func
(paren
id|HOSTCC_STAT_COAL_TICKS
comma
id|DEFAULT_STAT_COAL_TICKS
)paren
suffix:semicolon
)brace
r_else
(brace
id|tw32
c_func
(paren
id|HOSTCC_STAT_COAL_TICKS
comma
l_int|0
)paren
suffix:semicolon
)brace
)brace
r_return
id|err
suffix:semicolon
)brace
multiline_comment|/* Tigon3 never reports partial packet sends.  So we do not&n; * need special logic to handle SKBs that have not had all&n; * of their frags sent yet, like SunGEM does.&n; */
DECL|function|tg3_tx
r_static
r_void
id|tg3_tx
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|hw_idx
op_assign
id|tp-&gt;hw_status-&gt;idx
(braket
l_int|0
)braket
dot
id|tx_consumer
suffix:semicolon
id|u32
id|sw_idx
op_assign
id|tp-&gt;tx_cons
suffix:semicolon
r_while
c_loop
(paren
id|sw_idx
op_ne
id|hw_idx
)paren
(brace
r_struct
id|tx_ring_info
op_star
id|ri
op_assign
op_amp
id|tp-&gt;tx_buffers
(braket
id|sw_idx
)braket
suffix:semicolon
r_struct
id|sk_buff
op_star
id|skb
op_assign
id|ri-&gt;skb
suffix:semicolon
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|unlikely
c_func
(paren
id|skb
op_eq
l_int|NULL
)paren
)paren
id|BUG
c_func
(paren
)paren
suffix:semicolon
id|pci_unmap_single
c_func
(paren
id|tp-&gt;pdev
comma
id|pci_unmap_addr
c_func
(paren
id|ri
comma
id|mapping
)paren
comma
id|skb_headlen
c_func
(paren
id|skb
)paren
comma
id|PCI_DMA_TODEVICE
)paren
suffix:semicolon
id|ri-&gt;skb
op_assign
l_int|NULL
suffix:semicolon
id|sw_idx
op_assign
id|NEXT_TX
c_func
(paren
id|sw_idx
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|nr_frags
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|unlikely
c_func
(paren
id|sw_idx
op_eq
id|hw_idx
)paren
)paren
id|BUG
c_func
(paren
)paren
suffix:semicolon
id|ri
op_assign
op_amp
id|tp-&gt;tx_buffers
(braket
id|sw_idx
)braket
suffix:semicolon
r_if
c_cond
(paren
id|unlikely
c_func
(paren
id|ri-&gt;skb
op_ne
l_int|NULL
)paren
)paren
id|BUG
c_func
(paren
)paren
suffix:semicolon
id|pci_unmap_page
c_func
(paren
id|tp-&gt;pdev
comma
id|pci_unmap_addr
c_func
(paren
id|ri
comma
id|mapping
)paren
comma
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|frags
(braket
id|i
)braket
dot
id|size
comma
id|PCI_DMA_TODEVICE
)paren
suffix:semicolon
id|sw_idx
op_assign
id|NEXT_TX
c_func
(paren
id|sw_idx
)paren
suffix:semicolon
)brace
id|dev_kfree_skb_irq
c_func
(paren
id|skb
)paren
suffix:semicolon
)brace
id|tp-&gt;tx_cons
op_assign
id|sw_idx
suffix:semicolon
r_if
c_cond
(paren
id|netif_queue_stopped
c_func
(paren
id|tp-&gt;dev
)paren
op_logical_and
(paren
id|TX_BUFFS_AVAIL
c_func
(paren
id|tp
)paren
OG
id|TG3_TX_WAKEUP_THRESH
)paren
)paren
id|netif_wake_queue
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
)brace
multiline_comment|/* Returns size of skb allocated or &lt; 0 on error.&n; *&n; * We only need to fill in the address because the other members&n; * of the RX descriptor are invariant, see tg3_init_rings.&n; *&n; * Note the purposeful assymetry of cpu vs. chip accesses.  For&n; * posting buffers we only dirty the first cache line of the RX&n; * descriptor (containing the address).  Whereas for the RX status&n; * buffers the cpu only reads the last cacheline of the RX descriptor&n; * (to fetch the error flags, vlan tag, checksum, and opaque cookie).&n; */
DECL|function|tg3_alloc_rx_skb
r_static
r_int
id|tg3_alloc_rx_skb
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|opaque_key
comma
r_int
id|src_idx
comma
id|u32
id|dest_idx_unmasked
)paren
(brace
r_struct
id|tg3_rx_buffer_desc
op_star
id|desc
suffix:semicolon
r_struct
id|ring_info
op_star
id|map
comma
op_star
id|src_map
suffix:semicolon
r_struct
id|sk_buff
op_star
id|skb
suffix:semicolon
id|dma_addr_t
id|mapping
suffix:semicolon
r_int
id|skb_size
comma
id|dest_idx
suffix:semicolon
id|src_map
op_assign
l_int|NULL
suffix:semicolon
r_switch
c_cond
(paren
id|opaque_key
)paren
(brace
r_case
id|RXD_OPAQUE_RING_STD
suffix:colon
id|dest_idx
op_assign
id|dest_idx_unmasked
op_mod
id|TG3_RX_RING_SIZE
suffix:semicolon
id|desc
op_assign
op_amp
id|tp-&gt;rx_std
(braket
id|dest_idx
)braket
suffix:semicolon
id|map
op_assign
op_amp
id|tp-&gt;rx_std_buffers
(braket
id|dest_idx
)braket
suffix:semicolon
r_if
c_cond
(paren
id|src_idx
op_ge
l_int|0
)paren
id|src_map
op_assign
op_amp
id|tp-&gt;rx_std_buffers
(braket
id|src_idx
)braket
suffix:semicolon
id|skb_size
op_assign
id|RX_PKT_BUF_SZ
suffix:semicolon
r_break
suffix:semicolon
r_case
id|RXD_OPAQUE_RING_JUMBO
suffix:colon
id|dest_idx
op_assign
id|dest_idx_unmasked
op_mod
id|TG3_RX_JUMBO_RING_SIZE
suffix:semicolon
id|desc
op_assign
op_amp
id|tp-&gt;rx_jumbo
(braket
id|dest_idx
)braket
suffix:semicolon
id|map
op_assign
op_amp
id|tp-&gt;rx_jumbo_buffers
(braket
id|dest_idx
)braket
suffix:semicolon
r_if
c_cond
(paren
id|src_idx
op_ge
l_int|0
)paren
id|src_map
op_assign
op_amp
id|tp-&gt;rx_jumbo_buffers
(braket
id|src_idx
)braket
suffix:semicolon
id|skb_size
op_assign
id|RX_JUMBO_PKT_BUF_SZ
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
suffix:semicolon
multiline_comment|/* Do not overwrite any of the map or rp information&n;&t; * until we are sure we can commit to a new buffer.&n;&t; *&n;&t; * Callers depend upon this behavior and assume that&n;&t; * we leave everything unchanged if we fail.&n;&t; */
id|skb
op_assign
id|dev_alloc_skb
c_func
(paren
id|skb_size
)paren
suffix:semicolon
r_if
c_cond
(paren
id|skb
op_eq
l_int|NULL
)paren
r_return
op_minus
id|ENOMEM
suffix:semicolon
id|skb-&gt;dev
op_assign
id|tp-&gt;dev
suffix:semicolon
id|skb_reserve
c_func
(paren
id|skb
comma
id|tp-&gt;rx_offset
)paren
suffix:semicolon
id|mapping
op_assign
id|pci_map_single
c_func
(paren
id|tp-&gt;pdev
comma
id|skb-&gt;data
comma
id|skb_size
op_minus
id|tp-&gt;rx_offset
comma
id|PCI_DMA_FROMDEVICE
)paren
suffix:semicolon
id|map-&gt;skb
op_assign
id|skb
suffix:semicolon
id|pci_unmap_addr_set
c_func
(paren
id|map
comma
id|mapping
comma
id|mapping
)paren
suffix:semicolon
r_if
c_cond
(paren
id|src_map
op_ne
l_int|NULL
)paren
id|src_map-&gt;skb
op_assign
l_int|NULL
suffix:semicolon
id|desc-&gt;addr_hi
op_assign
(paren
(paren
id|u64
)paren
id|mapping
op_rshift
l_int|32
)paren
suffix:semicolon
id|desc-&gt;addr_lo
op_assign
(paren
(paren
id|u64
)paren
id|mapping
op_amp
l_int|0xffffffff
)paren
suffix:semicolon
r_return
id|skb_size
suffix:semicolon
)brace
multiline_comment|/* We only need to move over in the address because the other&n; * members of the RX descriptor are invariant.  See notes above&n; * tg3_alloc_rx_skb for full details.&n; */
DECL|function|tg3_recycle_rx
r_static
r_void
id|tg3_recycle_rx
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|opaque_key
comma
r_int
id|src_idx
comma
id|u32
id|dest_idx_unmasked
)paren
(brace
r_struct
id|tg3_rx_buffer_desc
op_star
id|src_desc
comma
op_star
id|dest_desc
suffix:semicolon
r_struct
id|ring_info
op_star
id|src_map
comma
op_star
id|dest_map
suffix:semicolon
r_int
id|dest_idx
suffix:semicolon
r_switch
c_cond
(paren
id|opaque_key
)paren
(brace
r_case
id|RXD_OPAQUE_RING_STD
suffix:colon
id|dest_idx
op_assign
id|dest_idx_unmasked
op_mod
id|TG3_RX_RING_SIZE
suffix:semicolon
id|dest_desc
op_assign
op_amp
id|tp-&gt;rx_std
(braket
id|dest_idx
)braket
suffix:semicolon
id|dest_map
op_assign
op_amp
id|tp-&gt;rx_std_buffers
(braket
id|dest_idx
)braket
suffix:semicolon
id|src_desc
op_assign
op_amp
id|tp-&gt;rx_std
(braket
id|src_idx
)braket
suffix:semicolon
id|src_map
op_assign
op_amp
id|tp-&gt;rx_std_buffers
(braket
id|src_idx
)braket
suffix:semicolon
r_break
suffix:semicolon
r_case
id|RXD_OPAQUE_RING_JUMBO
suffix:colon
id|dest_idx
op_assign
id|dest_idx_unmasked
op_mod
id|TG3_RX_JUMBO_RING_SIZE
suffix:semicolon
id|dest_desc
op_assign
op_amp
id|tp-&gt;rx_jumbo
(braket
id|dest_idx
)braket
suffix:semicolon
id|dest_map
op_assign
op_amp
id|tp-&gt;rx_jumbo_buffers
(braket
id|dest_idx
)braket
suffix:semicolon
id|src_desc
op_assign
op_amp
id|tp-&gt;rx_jumbo
(braket
id|src_idx
)braket
suffix:semicolon
id|src_map
op_assign
op_amp
id|tp-&gt;rx_jumbo_buffers
(braket
id|src_idx
)braket
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_return
suffix:semicolon
)brace
suffix:semicolon
id|dest_map-&gt;skb
op_assign
id|src_map-&gt;skb
suffix:semicolon
id|pci_unmap_addr_set
c_func
(paren
id|dest_map
comma
id|mapping
comma
id|pci_unmap_addr
c_func
(paren
id|src_map
comma
id|mapping
)paren
)paren
suffix:semicolon
id|dest_desc-&gt;addr_hi
op_assign
id|src_desc-&gt;addr_hi
suffix:semicolon
id|dest_desc-&gt;addr_lo
op_assign
id|src_desc-&gt;addr_lo
suffix:semicolon
id|src_map-&gt;skb
op_assign
l_int|NULL
suffix:semicolon
)brace
macro_line|#if TG3_VLAN_TAG_USED
DECL|function|tg3_vlan_rx
r_static
r_int
id|tg3_vlan_rx
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_struct
id|sk_buff
op_star
id|skb
comma
id|u16
id|vlan_tag
)paren
(brace
r_return
id|vlan_hwaccel_receive_skb
c_func
(paren
id|skb
comma
id|tp-&gt;vlgrp
comma
id|vlan_tag
)paren
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/* The RX ring scheme is composed of multiple rings which post fresh&n; * buffers to the chip, and one special ring the chip uses to report&n; * status back to the host.&n; *&n; * The special ring reports the status of received packets to the&n; * host.  The chip does not write into the original descriptor the&n; * RX buffer was obtained from.  The chip simply takes the original&n; * descriptor as provided by the host, updates the status and length&n; * field, then writes this into the next status ring entry.&n; *&n; * Each ring the host uses to post buffers to the chip is described&n; * by a TG3_BDINFO entry in the chips SRAM area.  When a packet arrives,&n; * it is first placed into the on-chip ram.  When the packet&squot;s length&n; * is known, it walks down the TG3_BDINFO entries to select the ring.&n; * Each TG3_BDINFO specifies a MAXLEN field and the first TG3_BDINFO&n; * which is within the range of the new packet&squot;s length is chosen.&n; *&n; * The &quot;separate ring for rx status&quot; scheme may sound queer, but it makes&n; * sense from a cache coherency perspective.  If only the host writes&n; * to the buffer post rings, and only the chip writes to the rx status&n; * rings, then cache lines never move beyond shared-modified state.&n; * If both the host and chip were to write into the same ring, cache line&n; * eviction could occur since both entities want it in an exclusive state.&n; */
DECL|function|tg3_rx
r_static
r_int
id|tg3_rx
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|budget
)paren
(brace
id|u32
id|work_mask
suffix:semicolon
id|u32
id|rx_rcb_ptr
op_assign
id|tp-&gt;rx_rcb_ptr
suffix:semicolon
id|u16
id|hw_idx
comma
id|sw_idx
suffix:semicolon
r_int
id|received
suffix:semicolon
id|hw_idx
op_assign
id|tp-&gt;hw_status-&gt;idx
(braket
l_int|0
)braket
dot
id|rx_producer
suffix:semicolon
multiline_comment|/*&n;&t; * We need to order the read of hw_idx and the read of&n;&t; * the opaque cookie.&n;&t; */
id|rmb
c_func
(paren
)paren
suffix:semicolon
id|sw_idx
op_assign
id|rx_rcb_ptr
op_mod
id|TG3_RX_RCB_RING_SIZE
c_func
(paren
id|tp
)paren
suffix:semicolon
id|work_mask
op_assign
l_int|0
suffix:semicolon
id|received
op_assign
l_int|0
suffix:semicolon
r_while
c_loop
(paren
id|sw_idx
op_ne
id|hw_idx
op_logical_and
id|budget
OG
l_int|0
)paren
(brace
r_struct
id|tg3_rx_buffer_desc
op_star
id|desc
op_assign
op_amp
id|tp-&gt;rx_rcb
(braket
id|sw_idx
)braket
suffix:semicolon
r_int
r_int
id|len
suffix:semicolon
r_struct
id|sk_buff
op_star
id|skb
suffix:semicolon
id|dma_addr_t
id|dma_addr
suffix:semicolon
id|u32
id|opaque_key
comma
id|desc_idx
comma
op_star
id|post_ptr
suffix:semicolon
id|desc_idx
op_assign
id|desc-&gt;opaque
op_amp
id|RXD_OPAQUE_INDEX_MASK
suffix:semicolon
id|opaque_key
op_assign
id|desc-&gt;opaque
op_amp
id|RXD_OPAQUE_RING_MASK
suffix:semicolon
r_if
c_cond
(paren
id|opaque_key
op_eq
id|RXD_OPAQUE_RING_STD
)paren
(brace
id|dma_addr
op_assign
id|pci_unmap_addr
c_func
(paren
op_amp
id|tp-&gt;rx_std_buffers
(braket
id|desc_idx
)braket
comma
id|mapping
)paren
suffix:semicolon
id|skb
op_assign
id|tp-&gt;rx_std_buffers
(braket
id|desc_idx
)braket
dot
id|skb
suffix:semicolon
id|post_ptr
op_assign
op_amp
id|tp-&gt;rx_std_ptr
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|opaque_key
op_eq
id|RXD_OPAQUE_RING_JUMBO
)paren
(brace
id|dma_addr
op_assign
id|pci_unmap_addr
c_func
(paren
op_amp
id|tp-&gt;rx_jumbo_buffers
(braket
id|desc_idx
)braket
comma
id|mapping
)paren
suffix:semicolon
id|skb
op_assign
id|tp-&gt;rx_jumbo_buffers
(braket
id|desc_idx
)braket
dot
id|skb
suffix:semicolon
id|post_ptr
op_assign
op_amp
id|tp-&gt;rx_jumbo_ptr
suffix:semicolon
)brace
r_else
(brace
r_goto
id|next_pkt_nopost
suffix:semicolon
)brace
id|work_mask
op_or_assign
id|opaque_key
suffix:semicolon
r_if
c_cond
(paren
(paren
id|desc-&gt;err_vlan
op_amp
id|RXD_ERR_MASK
)paren
op_ne
l_int|0
op_logical_and
(paren
id|desc-&gt;err_vlan
op_ne
id|RXD_ERR_ODD_NIBBLE_RCVD_MII
)paren
)paren
(brace
id|drop_it
suffix:colon
id|tg3_recycle_rx
c_func
(paren
id|tp
comma
id|opaque_key
comma
id|desc_idx
comma
op_star
id|post_ptr
)paren
suffix:semicolon
id|drop_it_no_recycle
suffix:colon
multiline_comment|/* Other statistics kept track of by card. */
id|tp-&gt;net_stats.rx_dropped
op_increment
suffix:semicolon
r_goto
id|next_pkt
suffix:semicolon
)brace
id|len
op_assign
(paren
(paren
id|desc-&gt;idx_len
op_amp
id|RXD_LEN_MASK
)paren
op_rshift
id|RXD_LEN_SHIFT
)paren
op_minus
l_int|4
suffix:semicolon
multiline_comment|/* omit crc */
r_if
c_cond
(paren
id|len
OG
id|RX_COPY_THRESHOLD
op_logical_and
id|tp-&gt;rx_offset
op_eq
l_int|2
multiline_comment|/* rx_offset != 2 iff this is a 5701 card running&n;&t;&t;&t; * in PCI-X mode [see tg3_get_invariants()] */
)paren
(brace
r_int
id|skb_size
suffix:semicolon
id|skb_size
op_assign
id|tg3_alloc_rx_skb
c_func
(paren
id|tp
comma
id|opaque_key
comma
id|desc_idx
comma
op_star
id|post_ptr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|skb_size
OL
l_int|0
)paren
r_goto
id|drop_it
suffix:semicolon
id|pci_unmap_single
c_func
(paren
id|tp-&gt;pdev
comma
id|dma_addr
comma
id|skb_size
op_minus
id|tp-&gt;rx_offset
comma
id|PCI_DMA_FROMDEVICE
)paren
suffix:semicolon
id|skb_put
c_func
(paren
id|skb
comma
id|len
)paren
suffix:semicolon
)brace
r_else
(brace
r_struct
id|sk_buff
op_star
id|copy_skb
suffix:semicolon
id|tg3_recycle_rx
c_func
(paren
id|tp
comma
id|opaque_key
comma
id|desc_idx
comma
op_star
id|post_ptr
)paren
suffix:semicolon
id|copy_skb
op_assign
id|dev_alloc_skb
c_func
(paren
id|len
op_plus
l_int|2
)paren
suffix:semicolon
r_if
c_cond
(paren
id|copy_skb
op_eq
l_int|NULL
)paren
r_goto
id|drop_it_no_recycle
suffix:semicolon
id|copy_skb-&gt;dev
op_assign
id|tp-&gt;dev
suffix:semicolon
id|skb_reserve
c_func
(paren
id|copy_skb
comma
l_int|2
)paren
suffix:semicolon
id|skb_put
c_func
(paren
id|copy_skb
comma
id|len
)paren
suffix:semicolon
id|pci_dma_sync_single_for_cpu
c_func
(paren
id|tp-&gt;pdev
comma
id|dma_addr
comma
id|len
comma
id|PCI_DMA_FROMDEVICE
)paren
suffix:semicolon
id|memcpy
c_func
(paren
id|copy_skb-&gt;data
comma
id|skb-&gt;data
comma
id|len
)paren
suffix:semicolon
id|pci_dma_sync_single_for_device
c_func
(paren
id|tp-&gt;pdev
comma
id|dma_addr
comma
id|len
comma
id|PCI_DMA_FROMDEVICE
)paren
suffix:semicolon
multiline_comment|/* We&squot;ll reuse the original ring buffer. */
id|skb
op_assign
id|copy_skb
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_RX_CHECKSUMS
)paren
op_logical_and
(paren
id|desc-&gt;type_flags
op_amp
id|RXD_FLAG_TCPUDP_CSUM
)paren
op_logical_and
(paren
(paren
(paren
id|desc-&gt;ip_tcp_csum
op_amp
id|RXD_TCPCSUM_MASK
)paren
op_rshift
id|RXD_TCPCSUM_SHIFT
)paren
op_eq
l_int|0xffff
)paren
)paren
id|skb-&gt;ip_summed
op_assign
id|CHECKSUM_UNNECESSARY
suffix:semicolon
r_else
id|skb-&gt;ip_summed
op_assign
id|CHECKSUM_NONE
suffix:semicolon
id|skb-&gt;protocol
op_assign
id|eth_type_trans
c_func
(paren
id|skb
comma
id|tp-&gt;dev
)paren
suffix:semicolon
macro_line|#if TG3_VLAN_TAG_USED
r_if
c_cond
(paren
id|tp-&gt;vlgrp
op_ne
l_int|NULL
op_logical_and
id|desc-&gt;type_flags
op_amp
id|RXD_FLAG_VLAN
)paren
(brace
id|tg3_vlan_rx
c_func
(paren
id|tp
comma
id|skb
comma
id|desc-&gt;err_vlan
op_amp
id|RXD_VLAN_MASK
)paren
suffix:semicolon
)brace
r_else
macro_line|#endif
id|netif_receive_skb
c_func
(paren
id|skb
)paren
suffix:semicolon
id|tp-&gt;dev-&gt;last_rx
op_assign
id|jiffies
suffix:semicolon
id|received
op_increment
suffix:semicolon
id|budget
op_decrement
suffix:semicolon
id|next_pkt
suffix:colon
(paren
op_star
id|post_ptr
)paren
op_increment
suffix:semicolon
id|next_pkt_nopost
suffix:colon
id|rx_rcb_ptr
op_increment
suffix:semicolon
id|sw_idx
op_assign
id|rx_rcb_ptr
op_mod
id|TG3_RX_RCB_RING_SIZE
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
multiline_comment|/* ACK the status ring. */
id|tp-&gt;rx_rcb_ptr
op_assign
id|rx_rcb_ptr
suffix:semicolon
id|tw32_rx_mbox
c_func
(paren
id|MAILBOX_RCVRET_CON_IDX_0
op_plus
id|TG3_64BIT_REG_LOW
comma
(paren
id|rx_rcb_ptr
op_mod
id|TG3_RX_RCB_RING_SIZE
c_func
(paren
id|tp
)paren
)paren
)paren
suffix:semicolon
multiline_comment|/* Refill RX ring(s). */
r_if
c_cond
(paren
id|work_mask
op_amp
id|RXD_OPAQUE_RING_STD
)paren
(brace
id|sw_idx
op_assign
id|tp-&gt;rx_std_ptr
op_mod
id|TG3_RX_RING_SIZE
suffix:semicolon
id|tw32_rx_mbox
c_func
(paren
id|MAILBOX_RCV_STD_PROD_IDX
op_plus
id|TG3_64BIT_REG_LOW
comma
id|sw_idx
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|work_mask
op_amp
id|RXD_OPAQUE_RING_JUMBO
)paren
(brace
id|sw_idx
op_assign
id|tp-&gt;rx_jumbo_ptr
op_mod
id|TG3_RX_JUMBO_RING_SIZE
suffix:semicolon
id|tw32_rx_mbox
c_func
(paren
id|MAILBOX_RCV_JUMBO_PROD_IDX
op_plus
id|TG3_64BIT_REG_LOW
comma
id|sw_idx
)paren
suffix:semicolon
)brace
id|mmiowb
c_func
(paren
)paren
suffix:semicolon
r_return
id|received
suffix:semicolon
)brace
DECL|function|tg3_poll
r_static
r_int
id|tg3_poll
c_func
(paren
r_struct
id|net_device
op_star
id|netdev
comma
r_int
op_star
id|budget
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|netdev
)paren
suffix:semicolon
r_struct
id|tg3_hw_status
op_star
id|sblk
op_assign
id|tp-&gt;hw_status
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_int
id|done
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|tp-&gt;lock
comma
id|flags
)paren
suffix:semicolon
multiline_comment|/* handle link change and other phy events */
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
(paren
id|TG3_FLAG_USE_LINKCHG_REG
op_or
id|TG3_FLAG_POLL_SERDES
)paren
)paren
)paren
(brace
r_if
c_cond
(paren
id|sblk-&gt;status
op_amp
id|SD_STATUS_LINK_CHG
)paren
(brace
id|sblk-&gt;status
op_assign
id|SD_STATUS_UPDATED
op_or
(paren
id|sblk-&gt;status
op_amp
op_complement
id|SD_STATUS_LINK_CHG
)paren
suffix:semicolon
id|tg3_setup_phy
c_func
(paren
id|tp
comma
l_int|0
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* run TX completion thread */
r_if
c_cond
(paren
id|sblk-&gt;idx
(braket
l_int|0
)braket
dot
id|tx_consumer
op_ne
id|tp-&gt;tx_cons
)paren
(brace
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|tg3_tx
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
)brace
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;lock
comma
id|flags
)paren
suffix:semicolon
multiline_comment|/* run RX thread, within the bounds set by NAPI.&n;&t; * All RX &quot;locking&quot; is done by ensuring outside&n;&t; * code synchronizes with dev-&gt;poll()&n;&t; */
id|done
op_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|sblk-&gt;idx
(braket
l_int|0
)braket
dot
id|rx_producer
op_ne
id|tp-&gt;rx_rcb_ptr
)paren
(brace
r_int
id|orig_budget
op_assign
op_star
id|budget
suffix:semicolon
r_int
id|work_done
suffix:semicolon
r_if
c_cond
(paren
id|orig_budget
OG
id|netdev-&gt;quota
)paren
id|orig_budget
op_assign
id|netdev-&gt;quota
suffix:semicolon
id|work_done
op_assign
id|tg3_rx
c_func
(paren
id|tp
comma
id|orig_budget
)paren
suffix:semicolon
op_star
id|budget
op_sub_assign
id|work_done
suffix:semicolon
id|netdev-&gt;quota
op_sub_assign
id|work_done
suffix:semicolon
r_if
c_cond
(paren
id|work_done
op_ge
id|orig_budget
)paren
id|done
op_assign
l_int|0
suffix:semicolon
)brace
multiline_comment|/* if no more work, tell net stack and NIC we&squot;re done */
r_if
c_cond
(paren
id|done
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|tp-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|__netif_rx_complete
c_func
(paren
id|netdev
)paren
suffix:semicolon
id|tg3_restart_ints
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
r_return
(paren
id|done
ques
c_cond
l_int|0
suffix:colon
l_int|1
)paren
suffix:semicolon
)brace
DECL|function|tg3_has_work
r_static
r_inline
r_int
r_int
id|tg3_has_work
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|tg3_hw_status
op_star
id|sblk
op_assign
id|tp-&gt;hw_status
suffix:semicolon
r_int
r_int
id|work_exists
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* check for phy events */
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
(paren
id|TG3_FLAG_USE_LINKCHG_REG
op_or
id|TG3_FLAG_POLL_SERDES
)paren
)paren
)paren
(brace
r_if
c_cond
(paren
id|sblk-&gt;status
op_amp
id|SD_STATUS_LINK_CHG
)paren
id|work_exists
op_assign
l_int|1
suffix:semicolon
)brace
multiline_comment|/* check for RX/TX work to do */
r_if
c_cond
(paren
id|sblk-&gt;idx
(braket
l_int|0
)braket
dot
id|tx_consumer
op_ne
id|tp-&gt;tx_cons
op_logical_or
id|sblk-&gt;idx
(braket
l_int|0
)braket
dot
id|rx_producer
op_ne
id|tp-&gt;rx_rcb_ptr
)paren
id|work_exists
op_assign
l_int|1
suffix:semicolon
r_return
id|work_exists
suffix:semicolon
)brace
DECL|function|tg3_interrupt
r_static
id|irqreturn_t
id|tg3_interrupt
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_struct
id|net_device
op_star
id|dev
op_assign
id|dev_id
suffix:semicolon
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_struct
id|tg3_hw_status
op_star
id|sblk
op_assign
id|tp-&gt;hw_status
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_int
r_int
id|handled
op_assign
l_int|1
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|tp-&gt;lock
comma
id|flags
)paren
suffix:semicolon
r_if
c_cond
(paren
id|sblk-&gt;status
op_amp
id|SD_STATUS_UPDATED
)paren
(brace
multiline_comment|/*&n;&t;&t; * writing any value to intr-mbox-0 clears PCI INTA# and&n;&t;&t; * chip-internal interrupt pending events.&n;&t;&t; * writing non-zero to intr-mbox-0 additional tells the&n;&t;&t; * NIC to stop sending us irqs, engaging &quot;in-intr-handler&quot;&n;&t;&t; * event coalescing.&n;&t;&t; */
id|tw32_mailbox
c_func
(paren
id|MAILBOX_INTERRUPT_0
op_plus
id|TG3_64BIT_REG_LOW
comma
l_int|0x00000001
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * Flush PCI write.  This also guarantees that our&n;&t;&t; * status block has been flushed to host memory.&n;&t;&t; */
id|tr32
c_func
(paren
id|MAILBOX_INTERRUPT_0
op_plus
id|TG3_64BIT_REG_LOW
)paren
suffix:semicolon
id|sblk-&gt;status
op_and_assign
op_complement
id|SD_STATUS_UPDATED
suffix:semicolon
r_if
c_cond
(paren
id|likely
c_func
(paren
id|tg3_has_work
c_func
(paren
id|dev
comma
id|tp
)paren
)paren
)paren
id|netif_rx_schedule
c_func
(paren
id|dev
)paren
suffix:semicolon
multiline_comment|/* schedule NAPI poll */
r_else
(brace
multiline_comment|/* no work, shared interrupt perhaps?  re-enable&n;&t;&t;&t; * interrupts, and flush that PCI write&n;&t;&t;&t; */
id|tw32_mailbox
c_func
(paren
id|MAILBOX_INTERRUPT_0
op_plus
id|TG3_64BIT_REG_LOW
comma
l_int|0x00000000
)paren
suffix:semicolon
id|tr32
c_func
(paren
id|MAILBOX_INTERRUPT_0
op_plus
id|TG3_64BIT_REG_LOW
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
multiline_comment|/* shared interrupt */
id|handled
op_assign
l_int|0
suffix:semicolon
)brace
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;lock
comma
id|flags
)paren
suffix:semicolon
r_return
id|IRQ_RETVAL
c_func
(paren
id|handled
)paren
suffix:semicolon
)brace
r_static
r_int
id|tg3_init_hw
c_func
(paren
r_struct
id|tg3
op_star
)paren
suffix:semicolon
r_static
r_int
id|tg3_halt
c_func
(paren
r_struct
id|tg3
op_star
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_NET_POLL_CONTROLLER
DECL|function|tg3_poll_controller
r_static
r_void
id|tg3_poll_controller
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
id|tg3_interrupt
c_func
(paren
id|dev-&gt;irq
comma
id|dev
comma
l_int|NULL
)paren
suffix:semicolon
)brace
macro_line|#endif
DECL|function|tg3_reset_task
r_static
r_void
id|tg3_reset_task
c_func
(paren
r_void
op_star
id|_data
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|_data
suffix:semicolon
r_int
r_int
id|restart_timer
suffix:semicolon
id|tg3_netif_stop
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|restart_timer
op_assign
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_RESTART_TIMER
suffix:semicolon
id|tp-&gt;tg3_flags2
op_and_assign
op_complement
id|TG3_FLG2_RESTART_TIMER
suffix:semicolon
id|tg3_halt
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_init_hw
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_netif_start
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_if
c_cond
(paren
id|restart_timer
)paren
id|mod_timer
c_func
(paren
op_amp
id|tp-&gt;timer
comma
id|jiffies
op_plus
l_int|1
)paren
suffix:semicolon
)brace
DECL|function|tg3_tx_timeout
r_static
r_void
id|tg3_tx_timeout
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;%s: transmit timed out, resetting&bslash;n&quot;
comma
id|dev-&gt;name
)paren
suffix:semicolon
id|schedule_work
c_func
(paren
op_amp
id|tp-&gt;reset_task
)paren
suffix:semicolon
)brace
r_static
r_void
id|tg3_set_txd
c_func
(paren
r_struct
id|tg3
op_star
comma
r_int
comma
id|dma_addr_t
comma
r_int
comma
id|u32
comma
id|u32
)paren
suffix:semicolon
DECL|function|tigon3_4gb_hwbug_workaround
r_static
r_int
id|tigon3_4gb_hwbug_workaround
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_struct
id|sk_buff
op_star
id|skb
comma
id|u32
id|guilty_entry
comma
r_int
id|guilty_len
comma
id|u32
id|last_plus_one
comma
id|u32
op_star
id|start
comma
id|u32
id|mss
)paren
(brace
r_struct
id|sk_buff
op_star
id|new_skb
op_assign
id|skb_copy
c_func
(paren
id|skb
comma
id|GFP_ATOMIC
)paren
suffix:semicolon
id|dma_addr_t
id|new_addr
suffix:semicolon
id|u32
id|entry
op_assign
op_star
id|start
suffix:semicolon
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|new_skb
)paren
(brace
id|dev_kfree_skb
c_func
(paren
id|skb
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
multiline_comment|/* New SKB is guaranteed to be linear. */
id|entry
op_assign
op_star
id|start
suffix:semicolon
id|new_addr
op_assign
id|pci_map_single
c_func
(paren
id|tp-&gt;pdev
comma
id|new_skb-&gt;data
comma
id|new_skb-&gt;len
comma
id|PCI_DMA_TODEVICE
)paren
suffix:semicolon
id|tg3_set_txd
c_func
(paren
id|tp
comma
id|entry
comma
id|new_addr
comma
id|new_skb-&gt;len
comma
(paren
id|skb-&gt;ip_summed
op_eq
id|CHECKSUM_HW
)paren
ques
c_cond
id|TXD_FLAG_TCPUDP_CSUM
suffix:colon
l_int|0
comma
l_int|1
op_or
(paren
id|mss
op_lshift
l_int|1
)paren
)paren
suffix:semicolon
op_star
id|start
op_assign
id|NEXT_TX
c_func
(paren
id|entry
)paren
suffix:semicolon
multiline_comment|/* Now clean up the sw ring entries. */
id|i
op_assign
l_int|0
suffix:semicolon
r_while
c_loop
(paren
id|entry
op_ne
id|last_plus_one
)paren
(brace
r_int
id|len
suffix:semicolon
r_if
c_cond
(paren
id|i
op_eq
l_int|0
)paren
id|len
op_assign
id|skb_headlen
c_func
(paren
id|skb
)paren
suffix:semicolon
r_else
id|len
op_assign
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|frags
(braket
id|i
op_minus
l_int|1
)braket
dot
id|size
suffix:semicolon
id|pci_unmap_single
c_func
(paren
id|tp-&gt;pdev
comma
id|pci_unmap_addr
c_func
(paren
op_amp
id|tp-&gt;tx_buffers
(braket
id|entry
)braket
comma
id|mapping
)paren
comma
id|len
comma
id|PCI_DMA_TODEVICE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|i
op_eq
l_int|0
)paren
(brace
id|tp-&gt;tx_buffers
(braket
id|entry
)braket
dot
id|skb
op_assign
id|new_skb
suffix:semicolon
id|pci_unmap_addr_set
c_func
(paren
op_amp
id|tp-&gt;tx_buffers
(braket
id|entry
)braket
comma
id|mapping
comma
id|new_addr
)paren
suffix:semicolon
)brace
r_else
(brace
id|tp-&gt;tx_buffers
(braket
id|entry
)braket
dot
id|skb
op_assign
l_int|NULL
suffix:semicolon
)brace
id|entry
op_assign
id|NEXT_TX
c_func
(paren
id|entry
)paren
suffix:semicolon
)brace
id|dev_kfree_skb
c_func
(paren
id|skb
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_set_txd
r_static
r_void
id|tg3_set_txd
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|entry
comma
id|dma_addr_t
id|mapping
comma
r_int
id|len
comma
id|u32
id|flags
comma
id|u32
id|mss_and_is_end
)paren
(brace
r_struct
id|tg3_tx_buffer_desc
op_star
id|txd
op_assign
op_amp
id|tp-&gt;tx_ring
(braket
id|entry
)braket
suffix:semicolon
r_int
id|is_end
op_assign
(paren
id|mss_and_is_end
op_amp
l_int|0x1
)paren
suffix:semicolon
id|u32
id|mss
op_assign
(paren
id|mss_and_is_end
op_rshift
l_int|1
)paren
suffix:semicolon
id|u32
id|vlan_tag
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|is_end
)paren
id|flags
op_or_assign
id|TXD_FLAG_END
suffix:semicolon
r_if
c_cond
(paren
id|flags
op_amp
id|TXD_FLAG_VLAN
)paren
(brace
id|vlan_tag
op_assign
id|flags
op_rshift
l_int|16
suffix:semicolon
id|flags
op_and_assign
l_int|0xffff
suffix:semicolon
)brace
id|vlan_tag
op_or_assign
(paren
id|mss
op_lshift
id|TXD_MSS_SHIFT
)paren
suffix:semicolon
id|txd-&gt;addr_hi
op_assign
(paren
(paren
id|u64
)paren
id|mapping
op_rshift
l_int|32
)paren
suffix:semicolon
id|txd-&gt;addr_lo
op_assign
(paren
(paren
id|u64
)paren
id|mapping
op_amp
l_int|0xffffffff
)paren
suffix:semicolon
id|txd-&gt;len_flags
op_assign
(paren
id|len
op_lshift
id|TXD_LEN_SHIFT
)paren
op_or
id|flags
suffix:semicolon
id|txd-&gt;vlan_tag
op_assign
id|vlan_tag
op_lshift
id|TXD_VLAN_TAG_SHIFT
suffix:semicolon
)brace
DECL|function|tg3_4g_overflow_test
r_static
r_inline
r_int
id|tg3_4g_overflow_test
c_func
(paren
id|dma_addr_t
id|mapping
comma
r_int
id|len
)paren
(brace
id|u32
id|base
op_assign
(paren
id|u32
)paren
id|mapping
op_amp
l_int|0xffffffff
suffix:semicolon
r_return
(paren
(paren
id|base
OG
l_int|0xffffdcc0
)paren
op_logical_and
(paren
id|base
op_plus
id|len
op_plus
l_int|8
OL
id|base
)paren
)paren
suffix:semicolon
)brace
DECL|function|tg3_start_xmit
r_static
r_int
id|tg3_start_xmit
c_func
(paren
r_struct
id|sk_buff
op_star
id|skb
comma
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|dma_addr_t
id|mapping
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
id|u32
id|len
comma
id|entry
comma
id|base_flags
comma
id|mss
suffix:semicolon
r_int
id|would_hit_hwbug
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|len
op_assign
id|skb_headlen
c_func
(paren
id|skb
)paren
suffix:semicolon
multiline_comment|/* No BH disabling for tx_lock here.  We are running in BH disabled&n;&t; * context and TX reclaim runs via tp-&gt;poll inside of a software&n;&t; * interrupt.  Rejoice!&n;&t; *&n;&t; * Actually, things are not so simple.  If we are to take a hw&n;&t; * IRQ here, we can deadlock, consider:&n;&t; *&n;&t; *       CPU1&t;&t;CPU2&n;&t; *   tg3_start_xmit&n;&t; *   take tp-&gt;tx_lock&n;&t; *&t;&t;&t;tg3_timer&n;&t; *&t;&t;&t;take tp-&gt;lock&n;&t; *   tg3_interrupt&n;&t; *   spin on tp-&gt;lock&n;&t; *&t;&t;&t;spin on tp-&gt;tx_lock&n;&t; *&n;&t; * So we really do need to disable interrupts when taking&n;&t; * tx_lock here.&n;&t; */
id|local_irq_save
c_func
(paren
id|flags
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|spin_trylock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
)paren
(brace
id|local_irq_restore
c_func
(paren
id|flags
)paren
suffix:semicolon
r_return
id|NETDEV_TX_LOCKED
suffix:semicolon
)brace
multiline_comment|/* This is a hard error, log it. */
r_if
c_cond
(paren
id|unlikely
c_func
(paren
id|TX_BUFFS_AVAIL
c_func
(paren
id|tp
)paren
op_le
(paren
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|nr_frags
op_plus
l_int|1
)paren
)paren
)paren
(brace
id|netif_stop_queue
c_func
(paren
id|dev
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;tx_lock
comma
id|flags
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;%s: BUG! Tx Ring full when queue awake!&bslash;n&quot;
comma
id|dev-&gt;name
)paren
suffix:semicolon
r_return
id|NETDEV_TX_BUSY
suffix:semicolon
)brace
id|entry
op_assign
id|tp-&gt;tx_prod
suffix:semicolon
id|base_flags
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|skb-&gt;ip_summed
op_eq
id|CHECKSUM_HW
)paren
id|base_flags
op_or_assign
id|TXD_FLAG_TCPUDP_CSUM
suffix:semicolon
macro_line|#if TG3_TSO_SUPPORT != 0
id|mss
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|skb-&gt;len
OG
(paren
id|tp-&gt;dev-&gt;mtu
op_plus
id|ETH_HLEN
)paren
op_logical_and
(paren
id|mss
op_assign
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|tso_size
)paren
op_ne
l_int|0
)paren
(brace
r_int
id|tcp_opt_len
comma
id|ip_tcp_len
suffix:semicolon
id|tcp_opt_len
op_assign
(paren
(paren
id|skb-&gt;h.th-&gt;doff
op_minus
l_int|5
)paren
op_star
l_int|4
)paren
suffix:semicolon
id|ip_tcp_len
op_assign
(paren
id|skb-&gt;nh.iph-&gt;ihl
op_star
l_int|4
)paren
op_plus
r_sizeof
(paren
r_struct
id|tcphdr
)paren
suffix:semicolon
id|base_flags
op_or_assign
(paren
id|TXD_FLAG_CPU_PRE_DMA
op_or
id|TXD_FLAG_CPU_POST_DMA
)paren
suffix:semicolon
id|skb-&gt;nh.iph-&gt;check
op_assign
l_int|0
suffix:semicolon
id|skb-&gt;nh.iph-&gt;tot_len
op_assign
id|ntohs
c_func
(paren
id|mss
op_plus
id|ip_tcp_len
op_plus
id|tcp_opt_len
)paren
suffix:semicolon
id|skb-&gt;h.th-&gt;check
op_assign
op_complement
id|csum_tcpudp_magic
c_func
(paren
id|skb-&gt;nh.iph-&gt;saddr
comma
id|skb-&gt;nh.iph-&gt;daddr
comma
l_int|0
comma
id|IPPROTO_TCP
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
)paren
(brace
r_if
c_cond
(paren
id|tcp_opt_len
op_logical_or
id|skb-&gt;nh.iph-&gt;ihl
OG
l_int|5
)paren
(brace
r_int
id|tsflags
suffix:semicolon
id|tsflags
op_assign
(paren
(paren
id|skb-&gt;nh.iph-&gt;ihl
op_minus
l_int|5
)paren
op_plus
(paren
id|tcp_opt_len
op_rshift
l_int|2
)paren
)paren
suffix:semicolon
id|mss
op_or_assign
(paren
id|tsflags
op_lshift
l_int|11
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
id|tcp_opt_len
op_logical_or
id|skb-&gt;nh.iph-&gt;ihl
OG
l_int|5
)paren
(brace
r_int
id|tsflags
suffix:semicolon
id|tsflags
op_assign
(paren
(paren
id|skb-&gt;nh.iph-&gt;ihl
op_minus
l_int|5
)paren
op_plus
(paren
id|tcp_opt_len
op_rshift
l_int|2
)paren
)paren
suffix:semicolon
id|base_flags
op_or_assign
id|tsflags
op_lshift
l_int|12
suffix:semicolon
)brace
)brace
)brace
macro_line|#else
id|mss
op_assign
l_int|0
suffix:semicolon
macro_line|#endif
macro_line|#if TG3_VLAN_TAG_USED
r_if
c_cond
(paren
id|tp-&gt;vlgrp
op_ne
l_int|NULL
op_logical_and
id|vlan_tx_tag_present
c_func
(paren
id|skb
)paren
)paren
id|base_flags
op_or_assign
(paren
id|TXD_FLAG_VLAN
op_or
(paren
id|vlan_tx_tag_get
c_func
(paren
id|skb
)paren
op_lshift
l_int|16
)paren
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* Queue skb data, a.k.a. the main skb fragment. */
id|mapping
op_assign
id|pci_map_single
c_func
(paren
id|tp-&gt;pdev
comma
id|skb-&gt;data
comma
id|len
comma
id|PCI_DMA_TODEVICE
)paren
suffix:semicolon
id|tp-&gt;tx_buffers
(braket
id|entry
)braket
dot
id|skb
op_assign
id|skb
suffix:semicolon
id|pci_unmap_addr_set
c_func
(paren
op_amp
id|tp-&gt;tx_buffers
(braket
id|entry
)braket
comma
id|mapping
comma
id|mapping
)paren
suffix:semicolon
id|would_hit_hwbug
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|tg3_4g_overflow_test
c_func
(paren
id|mapping
comma
id|len
)paren
)paren
id|would_hit_hwbug
op_assign
id|entry
op_plus
l_int|1
suffix:semicolon
id|tg3_set_txd
c_func
(paren
id|tp
comma
id|entry
comma
id|mapping
comma
id|len
comma
id|base_flags
comma
(paren
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|nr_frags
op_eq
l_int|0
)paren
op_or
(paren
id|mss
op_lshift
l_int|1
)paren
)paren
suffix:semicolon
id|entry
op_assign
id|NEXT_TX
c_func
(paren
id|entry
)paren
suffix:semicolon
multiline_comment|/* Now loop through additional data fragments, and queue them. */
r_if
c_cond
(paren
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|nr_frags
OG
l_int|0
)paren
(brace
r_int
r_int
id|i
comma
id|last
suffix:semicolon
id|last
op_assign
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|nr_frags
op_minus
l_int|1
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
op_le
id|last
suffix:semicolon
id|i
op_increment
)paren
(brace
id|skb_frag_t
op_star
id|frag
op_assign
op_amp
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|frags
(braket
id|i
)braket
suffix:semicolon
id|len
op_assign
id|frag-&gt;size
suffix:semicolon
id|mapping
op_assign
id|pci_map_page
c_func
(paren
id|tp-&gt;pdev
comma
id|frag-&gt;page
comma
id|frag-&gt;page_offset
comma
id|len
comma
id|PCI_DMA_TODEVICE
)paren
suffix:semicolon
id|tp-&gt;tx_buffers
(braket
id|entry
)braket
dot
id|skb
op_assign
l_int|NULL
suffix:semicolon
id|pci_unmap_addr_set
c_func
(paren
op_amp
id|tp-&gt;tx_buffers
(braket
id|entry
)braket
comma
id|mapping
comma
id|mapping
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tg3_4g_overflow_test
c_func
(paren
id|mapping
comma
id|len
)paren
)paren
(brace
multiline_comment|/* Only one should match. */
r_if
c_cond
(paren
id|would_hit_hwbug
)paren
id|BUG
c_func
(paren
)paren
suffix:semicolon
id|would_hit_hwbug
op_assign
id|entry
op_plus
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
id|tg3_set_txd
c_func
(paren
id|tp
comma
id|entry
comma
id|mapping
comma
id|len
comma
id|base_flags
comma
(paren
id|i
op_eq
id|last
)paren
op_or
(paren
id|mss
op_lshift
l_int|1
)paren
)paren
suffix:semicolon
r_else
id|tg3_set_txd
c_func
(paren
id|tp
comma
id|entry
comma
id|mapping
comma
id|len
comma
id|base_flags
comma
(paren
id|i
op_eq
id|last
)paren
)paren
suffix:semicolon
id|entry
op_assign
id|NEXT_TX
c_func
(paren
id|entry
)paren
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|would_hit_hwbug
)paren
(brace
id|u32
id|last_plus_one
op_assign
id|entry
suffix:semicolon
id|u32
id|start
suffix:semicolon
r_int
r_int
id|len
op_assign
l_int|0
suffix:semicolon
id|would_hit_hwbug
op_sub_assign
l_int|1
suffix:semicolon
id|entry
op_assign
id|entry
op_minus
l_int|1
op_minus
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|nr_frags
suffix:semicolon
id|entry
op_and_assign
(paren
id|TG3_TX_RING_SIZE
op_minus
l_int|1
)paren
suffix:semicolon
id|start
op_assign
id|entry
suffix:semicolon
id|i
op_assign
l_int|0
suffix:semicolon
r_while
c_loop
(paren
id|entry
op_ne
id|last_plus_one
)paren
(brace
r_if
c_cond
(paren
id|i
op_eq
l_int|0
)paren
id|len
op_assign
id|skb_headlen
c_func
(paren
id|skb
)paren
suffix:semicolon
r_else
id|len
op_assign
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|frags
(braket
id|i
op_minus
l_int|1
)braket
dot
id|size
suffix:semicolon
r_if
c_cond
(paren
id|entry
op_eq
id|would_hit_hwbug
)paren
r_break
suffix:semicolon
id|i
op_increment
suffix:semicolon
id|entry
op_assign
id|NEXT_TX
c_func
(paren
id|entry
)paren
suffix:semicolon
)brace
multiline_comment|/* If the workaround fails due to memory/mapping&n;&t;&t; * failure, silently drop this packet.&n;&t;&t; */
r_if
c_cond
(paren
id|tigon3_4gb_hwbug_workaround
c_func
(paren
id|tp
comma
id|skb
comma
id|entry
comma
id|len
comma
id|last_plus_one
comma
op_amp
id|start
comma
id|mss
)paren
)paren
r_goto
id|out_unlock
suffix:semicolon
id|entry
op_assign
id|start
suffix:semicolon
)brace
multiline_comment|/* Packets are ready, update Tx producer idx local and on card. */
id|tw32_tx_mbox
c_func
(paren
(paren
id|MAILBOX_SNDHOST_PROD_IDX_0
op_plus
id|TG3_64BIT_REG_LOW
)paren
comma
id|entry
)paren
suffix:semicolon
id|tp-&gt;tx_prod
op_assign
id|entry
suffix:semicolon
r_if
c_cond
(paren
id|TX_BUFFS_AVAIL
c_func
(paren
id|tp
)paren
op_le
(paren
id|MAX_SKB_FRAGS
op_plus
l_int|1
)paren
)paren
id|netif_stop_queue
c_func
(paren
id|dev
)paren
suffix:semicolon
id|out_unlock
suffix:colon
id|mmiowb
c_func
(paren
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;tx_lock
comma
id|flags
)paren
suffix:semicolon
id|dev-&gt;trans_start
op_assign
id|jiffies
suffix:semicolon
r_return
id|NETDEV_TX_OK
suffix:semicolon
)brace
DECL|function|tg3_set_mtu
r_static
r_inline
r_void
id|tg3_set_mtu
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|new_mtu
)paren
(brace
id|dev-&gt;mtu
op_assign
id|new_mtu
suffix:semicolon
r_if
c_cond
(paren
id|new_mtu
OG
id|ETH_DATA_LEN
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_JUMBO_ENABLE
suffix:semicolon
r_else
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_JUMBO_ENABLE
suffix:semicolon
)brace
DECL|function|tg3_change_mtu
r_static
r_int
id|tg3_change_mtu
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_int
id|new_mtu
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|new_mtu
template_param
id|TG3_MAX_MTU
c_func
(paren
id|tp
)paren
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|netif_running
c_func
(paren
id|dev
)paren
)paren
(brace
multiline_comment|/* We&squot;ll just catch it later when the&n;&t;&t; * device is up&squot;d.&n;&t;&t; */
id|tg3_set_mtu
c_func
(paren
id|dev
comma
id|tp
comma
id|new_mtu
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
id|tg3_netif_stop
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|tg3_halt
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_set_mtu
c_func
(paren
id|dev
comma
id|tp
comma
id|new_mtu
)paren
suffix:semicolon
id|tg3_init_hw
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_netif_start
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/* Free up pending packets in all rx/tx rings.&n; *&n; * The chip has been shut down and the driver detached from&n; * the networking, so no interrupts or new tx packets will&n; * end up in the driver.  tp-&gt;{tx,}lock is not held and we are not&n; * in an interrupt context and thus may sleep.&n; */
DECL|function|tg3_free_rings
r_static
r_void
id|tg3_free_rings
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|ring_info
op_star
id|rxp
suffix:semicolon
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|TG3_RX_RING_SIZE
suffix:semicolon
id|i
op_increment
)paren
(brace
id|rxp
op_assign
op_amp
id|tp-&gt;rx_std_buffers
(braket
id|i
)braket
suffix:semicolon
r_if
c_cond
(paren
id|rxp-&gt;skb
op_eq
l_int|NULL
)paren
r_continue
suffix:semicolon
id|pci_unmap_single
c_func
(paren
id|tp-&gt;pdev
comma
id|pci_unmap_addr
c_func
(paren
id|rxp
comma
id|mapping
)paren
comma
id|RX_PKT_BUF_SZ
op_minus
id|tp-&gt;rx_offset
comma
id|PCI_DMA_FROMDEVICE
)paren
suffix:semicolon
id|dev_kfree_skb_any
c_func
(paren
id|rxp-&gt;skb
)paren
suffix:semicolon
id|rxp-&gt;skb
op_assign
l_int|NULL
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|TG3_RX_JUMBO_RING_SIZE
suffix:semicolon
id|i
op_increment
)paren
(brace
id|rxp
op_assign
op_amp
id|tp-&gt;rx_jumbo_buffers
(braket
id|i
)braket
suffix:semicolon
r_if
c_cond
(paren
id|rxp-&gt;skb
op_eq
l_int|NULL
)paren
r_continue
suffix:semicolon
id|pci_unmap_single
c_func
(paren
id|tp-&gt;pdev
comma
id|pci_unmap_addr
c_func
(paren
id|rxp
comma
id|mapping
)paren
comma
id|RX_JUMBO_PKT_BUF_SZ
op_minus
id|tp-&gt;rx_offset
comma
id|PCI_DMA_FROMDEVICE
)paren
suffix:semicolon
id|dev_kfree_skb_any
c_func
(paren
id|rxp-&gt;skb
)paren
suffix:semicolon
id|rxp-&gt;skb
op_assign
l_int|NULL
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|TG3_TX_RING_SIZE
suffix:semicolon
)paren
(brace
r_struct
id|tx_ring_info
op_star
id|txp
suffix:semicolon
r_struct
id|sk_buff
op_star
id|skb
suffix:semicolon
r_int
id|j
suffix:semicolon
id|txp
op_assign
op_amp
id|tp-&gt;tx_buffers
(braket
id|i
)braket
suffix:semicolon
id|skb
op_assign
id|txp-&gt;skb
suffix:semicolon
r_if
c_cond
(paren
id|skb
op_eq
l_int|NULL
)paren
(brace
id|i
op_increment
suffix:semicolon
r_continue
suffix:semicolon
)brace
id|pci_unmap_single
c_func
(paren
id|tp-&gt;pdev
comma
id|pci_unmap_addr
c_func
(paren
id|txp
comma
id|mapping
)paren
comma
id|skb_headlen
c_func
(paren
id|skb
)paren
comma
id|PCI_DMA_TODEVICE
)paren
suffix:semicolon
id|txp-&gt;skb
op_assign
l_int|NULL
suffix:semicolon
id|i
op_increment
suffix:semicolon
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|nr_frags
suffix:semicolon
id|j
op_increment
)paren
(brace
id|txp
op_assign
op_amp
id|tp-&gt;tx_buffers
(braket
id|i
op_amp
(paren
id|TG3_TX_RING_SIZE
op_minus
l_int|1
)paren
)braket
suffix:semicolon
id|pci_unmap_page
c_func
(paren
id|tp-&gt;pdev
comma
id|pci_unmap_addr
c_func
(paren
id|txp
comma
id|mapping
)paren
comma
id|skb_shinfo
c_func
(paren
id|skb
)paren
op_member_access_from_pointer
id|frags
(braket
id|j
)braket
dot
id|size
comma
id|PCI_DMA_TODEVICE
)paren
suffix:semicolon
id|i
op_increment
suffix:semicolon
)brace
id|dev_kfree_skb_any
c_func
(paren
id|skb
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* Initialize tx/rx rings for packet processing.&n; *&n; * The chip has been shut down and the driver detached from&n; * the networking, so no interrupts or new tx packets will&n; * end up in the driver.  tp-&gt;{tx,}lock are held and thus&n; * we may not sleep.&n; */
DECL|function|tg3_init_rings
r_static
r_void
id|tg3_init_rings
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|i
suffix:semicolon
multiline_comment|/* Free up all the SKBs. */
id|tg3_free_rings
c_func
(paren
id|tp
)paren
suffix:semicolon
multiline_comment|/* Zero out all descriptors. */
id|memset
c_func
(paren
id|tp-&gt;rx_std
comma
l_int|0
comma
id|TG3_RX_RING_BYTES
)paren
suffix:semicolon
id|memset
c_func
(paren
id|tp-&gt;rx_jumbo
comma
l_int|0
comma
id|TG3_RX_JUMBO_RING_BYTES
)paren
suffix:semicolon
id|memset
c_func
(paren
id|tp-&gt;rx_rcb
comma
l_int|0
comma
id|TG3_RX_RCB_RING_BYTES
c_func
(paren
id|tp
)paren
)paren
suffix:semicolon
id|memset
c_func
(paren
id|tp-&gt;tx_ring
comma
l_int|0
comma
id|TG3_TX_RING_BYTES
)paren
suffix:semicolon
multiline_comment|/* Initialize invariants of the rings, we only set this&n;&t; * stuff once.  This works because the card does not&n;&t; * write into the rx buffer posting rings.&n;&t; */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|TG3_RX_RING_SIZE
suffix:semicolon
id|i
op_increment
)paren
(brace
r_struct
id|tg3_rx_buffer_desc
op_star
id|rxd
suffix:semicolon
id|rxd
op_assign
op_amp
id|tp-&gt;rx_std
(braket
id|i
)braket
suffix:semicolon
id|rxd-&gt;idx_len
op_assign
(paren
id|RX_PKT_BUF_SZ
op_minus
id|tp-&gt;rx_offset
op_minus
l_int|64
)paren
op_lshift
id|RXD_LEN_SHIFT
suffix:semicolon
id|rxd-&gt;type_flags
op_assign
(paren
id|RXD_FLAG_END
op_lshift
id|RXD_FLAGS_SHIFT
)paren
suffix:semicolon
id|rxd-&gt;opaque
op_assign
(paren
id|RXD_OPAQUE_RING_STD
op_or
(paren
id|i
op_lshift
id|RXD_OPAQUE_INDEX_SHIFT
)paren
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_JUMBO_ENABLE
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|TG3_RX_JUMBO_RING_SIZE
suffix:semicolon
id|i
op_increment
)paren
(brace
r_struct
id|tg3_rx_buffer_desc
op_star
id|rxd
suffix:semicolon
id|rxd
op_assign
op_amp
id|tp-&gt;rx_jumbo
(braket
id|i
)braket
suffix:semicolon
id|rxd-&gt;idx_len
op_assign
(paren
id|RX_JUMBO_PKT_BUF_SZ
op_minus
id|tp-&gt;rx_offset
op_minus
l_int|64
)paren
op_lshift
id|RXD_LEN_SHIFT
suffix:semicolon
id|rxd-&gt;type_flags
op_assign
(paren
id|RXD_FLAG_END
op_lshift
id|RXD_FLAGS_SHIFT
)paren
op_or
id|RXD_FLAG_JUMBO
suffix:semicolon
id|rxd-&gt;opaque
op_assign
(paren
id|RXD_OPAQUE_RING_JUMBO
op_or
(paren
id|i
op_lshift
id|RXD_OPAQUE_INDEX_SHIFT
)paren
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* Now allocate fresh SKBs for each rx ring. */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|tp-&gt;rx_pending
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|tg3_alloc_rx_skb
c_func
(paren
id|tp
comma
id|RXD_OPAQUE_RING_STD
comma
op_minus
l_int|1
comma
id|i
)paren
OL
l_int|0
)paren
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_JUMBO_ENABLE
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|tp-&gt;rx_jumbo_pending
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|tg3_alloc_rx_skb
c_func
(paren
id|tp
comma
id|RXD_OPAQUE_RING_JUMBO
comma
op_minus
l_int|1
comma
id|i
)paren
OL
l_int|0
)paren
r_break
suffix:semicolon
)brace
)brace
)brace
multiline_comment|/*&n; * Must not be invoked with interrupt sources disabled and&n; * the hardware shutdown down.&n; */
DECL|function|tg3_free_consistent
r_static
r_void
id|tg3_free_consistent
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;rx_std_buffers
)paren
(brace
id|kfree
c_func
(paren
id|tp-&gt;rx_std_buffers
)paren
suffix:semicolon
id|tp-&gt;rx_std_buffers
op_assign
l_int|NULL
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;rx_std
)paren
(brace
id|pci_free_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3_RX_RING_BYTES
comma
id|tp-&gt;rx_std
comma
id|tp-&gt;rx_std_mapping
)paren
suffix:semicolon
id|tp-&gt;rx_std
op_assign
l_int|NULL
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;rx_jumbo
)paren
(brace
id|pci_free_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3_RX_JUMBO_RING_BYTES
comma
id|tp-&gt;rx_jumbo
comma
id|tp-&gt;rx_jumbo_mapping
)paren
suffix:semicolon
id|tp-&gt;rx_jumbo
op_assign
l_int|NULL
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;rx_rcb
)paren
(brace
id|pci_free_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3_RX_RCB_RING_BYTES
c_func
(paren
id|tp
)paren
comma
id|tp-&gt;rx_rcb
comma
id|tp-&gt;rx_rcb_mapping
)paren
suffix:semicolon
id|tp-&gt;rx_rcb
op_assign
l_int|NULL
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;tx_ring
)paren
(brace
id|pci_free_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3_TX_RING_BYTES
comma
id|tp-&gt;tx_ring
comma
id|tp-&gt;tx_desc_mapping
)paren
suffix:semicolon
id|tp-&gt;tx_ring
op_assign
l_int|NULL
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;hw_status
)paren
(brace
id|pci_free_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3_HW_STATUS_SIZE
comma
id|tp-&gt;hw_status
comma
id|tp-&gt;status_mapping
)paren
suffix:semicolon
id|tp-&gt;hw_status
op_assign
l_int|NULL
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;hw_stats
)paren
(brace
id|pci_free_consistent
c_func
(paren
id|tp-&gt;pdev
comma
r_sizeof
(paren
r_struct
id|tg3_hw_stats
)paren
comma
id|tp-&gt;hw_stats
comma
id|tp-&gt;stats_mapping
)paren
suffix:semicolon
id|tp-&gt;hw_stats
op_assign
l_int|NULL
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * Must not be invoked with interrupt sources disabled and&n; * the hardware shutdown down.  Can sleep.&n; */
DECL|function|tg3_alloc_consistent
r_static
r_int
id|tg3_alloc_consistent
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|tp-&gt;rx_std_buffers
op_assign
id|kmalloc
c_func
(paren
(paren
r_sizeof
(paren
r_struct
id|ring_info
)paren
op_star
(paren
id|TG3_RX_RING_SIZE
op_plus
id|TG3_RX_JUMBO_RING_SIZE
)paren
)paren
op_plus
(paren
r_sizeof
(paren
r_struct
id|tx_ring_info
)paren
op_star
id|TG3_TX_RING_SIZE
)paren
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|tp-&gt;rx_std_buffers
)paren
r_return
op_minus
id|ENOMEM
suffix:semicolon
id|memset
c_func
(paren
id|tp-&gt;rx_std_buffers
comma
l_int|0
comma
(paren
r_sizeof
(paren
r_struct
id|ring_info
)paren
op_star
(paren
id|TG3_RX_RING_SIZE
op_plus
id|TG3_RX_JUMBO_RING_SIZE
)paren
)paren
op_plus
(paren
r_sizeof
(paren
r_struct
id|tx_ring_info
)paren
op_star
id|TG3_TX_RING_SIZE
)paren
)paren
suffix:semicolon
id|tp-&gt;rx_jumbo_buffers
op_assign
op_amp
id|tp-&gt;rx_std_buffers
(braket
id|TG3_RX_RING_SIZE
)braket
suffix:semicolon
id|tp-&gt;tx_buffers
op_assign
(paren
r_struct
id|tx_ring_info
op_star
)paren
op_amp
id|tp-&gt;rx_jumbo_buffers
(braket
id|TG3_RX_JUMBO_RING_SIZE
)braket
suffix:semicolon
id|tp-&gt;rx_std
op_assign
id|pci_alloc_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3_RX_RING_BYTES
comma
op_amp
id|tp-&gt;rx_std_mapping
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|tp-&gt;rx_std
)paren
r_goto
id|err_out
suffix:semicolon
id|tp-&gt;rx_jumbo
op_assign
id|pci_alloc_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3_RX_JUMBO_RING_BYTES
comma
op_amp
id|tp-&gt;rx_jumbo_mapping
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|tp-&gt;rx_jumbo
)paren
r_goto
id|err_out
suffix:semicolon
id|tp-&gt;rx_rcb
op_assign
id|pci_alloc_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3_RX_RCB_RING_BYTES
c_func
(paren
id|tp
)paren
comma
op_amp
id|tp-&gt;rx_rcb_mapping
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|tp-&gt;rx_rcb
)paren
r_goto
id|err_out
suffix:semicolon
id|tp-&gt;tx_ring
op_assign
id|pci_alloc_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3_TX_RING_BYTES
comma
op_amp
id|tp-&gt;tx_desc_mapping
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|tp-&gt;tx_ring
)paren
r_goto
id|err_out
suffix:semicolon
id|tp-&gt;hw_status
op_assign
id|pci_alloc_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3_HW_STATUS_SIZE
comma
op_amp
id|tp-&gt;status_mapping
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|tp-&gt;hw_status
)paren
r_goto
id|err_out
suffix:semicolon
id|tp-&gt;hw_stats
op_assign
id|pci_alloc_consistent
c_func
(paren
id|tp-&gt;pdev
comma
r_sizeof
(paren
r_struct
id|tg3_hw_stats
)paren
comma
op_amp
id|tp-&gt;stats_mapping
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|tp-&gt;hw_stats
)paren
r_goto
id|err_out
suffix:semicolon
id|memset
c_func
(paren
id|tp-&gt;hw_status
comma
l_int|0
comma
id|TG3_HW_STATUS_SIZE
)paren
suffix:semicolon
id|memset
c_func
(paren
id|tp-&gt;hw_stats
comma
l_int|0
comma
r_sizeof
(paren
r_struct
id|tg3_hw_stats
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
id|err_out
suffix:colon
id|tg3_free_consistent
c_func
(paren
id|tp
)paren
suffix:semicolon
r_return
op_minus
id|ENOMEM
suffix:semicolon
)brace
DECL|macro|MAX_WAIT_CNT
mdefine_line|#define MAX_WAIT_CNT 1000
multiline_comment|/* To stop a block, clear the enable bit and poll till it&n; * clears.  tp-&gt;lock is held.&n; */
DECL|function|tg3_stop_block
r_static
r_int
id|tg3_stop_block
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
r_int
id|ofs
comma
id|u32
id|enable_bit
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
id|u32
id|val
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
r_switch
c_cond
(paren
id|ofs
)paren
(brace
r_case
id|RCVLSC_MODE
suffix:colon
r_case
id|DMAC_MODE
suffix:colon
r_case
id|MBFREE_MODE
suffix:colon
r_case
id|BUFMGR_MODE
suffix:colon
r_case
id|MEMARB_MODE
suffix:colon
multiline_comment|/* We can&squot;t enable/disable these bits of the&n;&t;&t;&t; * 5705/5750, just say success.&n;&t;&t;&t; */
r_return
l_int|0
suffix:semicolon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
suffix:semicolon
)brace
id|val
op_assign
id|tr32
c_func
(paren
id|ofs
)paren
suffix:semicolon
id|val
op_and_assign
op_complement
id|enable_bit
suffix:semicolon
id|tw32_f
c_func
(paren
id|ofs
comma
id|val
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|MAX_WAIT_CNT
suffix:semicolon
id|i
op_increment
)paren
(brace
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
id|val
op_assign
id|tr32
c_func
(paren
id|ofs
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|val
op_amp
id|enable_bit
)paren
op_eq
l_int|0
)paren
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|i
op_eq
id|MAX_WAIT_CNT
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;tg3_stop_block timed out, &quot;
l_string|&quot;ofs=%lx enable_bit=%x&bslash;n&quot;
comma
id|ofs
comma
id|enable_bit
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_abort_hw
r_static
r_int
id|tg3_abort_hw
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_int
id|i
comma
id|err
suffix:semicolon
id|tg3_disable_ints
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tp-&gt;rx_mode
op_and_assign
op_complement
id|RX_MODE_ENABLE
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_RX_MODE
comma
id|tp-&gt;rx_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|err
op_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|RCVBDI_MODE
comma
id|RCVBDI_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|RCVLPC_MODE
comma
id|RCVLPC_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|RCVLSC_MODE
comma
id|RCVLSC_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|RCVDBDI_MODE
comma
id|RCVDBDI_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|RCVDCC_MODE
comma
id|RCVDCC_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|RCVCC_MODE
comma
id|RCVCC_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|SNDBDS_MODE
comma
id|SNDBDS_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|SNDBDI_MODE
comma
id|SNDBDI_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|SNDDATAI_MODE
comma
id|SNDDATAI_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|RDMAC_MODE
comma
id|RDMAC_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|SNDDATAC_MODE
comma
id|SNDDATAC_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|DMAC_MODE
comma
id|DMAC_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|SNDBDC_MODE
comma
id|SNDBDC_MODE_ENABLE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_goto
id|out
suffix:semicolon
id|tp-&gt;mac_mode
op_and_assign
op_complement
id|MAC_MODE_TDE_ENABLE
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tp-&gt;tx_mode
op_and_assign
op_complement
id|TX_MODE_ENABLE
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_TX_MODE
comma
id|tp-&gt;tx_mode
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|MAX_WAIT_CNT
suffix:semicolon
id|i
op_increment
)paren
(brace
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tr32
c_func
(paren
id|MAC_TX_MODE
)paren
op_amp
id|TX_MODE_ENABLE
)paren
)paren
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|i
op_ge
id|MAX_WAIT_CNT
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;tg3_abort_hw timed out for %s, &quot;
l_string|&quot;TX_MODE_ENABLE will not clear MAC_TX_MODE=%08x&bslash;n&quot;
comma
id|tp-&gt;dev-&gt;name
comma
id|tr32
c_func
(paren
id|MAC_TX_MODE
)paren
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
id|err
op_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|HOSTCC_MODE
comma
id|HOSTCC_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|WDMAC_MODE
comma
id|WDMAC_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|MBFREE_MODE
comma
id|MBFREE_MODE_ENABLE
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|FTQ_RESET
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|FTQ_RESET
comma
l_int|0x00000000
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|BUFMGR_MODE
comma
id|BUFMGR_MODE_ENABLE
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_stop_block
c_func
(paren
id|tp
comma
id|MEMARB_MODE
comma
id|MEMARB_MODE_ENABLE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_goto
id|out
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;hw_status
)paren
id|memset
c_func
(paren
id|tp-&gt;hw_status
comma
l_int|0
comma
id|TG3_HW_STATUS_SIZE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;hw_stats
)paren
id|memset
c_func
(paren
id|tp-&gt;hw_stats
comma
l_int|0
comma
r_sizeof
(paren
r_struct
id|tg3_hw_stats
)paren
)paren
suffix:semicolon
id|out
suffix:colon
r_return
id|err
suffix:semicolon
)brace
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_nvram_lock
r_static
r_int
id|tg3_nvram_lock
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_NVRAM
)paren
(brace
r_int
id|i
suffix:semicolon
id|tw32
c_func
(paren
id|NVRAM_SWARB
comma
id|SWARB_REQ_SET1
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|8000
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|tr32
c_func
(paren
id|NVRAM_SWARB
)paren
op_amp
id|SWARB_GNT1
)paren
r_break
suffix:semicolon
id|udelay
c_func
(paren
l_int|20
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|i
op_eq
l_int|8000
)paren
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_nvram_unlock
r_static
r_void
id|tg3_nvram_unlock
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_NVRAM
)paren
id|tw32_f
c_func
(paren
id|NVRAM_SWARB
comma
id|SWARB_REQ_CLR1
)paren
suffix:semicolon
)brace
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_write_sig_pre_reset
r_static
r_void
id|tg3_write_sig_pre_reset
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|kind
)paren
(brace
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FIRMWARE_MBOX
comma
id|NIC_SRAM_FIRMWARE_MBOX_MAGIC1
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_ASF_NEW_HANDSHAKE
)paren
(brace
r_switch
c_cond
(paren
id|kind
)paren
(brace
r_case
id|RESET_KIND_INIT
suffix:colon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_DRV_STATE_MBOX
comma
id|DRV_STATE_START
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|RESET_KIND_SHUTDOWN
suffix:colon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_DRV_STATE_MBOX
comma
id|DRV_STATE_UNLOAD
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|RESET_KIND_SUSPEND
suffix:colon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_DRV_STATE_MBOX
comma
id|DRV_STATE_SUSPEND
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
suffix:semicolon
)brace
)brace
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_write_sig_post_reset
r_static
r_void
id|tg3_write_sig_post_reset
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|kind
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_ASF_NEW_HANDSHAKE
)paren
(brace
r_switch
c_cond
(paren
id|kind
)paren
(brace
r_case
id|RESET_KIND_INIT
suffix:colon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_DRV_STATE_MBOX
comma
id|DRV_STATE_START_DONE
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|RESET_KIND_SHUTDOWN
suffix:colon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_DRV_STATE_MBOX
comma
id|DRV_STATE_UNLOAD_DONE
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
suffix:semicolon
)brace
)brace
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_write_sig_legacy
r_static
r_void
id|tg3_write_sig_legacy
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
id|kind
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_ENABLE_ASF
)paren
(brace
r_switch
c_cond
(paren
id|kind
)paren
(brace
r_case
id|RESET_KIND_INIT
suffix:colon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_DRV_STATE_MBOX
comma
id|DRV_STATE_START
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|RESET_KIND_SHUTDOWN
suffix:colon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_DRV_STATE_MBOX
comma
id|DRV_STATE_UNLOAD
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|RESET_KIND_SUSPEND
suffix:colon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_DRV_STATE_MBOX
comma
id|DRV_STATE_SUSPEND
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
suffix:semicolon
)brace
)brace
r_static
r_void
id|tg3_stop_fw
c_func
(paren
r_struct
id|tg3
op_star
)paren
suffix:semicolon
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_chip_reset
r_static
r_int
id|tg3_chip_reset
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|val
suffix:semicolon
id|u32
id|flags_save
suffix:semicolon
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_SUN_570X
)paren
)paren
id|tg3_nvram_lock
c_func
(paren
id|tp
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * We must avoid the readl() that normally takes place.&n;&t; * It locks machines, causes machine checks, and other&n;&t; * fun things.  So, temporarily disable the 5701&n;&t; * hardware workaround, while we do the reset.&n;&t; */
id|flags_save
op_assign
id|tp-&gt;tg3_flags
suffix:semicolon
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_5701_REG_WRITE_BUG
suffix:semicolon
multiline_comment|/* do the reset */
id|val
op_assign
id|GRC_MISC_CFG_CORECLK_RESET
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PCI_EXPRESS
)paren
(brace
r_if
c_cond
(paren
id|tr32
c_func
(paren
l_int|0x7e2c
)paren
op_eq
l_int|0x60
)paren
(brace
id|tw32
c_func
(paren
l_int|0x7e2c
comma
l_int|0x20
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_ne
id|CHIPREV_ID_5750_A0
)paren
(brace
id|tw32
c_func
(paren
id|GRC_MISC_CFG
comma
(paren
l_int|1
op_lshift
l_int|29
)paren
)paren
suffix:semicolon
id|val
op_or_assign
(paren
l_int|1
op_lshift
l_int|29
)paren
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
id|val
op_or_assign
id|GRC_MISC_CFG_KEEP_GPHY_POWER
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_MISC_CFG
comma
id|val
)paren
suffix:semicolon
multiline_comment|/* restore 5701 hardware bug workaround flag */
id|tp-&gt;tg3_flags
op_assign
id|flags_save
suffix:semicolon
multiline_comment|/* Unfortunately, we have to delay before the PCI read back.&n;&t; * Some 575X chips even will not respond to a PCI cfg access&n;&t; * when the reset command is given to the chip.&n;&t; *&n;&t; * How do these hardware designers expect things to work&n;&t; * properly if the PCI write is posted for a long period&n;&t; * of time?  It is always necessary to have some method by&n;&t; * which a register read back can occur to push the write&n;&t; * out which does the reset.&n;&t; *&n;&t; * For most tg3 variants the trick below was working.&n;&t; * Ho hum...&n;&t; */
id|udelay
c_func
(paren
l_int|120
)paren
suffix:semicolon
multiline_comment|/* Flush PCI posted writes.  The normal MMIO registers&n;&t; * are inaccessible at this time so this is the only&n;&t; * way to make this reliably (actually, this is no longer&n;&t; * the case, see above).  I tried to use indirect&n;&t; * register read/write but this upset some 5701 variants.&n;&t; */
id|pci_read_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|PCI_COMMAND
comma
op_amp
id|val
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|120
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PCI_EXPRESS
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5750_A0
)paren
(brace
r_int
id|i
suffix:semicolon
id|u32
id|cfg_val
suffix:semicolon
multiline_comment|/* Wait for link training to complete.  */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|5000
suffix:semicolon
id|i
op_increment
)paren
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
l_int|0xc4
comma
op_amp
id|cfg_val
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
l_int|0xc4
comma
id|cfg_val
op_or
(paren
l_int|1
op_lshift
l_int|15
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/* Set PCIE max payload size and clear error status.  */
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
l_int|0xd8
comma
l_int|0xf5000
)paren
suffix:semicolon
)brace
multiline_comment|/* Re-enable indirect register accesses. */
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MISC_HOST_CTRL
comma
id|tp-&gt;misc_host_ctrl
)paren
suffix:semicolon
multiline_comment|/* Set MAX PCI retry to zero. */
id|val
op_assign
(paren
id|PCISTATE_ROM_ENABLE
op_or
id|PCISTATE_ROM_RETRY_ENABLE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5704_A0
op_logical_and
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_MODE
)paren
)paren
id|val
op_or_assign
id|PCISTATE_RETRY_SAME_DMA
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_PCISTATE
comma
id|val
)paren
suffix:semicolon
id|pci_restore_state
c_func
(paren
id|tp-&gt;pdev
)paren
suffix:semicolon
multiline_comment|/* Make sure PCI-X relaxed ordering bit is clear. */
id|pci_read_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_X_CAPS
comma
op_amp
id|val
)paren
suffix:semicolon
id|val
op_and_assign
op_complement
id|PCIX_CAPS_RELAXED_ORDERING
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_X_CAPS
comma
id|val
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MEMARB_MODE
comma
id|MEMARB_MODE_ENABLE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5750_A3
)paren
(brace
id|tg3_stop_fw
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tw32
c_func
(paren
l_int|0x5000
comma
l_int|0x400
)paren
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|GRC_MODE
comma
id|tp-&gt;grc_mode
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5705_A0
)paren
(brace
id|u32
id|val
op_assign
id|tr32
c_func
(paren
l_int|0xc4
)paren
suffix:semicolon
id|tw32
c_func
(paren
l_int|0xc4
comma
id|val
op_or
(paren
l_int|1
op_lshift
l_int|15
)paren
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|tp-&gt;nic_sram_data_cfg
op_amp
id|NIC_SRAM_DATA_CFG_MINI_PCI
)paren
op_ne
l_int|0
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
)paren
(brace
id|tp-&gt;pci_clock_ctrl
op_or_assign
id|CLOCK_CTRL_CLKRUN_OENABLE
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5705_A0
)paren
id|tp-&gt;pci_clock_ctrl
op_or_assign
id|CLOCK_CTRL_FORCE_CLKRUN
suffix:semicolon
id|tw32
c_func
(paren
id|TG3PCI_CLOCK_CTRL
comma
id|tp-&gt;pci_clock_ctrl
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
(brace
id|tp-&gt;mac_mode
op_assign
id|MAC_MODE_PORT_MODE_TBI
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
)brace
r_else
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
l_int|0
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
multiline_comment|/* Wait for firmware initialization to complete. */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|100000
suffix:semicolon
id|i
op_increment
)paren
(brace
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FIRMWARE_MBOX
comma
op_amp
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
id|val
op_eq
op_complement
id|NIC_SRAM_FIRMWARE_MBOX_MAGIC1
)paren
r_break
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|i
op_ge
l_int|100000
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_SUN_570X
)paren
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;tg3_reset_hw timed out for %s, &quot;
l_string|&quot;firmware will not restart magic=%08x&bslash;n&quot;
comma
id|tp-&gt;dev-&gt;name
comma
id|val
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PCI_EXPRESS
)paren
op_logical_and
id|tp-&gt;pci_chip_rev_id
op_ne
id|CHIPREV_ID_5750_A0
)paren
(brace
id|u32
id|val
op_assign
id|tr32
c_func
(paren
l_int|0x7c00
)paren
suffix:semicolon
id|tw32
c_func
(paren
l_int|0x7c00
comma
id|val
op_or
(paren
l_int|1
op_lshift
l_int|25
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/* Reprobe ASF enable state.  */
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_ENABLE_ASF
suffix:semicolon
id|tp-&gt;tg3_flags2
op_and_assign
op_complement
id|TG3_FLG2_ASF_NEW_HANDSHAKE
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_DATA_SIG
comma
op_amp
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
id|val
op_eq
id|NIC_SRAM_DATA_SIG_MAGIC
)paren
(brace
id|u32
id|nic_cfg
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_DATA_CFG
comma
op_amp
id|nic_cfg
)paren
suffix:semicolon
r_if
c_cond
(paren
id|nic_cfg
op_amp
id|NIC_SRAM_DATA_CFG_ASF_ENABLE
)paren
(brace
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_ENABLE_ASF
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_ASF_NEW_HANDSHAKE
suffix:semicolon
)brace
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_stop_fw
r_static
r_void
id|tg3_stop_fw
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_ENABLE_ASF
)paren
(brace
id|u32
id|val
suffix:semicolon
r_int
id|i
suffix:semicolon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_CMD_MBOX
comma
id|FWCMD_NICDRV_PAUSE_FW
)paren
suffix:semicolon
id|val
op_assign
id|tr32
c_func
(paren
id|GRC_RX_CPU_EVENT
)paren
suffix:semicolon
id|val
op_or_assign
(paren
l_int|1
op_lshift
l_int|14
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_RX_CPU_EVENT
comma
id|val
)paren
suffix:semicolon
multiline_comment|/* Wait for RX cpu to ACK the event.  */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|100
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|tr32
c_func
(paren
id|GRC_RX_CPU_EVENT
)paren
op_amp
(paren
l_int|1
op_lshift
l_int|14
)paren
)paren
)paren
r_break
suffix:semicolon
id|udelay
c_func
(paren
l_int|1
)paren
suffix:semicolon
)brace
)brace
)brace
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_halt
r_static
r_int
id|tg3_halt
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_int
id|err
suffix:semicolon
id|tg3_stop_fw
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_write_sig_pre_reset
c_func
(paren
id|tp
comma
id|RESET_KIND_SHUTDOWN
)paren
suffix:semicolon
id|tg3_abort_hw
c_func
(paren
id|tp
)paren
suffix:semicolon
id|err
op_assign
id|tg3_chip_reset
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_write_sig_legacy
c_func
(paren
id|tp
comma
id|RESET_KIND_SHUTDOWN
)paren
suffix:semicolon
id|tg3_write_sig_post_reset
c_func
(paren
id|tp
comma
id|RESET_KIND_SHUTDOWN
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|macro|TG3_FW_RELEASE_MAJOR
mdefine_line|#define TG3_FW_RELEASE_MAJOR&t;0x0
DECL|macro|TG3_FW_RELASE_MINOR
mdefine_line|#define TG3_FW_RELASE_MINOR&t;0x0
DECL|macro|TG3_FW_RELEASE_FIX
mdefine_line|#define TG3_FW_RELEASE_FIX&t;0x0
DECL|macro|TG3_FW_START_ADDR
mdefine_line|#define TG3_FW_START_ADDR&t;0x08000000
DECL|macro|TG3_FW_TEXT_ADDR
mdefine_line|#define TG3_FW_TEXT_ADDR&t;0x08000000
DECL|macro|TG3_FW_TEXT_LEN
mdefine_line|#define TG3_FW_TEXT_LEN&t;&t;0x9c0
DECL|macro|TG3_FW_RODATA_ADDR
mdefine_line|#define TG3_FW_RODATA_ADDR&t;0x080009c0
DECL|macro|TG3_FW_RODATA_LEN
mdefine_line|#define TG3_FW_RODATA_LEN&t;0x60
DECL|macro|TG3_FW_DATA_ADDR
mdefine_line|#define TG3_FW_DATA_ADDR&t;0x08000a40
DECL|macro|TG3_FW_DATA_LEN
mdefine_line|#define TG3_FW_DATA_LEN&t;&t;0x20
DECL|macro|TG3_FW_SBSS_ADDR
mdefine_line|#define TG3_FW_SBSS_ADDR&t;0x08000a60
DECL|macro|TG3_FW_SBSS_LEN
mdefine_line|#define TG3_FW_SBSS_LEN&t;&t;0xc
DECL|macro|TG3_FW_BSS_ADDR
mdefine_line|#define TG3_FW_BSS_ADDR&t;&t;0x08000a70
DECL|macro|TG3_FW_BSS_LEN
mdefine_line|#define TG3_FW_BSS_LEN&t;&t;0x10
DECL|variable|tg3FwText
r_static
id|u32
id|tg3FwText
(braket
(paren
id|TG3_FW_TEXT_LEN
op_div
r_sizeof
(paren
id|u32
)paren
)paren
op_plus
l_int|1
)braket
op_assign
(brace
l_int|0x00000000
comma
l_int|0x10000003
comma
l_int|0x00000000
comma
l_int|0x0000000d
comma
l_int|0x0000000d
comma
l_int|0x3c1d0800
comma
l_int|0x37bd3ffc
comma
l_int|0x03a0f021
comma
l_int|0x3c100800
comma
l_int|0x26100000
comma
l_int|0x0e000018
comma
l_int|0x00000000
comma
l_int|0x0000000d
comma
l_int|0x3c1d0800
comma
l_int|0x37bd3ffc
comma
l_int|0x03a0f021
comma
l_int|0x3c100800
comma
l_int|0x26100034
comma
l_int|0x0e00021c
comma
l_int|0x00000000
comma
l_int|0x0000000d
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x27bdffe0
comma
l_int|0x3c1cc000
comma
l_int|0xafbf0018
comma
l_int|0xaf80680c
comma
l_int|0x0e00004c
comma
l_int|0x241b2105
comma
l_int|0x97850000
comma
l_int|0x97870002
comma
l_int|0x9782002c
comma
l_int|0x9783002e
comma
l_int|0x3c040800
comma
l_int|0x248409c0
comma
l_int|0xafa00014
comma
l_int|0x00021400
comma
l_int|0x00621825
comma
l_int|0x00052c00
comma
l_int|0xafa30010
comma
l_int|0x8f860010
comma
l_int|0x00e52825
comma
l_int|0x0e000060
comma
l_int|0x24070102
comma
l_int|0x3c02ac00
comma
l_int|0x34420100
comma
l_int|0x3c03ac01
comma
l_int|0x34630100
comma
l_int|0xaf820490
comma
l_int|0x3c02ffff
comma
l_int|0xaf820494
comma
l_int|0xaf830498
comma
l_int|0xaf82049c
comma
l_int|0x24020001
comma
l_int|0xaf825ce0
comma
l_int|0x0e00003f
comma
l_int|0xaf825d00
comma
l_int|0x0e000140
comma
l_int|0x00000000
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x2402ffff
comma
l_int|0xaf825404
comma
l_int|0x8f835400
comma
l_int|0x34630400
comma
l_int|0xaf835400
comma
l_int|0xaf825404
comma
l_int|0x3c020800
comma
l_int|0x24420034
comma
l_int|0xaf82541c
comma
l_int|0x03e00008
comma
l_int|0xaf805400
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x34423000
comma
l_int|0x3c030800
comma
l_int|0x34633000
comma
l_int|0x3c040800
comma
l_int|0x348437ff
comma
l_int|0x3c010800
comma
l_int|0xac220a64
comma
l_int|0x24020040
comma
l_int|0x3c010800
comma
l_int|0xac220a68
comma
l_int|0x3c010800
comma
l_int|0xac200a60
comma
l_int|0xac600000
comma
l_int|0x24630004
comma
l_int|0x0083102b
comma
l_int|0x5040fffd
comma
l_int|0xac600000
comma
l_int|0x03e00008
comma
l_int|0x00000000
comma
l_int|0x00804821
comma
l_int|0x8faa0010
comma
l_int|0x3c020800
comma
l_int|0x8c420a60
comma
l_int|0x3c040800
comma
l_int|0x8c840a68
comma
l_int|0x8fab0014
comma
l_int|0x24430001
comma
l_int|0x0044102b
comma
l_int|0x3c010800
comma
l_int|0xac230a60
comma
l_int|0x14400003
comma
l_int|0x00004021
comma
l_int|0x3c010800
comma
l_int|0xac200a60
comma
l_int|0x3c020800
comma
l_int|0x8c420a60
comma
l_int|0x3c030800
comma
l_int|0x8c630a64
comma
l_int|0x91240000
comma
l_int|0x00021140
comma
l_int|0x00431021
comma
l_int|0x00481021
comma
l_int|0x25080001
comma
l_int|0xa0440000
comma
l_int|0x29020008
comma
l_int|0x1440fff4
comma
l_int|0x25290001
comma
l_int|0x3c020800
comma
l_int|0x8c420a60
comma
l_int|0x3c030800
comma
l_int|0x8c630a64
comma
l_int|0x8f84680c
comma
l_int|0x00021140
comma
l_int|0x00431021
comma
l_int|0xac440008
comma
l_int|0xac45000c
comma
l_int|0xac460010
comma
l_int|0xac470014
comma
l_int|0xac4a0018
comma
l_int|0x03e00008
comma
l_int|0xac4b001c
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0x02000008
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x3c0a0001
comma
l_int|0x0a0001e3
comma
l_int|0x3c0a0002
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x3c0a0007
comma
l_int|0x0a0001e3
comma
l_int|0x3c0a0008
comma
l_int|0x0a0001e3
comma
l_int|0x3c0a0009
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x3c0a000b
comma
l_int|0x0a0001e3
comma
l_int|0x3c0a000c
comma
l_int|0x0a0001e3
comma
l_int|0x3c0a000d
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x3c0a000e
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x00000000
comma
l_int|0x0a0001e3
comma
l_int|0x3c0a0013
comma
l_int|0x0a0001e3
comma
l_int|0x3c0a0014
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0x27bdffe0
comma
l_int|0x00001821
comma
l_int|0x00001021
comma
l_int|0xafbf0018
comma
l_int|0xafb10014
comma
l_int|0xafb00010
comma
l_int|0x3c010800
comma
l_int|0x00220821
comma
l_int|0xac200a70
comma
l_int|0x3c010800
comma
l_int|0x00220821
comma
l_int|0xac200a74
comma
l_int|0x3c010800
comma
l_int|0x00220821
comma
l_int|0xac200a78
comma
l_int|0x24630001
comma
l_int|0x1860fff5
comma
l_int|0x2442000c
comma
l_int|0x24110001
comma
l_int|0x8f906810
comma
l_int|0x32020004
comma
l_int|0x14400005
comma
l_int|0x24040001
comma
l_int|0x3c020800
comma
l_int|0x8c420a78
comma
l_int|0x18400003
comma
l_int|0x00002021
comma
l_int|0x0e000182
comma
l_int|0x00000000
comma
l_int|0x32020001
comma
l_int|0x10400003
comma
l_int|0x00000000
comma
l_int|0x0e000169
comma
l_int|0x00000000
comma
l_int|0x0a000153
comma
l_int|0xaf915028
comma
l_int|0x8fbf0018
comma
l_int|0x8fb10014
comma
l_int|0x8fb00010
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x3c050800
comma
l_int|0x8ca50a70
comma
l_int|0x3c060800
comma
l_int|0x8cc60a80
comma
l_int|0x3c070800
comma
l_int|0x8ce70a78
comma
l_int|0x27bdffe0
comma
l_int|0x3c040800
comma
l_int|0x248409d0
comma
l_int|0xafbf0018
comma
l_int|0xafa00010
comma
l_int|0x0e000060
comma
l_int|0xafa00014
comma
l_int|0x0e00017b
comma
l_int|0x00002021
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x24020001
comma
l_int|0x8f836810
comma
l_int|0x00821004
comma
l_int|0x00021027
comma
l_int|0x00621824
comma
l_int|0x03e00008
comma
l_int|0xaf836810
comma
l_int|0x27bdffd8
comma
l_int|0xafbf0024
comma
l_int|0x1080002e
comma
l_int|0xafb00020
comma
l_int|0x8f825cec
comma
l_int|0xafa20018
comma
l_int|0x8f825cec
comma
l_int|0x3c100800
comma
l_int|0x26100a78
comma
l_int|0xafa2001c
comma
l_int|0x34028000
comma
l_int|0xaf825cec
comma
l_int|0x8e020000
comma
l_int|0x18400016
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x94420a74
comma
l_int|0x8fa3001c
comma
l_int|0x000221c0
comma
l_int|0xac830004
comma
l_int|0x8fa2001c
comma
l_int|0x3c010800
comma
l_int|0x0e000201
comma
l_int|0xac220a74
comma
l_int|0x10400005
comma
l_int|0x00000000
comma
l_int|0x8e020000
comma
l_int|0x24420001
comma
l_int|0x0a0001df
comma
l_int|0xae020000
comma
l_int|0x3c020800
comma
l_int|0x8c420a70
comma
l_int|0x00021c02
comma
l_int|0x000321c0
comma
l_int|0x0a0001c5
comma
l_int|0xafa2001c
comma
l_int|0x0e000201
comma
l_int|0x00000000
comma
l_int|0x1040001f
comma
l_int|0x00000000
comma
l_int|0x8e020000
comma
l_int|0x8fa3001c
comma
l_int|0x24420001
comma
l_int|0x3c010800
comma
l_int|0xac230a70
comma
l_int|0x3c010800
comma
l_int|0xac230a74
comma
l_int|0x0a0001df
comma
l_int|0xae020000
comma
l_int|0x3c100800
comma
l_int|0x26100a78
comma
l_int|0x8e020000
comma
l_int|0x18400028
comma
l_int|0x00000000
comma
l_int|0x0e000201
comma
l_int|0x00000000
comma
l_int|0x14400024
comma
l_int|0x00000000
comma
l_int|0x8e020000
comma
l_int|0x3c030800
comma
l_int|0x8c630a70
comma
l_int|0x2442ffff
comma
l_int|0xafa3001c
comma
l_int|0x18400006
comma
l_int|0xae020000
comma
l_int|0x00031402
comma
l_int|0x000221c0
comma
l_int|0x8c820004
comma
l_int|0x3c010800
comma
l_int|0xac220a70
comma
l_int|0x97a2001e
comma
l_int|0x2442ff00
comma
l_int|0x2c420300
comma
l_int|0x1440000b
comma
l_int|0x24024000
comma
l_int|0x3c040800
comma
l_int|0x248409dc
comma
l_int|0xafa00010
comma
l_int|0xafa00014
comma
l_int|0x8fa6001c
comma
l_int|0x24050008
comma
l_int|0x0e000060
comma
l_int|0x00003821
comma
l_int|0x0a0001df
comma
l_int|0x00000000
comma
l_int|0xaf825cf8
comma
l_int|0x3c020800
comma
l_int|0x8c420a40
comma
l_int|0x8fa3001c
comma
l_int|0x24420001
comma
l_int|0xaf835cf8
comma
l_int|0x3c010800
comma
l_int|0xac220a40
comma
l_int|0x8fbf0024
comma
l_int|0x8fb00020
comma
l_int|0x03e00008
comma
l_int|0x27bd0028
comma
l_int|0x27bdffe0
comma
l_int|0x3c040800
comma
l_int|0x248409e8
comma
l_int|0x00002821
comma
l_int|0x00003021
comma
l_int|0x00003821
comma
l_int|0xafbf0018
comma
l_int|0xafa00010
comma
l_int|0x0e000060
comma
l_int|0xafa00014
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x8f82680c
comma
l_int|0x8f85680c
comma
l_int|0x00021827
comma
l_int|0x0003182b
comma
l_int|0x00031823
comma
l_int|0x00431024
comma
l_int|0x00441021
comma
l_int|0x00a2282b
comma
l_int|0x10a00006
comma
l_int|0x00000000
comma
l_int|0x00401821
comma
l_int|0x8f82680c
comma
l_int|0x0043102b
comma
l_int|0x1440fffd
comma
l_int|0x00000000
comma
l_int|0x03e00008
comma
l_int|0x00000000
comma
l_int|0x3c040800
comma
l_int|0x8c840000
comma
l_int|0x3c030800
comma
l_int|0x8c630a40
comma
l_int|0x0064102b
comma
l_int|0x54400002
comma
l_int|0x00831023
comma
l_int|0x00641023
comma
l_int|0x2c420008
comma
l_int|0x03e00008
comma
l_int|0x38420001
comma
l_int|0x27bdffe0
comma
l_int|0x00802821
comma
l_int|0x3c040800
comma
l_int|0x24840a00
comma
l_int|0x00003021
comma
l_int|0x00003821
comma
l_int|0xafbf0018
comma
l_int|0xafa00010
comma
l_int|0x0e000060
comma
l_int|0xafa00014
comma
l_int|0x0a000216
comma
l_int|0x00000000
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x00000000
comma
l_int|0x27bdffe0
comma
l_int|0x3c1cc000
comma
l_int|0xafbf0018
comma
l_int|0x0e00004c
comma
l_int|0xaf80680c
comma
l_int|0x3c040800
comma
l_int|0x24840a10
comma
l_int|0x03802821
comma
l_int|0x00003021
comma
l_int|0x00003821
comma
l_int|0xafa00010
comma
l_int|0x0e000060
comma
l_int|0xafa00014
comma
l_int|0x2402ffff
comma
l_int|0xaf825404
comma
l_int|0x3c0200aa
comma
l_int|0x0e000234
comma
l_int|0xaf825434
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x27bdffe8
comma
l_int|0xafb00010
comma
l_int|0x24100001
comma
l_int|0xafbf0014
comma
l_int|0x3c01c003
comma
l_int|0xac200000
comma
l_int|0x8f826810
comma
l_int|0x30422000
comma
l_int|0x10400003
comma
l_int|0x00000000
comma
l_int|0x0e000246
comma
l_int|0x00000000
comma
l_int|0x0a00023a
comma
l_int|0xaf905428
comma
l_int|0x8fbf0014
comma
l_int|0x8fb00010
comma
l_int|0x03e00008
comma
l_int|0x27bd0018
comma
l_int|0x27bdfff8
comma
l_int|0x8f845d0c
comma
l_int|0x3c0200ff
comma
l_int|0x3c030800
comma
l_int|0x8c630a50
comma
l_int|0x3442fff8
comma
l_int|0x00821024
comma
l_int|0x1043001e
comma
l_int|0x3c0500ff
comma
l_int|0x34a5fff8
comma
l_int|0x3c06c003
comma
l_int|0x3c074000
comma
l_int|0x00851824
comma
l_int|0x8c620010
comma
l_int|0x3c010800
comma
l_int|0xac230a50
comma
l_int|0x30420008
comma
l_int|0x10400005
comma
l_int|0x00871025
comma
l_int|0x8cc20000
comma
l_int|0x24420001
comma
l_int|0xacc20000
comma
l_int|0x00871025
comma
l_int|0xaf825d0c
comma
l_int|0x8fa20000
comma
l_int|0x24420001
comma
l_int|0xafa20000
comma
l_int|0x8fa20000
comma
l_int|0x8fa20000
comma
l_int|0x24420001
comma
l_int|0xafa20000
comma
l_int|0x8fa20000
comma
l_int|0x8f845d0c
comma
l_int|0x3c030800
comma
l_int|0x8c630a50
comma
l_int|0x00851024
comma
l_int|0x1443ffe8
comma
l_int|0x00851824
comma
l_int|0x27bd0008
comma
l_int|0x03e00008
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
)brace
suffix:semicolon
DECL|variable|tg3FwRodata
r_static
id|u32
id|tg3FwRodata
(braket
(paren
id|TG3_FW_RODATA_LEN
op_div
r_sizeof
(paren
id|u32
)paren
)paren
op_plus
l_int|1
)braket
op_assign
(brace
l_int|0x35373031
comma
l_int|0x726c7341
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x53774576
comma
l_int|0x656e7430
comma
l_int|0x00000000
comma
l_int|0x726c7045
comma
l_int|0x76656e74
comma
l_int|0x31000000
comma
l_int|0x556e6b6e
comma
l_int|0x45766e74
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x66617461
comma
l_int|0x6c457272
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x4d61696e
comma
l_int|0x43707542
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
)brace
suffix:semicolon
macro_line|#if 0 /* All zeros, don&squot;t eat up space with it. */
id|u32
id|tg3FwData
(braket
(paren
id|TG3_FW_DATA_LEN
op_div
r_sizeof
(paren
id|u32
)paren
)paren
op_plus
l_int|1
)braket
op_assign
(brace
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
)brace
suffix:semicolon
macro_line|#endif
DECL|macro|RX_CPU_SCRATCH_BASE
mdefine_line|#define RX_CPU_SCRATCH_BASE&t;0x30000
DECL|macro|RX_CPU_SCRATCH_SIZE
mdefine_line|#define RX_CPU_SCRATCH_SIZE&t;0x04000
DECL|macro|TX_CPU_SCRATCH_BASE
mdefine_line|#define TX_CPU_SCRATCH_BASE&t;0x34000
DECL|macro|TX_CPU_SCRATCH_SIZE
mdefine_line|#define TX_CPU_SCRATCH_SIZE&t;0x04000
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_halt_cpu
r_static
r_int
id|tg3_halt_cpu
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|offset
)paren
(brace
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|offset
op_eq
id|TX_CPU_BASE
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
)paren
id|BUG
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|offset
op_eq
id|RX_CPU_BASE
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|10000
suffix:semicolon
id|i
op_increment
)paren
(brace
id|tw32
c_func
(paren
id|offset
op_plus
id|CPU_STATE
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|offset
op_plus
id|CPU_MODE
comma
id|CPU_MODE_HALT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tr32
c_func
(paren
id|offset
op_plus
id|CPU_MODE
)paren
op_amp
id|CPU_MODE_HALT
)paren
r_break
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|offset
op_plus
id|CPU_STATE
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|offset
op_plus
id|CPU_MODE
comma
id|CPU_MODE_HALT
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
)brace
r_else
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|10000
suffix:semicolon
id|i
op_increment
)paren
(brace
id|tw32
c_func
(paren
id|offset
op_plus
id|CPU_STATE
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|offset
op_plus
id|CPU_MODE
comma
id|CPU_MODE_HALT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tr32
c_func
(paren
id|offset
op_plus
id|CPU_MODE
)paren
op_amp
id|CPU_MODE_HALT
)paren
r_break
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|i
op_ge
l_int|10000
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;tg3_reset_cpu timed out for %s, &quot;
l_string|&quot;and %s CPU&bslash;n&quot;
comma
id|tp-&gt;dev-&gt;name
comma
(paren
id|offset
op_eq
id|RX_CPU_BASE
ques
c_cond
l_string|&quot;RX&quot;
suffix:colon
l_string|&quot;TX&quot;
)paren
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|struct|fw_info
r_struct
id|fw_info
(brace
DECL|member|text_base
r_int
r_int
id|text_base
suffix:semicolon
DECL|member|text_len
r_int
r_int
id|text_len
suffix:semicolon
DECL|member|text_data
id|u32
op_star
id|text_data
suffix:semicolon
DECL|member|rodata_base
r_int
r_int
id|rodata_base
suffix:semicolon
DECL|member|rodata_len
r_int
r_int
id|rodata_len
suffix:semicolon
DECL|member|rodata_data
id|u32
op_star
id|rodata_data
suffix:semicolon
DECL|member|data_base
r_int
r_int
id|data_base
suffix:semicolon
DECL|member|data_len
r_int
r_int
id|data_len
suffix:semicolon
DECL|member|data_data
id|u32
op_star
id|data_data
suffix:semicolon
)brace
suffix:semicolon
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_load_firmware_cpu
r_static
r_int
id|tg3_load_firmware_cpu
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|cpu_base
comma
id|u32
id|cpu_scratch_base
comma
r_int
id|cpu_scratch_size
comma
r_struct
id|fw_info
op_star
id|info
)paren
(brace
r_int
id|err
comma
id|i
suffix:semicolon
id|u32
id|orig_tg3_flags
op_assign
id|tp-&gt;tg3_flags
suffix:semicolon
r_void
(paren
op_star
id|write_op
)paren
(paren
r_struct
id|tg3
op_star
comma
id|u32
comma
id|u32
)paren
suffix:semicolon
r_if
c_cond
(paren
id|cpu_base
op_eq
id|TX_CPU_BASE
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;tg3_load_firmware_cpu: Trying to load &quot;
l_string|&quot;TX cpu firmware on %s which is 5705.&bslash;n&quot;
comma
id|tp-&gt;dev-&gt;name
)paren
suffix:semicolon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
)paren
id|write_op
op_assign
id|tg3_write_mem
suffix:semicolon
r_else
id|write_op
op_assign
id|tg3_write_indirect_reg32
suffix:semicolon
multiline_comment|/* Force use of PCI config space for indirect register&n;&t; * write calls.&n;&t; */
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_PCIX_TARGET_HWBUG
suffix:semicolon
id|err
op_assign
id|tg3_halt_cpu
c_func
(paren
id|tp
comma
id|cpu_base
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_goto
id|out
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|cpu_scratch_size
suffix:semicolon
id|i
op_add_assign
r_sizeof
(paren
id|u32
)paren
)paren
id|write_op
c_func
(paren
id|tp
comma
id|cpu_scratch_base
op_plus
id|i
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|cpu_base
op_plus
id|CPU_STATE
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|cpu_base
op_plus
id|CPU_MODE
comma
id|tr32
c_func
(paren
id|cpu_base
op_plus
id|CPU_MODE
)paren
op_or
id|CPU_MODE_HALT
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
(paren
id|info-&gt;text_len
op_div
r_sizeof
(paren
id|u32
)paren
)paren
suffix:semicolon
id|i
op_increment
)paren
id|write_op
c_func
(paren
id|tp
comma
(paren
id|cpu_scratch_base
op_plus
(paren
id|info-&gt;text_base
op_amp
l_int|0xffff
)paren
op_plus
(paren
id|i
op_star
r_sizeof
(paren
id|u32
)paren
)paren
)paren
comma
(paren
id|info-&gt;text_data
ques
c_cond
id|info-&gt;text_data
(braket
id|i
)braket
suffix:colon
l_int|0
)paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
(paren
id|info-&gt;rodata_len
op_div
r_sizeof
(paren
id|u32
)paren
)paren
suffix:semicolon
id|i
op_increment
)paren
id|write_op
c_func
(paren
id|tp
comma
(paren
id|cpu_scratch_base
op_plus
(paren
id|info-&gt;rodata_base
op_amp
l_int|0xffff
)paren
op_plus
(paren
id|i
op_star
r_sizeof
(paren
id|u32
)paren
)paren
)paren
comma
(paren
id|info-&gt;rodata_data
ques
c_cond
id|info-&gt;rodata_data
(braket
id|i
)braket
suffix:colon
l_int|0
)paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
(paren
id|info-&gt;data_len
op_div
r_sizeof
(paren
id|u32
)paren
)paren
suffix:semicolon
id|i
op_increment
)paren
id|write_op
c_func
(paren
id|tp
comma
(paren
id|cpu_scratch_base
op_plus
(paren
id|info-&gt;data_base
op_amp
l_int|0xffff
)paren
op_plus
(paren
id|i
op_star
r_sizeof
(paren
id|u32
)paren
)paren
)paren
comma
(paren
id|info-&gt;data_data
ques
c_cond
id|info-&gt;data_data
(braket
id|i
)braket
suffix:colon
l_int|0
)paren
)paren
suffix:semicolon
id|err
op_assign
l_int|0
suffix:semicolon
id|out
suffix:colon
id|tp-&gt;tg3_flags
op_assign
id|orig_tg3_flags
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_load_5701_a0_firmware_fix
r_static
r_int
id|tg3_load_5701_a0_firmware_fix
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|fw_info
id|info
suffix:semicolon
r_int
id|err
comma
id|i
suffix:semicolon
id|info.text_base
op_assign
id|TG3_FW_TEXT_ADDR
suffix:semicolon
id|info.text_len
op_assign
id|TG3_FW_TEXT_LEN
suffix:semicolon
id|info.text_data
op_assign
op_amp
id|tg3FwText
(braket
l_int|0
)braket
suffix:semicolon
id|info.rodata_base
op_assign
id|TG3_FW_RODATA_ADDR
suffix:semicolon
id|info.rodata_len
op_assign
id|TG3_FW_RODATA_LEN
suffix:semicolon
id|info.rodata_data
op_assign
op_amp
id|tg3FwRodata
(braket
l_int|0
)braket
suffix:semicolon
id|info.data_base
op_assign
id|TG3_FW_DATA_ADDR
suffix:semicolon
id|info.data_len
op_assign
id|TG3_FW_DATA_LEN
suffix:semicolon
id|info.data_data
op_assign
l_int|NULL
suffix:semicolon
id|err
op_assign
id|tg3_load_firmware_cpu
c_func
(paren
id|tp
comma
id|RX_CPU_BASE
comma
id|RX_CPU_SCRATCH_BASE
comma
id|RX_CPU_SCRATCH_SIZE
comma
op_amp
id|info
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
id|err
op_assign
id|tg3_load_firmware_cpu
c_func
(paren
id|tp
comma
id|TX_CPU_BASE
comma
id|TX_CPU_SCRATCH_BASE
comma
id|TX_CPU_SCRATCH_SIZE
comma
op_amp
id|info
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
multiline_comment|/* Now startup only the RX cpu. */
id|tw32
c_func
(paren
id|RX_CPU_BASE
op_plus
id|CPU_STATE
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|RX_CPU_BASE
op_plus
id|CPU_PC
comma
id|TG3_FW_TEXT_ADDR
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|5
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|tr32
c_func
(paren
id|RX_CPU_BASE
op_plus
id|CPU_PC
)paren
op_eq
id|TG3_FW_TEXT_ADDR
)paren
r_break
suffix:semicolon
id|tw32
c_func
(paren
id|RX_CPU_BASE
op_plus
id|CPU_STATE
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RX_CPU_BASE
op_plus
id|CPU_MODE
comma
id|CPU_MODE_HALT
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|RX_CPU_BASE
op_plus
id|CPU_PC
comma
id|TG3_FW_TEXT_ADDR
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|1000
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|i
op_ge
l_int|5
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;tg3_load_firmware fails for %s &quot;
l_string|&quot;to set RX CPU PC, is %08x should be %08x&bslash;n&quot;
comma
id|tp-&gt;dev-&gt;name
comma
id|tr32
c_func
(paren
id|RX_CPU_BASE
op_plus
id|CPU_PC
)paren
comma
id|TG3_FW_TEXT_ADDR
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|RX_CPU_BASE
op_plus
id|CPU_STATE
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|RX_CPU_BASE
op_plus
id|CPU_MODE
comma
l_int|0x00000000
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#if TG3_TSO_SUPPORT != 0
DECL|macro|TG3_TSO_FW_RELEASE_MAJOR
mdefine_line|#define TG3_TSO_FW_RELEASE_MAJOR&t;0x1
DECL|macro|TG3_TSO_FW_RELASE_MINOR
mdefine_line|#define TG3_TSO_FW_RELASE_MINOR&t;&t;0x6
DECL|macro|TG3_TSO_FW_RELEASE_FIX
mdefine_line|#define TG3_TSO_FW_RELEASE_FIX&t;&t;0x0
DECL|macro|TG3_TSO_FW_START_ADDR
mdefine_line|#define TG3_TSO_FW_START_ADDR&t;&t;0x08000000
DECL|macro|TG3_TSO_FW_TEXT_ADDR
mdefine_line|#define TG3_TSO_FW_TEXT_ADDR&t;&t;0x08000000
DECL|macro|TG3_TSO_FW_TEXT_LEN
mdefine_line|#define TG3_TSO_FW_TEXT_LEN&t;&t;0x1aa0
DECL|macro|TG3_TSO_FW_RODATA_ADDR
mdefine_line|#define TG3_TSO_FW_RODATA_ADDR&t;&t;0x08001aa0
DECL|macro|TG3_TSO_FW_RODATA_LEN
mdefine_line|#define TG3_TSO_FW_RODATA_LEN&t;&t;0x60
DECL|macro|TG3_TSO_FW_DATA_ADDR
mdefine_line|#define TG3_TSO_FW_DATA_ADDR&t;&t;0x08001b20
DECL|macro|TG3_TSO_FW_DATA_LEN
mdefine_line|#define TG3_TSO_FW_DATA_LEN&t;&t;0x30
DECL|macro|TG3_TSO_FW_SBSS_ADDR
mdefine_line|#define TG3_TSO_FW_SBSS_ADDR&t;&t;0x08001b50
DECL|macro|TG3_TSO_FW_SBSS_LEN
mdefine_line|#define TG3_TSO_FW_SBSS_LEN&t;&t;0x2c
DECL|macro|TG3_TSO_FW_BSS_ADDR
mdefine_line|#define TG3_TSO_FW_BSS_ADDR&t;&t;0x08001b80
DECL|macro|TG3_TSO_FW_BSS_LEN
mdefine_line|#define TG3_TSO_FW_BSS_LEN&t;&t;0x894
DECL|variable|tg3TsoFwText
r_static
id|u32
id|tg3TsoFwText
(braket
(paren
id|TG3_TSO_FW_TEXT_LEN
op_div
l_int|4
)paren
op_plus
l_int|1
)braket
op_assign
(brace
l_int|0x0e000003
comma
l_int|0x00000000
comma
l_int|0x08001b24
comma
l_int|0x00000000
comma
l_int|0x10000003
comma
l_int|0x00000000
comma
l_int|0x0000000d
comma
l_int|0x0000000d
comma
l_int|0x3c1d0800
comma
l_int|0x37bd4000
comma
l_int|0x03a0f021
comma
l_int|0x3c100800
comma
l_int|0x26100000
comma
l_int|0x0e000010
comma
l_int|0x00000000
comma
l_int|0x0000000d
comma
l_int|0x27bdffe0
comma
l_int|0x3c04fefe
comma
l_int|0xafbf0018
comma
l_int|0x0e0005d8
comma
l_int|0x34840002
comma
l_int|0x0e000668
comma
l_int|0x00000000
comma
l_int|0x3c030800
comma
l_int|0x90631b68
comma
l_int|0x24020002
comma
l_int|0x3c040800
comma
l_int|0x24841aac
comma
l_int|0x14620003
comma
l_int|0x24050001
comma
l_int|0x3c040800
comma
l_int|0x24841aa0
comma
l_int|0x24060006
comma
l_int|0x00003821
comma
l_int|0xafa00010
comma
l_int|0x0e00067c
comma
l_int|0xafa00014
comma
l_int|0x8f625c50
comma
l_int|0x34420001
comma
l_int|0xaf625c50
comma
l_int|0x8f625c90
comma
l_int|0x34420001
comma
l_int|0xaf625c90
comma
l_int|0x2402ffff
comma
l_int|0x0e000034
comma
l_int|0xaf625404
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x27bdffe0
comma
l_int|0xafbf001c
comma
l_int|0xafb20018
comma
l_int|0xafb10014
comma
l_int|0x0e00005b
comma
l_int|0xafb00010
comma
l_int|0x24120002
comma
l_int|0x24110001
comma
l_int|0x8f706820
comma
l_int|0x32020100
comma
l_int|0x10400003
comma
l_int|0x00000000
comma
l_int|0x0e0000bb
comma
l_int|0x00000000
comma
l_int|0x8f706820
comma
l_int|0x32022000
comma
l_int|0x10400004
comma
l_int|0x32020001
comma
l_int|0x0e0001f0
comma
l_int|0x24040001
comma
l_int|0x32020001
comma
l_int|0x10400003
comma
l_int|0x00000000
comma
l_int|0x0e0000a3
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x90421b98
comma
l_int|0x14520003
comma
l_int|0x00000000
comma
l_int|0x0e0004c0
comma
l_int|0x00000000
comma
l_int|0x0a00003c
comma
l_int|0xaf715028
comma
l_int|0x8fbf001c
comma
l_int|0x8fb20018
comma
l_int|0x8fb10014
comma
l_int|0x8fb00010
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x27bdffe0
comma
l_int|0x3c040800
comma
l_int|0x24841ac0
comma
l_int|0x00002821
comma
l_int|0x00003021
comma
l_int|0x00003821
comma
l_int|0xafbf0018
comma
l_int|0xafa00010
comma
l_int|0x0e00067c
comma
l_int|0xafa00014
comma
l_int|0x3c040800
comma
l_int|0x248423d8
comma
l_int|0xa4800000
comma
l_int|0x3c010800
comma
l_int|0xa0201b98
comma
l_int|0x3c010800
comma
l_int|0xac201b9c
comma
l_int|0x3c010800
comma
l_int|0xac201ba0
comma
l_int|0x3c010800
comma
l_int|0xac201ba4
comma
l_int|0x3c010800
comma
l_int|0xac201bac
comma
l_int|0x3c010800
comma
l_int|0xac201bb8
comma
l_int|0x3c010800
comma
l_int|0xac201bbc
comma
l_int|0x8f624434
comma
l_int|0x3c010800
comma
l_int|0xac221b88
comma
l_int|0x8f624438
comma
l_int|0x3c010800
comma
l_int|0xac221b8c
comma
l_int|0x8f624410
comma
l_int|0xac80f7a8
comma
l_int|0x3c010800
comma
l_int|0xac201b84
comma
l_int|0x3c010800
comma
l_int|0xac2023e0
comma
l_int|0x3c010800
comma
l_int|0xac2023c8
comma
l_int|0x3c010800
comma
l_int|0xac2023cc
comma
l_int|0x3c010800
comma
l_int|0xac202400
comma
l_int|0x3c010800
comma
l_int|0xac221b90
comma
l_int|0x8f620068
comma
l_int|0x24030007
comma
l_int|0x00021702
comma
l_int|0x10430005
comma
l_int|0x00000000
comma
l_int|0x8f620068
comma
l_int|0x00021702
comma
l_int|0x14400004
comma
l_int|0x24020001
comma
l_int|0x3c010800
comma
l_int|0x0a000097
comma
l_int|0xac20240c
comma
l_int|0xac820034
comma
l_int|0x3c040800
comma
l_int|0x24841acc
comma
l_int|0x3c050800
comma
l_int|0x8ca5240c
comma
l_int|0x00003021
comma
l_int|0x00003821
comma
l_int|0xafa00010
comma
l_int|0x0e00067c
comma
l_int|0xafa00014
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x27bdffe0
comma
l_int|0x3c040800
comma
l_int|0x24841ad8
comma
l_int|0x00002821
comma
l_int|0x00003021
comma
l_int|0x00003821
comma
l_int|0xafbf0018
comma
l_int|0xafa00010
comma
l_int|0x0e00067c
comma
l_int|0xafa00014
comma
l_int|0x0e00005b
comma
l_int|0x00000000
comma
l_int|0x0e0000b4
comma
l_int|0x00002021
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x24020001
comma
l_int|0x8f636820
comma
l_int|0x00821004
comma
l_int|0x00021027
comma
l_int|0x00621824
comma
l_int|0x03e00008
comma
l_int|0xaf636820
comma
l_int|0x27bdffd0
comma
l_int|0xafbf002c
comma
l_int|0xafb60028
comma
l_int|0xafb50024
comma
l_int|0xafb40020
comma
l_int|0xafb3001c
comma
l_int|0xafb20018
comma
l_int|0xafb10014
comma
l_int|0xafb00010
comma
l_int|0x8f675c5c
comma
l_int|0x3c030800
comma
l_int|0x24631bbc
comma
l_int|0x8c620000
comma
l_int|0x14470005
comma
l_int|0x3c0200ff
comma
l_int|0x3c020800
comma
l_int|0x90421b98
comma
l_int|0x14400119
comma
l_int|0x3c0200ff
comma
l_int|0x3442fff8
comma
l_int|0x00e28824
comma
l_int|0xac670000
comma
l_int|0x00111902
comma
l_int|0x306300ff
comma
l_int|0x30e20003
comma
l_int|0x000211c0
comma
l_int|0x00622825
comma
l_int|0x00a04021
comma
l_int|0x00071602
comma
l_int|0x3c030800
comma
l_int|0x90631b98
comma
l_int|0x3044000f
comma
l_int|0x14600036
comma
l_int|0x00804821
comma
l_int|0x24020001
comma
l_int|0x3c010800
comma
l_int|0xa0221b98
comma
l_int|0x00051100
comma
l_int|0x00821025
comma
l_int|0x3c010800
comma
l_int|0xac201b9c
comma
l_int|0x3c010800
comma
l_int|0xac201ba0
comma
l_int|0x3c010800
comma
l_int|0xac201ba4
comma
l_int|0x3c010800
comma
l_int|0xac201bac
comma
l_int|0x3c010800
comma
l_int|0xac201bb8
comma
l_int|0x3c010800
comma
l_int|0xac201bb0
comma
l_int|0x3c010800
comma
l_int|0xac201bb4
comma
l_int|0x3c010800
comma
l_int|0xa42223d8
comma
l_int|0x9622000c
comma
l_int|0x30437fff
comma
l_int|0x3c010800
comma
l_int|0xa4222410
comma
l_int|0x30428000
comma
l_int|0x3c010800
comma
l_int|0xa4231bc6
comma
l_int|0x10400005
comma
l_int|0x24020001
comma
l_int|0x3c010800
comma
l_int|0xac2223f4
comma
l_int|0x0a000102
comma
l_int|0x2406003e
comma
l_int|0x24060036
comma
l_int|0x3c010800
comma
l_int|0xac2023f4
comma
l_int|0x9622000a
comma
l_int|0x3c030800
comma
l_int|0x94631bc6
comma
l_int|0x3c010800
comma
l_int|0xac2023f0
comma
l_int|0x3c010800
comma
l_int|0xac2023f8
comma
l_int|0x00021302
comma
l_int|0x00021080
comma
l_int|0x00c21021
comma
l_int|0x00621821
comma
l_int|0x3c010800
comma
l_int|0xa42223d0
comma
l_int|0x3c010800
comma
l_int|0x0a000115
comma
l_int|0xa4231b96
comma
l_int|0x9622000c
comma
l_int|0x3c010800
comma
l_int|0xa42223ec
comma
l_int|0x3c040800
comma
l_int|0x24841b9c
comma
l_int|0x8c820000
comma
l_int|0x00021100
comma
l_int|0x3c010800
comma
l_int|0x00220821
comma
l_int|0xac311bc8
comma
l_int|0x8c820000
comma
l_int|0x00021100
comma
l_int|0x3c010800
comma
l_int|0x00220821
comma
l_int|0xac271bcc
comma
l_int|0x8c820000
comma
l_int|0x25030001
comma
l_int|0x306601ff
comma
l_int|0x00021100
comma
l_int|0x3c010800
comma
l_int|0x00220821
comma
l_int|0xac261bd0
comma
l_int|0x8c820000
comma
l_int|0x00021100
comma
l_int|0x3c010800
comma
l_int|0x00220821
comma
l_int|0xac291bd4
comma
l_int|0x96230008
comma
l_int|0x3c020800
comma
l_int|0x8c421bac
comma
l_int|0x00432821
comma
l_int|0x3c010800
comma
l_int|0xac251bac
comma
l_int|0x9622000a
comma
l_int|0x30420004
comma
l_int|0x14400018
comma
l_int|0x00061100
comma
l_int|0x8f630c14
comma
l_int|0x3063000f
comma
l_int|0x2c620002
comma
l_int|0x1440000b
comma
l_int|0x3c02c000
comma
l_int|0x8f630c14
comma
l_int|0x3c020800
comma
l_int|0x8c421b40
comma
l_int|0x3063000f
comma
l_int|0x24420001
comma
l_int|0x3c010800
comma
l_int|0xac221b40
comma
l_int|0x2c620002
comma
l_int|0x1040fff7
comma
l_int|0x3c02c000
comma
l_int|0x00e21825
comma
l_int|0xaf635c5c
comma
l_int|0x8f625c50
comma
l_int|0x30420002
comma
l_int|0x10400014
comma
l_int|0x00000000
comma
l_int|0x0a000147
comma
l_int|0x00000000
comma
l_int|0x3c030800
comma
l_int|0x8c631b80
comma
l_int|0x3c040800
comma
l_int|0x94841b94
comma
l_int|0x01221025
comma
l_int|0x3c010800
comma
l_int|0xa42223da
comma
l_int|0x24020001
comma
l_int|0x3c010800
comma
l_int|0xac221bb8
comma
l_int|0x24630001
comma
l_int|0x0085202a
comma
l_int|0x3c010800
comma
l_int|0x10800003
comma
l_int|0xac231b80
comma
l_int|0x3c010800
comma
l_int|0xa4251b94
comma
l_int|0x3c060800
comma
l_int|0x24c61b9c
comma
l_int|0x8cc20000
comma
l_int|0x24420001
comma
l_int|0xacc20000
comma
l_int|0x28420080
comma
l_int|0x14400005
comma
l_int|0x00000000
comma
l_int|0x0e000656
comma
l_int|0x24040002
comma
l_int|0x0a0001e6
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x8c421bb8
comma
l_int|0x10400078
comma
l_int|0x24020001
comma
l_int|0x3c050800
comma
l_int|0x90a51b98
comma
l_int|0x14a20072
comma
l_int|0x00000000
comma
l_int|0x3c150800
comma
l_int|0x96b51b96
comma
l_int|0x3c040800
comma
l_int|0x8c841bac
comma
l_int|0x32a3ffff
comma
l_int|0x0083102a
comma
l_int|0x1440006c
comma
l_int|0x00000000
comma
l_int|0x14830003
comma
l_int|0x00000000
comma
l_int|0x3c010800
comma
l_int|0xac2523f0
comma
l_int|0x1060005c
comma
l_int|0x00009021
comma
l_int|0x24d60004
comma
l_int|0x0060a021
comma
l_int|0x24d30014
comma
l_int|0x8ec20000
comma
l_int|0x00028100
comma
l_int|0x3c110800
comma
l_int|0x02308821
comma
l_int|0x0e000625
comma
l_int|0x8e311bc8
comma
l_int|0x00402821
comma
l_int|0x10a00054
comma
l_int|0x00000000
comma
l_int|0x9628000a
comma
l_int|0x31020040
comma
l_int|0x10400005
comma
l_int|0x2407180c
comma
l_int|0x8e22000c
comma
l_int|0x2407188c
comma
l_int|0x00021400
comma
l_int|0xaca20018
comma
l_int|0x3c030800
comma
l_int|0x00701821
comma
l_int|0x8c631bd0
comma
l_int|0x3c020800
comma
l_int|0x00501021
comma
l_int|0x8c421bd4
comma
l_int|0x00031d00
comma
l_int|0x00021400
comma
l_int|0x00621825
comma
l_int|0xaca30014
comma
l_int|0x8ec30004
comma
l_int|0x96220008
comma
l_int|0x00432023
comma
l_int|0x3242ffff
comma
l_int|0x3083ffff
comma
l_int|0x00431021
comma
l_int|0x0282102a
comma
l_int|0x14400002
comma
l_int|0x02b23023
comma
l_int|0x00803021
comma
l_int|0x8e620000
comma
l_int|0x30c4ffff
comma
l_int|0x00441021
comma
l_int|0xae620000
comma
l_int|0x8e220000
comma
l_int|0xaca20000
comma
l_int|0x8e220004
comma
l_int|0x8e63fff4
comma
l_int|0x00431021
comma
l_int|0xaca20004
comma
l_int|0xa4a6000e
comma
l_int|0x8e62fff4
comma
l_int|0x00441021
comma
l_int|0xae62fff4
comma
l_int|0x96230008
comma
l_int|0x0043102a
comma
l_int|0x14400005
comma
l_int|0x02469021
comma
l_int|0x8e62fff0
comma
l_int|0xae60fff4
comma
l_int|0x24420001
comma
l_int|0xae62fff0
comma
l_int|0xaca00008
comma
l_int|0x3242ffff
comma
l_int|0x14540008
comma
l_int|0x24020305
comma
l_int|0x31020080
comma
l_int|0x54400001
comma
l_int|0x34e70010
comma
l_int|0x24020905
comma
l_int|0xa4a2000c
comma
l_int|0x0a0001cb
comma
l_int|0x34e70020
comma
l_int|0xa4a2000c
comma
l_int|0x3c020800
comma
l_int|0x8c4223f0
comma
l_int|0x10400003
comma
l_int|0x3c024b65
comma
l_int|0x0a0001d3
comma
l_int|0x34427654
comma
l_int|0x3c02b49a
comma
l_int|0x344289ab
comma
l_int|0xaca2001c
comma
l_int|0x30e2ffff
comma
l_int|0xaca20010
comma
l_int|0x0e0005a2
comma
l_int|0x00a02021
comma
l_int|0x3242ffff
comma
l_int|0x0054102b
comma
l_int|0x1440ffa9
comma
l_int|0x00000000
comma
l_int|0x24020002
comma
l_int|0x3c010800
comma
l_int|0x0a0001e6
comma
l_int|0xa0221b98
comma
l_int|0x8ec2083c
comma
l_int|0x24420001
comma
l_int|0x0a0001e6
comma
l_int|0xaec2083c
comma
l_int|0x0e0004c0
comma
l_int|0x00000000
comma
l_int|0x8fbf002c
comma
l_int|0x8fb60028
comma
l_int|0x8fb50024
comma
l_int|0x8fb40020
comma
l_int|0x8fb3001c
comma
l_int|0x8fb20018
comma
l_int|0x8fb10014
comma
l_int|0x8fb00010
comma
l_int|0x03e00008
comma
l_int|0x27bd0030
comma
l_int|0x27bdffd0
comma
l_int|0xafbf0028
comma
l_int|0xafb30024
comma
l_int|0xafb20020
comma
l_int|0xafb1001c
comma
l_int|0xafb00018
comma
l_int|0x8f725c9c
comma
l_int|0x3c0200ff
comma
l_int|0x3442fff8
comma
l_int|0x3c070800
comma
l_int|0x24e71bb4
comma
l_int|0x02428824
comma
l_int|0x9623000e
comma
l_int|0x8ce20000
comma
l_int|0x00431021
comma
l_int|0xace20000
comma
l_int|0x8e220010
comma
l_int|0x30420020
comma
l_int|0x14400011
comma
l_int|0x00809821
comma
l_int|0x0e00063b
comma
l_int|0x02202021
comma
l_int|0x3c02c000
comma
l_int|0x02421825
comma
l_int|0xaf635c9c
comma
l_int|0x8f625c90
comma
l_int|0x30420002
comma
l_int|0x1040011e
comma
l_int|0x00000000
comma
l_int|0xaf635c9c
comma
l_int|0x8f625c90
comma
l_int|0x30420002
comma
l_int|0x10400119
comma
l_int|0x00000000
comma
l_int|0x0a00020d
comma
l_int|0x00000000
comma
l_int|0x8e240008
comma
l_int|0x8e230014
comma
l_int|0x00041402
comma
l_int|0x000231c0
comma
l_int|0x00031502
comma
l_int|0x304201ff
comma
l_int|0x2442ffff
comma
l_int|0x3042007f
comma
l_int|0x00031942
comma
l_int|0x30637800
comma
l_int|0x00021100
comma
l_int|0x24424000
comma
l_int|0x00624821
comma
l_int|0x9522000a
comma
l_int|0x3084ffff
comma
l_int|0x30420008
comma
l_int|0x104000b0
comma
l_int|0x000429c0
comma
l_int|0x3c020800
comma
l_int|0x8c422400
comma
l_int|0x14400024
comma
l_int|0x24c50008
comma
l_int|0x94c20014
comma
l_int|0x3c010800
comma
l_int|0xa42223d0
comma
l_int|0x8cc40010
comma
l_int|0x00041402
comma
l_int|0x3c010800
comma
l_int|0xa42223d2
comma
l_int|0x3c010800
comma
l_int|0xa42423d4
comma
l_int|0x94c2000e
comma
l_int|0x3083ffff
comma
l_int|0x00431023
comma
l_int|0x3c010800
comma
l_int|0xac222408
comma
l_int|0x94c2001a
comma
l_int|0x3c010800
comma
l_int|0xac262400
comma
l_int|0x3c010800
comma
l_int|0xac322404
comma
l_int|0x3c010800
comma
l_int|0xac2223fc
comma
l_int|0x3c02c000
comma
l_int|0x02421825
comma
l_int|0xaf635c9c
comma
l_int|0x8f625c90
comma
l_int|0x30420002
comma
l_int|0x104000e5
comma
l_int|0x00000000
comma
l_int|0xaf635c9c
comma
l_int|0x8f625c90
comma
l_int|0x30420002
comma
l_int|0x104000e0
comma
l_int|0x00000000
comma
l_int|0x0a000246
comma
l_int|0x00000000
comma
l_int|0x94c2000e
comma
l_int|0x3c030800
comma
l_int|0x946323d4
comma
l_int|0x00434023
comma
l_int|0x3103ffff
comma
l_int|0x2c620008
comma
l_int|0x1040001c
comma
l_int|0x00000000
comma
l_int|0x94c20014
comma
l_int|0x24420028
comma
l_int|0x00a22821
comma
l_int|0x00031042
comma
l_int|0x1840000b
comma
l_int|0x00002021
comma
l_int|0x24e60848
comma
l_int|0x00403821
comma
l_int|0x94a30000
comma
l_int|0x8cc20000
comma
l_int|0x24840001
comma
l_int|0x00431021
comma
l_int|0xacc20000
comma
l_int|0x0087102a
comma
l_int|0x1440fff9
comma
l_int|0x24a50002
comma
l_int|0x31020001
comma
l_int|0x1040001f
comma
l_int|0x3c024000
comma
l_int|0x3c040800
comma
l_int|0x248423fc
comma
l_int|0xa0a00001
comma
l_int|0x94a30000
comma
l_int|0x8c820000
comma
l_int|0x00431021
comma
l_int|0x0a000285
comma
l_int|0xac820000
comma
l_int|0x8f626800
comma
l_int|0x3c030010
comma
l_int|0x00431024
comma
l_int|0x10400009
comma
l_int|0x00000000
comma
l_int|0x94c2001a
comma
l_int|0x3c030800
comma
l_int|0x8c6323fc
comma
l_int|0x00431021
comma
l_int|0x3c010800
comma
l_int|0xac2223fc
comma
l_int|0x0a000286
comma
l_int|0x3c024000
comma
l_int|0x94c2001a
comma
l_int|0x94c4001c
comma
l_int|0x3c030800
comma
l_int|0x8c6323fc
comma
l_int|0x00441023
comma
l_int|0x00621821
comma
l_int|0x3c010800
comma
l_int|0xac2323fc
comma
l_int|0x3c024000
comma
l_int|0x02421825
comma
l_int|0xaf635c9c
comma
l_int|0x8f625c90
comma
l_int|0x30420002
comma
l_int|0x1440fffc
comma
l_int|0x00000000
comma
l_int|0x9522000a
comma
l_int|0x30420010
comma
l_int|0x1040009b
comma
l_int|0x00000000
comma
l_int|0x3c030800
comma
l_int|0x946323d4
comma
l_int|0x3c070800
comma
l_int|0x24e72400
comma
l_int|0x8ce40000
comma
l_int|0x8f626800
comma
l_int|0x24630030
comma
l_int|0x00832821
comma
l_int|0x3c030010
comma
l_int|0x00431024
comma
l_int|0x1440000a
comma
l_int|0x00000000
comma
l_int|0x94a20004
comma
l_int|0x3c040800
comma
l_int|0x8c842408
comma
l_int|0x3c030800
comma
l_int|0x8c6323fc
comma
l_int|0x00441023
comma
l_int|0x00621821
comma
l_int|0x3c010800
comma
l_int|0xac2323fc
comma
l_int|0x3c040800
comma
l_int|0x8c8423fc
comma
l_int|0x00041c02
comma
l_int|0x3082ffff
comma
l_int|0x00622021
comma
l_int|0x00041402
comma
l_int|0x00822021
comma
l_int|0x00041027
comma
l_int|0xa4a20006
comma
l_int|0x3c030800
comma
l_int|0x8c632404
comma
l_int|0x3c0200ff
comma
l_int|0x3442fff8
comma
l_int|0x00628824
comma
l_int|0x96220008
comma
l_int|0x24050001
comma
l_int|0x24034000
comma
l_int|0x000231c0
comma
l_int|0x00801021
comma
l_int|0xa4c2001a
comma
l_int|0xa4c0001c
comma
l_int|0xace00000
comma
l_int|0x3c010800
comma
l_int|0xac251b60
comma
l_int|0xaf635cb8
comma
l_int|0x8f625cb0
comma
l_int|0x30420002
comma
l_int|0x10400003
comma
l_int|0x00000000
comma
l_int|0x3c010800
comma
l_int|0xac201b60
comma
l_int|0x8e220008
comma
l_int|0xaf625cb8
comma
l_int|0x8f625cb0
comma
l_int|0x30420002
comma
l_int|0x10400003
comma
l_int|0x00000000
comma
l_int|0x3c010800
comma
l_int|0xac201b60
comma
l_int|0x3c020800
comma
l_int|0x8c421b60
comma
l_int|0x1040ffec
comma
l_int|0x00000000
comma
l_int|0x3c040800
comma
l_int|0x0e00063b
comma
l_int|0x8c842404
comma
l_int|0x0a00032a
comma
l_int|0x00000000
comma
l_int|0x3c030800
comma
l_int|0x90631b98
comma
l_int|0x24020002
comma
l_int|0x14620003
comma
l_int|0x3c034b65
comma
l_int|0x0a0002e1
comma
l_int|0x00008021
comma
l_int|0x8e22001c
comma
l_int|0x34637654
comma
l_int|0x10430002
comma
l_int|0x24100002
comma
l_int|0x24100001
comma
l_int|0x00c02021
comma
l_int|0x0e000350
comma
l_int|0x02003021
comma
l_int|0x24020003
comma
l_int|0x3c010800
comma
l_int|0xa0221b98
comma
l_int|0x24020002
comma
l_int|0x1202000a
comma
l_int|0x24020001
comma
l_int|0x3c030800
comma
l_int|0x8c6323f0
comma
l_int|0x10620006
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x944223d8
comma
l_int|0x00021400
comma
l_int|0x0a00031f
comma
l_int|0xae220014
comma
l_int|0x3c040800
comma
l_int|0x248423da
comma
l_int|0x94820000
comma
l_int|0x00021400
comma
l_int|0xae220014
comma
l_int|0x3c020800
comma
l_int|0x8c421bbc
comma
l_int|0x3c03c000
comma
l_int|0x3c010800
comma
l_int|0xa0201b98
comma
l_int|0x00431025
comma
l_int|0xaf625c5c
comma
l_int|0x8f625c50
comma
l_int|0x30420002
comma
l_int|0x10400009
comma
l_int|0x00000000
comma
l_int|0x2484f7e2
comma
l_int|0x8c820000
comma
l_int|0x00431025
comma
l_int|0xaf625c5c
comma
l_int|0x8f625c50
comma
l_int|0x30420002
comma
l_int|0x1440fffa
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x24421b84
comma
l_int|0x8c430000
comma
l_int|0x24630001
comma
l_int|0xac430000
comma
l_int|0x8f630c14
comma
l_int|0x3063000f
comma
l_int|0x2c620002
comma
l_int|0x1440000c
comma
l_int|0x3c024000
comma
l_int|0x8f630c14
comma
l_int|0x3c020800
comma
l_int|0x8c421b40
comma
l_int|0x3063000f
comma
l_int|0x24420001
comma
l_int|0x3c010800
comma
l_int|0xac221b40
comma
l_int|0x2c620002
comma
l_int|0x1040fff7
comma
l_int|0x00000000
comma
l_int|0x3c024000
comma
l_int|0x02421825
comma
l_int|0xaf635c9c
comma
l_int|0x8f625c90
comma
l_int|0x30420002
comma
l_int|0x1440fffc
comma
l_int|0x00000000
comma
l_int|0x12600003
comma
l_int|0x00000000
comma
l_int|0x0e0004c0
comma
l_int|0x00000000
comma
l_int|0x8fbf0028
comma
l_int|0x8fb30024
comma
l_int|0x8fb20020
comma
l_int|0x8fb1001c
comma
l_int|0x8fb00018
comma
l_int|0x03e00008
comma
l_int|0x27bd0030
comma
l_int|0x8f634450
comma
l_int|0x3c040800
comma
l_int|0x24841b88
comma
l_int|0x8c820000
comma
l_int|0x00031c02
comma
l_int|0x0043102b
comma
l_int|0x14400007
comma
l_int|0x3c038000
comma
l_int|0x8c840004
comma
l_int|0x8f624450
comma
l_int|0x00021c02
comma
l_int|0x0083102b
comma
l_int|0x1040fffc
comma
l_int|0x3c038000
comma
l_int|0xaf634444
comma
l_int|0x8f624444
comma
l_int|0x00431024
comma
l_int|0x1440fffd
comma
l_int|0x00000000
comma
l_int|0x8f624448
comma
l_int|0x03e00008
comma
l_int|0x3042ffff
comma
l_int|0x3c024000
comma
l_int|0x00822025
comma
l_int|0xaf645c38
comma
l_int|0x8f625c30
comma
l_int|0x30420002
comma
l_int|0x1440fffc
comma
l_int|0x00000000
comma
l_int|0x03e00008
comma
l_int|0x00000000
comma
l_int|0x27bdffe0
comma
l_int|0x00805821
comma
l_int|0x14c00011
comma
l_int|0x256e0008
comma
l_int|0x3c020800
comma
l_int|0x8c4223f4
comma
l_int|0x10400007
comma
l_int|0x24020016
comma
l_int|0x3c010800
comma
l_int|0xa42223d2
comma
l_int|0x2402002a
comma
l_int|0x3c010800
comma
l_int|0x0a000364
comma
l_int|0xa42223d4
comma
l_int|0x8d670010
comma
l_int|0x00071402
comma
l_int|0x3c010800
comma
l_int|0xa42223d2
comma
l_int|0x3c010800
comma
l_int|0xa42723d4
comma
l_int|0x3c040800
comma
l_int|0x948423d4
comma
l_int|0x3c030800
comma
l_int|0x946323d2
comma
l_int|0x95cf0006
comma
l_int|0x3c020800
comma
l_int|0x944223d0
comma
l_int|0x00832023
comma
l_int|0x01e2c023
comma
l_int|0x3065ffff
comma
l_int|0x24a20028
comma
l_int|0x01c24821
comma
l_int|0x3082ffff
comma
l_int|0x14c0001a
comma
l_int|0x01226021
comma
l_int|0x9582000c
comma
l_int|0x3042003f
comma
l_int|0x3c010800
comma
l_int|0xa42223d6
comma
l_int|0x95820004
comma
l_int|0x95830006
comma
l_int|0x3c010800
comma
l_int|0xac2023e4
comma
l_int|0x3c010800
comma
l_int|0xac2023e8
comma
l_int|0x00021400
comma
l_int|0x00431025
comma
l_int|0x3c010800
comma
l_int|0xac221bc0
comma
l_int|0x95220004
comma
l_int|0x3c010800
comma
l_int|0xa4221bc4
comma
l_int|0x95230002
comma
l_int|0x01e51023
comma
l_int|0x0043102a
comma
l_int|0x10400010
comma
l_int|0x24020001
comma
l_int|0x3c010800
comma
l_int|0x0a000398
comma
l_int|0xac2223f8
comma
l_int|0x3c030800
comma
l_int|0x8c6323e8
comma
l_int|0x3c020800
comma
l_int|0x94421bc4
comma
l_int|0x00431021
comma
l_int|0xa5220004
comma
l_int|0x3c020800
comma
l_int|0x94421bc0
comma
l_int|0xa5820004
comma
l_int|0x3c020800
comma
l_int|0x8c421bc0
comma
l_int|0xa5820006
comma
l_int|0x3c020800
comma
l_int|0x8c4223f0
comma
l_int|0x3c0d0800
comma
l_int|0x8dad23e4
comma
l_int|0x3c0a0800
comma
l_int|0x144000e5
comma
l_int|0x8d4a23e8
comma
l_int|0x3c020800
comma
l_int|0x94421bc4
comma
l_int|0x004a1821
comma
l_int|0x3063ffff
comma
l_int|0x0062182b
comma
l_int|0x24020002
comma
l_int|0x10c2000d
comma
l_int|0x01435023
comma
l_int|0x3c020800
comma
l_int|0x944223d6
comma
l_int|0x30420009
comma
l_int|0x10400008
comma
l_int|0x00000000
comma
l_int|0x9582000c
comma
l_int|0x3042fff6
comma
l_int|0xa582000c
comma
l_int|0x3c020800
comma
l_int|0x944223d6
comma
l_int|0x30420009
comma
l_int|0x01a26823
comma
l_int|0x3c020800
comma
l_int|0x8c4223f8
comma
l_int|0x1040004a
comma
l_int|0x01203821
comma
l_int|0x3c020800
comma
l_int|0x944223d2
comma
l_int|0x00004021
comma
l_int|0xa520000a
comma
l_int|0x01e21023
comma
l_int|0xa5220002
comma
l_int|0x3082ffff
comma
l_int|0x00021042
comma
l_int|0x18400008
comma
l_int|0x00003021
comma
l_int|0x00401821
comma
l_int|0x94e20000
comma
l_int|0x25080001
comma
l_int|0x00c23021
comma
l_int|0x0103102a
comma
l_int|0x1440fffb
comma
l_int|0x24e70002
comma
l_int|0x00061c02
comma
l_int|0x30c2ffff
comma
l_int|0x00623021
comma
l_int|0x00061402
comma
l_int|0x00c23021
comma
l_int|0x00c02821
comma
l_int|0x00061027
comma
l_int|0xa522000a
comma
l_int|0x00003021
comma
l_int|0x2527000c
comma
l_int|0x00004021
comma
l_int|0x94e20000
comma
l_int|0x25080001
comma
l_int|0x00c23021
comma
l_int|0x2d020004
comma
l_int|0x1440fffb
comma
l_int|0x24e70002
comma
l_int|0x95220002
comma
l_int|0x00004021
comma
l_int|0x91230009
comma
l_int|0x00442023
comma
l_int|0x01803821
comma
l_int|0x3082ffff
comma
l_int|0xa4e00010
comma
l_int|0x00621821
comma
l_int|0x00021042
comma
l_int|0x18400010
comma
l_int|0x00c33021
comma
l_int|0x00404821
comma
l_int|0x94e20000
comma
l_int|0x24e70002
comma
l_int|0x00c23021
comma
l_int|0x30e2007f
comma
l_int|0x14400006
comma
l_int|0x25080001
comma
l_int|0x8d630000
comma
l_int|0x3c02007f
comma
l_int|0x3442ff80
comma
l_int|0x00625824
comma
l_int|0x25670008
comma
l_int|0x0109102a
comma
l_int|0x1440fff3
comma
l_int|0x00000000
comma
l_int|0x30820001
comma
l_int|0x10400005
comma
l_int|0x00061c02
comma
l_int|0xa0e00001
comma
l_int|0x94e20000
comma
l_int|0x00c23021
comma
l_int|0x00061c02
comma
l_int|0x30c2ffff
comma
l_int|0x00623021
comma
l_int|0x00061402
comma
l_int|0x00c23021
comma
l_int|0x0a00047d
comma
l_int|0x30c6ffff
comma
l_int|0x24020002
comma
l_int|0x14c20081
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x8c42240c
comma
l_int|0x14400007
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x944223d2
comma
l_int|0x95230002
comma
l_int|0x01e21023
comma
l_int|0x10620077
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x944223d2
comma
l_int|0x01e21023
comma
l_int|0xa5220002
comma
l_int|0x3c020800
comma
l_int|0x8c42240c
comma
l_int|0x1040001a
comma
l_int|0x31e3ffff
comma
l_int|0x8dc70010
comma
l_int|0x3c020800
comma
l_int|0x94421b96
comma
l_int|0x00e04021
comma
l_int|0x00072c02
comma
l_int|0x00aa2021
comma
l_int|0x00431023
comma
l_int|0x00823823
comma
l_int|0x00072402
comma
l_int|0x30e2ffff
comma
l_int|0x00823821
comma
l_int|0x00071027
comma
l_int|0xa522000a
comma
l_int|0x3102ffff
comma
l_int|0x3c040800
comma
l_int|0x948423d4
comma
l_int|0x00453023
comma
l_int|0x00e02821
comma
l_int|0x00641823
comma
l_int|0x006d1821
comma
l_int|0x00c33021
comma
l_int|0x00061c02
comma
l_int|0x30c2ffff
comma
l_int|0x0a00047d
comma
l_int|0x00623021
comma
l_int|0x01203821
comma
l_int|0x00004021
comma
l_int|0x3082ffff
comma
l_int|0x00021042
comma
l_int|0x18400008
comma
l_int|0x00003021
comma
l_int|0x00401821
comma
l_int|0x94e20000
comma
l_int|0x25080001
comma
l_int|0x00c23021
comma
l_int|0x0103102a
comma
l_int|0x1440fffb
comma
l_int|0x24e70002
comma
l_int|0x00061c02
comma
l_int|0x30c2ffff
comma
l_int|0x00623021
comma
l_int|0x00061402
comma
l_int|0x00c23021
comma
l_int|0x00c02821
comma
l_int|0x00061027
comma
l_int|0xa522000a
comma
l_int|0x00003021
comma
l_int|0x2527000c
comma
l_int|0x00004021
comma
l_int|0x94e20000
comma
l_int|0x25080001
comma
l_int|0x00c23021
comma
l_int|0x2d020004
comma
l_int|0x1440fffb
comma
l_int|0x24e70002
comma
l_int|0x95220002
comma
l_int|0x00004021
comma
l_int|0x91230009
comma
l_int|0x00442023
comma
l_int|0x01803821
comma
l_int|0x3082ffff
comma
l_int|0xa4e00010
comma
l_int|0x3c040800
comma
l_int|0x948423d4
comma
l_int|0x00621821
comma
l_int|0x00c33021
comma
l_int|0x00061c02
comma
l_int|0x30c2ffff
comma
l_int|0x00623021
comma
l_int|0x00061c02
comma
l_int|0x3c020800
comma
l_int|0x944223d0
comma
l_int|0x00c34821
comma
l_int|0x00441023
comma
l_int|0x00021fc2
comma
l_int|0x00431021
comma
l_int|0x00021043
comma
l_int|0x18400010
comma
l_int|0x00003021
comma
l_int|0x00402021
comma
l_int|0x94e20000
comma
l_int|0x24e70002
comma
l_int|0x00c23021
comma
l_int|0x30e2007f
comma
l_int|0x14400006
comma
l_int|0x25080001
comma
l_int|0x8d630000
comma
l_int|0x3c02007f
comma
l_int|0x3442ff80
comma
l_int|0x00625824
comma
l_int|0x25670008
comma
l_int|0x0104102a
comma
l_int|0x1440fff3
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x944223ec
comma
l_int|0x00c23021
comma
l_int|0x3122ffff
comma
l_int|0x00c23021
comma
l_int|0x00061c02
comma
l_int|0x30c2ffff
comma
l_int|0x00623021
comma
l_int|0x00061402
comma
l_int|0x00c23021
comma
l_int|0x00c04021
comma
l_int|0x00061027
comma
l_int|0xa5820010
comma
l_int|0xadc00014
comma
l_int|0x0a00049d
comma
l_int|0xadc00000
comma
l_int|0x8dc70010
comma
l_int|0x00e04021
comma
l_int|0x11400007
comma
l_int|0x00072c02
comma
l_int|0x00aa3021
comma
l_int|0x00061402
comma
l_int|0x30c3ffff
comma
l_int|0x00433021
comma
l_int|0x00061402
comma
l_int|0x00c22821
comma
l_int|0x00051027
comma
l_int|0xa522000a
comma
l_int|0x3c030800
comma
l_int|0x946323d4
comma
l_int|0x3102ffff
comma
l_int|0x01e21021
comma
l_int|0x00433023
comma
l_int|0x00cd3021
comma
l_int|0x00061c02
comma
l_int|0x30c2ffff
comma
l_int|0x00623021
comma
l_int|0x00061402
comma
l_int|0x00c23021
comma
l_int|0x00c04021
comma
l_int|0x00061027
comma
l_int|0xa5820010
comma
l_int|0x3102ffff
comma
l_int|0x00051c00
comma
l_int|0x00431025
comma
l_int|0xadc20010
comma
l_int|0x3c020800
comma
l_int|0x8c4223f4
comma
l_int|0x10400005
comma
l_int|0x2de205eb
comma
l_int|0x14400002
comma
l_int|0x25e2fff2
comma
l_int|0x34028870
comma
l_int|0xa5c20034
comma
l_int|0x3c030800
comma
l_int|0x246323e8
comma
l_int|0x8c620000
comma
l_int|0x24420001
comma
l_int|0xac620000
comma
l_int|0x3c040800
comma
l_int|0x8c8423e4
comma
l_int|0x3c020800
comma
l_int|0x8c421bc0
comma
l_int|0x3303ffff
comma
l_int|0x00832021
comma
l_int|0x00431821
comma
l_int|0x0062102b
comma
l_int|0x3c010800
comma
l_int|0xac2423e4
comma
l_int|0x10400003
comma
l_int|0x2482ffff
comma
l_int|0x3c010800
comma
l_int|0xac2223e4
comma
l_int|0x3c010800
comma
l_int|0xac231bc0
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x27bdffb8
comma
l_int|0x3c050800
comma
l_int|0x24a51b96
comma
l_int|0xafbf0044
comma
l_int|0xafbe0040
comma
l_int|0xafb7003c
comma
l_int|0xafb60038
comma
l_int|0xafb50034
comma
l_int|0xafb40030
comma
l_int|0xafb3002c
comma
l_int|0xafb20028
comma
l_int|0xafb10024
comma
l_int|0xafb00020
comma
l_int|0x94a90000
comma
l_int|0x3c020800
comma
l_int|0x944223d0
comma
l_int|0x3c030800
comma
l_int|0x8c631bb0
comma
l_int|0x3c040800
comma
l_int|0x8c841bac
comma
l_int|0x01221023
comma
l_int|0x0064182a
comma
l_int|0xa7a9001e
comma
l_int|0x106000be
comma
l_int|0xa7a20016
comma
l_int|0x24be0022
comma
l_int|0x97b6001e
comma
l_int|0x24b3001a
comma
l_int|0x24b70016
comma
l_int|0x8fc20000
comma
l_int|0x14400008
comma
l_int|0x00000000
comma
l_int|0x8fc2fff8
comma
l_int|0x97a30016
comma
l_int|0x8fc4fff4
comma
l_int|0x00431021
comma
l_int|0x0082202a
comma
l_int|0x148000b0
comma
l_int|0x00000000
comma
l_int|0x97d50818
comma
l_int|0x32a2ffff
comma
l_int|0x104000a3
comma
l_int|0x00009021
comma
l_int|0x0040a021
comma
l_int|0x00008821
comma
l_int|0x0e000625
comma
l_int|0x00000000
comma
l_int|0x00403021
comma
l_int|0x14c00007
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x8c4223dc
comma
l_int|0x24420001
comma
l_int|0x3c010800
comma
l_int|0x0a000596
comma
l_int|0xac2223dc
comma
l_int|0x3c100800
comma
l_int|0x02118021
comma
l_int|0x8e101bc8
comma
l_int|0x9608000a
comma
l_int|0x31020040
comma
l_int|0x10400005
comma
l_int|0x2407180c
comma
l_int|0x8e02000c
comma
l_int|0x2407188c
comma
l_int|0x00021400
comma
l_int|0xacc20018
comma
l_int|0x31020080
comma
l_int|0x54400001
comma
l_int|0x34e70010
comma
l_int|0x3c020800
comma
l_int|0x00511021
comma
l_int|0x8c421bd0
comma
l_int|0x3c030800
comma
l_int|0x00711821
comma
l_int|0x8c631bd4
comma
l_int|0x00021500
comma
l_int|0x00031c00
comma
l_int|0x00431025
comma
l_int|0xacc20014
comma
l_int|0x96040008
comma
l_int|0x3242ffff
comma
l_int|0x00821021
comma
l_int|0x0282102a
comma
l_int|0x14400002
comma
l_int|0x02b22823
comma
l_int|0x00802821
comma
l_int|0x8e020000
comma
l_int|0x02459021
comma
l_int|0xacc20000
comma
l_int|0x8e020004
comma
l_int|0x00c02021
comma
l_int|0x26310010
comma
l_int|0xac820004
comma
l_int|0x30e2ffff
comma
l_int|0xac800008
comma
l_int|0xa485000e
comma
l_int|0xac820010
comma
l_int|0x24020305
comma
l_int|0x0e0005a2
comma
l_int|0xa482000c
comma
l_int|0x3242ffff
comma
l_int|0x0054102b
comma
l_int|0x1440ffc5
comma
l_int|0x3242ffff
comma
l_int|0x0a00058e
comma
l_int|0x00000000
comma
l_int|0x8e620000
comma
l_int|0x8e63fffc
comma
l_int|0x0043102a
comma
l_int|0x10400067
comma
l_int|0x00000000
comma
l_int|0x8e62fff0
comma
l_int|0x00028900
comma
l_int|0x3c100800
comma
l_int|0x02118021
comma
l_int|0x0e000625
comma
l_int|0x8e101bc8
comma
l_int|0x00403021
comma
l_int|0x14c00005
comma
l_int|0x00000000
comma
l_int|0x8e62082c
comma
l_int|0x24420001
comma
l_int|0x0a000596
comma
l_int|0xae62082c
comma
l_int|0x9608000a
comma
l_int|0x31020040
comma
l_int|0x10400005
comma
l_int|0x2407180c
comma
l_int|0x8e02000c
comma
l_int|0x2407188c
comma
l_int|0x00021400
comma
l_int|0xacc20018
comma
l_int|0x3c020800
comma
l_int|0x00511021
comma
l_int|0x8c421bd0
comma
l_int|0x3c030800
comma
l_int|0x00711821
comma
l_int|0x8c631bd4
comma
l_int|0x00021500
comma
l_int|0x00031c00
comma
l_int|0x00431025
comma
l_int|0xacc20014
comma
l_int|0x8e63fff4
comma
l_int|0x96020008
comma
l_int|0x00432023
comma
l_int|0x3242ffff
comma
l_int|0x3083ffff
comma
l_int|0x00431021
comma
l_int|0x02c2102a
comma
l_int|0x10400003
comma
l_int|0x00802821
comma
l_int|0x97a9001e
comma
l_int|0x01322823
comma
l_int|0x8e620000
comma
l_int|0x30a4ffff
comma
l_int|0x00441021
comma
l_int|0xae620000
comma
l_int|0xa4c5000e
comma
l_int|0x8e020000
comma
l_int|0xacc20000
comma
l_int|0x8e020004
comma
l_int|0x8e63fff4
comma
l_int|0x00431021
comma
l_int|0xacc20004
comma
l_int|0x8e63fff4
comma
l_int|0x96020008
comma
l_int|0x00641821
comma
l_int|0x0062102a
comma
l_int|0x14400006
comma
l_int|0x02459021
comma
l_int|0x8e62fff0
comma
l_int|0xae60fff4
comma
l_int|0x24420001
comma
l_int|0x0a000571
comma
l_int|0xae62fff0
comma
l_int|0xae63fff4
comma
l_int|0xacc00008
comma
l_int|0x3242ffff
comma
l_int|0x10560003
comma
l_int|0x31020004
comma
l_int|0x10400006
comma
l_int|0x24020305
comma
l_int|0x31020080
comma
l_int|0x54400001
comma
l_int|0x34e70010
comma
l_int|0x34e70020
comma
l_int|0x24020905
comma
l_int|0xa4c2000c
comma
l_int|0x8ee30000
comma
l_int|0x8ee20004
comma
l_int|0x14620007
comma
l_int|0x3c02b49a
comma
l_int|0x8ee20860
comma
l_int|0x54400001
comma
l_int|0x34e70400
comma
l_int|0x3c024b65
comma
l_int|0x0a000588
comma
l_int|0x34427654
comma
l_int|0x344289ab
comma
l_int|0xacc2001c
comma
l_int|0x30e2ffff
comma
l_int|0xacc20010
comma
l_int|0x0e0005a2
comma
l_int|0x00c02021
comma
l_int|0x3242ffff
comma
l_int|0x0056102b
comma
l_int|0x1440ff9b
comma
l_int|0x00000000
comma
l_int|0x8e620000
comma
l_int|0x8e63fffc
comma
l_int|0x0043102a
comma
l_int|0x1440ff48
comma
l_int|0x00000000
comma
l_int|0x8fbf0044
comma
l_int|0x8fbe0040
comma
l_int|0x8fb7003c
comma
l_int|0x8fb60038
comma
l_int|0x8fb50034
comma
l_int|0x8fb40030
comma
l_int|0x8fb3002c
comma
l_int|0x8fb20028
comma
l_int|0x8fb10024
comma
l_int|0x8fb00020
comma
l_int|0x03e00008
comma
l_int|0x27bd0048
comma
l_int|0x27bdffe8
comma
l_int|0xafbf0014
comma
l_int|0xafb00010
comma
l_int|0x8f624450
comma
l_int|0x8f634410
comma
l_int|0x0a0005b1
comma
l_int|0x00808021
comma
l_int|0x8f626820
comma
l_int|0x30422000
comma
l_int|0x10400003
comma
l_int|0x00000000
comma
l_int|0x0e0001f0
comma
l_int|0x00002021
comma
l_int|0x8f624450
comma
l_int|0x8f634410
comma
l_int|0x3042ffff
comma
l_int|0x0043102b
comma
l_int|0x1440fff5
comma
l_int|0x00000000
comma
l_int|0x8f630c14
comma
l_int|0x3063000f
comma
l_int|0x2c620002
comma
l_int|0x1440000b
comma
l_int|0x00000000
comma
l_int|0x8f630c14
comma
l_int|0x3c020800
comma
l_int|0x8c421b40
comma
l_int|0x3063000f
comma
l_int|0x24420001
comma
l_int|0x3c010800
comma
l_int|0xac221b40
comma
l_int|0x2c620002
comma
l_int|0x1040fff7
comma
l_int|0x00000000
comma
l_int|0xaf705c18
comma
l_int|0x8f625c10
comma
l_int|0x30420002
comma
l_int|0x10400009
comma
l_int|0x00000000
comma
l_int|0x8f626820
comma
l_int|0x30422000
comma
l_int|0x1040fff8
comma
l_int|0x00000000
comma
l_int|0x0e0001f0
comma
l_int|0x00002021
comma
l_int|0x0a0005c4
comma
l_int|0x00000000
comma
l_int|0x8fbf0014
comma
l_int|0x8fb00010
comma
l_int|0x03e00008
comma
l_int|0x27bd0018
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x27bdffe8
comma
l_int|0x3c1bc000
comma
l_int|0xafbf0014
comma
l_int|0xafb00010
comma
l_int|0xaf60680c
comma
l_int|0x8f626804
comma
l_int|0x34420082
comma
l_int|0xaf626804
comma
l_int|0x8f634000
comma
l_int|0x24020b50
comma
l_int|0x3c010800
comma
l_int|0xac221b54
comma
l_int|0x24020b78
comma
l_int|0x3c010800
comma
l_int|0xac221b64
comma
l_int|0x34630002
comma
l_int|0xaf634000
comma
l_int|0x0e000605
comma
l_int|0x00808021
comma
l_int|0x3c010800
comma
l_int|0xa0221b68
comma
l_int|0x304200ff
comma
l_int|0x24030002
comma
l_int|0x14430005
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x8c421b54
comma
l_int|0x0a0005f8
comma
l_int|0xac5000c0
comma
l_int|0x3c020800
comma
l_int|0x8c421b54
comma
l_int|0xac5000bc
comma
l_int|0x8f624434
comma
l_int|0x8f634438
comma
l_int|0x8f644410
comma
l_int|0x3c010800
comma
l_int|0xac221b5c
comma
l_int|0x3c010800
comma
l_int|0xac231b6c
comma
l_int|0x3c010800
comma
l_int|0xac241b58
comma
l_int|0x8fbf0014
comma
l_int|0x8fb00010
comma
l_int|0x03e00008
comma
l_int|0x27bd0018
comma
l_int|0x3c040800
comma
l_int|0x8c870000
comma
l_int|0x3c03aa55
comma
l_int|0x3463aa55
comma
l_int|0x3c06c003
comma
l_int|0xac830000
comma
l_int|0x8cc20000
comma
l_int|0x14430007
comma
l_int|0x24050002
comma
l_int|0x3c0355aa
comma
l_int|0x346355aa
comma
l_int|0xac830000
comma
l_int|0x8cc20000
comma
l_int|0x50430001
comma
l_int|0x24050001
comma
l_int|0x3c020800
comma
l_int|0xac470000
comma
l_int|0x03e00008
comma
l_int|0x00a01021
comma
l_int|0x27bdfff8
comma
l_int|0x18800009
comma
l_int|0x00002821
comma
l_int|0x8f63680c
comma
l_int|0x8f62680c
comma
l_int|0x1043fffe
comma
l_int|0x00000000
comma
l_int|0x24a50001
comma
l_int|0x00a4102a
comma
l_int|0x1440fff9
comma
l_int|0x00000000
comma
l_int|0x03e00008
comma
l_int|0x27bd0008
comma
l_int|0x8f634450
comma
l_int|0x3c020800
comma
l_int|0x8c421b5c
comma
l_int|0x00031c02
comma
l_int|0x0043102b
comma
l_int|0x14400008
comma
l_int|0x3c038000
comma
l_int|0x3c040800
comma
l_int|0x8c841b6c
comma
l_int|0x8f624450
comma
l_int|0x00021c02
comma
l_int|0x0083102b
comma
l_int|0x1040fffc
comma
l_int|0x3c038000
comma
l_int|0xaf634444
comma
l_int|0x8f624444
comma
l_int|0x00431024
comma
l_int|0x1440fffd
comma
l_int|0x00000000
comma
l_int|0x8f624448
comma
l_int|0x03e00008
comma
l_int|0x3042ffff
comma
l_int|0x3082ffff
comma
l_int|0x2442e000
comma
l_int|0x2c422001
comma
l_int|0x14400003
comma
l_int|0x3c024000
comma
l_int|0x0a000648
comma
l_int|0x2402ffff
comma
l_int|0x00822025
comma
l_int|0xaf645c38
comma
l_int|0x8f625c30
comma
l_int|0x30420002
comma
l_int|0x1440fffc
comma
l_int|0x00001021
comma
l_int|0x03e00008
comma
l_int|0x00000000
comma
l_int|0x8f624450
comma
l_int|0x3c030800
comma
l_int|0x8c631b58
comma
l_int|0x0a000651
comma
l_int|0x3042ffff
comma
l_int|0x8f624450
comma
l_int|0x3042ffff
comma
l_int|0x0043102b
comma
l_int|0x1440fffc
comma
l_int|0x00000000
comma
l_int|0x03e00008
comma
l_int|0x00000000
comma
l_int|0x27bdffe0
comma
l_int|0x00802821
comma
l_int|0x3c040800
comma
l_int|0x24841af0
comma
l_int|0x00003021
comma
l_int|0x00003821
comma
l_int|0xafbf0018
comma
l_int|0xafa00010
comma
l_int|0x0e00067c
comma
l_int|0xafa00014
comma
l_int|0x0a000660
comma
l_int|0x00000000
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x3c020800
comma
l_int|0x34423000
comma
l_int|0x3c030800
comma
l_int|0x34633000
comma
l_int|0x3c040800
comma
l_int|0x348437ff
comma
l_int|0x3c010800
comma
l_int|0xac221b74
comma
l_int|0x24020040
comma
l_int|0x3c010800
comma
l_int|0xac221b78
comma
l_int|0x3c010800
comma
l_int|0xac201b70
comma
l_int|0xac600000
comma
l_int|0x24630004
comma
l_int|0x0083102b
comma
l_int|0x5040fffd
comma
l_int|0xac600000
comma
l_int|0x03e00008
comma
l_int|0x00000000
comma
l_int|0x00804821
comma
l_int|0x8faa0010
comma
l_int|0x3c020800
comma
l_int|0x8c421b70
comma
l_int|0x3c040800
comma
l_int|0x8c841b78
comma
l_int|0x8fab0014
comma
l_int|0x24430001
comma
l_int|0x0044102b
comma
l_int|0x3c010800
comma
l_int|0xac231b70
comma
l_int|0x14400003
comma
l_int|0x00004021
comma
l_int|0x3c010800
comma
l_int|0xac201b70
comma
l_int|0x3c020800
comma
l_int|0x8c421b70
comma
l_int|0x3c030800
comma
l_int|0x8c631b74
comma
l_int|0x91240000
comma
l_int|0x00021140
comma
l_int|0x00431021
comma
l_int|0x00481021
comma
l_int|0x25080001
comma
l_int|0xa0440000
comma
l_int|0x29020008
comma
l_int|0x1440fff4
comma
l_int|0x25290001
comma
l_int|0x3c020800
comma
l_int|0x8c421b70
comma
l_int|0x3c030800
comma
l_int|0x8c631b74
comma
l_int|0x8f64680c
comma
l_int|0x00021140
comma
l_int|0x00431021
comma
l_int|0xac440008
comma
l_int|0xac45000c
comma
l_int|0xac460010
comma
l_int|0xac470014
comma
l_int|0xac4a0018
comma
l_int|0x03e00008
comma
l_int|0xac4b001c
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
)brace
suffix:semicolon
DECL|variable|tg3TsoFwRodata
r_static
id|u32
id|tg3TsoFwRodata
(braket
)braket
op_assign
(brace
l_int|0x4d61696e
comma
l_int|0x43707542
comma
l_int|0x00000000
comma
l_int|0x4d61696e
comma
l_int|0x43707541
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x73746b6f
comma
l_int|0x66666c64
comma
l_int|0x496e0000
comma
l_int|0x73746b6f
comma
l_int|0x66662a2a
comma
l_int|0x00000000
comma
l_int|0x53774576
comma
l_int|0x656e7430
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x66617461
comma
l_int|0x6c457272
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
)brace
suffix:semicolon
DECL|variable|tg3TsoFwData
r_static
id|u32
id|tg3TsoFwData
(braket
)braket
op_assign
(brace
l_int|0x00000000
comma
l_int|0x73746b6f
comma
l_int|0x66666c64
comma
l_int|0x5f76312e
comma
l_int|0x362e3000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
)brace
suffix:semicolon
multiline_comment|/* 5705 needs a special version of the TSO firmware.  */
DECL|macro|TG3_TSO5_FW_RELEASE_MAJOR
mdefine_line|#define TG3_TSO5_FW_RELEASE_MAJOR&t;0x1
DECL|macro|TG3_TSO5_FW_RELASE_MINOR
mdefine_line|#define TG3_TSO5_FW_RELASE_MINOR&t;0x2
DECL|macro|TG3_TSO5_FW_RELEASE_FIX
mdefine_line|#define TG3_TSO5_FW_RELEASE_FIX&t;&t;0x0
DECL|macro|TG3_TSO5_FW_START_ADDR
mdefine_line|#define TG3_TSO5_FW_START_ADDR&t;&t;0x00010000
DECL|macro|TG3_TSO5_FW_TEXT_ADDR
mdefine_line|#define TG3_TSO5_FW_TEXT_ADDR&t;&t;0x00010000
DECL|macro|TG3_TSO5_FW_TEXT_LEN
mdefine_line|#define TG3_TSO5_FW_TEXT_LEN&t;&t;0xe90
DECL|macro|TG3_TSO5_FW_RODATA_ADDR
mdefine_line|#define TG3_TSO5_FW_RODATA_ADDR&t;&t;0x00010e90
DECL|macro|TG3_TSO5_FW_RODATA_LEN
mdefine_line|#define TG3_TSO5_FW_RODATA_LEN&t;&t;0x50
DECL|macro|TG3_TSO5_FW_DATA_ADDR
mdefine_line|#define TG3_TSO5_FW_DATA_ADDR&t;&t;0x00010f00
DECL|macro|TG3_TSO5_FW_DATA_LEN
mdefine_line|#define TG3_TSO5_FW_DATA_LEN&t;&t;0x20
DECL|macro|TG3_TSO5_FW_SBSS_ADDR
mdefine_line|#define TG3_TSO5_FW_SBSS_ADDR&t;&t;0x00010f20
DECL|macro|TG3_TSO5_FW_SBSS_LEN
mdefine_line|#define TG3_TSO5_FW_SBSS_LEN&t;&t;0x28
DECL|macro|TG3_TSO5_FW_BSS_ADDR
mdefine_line|#define TG3_TSO5_FW_BSS_ADDR&t;&t;0x00010f50
DECL|macro|TG3_TSO5_FW_BSS_LEN
mdefine_line|#define TG3_TSO5_FW_BSS_LEN&t;&t;0x88
DECL|variable|tg3Tso5FwText
r_static
id|u32
id|tg3Tso5FwText
(braket
(paren
id|TG3_TSO5_FW_TEXT_LEN
op_div
l_int|4
)paren
op_plus
l_int|1
)braket
op_assign
(brace
l_int|0x0c004003
comma
l_int|0x00000000
comma
l_int|0x00010f04
comma
l_int|0x00000000
comma
l_int|0x10000003
comma
l_int|0x00000000
comma
l_int|0x0000000d
comma
l_int|0x0000000d
comma
l_int|0x3c1d0001
comma
l_int|0x37bde000
comma
l_int|0x03a0f021
comma
l_int|0x3c100001
comma
l_int|0x26100000
comma
l_int|0x0c004010
comma
l_int|0x00000000
comma
l_int|0x0000000d
comma
l_int|0x27bdffe0
comma
l_int|0x3c04fefe
comma
l_int|0xafbf0018
comma
l_int|0x0c0042e8
comma
l_int|0x34840002
comma
l_int|0x0c004364
comma
l_int|0x00000000
comma
l_int|0x3c030001
comma
l_int|0x90630f34
comma
l_int|0x24020002
comma
l_int|0x3c040001
comma
l_int|0x24840e9c
comma
l_int|0x14620003
comma
l_int|0x24050001
comma
l_int|0x3c040001
comma
l_int|0x24840e90
comma
l_int|0x24060002
comma
l_int|0x00003821
comma
l_int|0xafa00010
comma
l_int|0x0c004378
comma
l_int|0xafa00014
comma
l_int|0x0c00402c
comma
l_int|0x00000000
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x27bdffe0
comma
l_int|0xafbf001c
comma
l_int|0xafb20018
comma
l_int|0xafb10014
comma
l_int|0x0c0042d4
comma
l_int|0xafb00010
comma
l_int|0x3c128000
comma
l_int|0x24110001
comma
l_int|0x8f706810
comma
l_int|0x32020400
comma
l_int|0x10400007
comma
l_int|0x00000000
comma
l_int|0x8f641008
comma
l_int|0x00921024
comma
l_int|0x14400003
comma
l_int|0x00000000
comma
l_int|0x0c004064
comma
l_int|0x00000000
comma
l_int|0x3c020001
comma
l_int|0x90420f56
comma
l_int|0x10510003
comma
l_int|0x32020200
comma
l_int|0x1040fff1
comma
l_int|0x00000000
comma
l_int|0x0c0041b4
comma
l_int|0x00000000
comma
l_int|0x08004034
comma
l_int|0x00000000
comma
l_int|0x8fbf001c
comma
l_int|0x8fb20018
comma
l_int|0x8fb10014
comma
l_int|0x8fb00010
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x27bdffe0
comma
l_int|0x3c040001
comma
l_int|0x24840eb0
comma
l_int|0x00002821
comma
l_int|0x00003021
comma
l_int|0x00003821
comma
l_int|0xafbf0018
comma
l_int|0xafa00010
comma
l_int|0x0c004378
comma
l_int|0xafa00014
comma
l_int|0x0000d021
comma
l_int|0x24020130
comma
l_int|0xaf625000
comma
l_int|0x3c010001
comma
l_int|0xa4200f50
comma
l_int|0x3c010001
comma
l_int|0xa0200f57
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x3c030001
comma
l_int|0x24630f60
comma
l_int|0x90620000
comma
l_int|0x27bdfff0
comma
l_int|0x14400003
comma
l_int|0x0080c021
comma
l_int|0x08004073
comma
l_int|0x00004821
comma
l_int|0x3c022000
comma
l_int|0x03021024
comma
l_int|0x10400003
comma
l_int|0x24090002
comma
l_int|0x08004073
comma
l_int|0xa0600000
comma
l_int|0x24090001
comma
l_int|0x00181040
comma
l_int|0x30431f80
comma
l_int|0x346f8008
comma
l_int|0x1520004b
comma
l_int|0x25eb0028
comma
l_int|0x3c040001
comma
l_int|0x00832021
comma
l_int|0x8c848010
comma
l_int|0x3c050001
comma
l_int|0x24a50f7a
comma
l_int|0x00041402
comma
l_int|0xa0a20000
comma
l_int|0x3c010001
comma
l_int|0xa0240f7b
comma
l_int|0x3c020001
comma
l_int|0x00431021
comma
l_int|0x94428014
comma
l_int|0x3c010001
comma
l_int|0xa0220f7c
comma
l_int|0x3c0c0001
comma
l_int|0x01836021
comma
l_int|0x8d8c8018
comma
l_int|0x304200ff
comma
l_int|0x24420008
comma
l_int|0x000220c3
comma
l_int|0x24020001
comma
l_int|0x3c010001
comma
l_int|0xa0220f60
comma
l_int|0x0124102b
comma
l_int|0x1040000c
comma
l_int|0x00003821
comma
l_int|0x24a6000e
comma
l_int|0x01602821
comma
l_int|0x8ca20000
comma
l_int|0x8ca30004
comma
l_int|0x24a50008
comma
l_int|0x24e70001
comma
l_int|0xacc20000
comma
l_int|0xacc30004
comma
l_int|0x00e4102b
comma
l_int|0x1440fff8
comma
l_int|0x24c60008
comma
l_int|0x00003821
comma
l_int|0x3c080001
comma
l_int|0x25080f7b
comma
l_int|0x91060000
comma
l_int|0x3c020001
comma
l_int|0x90420f7c
comma
l_int|0x2503000d
comma
l_int|0x00c32821
comma
l_int|0x00461023
comma
l_int|0x00021fc2
comma
l_int|0x00431021
comma
l_int|0x00021043
comma
l_int|0x1840000c
comma
l_int|0x00002021
comma
l_int|0x91020001
comma
l_int|0x00461023
comma
l_int|0x00021fc2
comma
l_int|0x00431021
comma
l_int|0x00021843
comma
l_int|0x94a20000
comma
l_int|0x24e70001
comma
l_int|0x00822021
comma
l_int|0x00e3102a
comma
l_int|0x1440fffb
comma
l_int|0x24a50002
comma
l_int|0x00041c02
comma
l_int|0x3082ffff
comma
l_int|0x00622021
comma
l_int|0x00041402
comma
l_int|0x00822021
comma
l_int|0x3c02ffff
comma
l_int|0x01821024
comma
l_int|0x3083ffff
comma
l_int|0x00431025
comma
l_int|0x3c010001
comma
l_int|0x080040fa
comma
l_int|0xac220f80
comma
l_int|0x3c050001
comma
l_int|0x24a50f7c
comma
l_int|0x90a20000
comma
l_int|0x3c0c0001
comma
l_int|0x01836021
comma
l_int|0x8d8c8018
comma
l_int|0x000220c2
comma
l_int|0x1080000e
comma
l_int|0x00003821
comma
l_int|0x01603021
comma
l_int|0x24a5000c
comma
l_int|0x8ca20000
comma
l_int|0x8ca30004
comma
l_int|0x24a50008
comma
l_int|0x24e70001
comma
l_int|0xacc20000
comma
l_int|0xacc30004
comma
l_int|0x00e4102b
comma
l_int|0x1440fff8
comma
l_int|0x24c60008
comma
l_int|0x3c050001
comma
l_int|0x24a50f7c
comma
l_int|0x90a20000
comma
l_int|0x30430007
comma
l_int|0x24020004
comma
l_int|0x10620011
comma
l_int|0x28620005
comma
l_int|0x10400005
comma
l_int|0x24020002
comma
l_int|0x10620008
comma
l_int|0x000710c0
comma
l_int|0x080040fa
comma
l_int|0x00000000
comma
l_int|0x24020006
comma
l_int|0x1062000e
comma
l_int|0x000710c0
comma
l_int|0x080040fa
comma
l_int|0x00000000
comma
l_int|0x00a21821
comma
l_int|0x9463000c
comma
l_int|0x004b1021
comma
l_int|0x080040fa
comma
l_int|0xa4430000
comma
l_int|0x000710c0
comma
l_int|0x00a21821
comma
l_int|0x8c63000c
comma
l_int|0x004b1021
comma
l_int|0x080040fa
comma
l_int|0xac430000
comma
l_int|0x00a21821
comma
l_int|0x8c63000c
comma
l_int|0x004b2021
comma
l_int|0x00a21021
comma
l_int|0xac830000
comma
l_int|0x94420010
comma
l_int|0xa4820004
comma
l_int|0x95e70006
comma
l_int|0x3c020001
comma
l_int|0x90420f7c
comma
l_int|0x3c030001
comma
l_int|0x90630f7a
comma
l_int|0x00e2c823
comma
l_int|0x3c020001
comma
l_int|0x90420f7b
comma
l_int|0x24630028
comma
l_int|0x01e34021
comma
l_int|0x24420028
comma
l_int|0x15200012
comma
l_int|0x01e23021
comma
l_int|0x94c2000c
comma
l_int|0x3c010001
comma
l_int|0xa4220f78
comma
l_int|0x94c20004
comma
l_int|0x94c30006
comma
l_int|0x3c010001
comma
l_int|0xa4200f76
comma
l_int|0x3c010001
comma
l_int|0xa4200f72
comma
l_int|0x00021400
comma
l_int|0x00431025
comma
l_int|0x3c010001
comma
l_int|0xac220f6c
comma
l_int|0x95020004
comma
l_int|0x3c010001
comma
l_int|0x08004124
comma
l_int|0xa4220f70
comma
l_int|0x3c020001
comma
l_int|0x94420f70
comma
l_int|0x3c030001
comma
l_int|0x94630f72
comma
l_int|0x00431021
comma
l_int|0xa5020004
comma
l_int|0x3c020001
comma
l_int|0x94420f6c
comma
l_int|0xa4c20004
comma
l_int|0x3c020001
comma
l_int|0x8c420f6c
comma
l_int|0xa4c20006
comma
l_int|0x3c040001
comma
l_int|0x94840f72
comma
l_int|0x3c020001
comma
l_int|0x94420f70
comma
l_int|0x3c0a0001
comma
l_int|0x954a0f76
comma
l_int|0x00441821
comma
l_int|0x3063ffff
comma
l_int|0x0062182a
comma
l_int|0x24020002
comma
l_int|0x1122000b
comma
l_int|0x00832023
comma
l_int|0x3c030001
comma
l_int|0x94630f78
comma
l_int|0x30620009
comma
l_int|0x10400006
comma
l_int|0x3062fff6
comma
l_int|0xa4c2000c
comma
l_int|0x3c020001
comma
l_int|0x94420f78
comma
l_int|0x30420009
comma
l_int|0x01425023
comma
l_int|0x24020001
comma
l_int|0x1122001b
comma
l_int|0x29220002
comma
l_int|0x50400005
comma
l_int|0x24020002
comma
l_int|0x11200007
comma
l_int|0x31a2ffff
comma
l_int|0x08004197
comma
l_int|0x00000000
comma
l_int|0x1122001d
comma
l_int|0x24020016
comma
l_int|0x08004197
comma
l_int|0x31a2ffff
comma
l_int|0x3c0e0001
comma
l_int|0x95ce0f80
comma
l_int|0x10800005
comma
l_int|0x01806821
comma
l_int|0x01c42021
comma
l_int|0x00041c02
comma
l_int|0x3082ffff
comma
l_int|0x00627021
comma
l_int|0x000e1027
comma
l_int|0xa502000a
comma
l_int|0x3c030001
comma
l_int|0x90630f7b
comma
l_int|0x31a2ffff
comma
l_int|0x00e21021
comma
l_int|0x0800418d
comma
l_int|0x00432023
comma
l_int|0x3c020001
comma
l_int|0x94420f80
comma
l_int|0x00442021
comma
l_int|0x00041c02
comma
l_int|0x3082ffff
comma
l_int|0x00622021
comma
l_int|0x00807021
comma
l_int|0x00041027
comma
l_int|0x08004185
comma
l_int|0xa502000a
comma
l_int|0x3c050001
comma
l_int|0x24a50f7a
comma
l_int|0x90a30000
comma
l_int|0x14620002
comma
l_int|0x24e2fff2
comma
l_int|0xa5e20034
comma
l_int|0x90a20000
comma
l_int|0x00e21023
comma
l_int|0xa5020002
comma
l_int|0x3c030001
comma
l_int|0x94630f80
comma
l_int|0x3c020001
comma
l_int|0x94420f5a
comma
l_int|0x30e5ffff
comma
l_int|0x00641821
comma
l_int|0x00451023
comma
l_int|0x00622023
comma
l_int|0x00041c02
comma
l_int|0x3082ffff
comma
l_int|0x00622021
comma
l_int|0x00041027
comma
l_int|0xa502000a
comma
l_int|0x3c030001
comma
l_int|0x90630f7c
comma
l_int|0x24620001
comma
l_int|0x14a20005
comma
l_int|0x00807021
comma
l_int|0x01631021
comma
l_int|0x90420000
comma
l_int|0x08004185
comma
l_int|0x00026200
comma
l_int|0x24620002
comma
l_int|0x14a20003
comma
l_int|0x306200fe
comma
l_int|0x004b1021
comma
l_int|0x944c0000
comma
l_int|0x3c020001
comma
l_int|0x94420f82
comma
l_int|0x3183ffff
comma
l_int|0x3c040001
comma
l_int|0x90840f7b
comma
l_int|0x00431021
comma
l_int|0x00e21021
comma
l_int|0x00442023
comma
l_int|0x008a2021
comma
l_int|0x00041c02
comma
l_int|0x3082ffff
comma
l_int|0x00622021
comma
l_int|0x00041402
comma
l_int|0x00822021
comma
l_int|0x00806821
comma
l_int|0x00041027
comma
l_int|0xa4c20010
comma
l_int|0x31a2ffff
comma
l_int|0x000e1c00
comma
l_int|0x00431025
comma
l_int|0x3c040001
comma
l_int|0x24840f72
comma
l_int|0xade20010
comma
l_int|0x94820000
comma
l_int|0x3c050001
comma
l_int|0x94a50f76
comma
l_int|0x3c030001
comma
l_int|0x8c630f6c
comma
l_int|0x24420001
comma
l_int|0x00b92821
comma
l_int|0xa4820000
comma
l_int|0x3322ffff
comma
l_int|0x00622021
comma
l_int|0x0083182b
comma
l_int|0x3c010001
comma
l_int|0xa4250f76
comma
l_int|0x10600003
comma
l_int|0x24a2ffff
comma
l_int|0x3c010001
comma
l_int|0xa4220f76
comma
l_int|0x3c024000
comma
l_int|0x03021025
comma
l_int|0x3c010001
comma
l_int|0xac240f6c
comma
l_int|0xaf621008
comma
l_int|0x03e00008
comma
l_int|0x27bd0010
comma
l_int|0x3c030001
comma
l_int|0x90630f56
comma
l_int|0x27bdffe8
comma
l_int|0x24020001
comma
l_int|0xafbf0014
comma
l_int|0x10620026
comma
l_int|0xafb00010
comma
l_int|0x8f620cf4
comma
l_int|0x2442ffff
comma
l_int|0x3042007f
comma
l_int|0x00021100
comma
l_int|0x8c434000
comma
l_int|0x3c010001
comma
l_int|0xac230f64
comma
l_int|0x8c434008
comma
l_int|0x24444000
comma
l_int|0x8c5c4004
comma
l_int|0x30620040
comma
l_int|0x14400002
comma
l_int|0x24020088
comma
l_int|0x24020008
comma
l_int|0x3c010001
comma
l_int|0xa4220f68
comma
l_int|0x30620004
comma
l_int|0x10400005
comma
l_int|0x24020001
comma
l_int|0x3c010001
comma
l_int|0xa0220f57
comma
l_int|0x080041d5
comma
l_int|0x00031402
comma
l_int|0x3c010001
comma
l_int|0xa0200f57
comma
l_int|0x00031402
comma
l_int|0x3c010001
comma
l_int|0xa4220f54
comma
l_int|0x9483000c
comma
l_int|0x24020001
comma
l_int|0x3c010001
comma
l_int|0xa4200f50
comma
l_int|0x3c010001
comma
l_int|0xa0220f56
comma
l_int|0x3c010001
comma
l_int|0xa4230f62
comma
l_int|0x24020001
comma
l_int|0x1342001e
comma
l_int|0x00000000
comma
l_int|0x13400005
comma
l_int|0x24020003
comma
l_int|0x13420067
comma
l_int|0x00000000
comma
l_int|0x080042cf
comma
l_int|0x00000000
comma
l_int|0x3c020001
comma
l_int|0x94420f62
comma
l_int|0x241a0001
comma
l_int|0x3c010001
comma
l_int|0xa4200f5e
comma
l_int|0x3c010001
comma
l_int|0xa4200f52
comma
l_int|0x304407ff
comma
l_int|0x00021bc2
comma
l_int|0x00031823
comma
l_int|0x3063003e
comma
l_int|0x34630036
comma
l_int|0x00021242
comma
l_int|0x3042003c
comma
l_int|0x00621821
comma
l_int|0x3c010001
comma
l_int|0xa4240f58
comma
l_int|0x00832021
comma
l_int|0x24630030
comma
l_int|0x3c010001
comma
l_int|0xa4240f5a
comma
l_int|0x3c010001
comma
l_int|0xa4230f5c
comma
l_int|0x3c060001
comma
l_int|0x24c60f52
comma
l_int|0x94c50000
comma
l_int|0x94c30002
comma
l_int|0x3c040001
comma
l_int|0x94840f5a
comma
l_int|0x00651021
comma
l_int|0x0044102a
comma
l_int|0x10400013
comma
l_int|0x3c108000
comma
l_int|0x00a31021
comma
l_int|0xa4c20000
comma
l_int|0x3c02a000
comma
l_int|0xaf620cf4
comma
l_int|0x3c010001
comma
l_int|0xa0200f56
comma
l_int|0x8f641008
comma
l_int|0x00901024
comma
l_int|0x14400003
comma
l_int|0x00000000
comma
l_int|0x0c004064
comma
l_int|0x00000000
comma
l_int|0x8f620cf4
comma
l_int|0x00501024
comma
l_int|0x104000b7
comma
l_int|0x00000000
comma
l_int|0x0800420f
comma
l_int|0x00000000
comma
l_int|0x3c030001
comma
l_int|0x94630f50
comma
l_int|0x00851023
comma
l_int|0xa4c40000
comma
l_int|0x00621821
comma
l_int|0x3042ffff
comma
l_int|0x3c010001
comma
l_int|0xa4230f50
comma
l_int|0xaf620ce8
comma
l_int|0x3c020001
comma
l_int|0x94420f68
comma
l_int|0x34420024
comma
l_int|0xaf620cec
comma
l_int|0x94c30002
comma
l_int|0x3c020001
comma
l_int|0x94420f50
comma
l_int|0x14620012
comma
l_int|0x3c028000
comma
l_int|0x3c108000
comma
l_int|0x3c02a000
comma
l_int|0xaf620cf4
comma
l_int|0x3c010001
comma
l_int|0xa0200f56
comma
l_int|0x8f641008
comma
l_int|0x00901024
comma
l_int|0x14400003
comma
l_int|0x00000000
comma
l_int|0x0c004064
comma
l_int|0x00000000
comma
l_int|0x8f620cf4
comma
l_int|0x00501024
comma
l_int|0x1440fff7
comma
l_int|0x00000000
comma
l_int|0x080042cf
comma
l_int|0x241a0003
comma
l_int|0xaf620cf4
comma
l_int|0x3c108000
comma
l_int|0x8f641008
comma
l_int|0x00901024
comma
l_int|0x14400003
comma
l_int|0x00000000
comma
l_int|0x0c004064
comma
l_int|0x00000000
comma
l_int|0x8f620cf4
comma
l_int|0x00501024
comma
l_int|0x1440fff7
comma
l_int|0x00000000
comma
l_int|0x080042cf
comma
l_int|0x241a0003
comma
l_int|0x3c070001
comma
l_int|0x24e70f50
comma
l_int|0x94e20000
comma
l_int|0x03821021
comma
l_int|0xaf620ce0
comma
l_int|0x3c020001
comma
l_int|0x8c420f64
comma
l_int|0xaf620ce4
comma
l_int|0x3c050001
comma
l_int|0x94a50f54
comma
l_int|0x94e30000
comma
l_int|0x3c040001
comma
l_int|0x94840f58
comma
l_int|0x3c020001
comma
l_int|0x94420f5e
comma
l_int|0x00a32823
comma
l_int|0x00822023
comma
l_int|0x30a6ffff
comma
l_int|0x3083ffff
comma
l_int|0x00c3102b
comma
l_int|0x14400043
comma
l_int|0x00000000
comma
l_int|0x3c020001
comma
l_int|0x94420f5c
comma
l_int|0x00021400
comma
l_int|0x00621025
comma
l_int|0xaf620ce8
comma
l_int|0x94e20000
comma
l_int|0x3c030001
comma
l_int|0x94630f54
comma
l_int|0x00441021
comma
l_int|0xa4e20000
comma
l_int|0x3042ffff
comma
l_int|0x14430021
comma
l_int|0x3c020008
comma
l_int|0x3c020001
comma
l_int|0x90420f57
comma
l_int|0x10400006
comma
l_int|0x3c03000c
comma
l_int|0x3c020001
comma
l_int|0x94420f68
comma
l_int|0x34630624
comma
l_int|0x0800427c
comma
l_int|0x0000d021
comma
l_int|0x3c020001
comma
l_int|0x94420f68
comma
l_int|0x3c030008
comma
l_int|0x34630624
comma
l_int|0x00431025
comma
l_int|0xaf620cec
comma
l_int|0x3c108000
comma
l_int|0x3c02a000
comma
l_int|0xaf620cf4
comma
l_int|0x3c010001
comma
l_int|0xa0200f56
comma
l_int|0x8f641008
comma
l_int|0x00901024
comma
l_int|0x14400003
comma
l_int|0x00000000
comma
l_int|0x0c004064
comma
l_int|0x00000000
comma
l_int|0x8f620cf4
comma
l_int|0x00501024
comma
l_int|0x10400015
comma
l_int|0x00000000
comma
l_int|0x08004283
comma
l_int|0x00000000
comma
l_int|0x3c030001
comma
l_int|0x94630f68
comma
l_int|0x34420624
comma
l_int|0x3c108000
comma
l_int|0x00621825
comma
l_int|0x3c028000
comma
l_int|0xaf630cec
comma
l_int|0xaf620cf4
comma
l_int|0x8f641008
comma
l_int|0x00901024
comma
l_int|0x14400003
comma
l_int|0x00000000
comma
l_int|0x0c004064
comma
l_int|0x00000000
comma
l_int|0x8f620cf4
comma
l_int|0x00501024
comma
l_int|0x1440fff7
comma
l_int|0x00000000
comma
l_int|0x3c010001
comma
l_int|0x080042cf
comma
l_int|0xa4200f5e
comma
l_int|0x3c020001
comma
l_int|0x94420f5c
comma
l_int|0x00021400
comma
l_int|0x00c21025
comma
l_int|0xaf620ce8
comma
l_int|0x3c020001
comma
l_int|0x90420f57
comma
l_int|0x10400009
comma
l_int|0x3c03000c
comma
l_int|0x3c020001
comma
l_int|0x94420f68
comma
l_int|0x34630624
comma
l_int|0x0000d021
comma
l_int|0x00431025
comma
l_int|0xaf620cec
comma
l_int|0x080042c1
comma
l_int|0x3c108000
comma
l_int|0x3c020001
comma
l_int|0x94420f68
comma
l_int|0x3c030008
comma
l_int|0x34630604
comma
l_int|0x00431025
comma
l_int|0xaf620cec
comma
l_int|0x3c020001
comma
l_int|0x94420f5e
comma
l_int|0x00451021
comma
l_int|0x3c010001
comma
l_int|0xa4220f5e
comma
l_int|0x3c108000
comma
l_int|0x3c02a000
comma
l_int|0xaf620cf4
comma
l_int|0x3c010001
comma
l_int|0xa0200f56
comma
l_int|0x8f641008
comma
l_int|0x00901024
comma
l_int|0x14400003
comma
l_int|0x00000000
comma
l_int|0x0c004064
comma
l_int|0x00000000
comma
l_int|0x8f620cf4
comma
l_int|0x00501024
comma
l_int|0x1440fff7
comma
l_int|0x00000000
comma
l_int|0x8fbf0014
comma
l_int|0x8fb00010
comma
l_int|0x03e00008
comma
l_int|0x27bd0018
comma
l_int|0x00000000
comma
l_int|0x27bdffe0
comma
l_int|0x3c040001
comma
l_int|0x24840ec0
comma
l_int|0x00002821
comma
l_int|0x00003021
comma
l_int|0x00003821
comma
l_int|0xafbf0018
comma
l_int|0xafa00010
comma
l_int|0x0c004378
comma
l_int|0xafa00014
comma
l_int|0x0000d021
comma
l_int|0x24020130
comma
l_int|0xaf625000
comma
l_int|0x3c010001
comma
l_int|0xa4200f50
comma
l_int|0x3c010001
comma
l_int|0xa0200f57
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x27bdffe8
comma
l_int|0x3c1bc000
comma
l_int|0xafbf0014
comma
l_int|0xafb00010
comma
l_int|0xaf60680c
comma
l_int|0x8f626804
comma
l_int|0x34420082
comma
l_int|0xaf626804
comma
l_int|0x8f634000
comma
l_int|0x24020b50
comma
l_int|0x3c010001
comma
l_int|0xac220f20
comma
l_int|0x24020b78
comma
l_int|0x3c010001
comma
l_int|0xac220f30
comma
l_int|0x34630002
comma
l_int|0xaf634000
comma
l_int|0x0c004315
comma
l_int|0x00808021
comma
l_int|0x3c010001
comma
l_int|0xa0220f34
comma
l_int|0x304200ff
comma
l_int|0x24030002
comma
l_int|0x14430005
comma
l_int|0x00000000
comma
l_int|0x3c020001
comma
l_int|0x8c420f20
comma
l_int|0x08004308
comma
l_int|0xac5000c0
comma
l_int|0x3c020001
comma
l_int|0x8c420f20
comma
l_int|0xac5000bc
comma
l_int|0x8f624434
comma
l_int|0x8f634438
comma
l_int|0x8f644410
comma
l_int|0x3c010001
comma
l_int|0xac220f28
comma
l_int|0x3c010001
comma
l_int|0xac230f38
comma
l_int|0x3c010001
comma
l_int|0xac240f24
comma
l_int|0x8fbf0014
comma
l_int|0x8fb00010
comma
l_int|0x03e00008
comma
l_int|0x27bd0018
comma
l_int|0x03e00008
comma
l_int|0x24020001
comma
l_int|0x27bdfff8
comma
l_int|0x18800009
comma
l_int|0x00002821
comma
l_int|0x8f63680c
comma
l_int|0x8f62680c
comma
l_int|0x1043fffe
comma
l_int|0x00000000
comma
l_int|0x24a50001
comma
l_int|0x00a4102a
comma
l_int|0x1440fff9
comma
l_int|0x00000000
comma
l_int|0x03e00008
comma
l_int|0x27bd0008
comma
l_int|0x8f634450
comma
l_int|0x3c020001
comma
l_int|0x8c420f28
comma
l_int|0x00031c02
comma
l_int|0x0043102b
comma
l_int|0x14400008
comma
l_int|0x3c038000
comma
l_int|0x3c040001
comma
l_int|0x8c840f38
comma
l_int|0x8f624450
comma
l_int|0x00021c02
comma
l_int|0x0083102b
comma
l_int|0x1040fffc
comma
l_int|0x3c038000
comma
l_int|0xaf634444
comma
l_int|0x8f624444
comma
l_int|0x00431024
comma
l_int|0x1440fffd
comma
l_int|0x00000000
comma
l_int|0x8f624448
comma
l_int|0x03e00008
comma
l_int|0x3042ffff
comma
l_int|0x3082ffff
comma
l_int|0x2442e000
comma
l_int|0x2c422001
comma
l_int|0x14400003
comma
l_int|0x3c024000
comma
l_int|0x08004347
comma
l_int|0x2402ffff
comma
l_int|0x00822025
comma
l_int|0xaf645c38
comma
l_int|0x8f625c30
comma
l_int|0x30420002
comma
l_int|0x1440fffc
comma
l_int|0x00001021
comma
l_int|0x03e00008
comma
l_int|0x00000000
comma
l_int|0x8f624450
comma
l_int|0x3c030001
comma
l_int|0x8c630f24
comma
l_int|0x08004350
comma
l_int|0x3042ffff
comma
l_int|0x8f624450
comma
l_int|0x3042ffff
comma
l_int|0x0043102b
comma
l_int|0x1440fffc
comma
l_int|0x00000000
comma
l_int|0x03e00008
comma
l_int|0x00000000
comma
l_int|0x27bdffe0
comma
l_int|0x00802821
comma
l_int|0x3c040001
comma
l_int|0x24840ed0
comma
l_int|0x00003021
comma
l_int|0x00003821
comma
l_int|0xafbf0018
comma
l_int|0xafa00010
comma
l_int|0x0c004378
comma
l_int|0xafa00014
comma
l_int|0x0800435f
comma
l_int|0x00000000
comma
l_int|0x8fbf0018
comma
l_int|0x03e00008
comma
l_int|0x27bd0020
comma
l_int|0x3c020001
comma
l_int|0x3442d600
comma
l_int|0x3c030001
comma
l_int|0x3463d600
comma
l_int|0x3c040001
comma
l_int|0x3484ddff
comma
l_int|0x3c010001
comma
l_int|0xac220f40
comma
l_int|0x24020040
comma
l_int|0x3c010001
comma
l_int|0xac220f44
comma
l_int|0x3c010001
comma
l_int|0xac200f3c
comma
l_int|0xac600000
comma
l_int|0x24630004
comma
l_int|0x0083102b
comma
l_int|0x5040fffd
comma
l_int|0xac600000
comma
l_int|0x03e00008
comma
l_int|0x00000000
comma
l_int|0x00804821
comma
l_int|0x8faa0010
comma
l_int|0x3c020001
comma
l_int|0x8c420f3c
comma
l_int|0x3c040001
comma
l_int|0x8c840f44
comma
l_int|0x8fab0014
comma
l_int|0x24430001
comma
l_int|0x0044102b
comma
l_int|0x3c010001
comma
l_int|0xac230f3c
comma
l_int|0x14400003
comma
l_int|0x00004021
comma
l_int|0x3c010001
comma
l_int|0xac200f3c
comma
l_int|0x3c020001
comma
l_int|0x8c420f3c
comma
l_int|0x3c030001
comma
l_int|0x8c630f40
comma
l_int|0x91240000
comma
l_int|0x00021140
comma
l_int|0x00431021
comma
l_int|0x00481021
comma
l_int|0x25080001
comma
l_int|0xa0440000
comma
l_int|0x29020008
comma
l_int|0x1440fff4
comma
l_int|0x25290001
comma
l_int|0x3c020001
comma
l_int|0x8c420f3c
comma
l_int|0x3c030001
comma
l_int|0x8c630f40
comma
l_int|0x8f64680c
comma
l_int|0x00021140
comma
l_int|0x00431021
comma
l_int|0xac440008
comma
l_int|0xac45000c
comma
l_int|0xac460010
comma
l_int|0xac470014
comma
l_int|0xac4a0018
comma
l_int|0x03e00008
comma
l_int|0xac4b001c
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
)brace
suffix:semicolon
DECL|variable|tg3Tso5FwRodata
r_static
id|u32
id|tg3Tso5FwRodata
(braket
(paren
id|TG3_TSO5_FW_RODATA_LEN
op_div
l_int|4
)paren
op_plus
l_int|1
)braket
op_assign
(brace
l_int|0x4d61696e
comma
l_int|0x43707542
comma
l_int|0x00000000
comma
l_int|0x4d61696e
comma
l_int|0x43707541
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x73746b6f
comma
l_int|0x66666c64
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x73746b6f
comma
l_int|0x66666c64
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x66617461
comma
l_int|0x6c457272
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
)brace
suffix:semicolon
DECL|variable|tg3Tso5FwData
r_static
id|u32
id|tg3Tso5FwData
(braket
(paren
id|TG3_TSO5_FW_DATA_LEN
op_div
l_int|4
)paren
op_plus
l_int|1
)braket
op_assign
(brace
l_int|0x00000000
comma
l_int|0x73746b6f
comma
l_int|0x66666c64
comma
l_int|0x5f76312e
comma
l_int|0x322e3000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
l_int|0x00000000
comma
)brace
suffix:semicolon
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_load_tso_firmware
r_static
r_int
id|tg3_load_tso_firmware
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|fw_info
id|info
suffix:semicolon
r_int
r_int
id|cpu_base
comma
id|cpu_scratch_base
comma
id|cpu_scratch_size
suffix:semicolon
r_int
id|err
comma
id|i
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
r_return
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
)paren
(brace
id|info.text_base
op_assign
id|TG3_TSO5_FW_TEXT_ADDR
suffix:semicolon
id|info.text_len
op_assign
id|TG3_TSO5_FW_TEXT_LEN
suffix:semicolon
id|info.text_data
op_assign
op_amp
id|tg3Tso5FwText
(braket
l_int|0
)braket
suffix:semicolon
id|info.rodata_base
op_assign
id|TG3_TSO5_FW_RODATA_ADDR
suffix:semicolon
id|info.rodata_len
op_assign
id|TG3_TSO5_FW_RODATA_LEN
suffix:semicolon
id|info.rodata_data
op_assign
op_amp
id|tg3Tso5FwRodata
(braket
l_int|0
)braket
suffix:semicolon
id|info.data_base
op_assign
id|TG3_TSO5_FW_DATA_ADDR
suffix:semicolon
id|info.data_len
op_assign
id|TG3_TSO5_FW_DATA_LEN
suffix:semicolon
id|info.data_data
op_assign
op_amp
id|tg3Tso5FwData
(braket
l_int|0
)braket
suffix:semicolon
id|cpu_base
op_assign
id|RX_CPU_BASE
suffix:semicolon
id|cpu_scratch_base
op_assign
id|NIC_SRAM_MBUF_POOL_BASE5705
suffix:semicolon
id|cpu_scratch_size
op_assign
(paren
id|info.text_len
op_plus
id|info.rodata_len
op_plus
id|info.data_len
op_plus
id|TG3_TSO5_FW_SBSS_LEN
op_plus
id|TG3_TSO5_FW_BSS_LEN
)paren
suffix:semicolon
)brace
r_else
(brace
id|info.text_base
op_assign
id|TG3_TSO_FW_TEXT_ADDR
suffix:semicolon
id|info.text_len
op_assign
id|TG3_TSO_FW_TEXT_LEN
suffix:semicolon
id|info.text_data
op_assign
op_amp
id|tg3TsoFwText
(braket
l_int|0
)braket
suffix:semicolon
id|info.rodata_base
op_assign
id|TG3_TSO_FW_RODATA_ADDR
suffix:semicolon
id|info.rodata_len
op_assign
id|TG3_TSO_FW_RODATA_LEN
suffix:semicolon
id|info.rodata_data
op_assign
op_amp
id|tg3TsoFwRodata
(braket
l_int|0
)braket
suffix:semicolon
id|info.data_base
op_assign
id|TG3_TSO_FW_DATA_ADDR
suffix:semicolon
id|info.data_len
op_assign
id|TG3_TSO_FW_DATA_LEN
suffix:semicolon
id|info.data_data
op_assign
op_amp
id|tg3TsoFwData
(braket
l_int|0
)braket
suffix:semicolon
id|cpu_base
op_assign
id|TX_CPU_BASE
suffix:semicolon
id|cpu_scratch_base
op_assign
id|TX_CPU_SCRATCH_BASE
suffix:semicolon
id|cpu_scratch_size
op_assign
id|TX_CPU_SCRATCH_SIZE
suffix:semicolon
)brace
id|err
op_assign
id|tg3_load_firmware_cpu
c_func
(paren
id|tp
comma
id|cpu_base
comma
id|cpu_scratch_base
comma
id|cpu_scratch_size
comma
op_amp
id|info
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
multiline_comment|/* Now startup the cpu. */
id|tw32
c_func
(paren
id|cpu_base
op_plus
id|CPU_STATE
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|cpu_base
op_plus
id|CPU_PC
comma
id|info.text_base
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|5
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|tr32
c_func
(paren
id|cpu_base
op_plus
id|CPU_PC
)paren
op_eq
id|info.text_base
)paren
r_break
suffix:semicolon
id|tw32
c_func
(paren
id|cpu_base
op_plus
id|CPU_STATE
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|cpu_base
op_plus
id|CPU_MODE
comma
id|CPU_MODE_HALT
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|cpu_base
op_plus
id|CPU_PC
comma
id|info.text_base
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|1000
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|i
op_ge
l_int|5
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;tg3_load_tso_firmware fails for %s &quot;
l_string|&quot;to set CPU PC, is %08x should be %08x&bslash;n&quot;
comma
id|tp-&gt;dev-&gt;name
comma
id|tr32
c_func
(paren
id|cpu_base
op_plus
id|CPU_PC
)paren
comma
id|info.text_base
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|cpu_base
op_plus
id|CPU_STATE
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|cpu_base
op_plus
id|CPU_MODE
comma
l_int|0x00000000
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#endif /* TG3_TSO_SUPPORT != 0 */
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|__tg3_set_mac_addr
r_static
r_void
id|__tg3_set_mac_addr
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|addr_high
comma
id|addr_low
suffix:semicolon
r_int
id|i
suffix:semicolon
id|addr_high
op_assign
(paren
(paren
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|0
)braket
op_lshift
l_int|8
)paren
op_or
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|1
)braket
)paren
suffix:semicolon
id|addr_low
op_assign
(paren
(paren
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|2
)braket
op_lshift
l_int|24
)paren
op_or
(paren
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|3
)braket
op_lshift
l_int|16
)paren
op_or
(paren
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|4
)braket
op_lshift
l_int|8
)paren
op_or
(paren
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|5
)braket
op_lshift
l_int|0
)paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|4
suffix:semicolon
id|i
op_increment
)paren
(brace
id|tw32
c_func
(paren
id|MAC_ADDR_0_HIGH
op_plus
(paren
id|i
op_star
l_int|8
)paren
comma
id|addr_high
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_ADDR_0_LOW
op_plus
(paren
id|i
op_star
l_int|8
)paren
comma
id|addr_low
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5700
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5701
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|12
suffix:semicolon
id|i
op_increment
)paren
(brace
id|tw32
c_func
(paren
id|MAC_EXTADDR_0_HIGH
op_plus
(paren
id|i
op_star
l_int|8
)paren
comma
id|addr_high
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_EXTADDR_0_LOW
op_plus
(paren
id|i
op_star
l_int|8
)paren
comma
id|addr_low
)paren
suffix:semicolon
)brace
)brace
id|addr_high
op_assign
(paren
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|0
)braket
op_plus
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|1
)braket
op_plus
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|2
)braket
op_plus
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|3
)braket
op_plus
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|4
)braket
op_plus
id|tp-&gt;dev-&gt;dev_addr
(braket
l_int|5
)braket
)paren
op_amp
id|TX_BACKOFF_SEED_MASK
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_TX_BACKOFF_SEED
comma
id|addr_high
)paren
suffix:semicolon
)brace
DECL|function|tg3_set_mac_addr
r_static
r_int
id|tg3_set_mac_addr
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_void
op_star
id|p
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_struct
id|sockaddr
op_star
id|addr
op_assign
id|p
suffix:semicolon
id|memcpy
c_func
(paren
id|dev-&gt;dev_addr
comma
id|addr-&gt;sa_data
comma
id|dev-&gt;addr_len
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|__tg3_set_mac_addr
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_set_bdinfo
r_static
r_void
id|tg3_set_bdinfo
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|bdinfo_addr
comma
id|dma_addr_t
id|mapping
comma
id|u32
id|maxlen_flags
comma
id|u32
id|nic_addr
)paren
(brace
id|tg3_write_mem
c_func
(paren
id|tp
comma
(paren
id|bdinfo_addr
op_plus
id|TG3_BDINFO_HOST_ADDR
op_plus
id|TG3_64BIT_REG_HIGH
)paren
comma
(paren
(paren
id|u64
)paren
id|mapping
op_rshift
l_int|32
)paren
)paren
suffix:semicolon
id|tg3_write_mem
c_func
(paren
id|tp
comma
(paren
id|bdinfo_addr
op_plus
id|TG3_BDINFO_HOST_ADDR
op_plus
id|TG3_64BIT_REG_LOW
)paren
comma
(paren
(paren
id|u64
)paren
id|mapping
op_amp
l_int|0xffffffff
)paren
)paren
suffix:semicolon
id|tg3_write_mem
c_func
(paren
id|tp
comma
(paren
id|bdinfo_addr
op_plus
id|TG3_BDINFO_MAXLEN_FLAGS
)paren
comma
id|maxlen_flags
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
)paren
id|tg3_write_mem
c_func
(paren
id|tp
comma
(paren
id|bdinfo_addr
op_plus
id|TG3_BDINFO_NIC_ADDR
)paren
comma
id|nic_addr
)paren
suffix:semicolon
)brace
r_static
r_void
id|__tg3_set_rx_mode
c_func
(paren
r_struct
id|net_device
op_star
)paren
suffix:semicolon
multiline_comment|/* tp-&gt;lock is held. */
DECL|function|tg3_reset_hw
r_static
r_int
id|tg3_reset_hw
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|val
comma
id|rdmac_mode
suffix:semicolon
r_int
id|i
comma
id|err
comma
id|limit
suffix:semicolon
id|tg3_disable_ints
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_stop_fw
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_write_sig_pre_reset
c_func
(paren
id|tp
comma
id|RESET_KIND_INIT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_INIT_COMPLETE
)paren
(brace
id|err
op_assign
id|tg3_abort_hw
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
)brace
id|err
op_assign
id|tg3_chip_reset
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
id|tg3_write_sig_legacy
c_func
(paren
id|tp
comma
id|RESET_KIND_INIT
)paren
suffix:semicolon
multiline_comment|/* This works around an issue with Athlon chipsets on&n;&t; * B3 tigon3 silicon.  This bit has no effect on any&n;&t; * other revision.  But do not set this on PCI Express&n;&t; * chips.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PCI_EXPRESS
)paren
)paren
id|tp-&gt;pci_clock_ctrl
op_or_assign
id|CLOCK_CTRL_DELAY_PCI_GRANT
suffix:semicolon
id|tw32_f
c_func
(paren
id|TG3PCI_CLOCK_CTRL
comma
id|tp-&gt;pci_clock_ctrl
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5704_A0
op_logical_and
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_MODE
)paren
)paren
(brace
id|val
op_assign
id|tr32
c_func
(paren
id|TG3PCI_PCISTATE
)paren
suffix:semicolon
id|val
op_or_assign
id|PCISTATE_RETRY_SAME_DMA
suffix:semicolon
id|tw32
c_func
(paren
id|TG3PCI_PCISTATE
comma
id|val
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|GET_CHIP_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|CHIPREV_5704_BX
)paren
(brace
multiline_comment|/* Enable some hw fixes.  */
id|val
op_assign
id|tr32
c_func
(paren
id|TG3PCI_MSI_DATA
)paren
suffix:semicolon
id|val
op_or_assign
(paren
l_int|1
op_lshift
l_int|26
)paren
op_or
(paren
l_int|1
op_lshift
l_int|28
)paren
op_or
(paren
l_int|1
op_lshift
l_int|29
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|TG3PCI_MSI_DATA
comma
id|val
)paren
suffix:semicolon
)brace
multiline_comment|/* Descriptor ring init may make accesses to the&n;&t; * NIC SRAM area to setup the TX descriptors, so we&n;&t; * can only do this after the hardware has been&n;&t; * successfully reset.&n;&t; */
id|tg3_init_rings
c_func
(paren
id|tp
)paren
suffix:semicolon
multiline_comment|/* This value is determined during the probe time DMA&n;&t; * engine test, tg3_test_dma.&n;&t; */
id|tw32
c_func
(paren
id|TG3PCI_DMA_RW_CTRL
comma
id|tp-&gt;dma_rwctrl
)paren
suffix:semicolon
id|tp-&gt;grc_mode
op_and_assign
op_complement
(paren
id|GRC_MODE_HOST_SENDBDS
op_or
id|GRC_MODE_4X_NIC_SEND_RINGS
op_or
id|GRC_MODE_NO_TX_PHDR_CSUM
op_or
id|GRC_MODE_NO_RX_PHDR_CSUM
)paren
suffix:semicolon
id|tp-&gt;grc_mode
op_or_assign
id|GRC_MODE_HOST_SENDBDS
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_NO_TX_PSEUDO_CSUM
)paren
id|tp-&gt;grc_mode
op_or_assign
id|GRC_MODE_NO_TX_PHDR_CSUM
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_NO_RX_PSEUDO_CSUM
)paren
id|tp-&gt;grc_mode
op_or_assign
id|GRC_MODE_NO_RX_PHDR_CSUM
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_MODE
comma
id|tp-&gt;grc_mode
op_or
(paren
id|GRC_MODE_IRQ_ON_MAC_ATTN
op_or
id|GRC_MODE_HOST_STACKUP
)paren
)paren
suffix:semicolon
multiline_comment|/* Setup the timer prescalar register.  Clock is always 66Mhz. */
id|val
op_assign
id|tr32
c_func
(paren
id|GRC_MISC_CFG
)paren
suffix:semicolon
id|val
op_and_assign
op_complement
l_int|0xff
suffix:semicolon
id|val
op_or_assign
(paren
l_int|65
op_lshift
id|GRC_MISC_CFG_PRESCALAR_SHIFT
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_MISC_CFG
comma
id|val
)paren
suffix:semicolon
multiline_comment|/* Initialize MBUF/DESC pool. */
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
multiline_comment|/* Do nothing.  */
)brace
r_else
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
)paren
(brace
id|tw32
c_func
(paren
id|BUFMGR_MB_POOL_ADDR
comma
id|NIC_SRAM_MBUF_POOL_BASE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
)paren
id|tw32
c_func
(paren
id|BUFMGR_MB_POOL_SIZE
comma
id|NIC_SRAM_MBUF_POOL_SIZE64
)paren
suffix:semicolon
r_else
id|tw32
c_func
(paren
id|BUFMGR_MB_POOL_SIZE
comma
id|NIC_SRAM_MBUF_POOL_SIZE96
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|BUFMGR_DMA_DESC_POOL_ADDR
comma
id|NIC_SRAM_DMA_DESC_POOL_BASE
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|BUFMGR_DMA_DESC_POOL_SIZE
comma
id|NIC_SRAM_DMA_DESC_POOL_SIZE
)paren
suffix:semicolon
)brace
macro_line|#if TG3_TSO_SUPPORT != 0
r_else
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_TSO_CAPABLE
)paren
(brace
r_int
id|fw_len
suffix:semicolon
id|fw_len
op_assign
(paren
id|TG3_TSO5_FW_TEXT_LEN
op_plus
id|TG3_TSO5_FW_RODATA_LEN
op_plus
id|TG3_TSO5_FW_DATA_LEN
op_plus
id|TG3_TSO5_FW_SBSS_LEN
op_plus
id|TG3_TSO5_FW_BSS_LEN
)paren
suffix:semicolon
id|fw_len
op_assign
(paren
id|fw_len
op_plus
(paren
l_int|0x80
op_minus
l_int|1
)paren
)paren
op_amp
op_complement
(paren
l_int|0x80
op_minus
l_int|1
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|BUFMGR_MB_POOL_ADDR
comma
id|NIC_SRAM_MBUF_POOL_BASE5705
op_plus
id|fw_len
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|BUFMGR_MB_POOL_SIZE
comma
id|NIC_SRAM_MBUF_POOL_SIZE5705
op_minus
id|fw_len
op_minus
l_int|0xa00
)paren
suffix:semicolon
)brace
macro_line|#endif
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_JUMBO_ENABLE
)paren
)paren
(brace
id|tw32
c_func
(paren
id|BUFMGR_MB_RDMA_LOW_WATER
comma
id|tp-&gt;bufmgr_config.mbuf_read_dma_low_water
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|BUFMGR_MB_MACRX_LOW_WATER
comma
id|tp-&gt;bufmgr_config.mbuf_mac_rx_low_water
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|BUFMGR_MB_HIGH_WATER
comma
id|tp-&gt;bufmgr_config.mbuf_high_water
)paren
suffix:semicolon
)brace
r_else
(brace
id|tw32
c_func
(paren
id|BUFMGR_MB_RDMA_LOW_WATER
comma
id|tp-&gt;bufmgr_config.mbuf_read_dma_low_water_jumbo
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|BUFMGR_MB_MACRX_LOW_WATER
comma
id|tp-&gt;bufmgr_config.mbuf_mac_rx_low_water_jumbo
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|BUFMGR_MB_HIGH_WATER
comma
id|tp-&gt;bufmgr_config.mbuf_high_water_jumbo
)paren
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|BUFMGR_DMA_LOW_WATER
comma
id|tp-&gt;bufmgr_config.dma_low_water
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|BUFMGR_DMA_HIGH_WATER
comma
id|tp-&gt;bufmgr_config.dma_high_water
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|BUFMGR_MODE
comma
id|BUFMGR_MODE_ENABLE
op_or
id|BUFMGR_MODE_ATTN_ENABLE
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|2000
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|tr32
c_func
(paren
id|BUFMGR_MODE
)paren
op_amp
id|BUFMGR_MODE_ENABLE
)paren
r_break
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|i
op_ge
l_int|2000
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;tg3_reset_hw cannot enable BUFMGR for %s.&bslash;n&quot;
comma
id|tp-&gt;dev-&gt;name
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
multiline_comment|/* Setup replenish threshold. */
id|tw32
c_func
(paren
id|RCVBDI_STD_THRESH
comma
id|tp-&gt;rx_pending
op_div
l_int|8
)paren
suffix:semicolon
multiline_comment|/* Initialize TG3_BDINFO&squot;s at:&n;&t; *  RCVDBDI_STD_BD:&t;standard eth size rx ring&n;&t; *  RCVDBDI_JUMBO_BD:&t;jumbo frame rx ring&n;&t; *  RCVDBDI_MINI_BD:&t;small frame rx ring (??? does not work)&n;&t; *&n;&t; * like so:&n;&t; *  TG3_BDINFO_HOST_ADDR:&t;high/low parts of DMA address of ring&n;&t; *  TG3_BDINFO_MAXLEN_FLAGS:&t;(rx max buffer size &lt;&lt; 16) |&n;&t; *                              ring attribute flags&n;&t; *  TG3_BDINFO_NIC_ADDR:&t;location of descriptors in nic SRAM&n;&t; *&n;&t; * Standard receive ring @ NIC_SRAM_RX_BUFFER_DESC, 512 entries.&n;&t; * Jumbo receive ring @ NIC_SRAM_RX_JUMBO_BUFFER_DESC, 256 entries.&n;&t; *&n;&t; * The size of each ring is fixed in the firmware, but the location is&n;&t; * configurable.&n;&t; */
id|tw32
c_func
(paren
id|RCVDBDI_STD_BD
op_plus
id|TG3_BDINFO_HOST_ADDR
op_plus
id|TG3_64BIT_REG_HIGH
comma
(paren
(paren
id|u64
)paren
id|tp-&gt;rx_std_mapping
op_rshift
l_int|32
)paren
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVDBDI_STD_BD
op_plus
id|TG3_BDINFO_HOST_ADDR
op_plus
id|TG3_64BIT_REG_LOW
comma
(paren
(paren
id|u64
)paren
id|tp-&gt;rx_std_mapping
op_amp
l_int|0xffffffff
)paren
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVDBDI_STD_BD
op_plus
id|TG3_BDINFO_NIC_ADDR
comma
id|NIC_SRAM_RX_BUFFER_DESC
)paren
suffix:semicolon
multiline_comment|/* Don&squot;t even try to program the JUMBO/MINI buffer descriptor&n;&t; * configs on 5705.&n;&t; */
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
id|tw32
c_func
(paren
id|RCVDBDI_STD_BD
op_plus
id|TG3_BDINFO_MAXLEN_FLAGS
comma
id|RX_STD_MAX_SIZE_5705
op_lshift
id|BDINFO_FLAGS_MAXLEN_SHIFT
)paren
suffix:semicolon
)brace
r_else
(brace
id|tw32
c_func
(paren
id|RCVDBDI_STD_BD
op_plus
id|TG3_BDINFO_MAXLEN_FLAGS
comma
id|RX_STD_MAX_SIZE
op_lshift
id|BDINFO_FLAGS_MAXLEN_SHIFT
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVDBDI_MINI_BD
op_plus
id|TG3_BDINFO_MAXLEN_FLAGS
comma
id|BDINFO_FLAGS_DISABLED
)paren
suffix:semicolon
multiline_comment|/* Setup replenish threshold. */
id|tw32
c_func
(paren
id|RCVBDI_JUMBO_THRESH
comma
id|tp-&gt;rx_jumbo_pending
op_div
l_int|8
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_JUMBO_ENABLE
)paren
(brace
id|tw32
c_func
(paren
id|RCVDBDI_JUMBO_BD
op_plus
id|TG3_BDINFO_HOST_ADDR
op_plus
id|TG3_64BIT_REG_HIGH
comma
(paren
(paren
id|u64
)paren
id|tp-&gt;rx_jumbo_mapping
op_rshift
l_int|32
)paren
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVDBDI_JUMBO_BD
op_plus
id|TG3_BDINFO_HOST_ADDR
op_plus
id|TG3_64BIT_REG_LOW
comma
(paren
(paren
id|u64
)paren
id|tp-&gt;rx_jumbo_mapping
op_amp
l_int|0xffffffff
)paren
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVDBDI_JUMBO_BD
op_plus
id|TG3_BDINFO_MAXLEN_FLAGS
comma
id|RX_JUMBO_MAX_SIZE
op_lshift
id|BDINFO_FLAGS_MAXLEN_SHIFT
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVDBDI_JUMBO_BD
op_plus
id|TG3_BDINFO_NIC_ADDR
comma
id|NIC_SRAM_RX_JUMBO_BUFFER_DESC
)paren
suffix:semicolon
)brace
r_else
(brace
id|tw32
c_func
(paren
id|RCVDBDI_JUMBO_BD
op_plus
id|TG3_BDINFO_MAXLEN_FLAGS
comma
id|BDINFO_FLAGS_DISABLED
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* There is only one send ring on 5705/5750, no need to explicitly&n;&t; * disable the others.&n;&t; */
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
(brace
multiline_comment|/* Clear out send RCB ring in SRAM. */
r_for
c_loop
(paren
id|i
op_assign
id|NIC_SRAM_SEND_RCB
suffix:semicolon
id|i
OL
id|NIC_SRAM_RCV_RET_RCB
suffix:semicolon
id|i
op_add_assign
id|TG3_BDINFO_SIZE
)paren
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|i
op_plus
id|TG3_BDINFO_MAXLEN_FLAGS
comma
id|BDINFO_FLAGS_DISABLED
)paren
suffix:semicolon
)brace
id|tp-&gt;tx_prod
op_assign
l_int|0
suffix:semicolon
id|tp-&gt;tx_cons
op_assign
l_int|0
suffix:semicolon
id|tw32_mailbox
c_func
(paren
id|MAILBOX_SNDHOST_PROD_IDX_0
op_plus
id|TG3_64BIT_REG_LOW
comma
l_int|0
)paren
suffix:semicolon
id|tw32_tx_mbox
c_func
(paren
id|MAILBOX_SNDNIC_PROD_IDX_0
op_plus
id|TG3_64BIT_REG_LOW
comma
l_int|0
)paren
suffix:semicolon
id|tg3_set_bdinfo
c_func
(paren
id|tp
comma
id|NIC_SRAM_SEND_RCB
comma
id|tp-&gt;tx_desc_mapping
comma
(paren
id|TG3_TX_RING_SIZE
op_lshift
id|BDINFO_FLAGS_MAXLEN_SHIFT
)paren
comma
id|NIC_SRAM_TX_BUFFER_DESC
)paren
suffix:semicolon
multiline_comment|/* There is only one receive return ring on 5705/5750, no need&n;&t; * to explicitly disable the others.&n;&t; */
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
id|NIC_SRAM_RCV_RET_RCB
suffix:semicolon
id|i
OL
id|NIC_SRAM_STATS_BLK
suffix:semicolon
id|i
op_add_assign
id|TG3_BDINFO_SIZE
)paren
(brace
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|i
op_plus
id|TG3_BDINFO_MAXLEN_FLAGS
comma
id|BDINFO_FLAGS_DISABLED
)paren
suffix:semicolon
)brace
)brace
id|tp-&gt;rx_rcb_ptr
op_assign
l_int|0
suffix:semicolon
id|tw32_rx_mbox
c_func
(paren
id|MAILBOX_RCVRET_CON_IDX_0
op_plus
id|TG3_64BIT_REG_LOW
comma
l_int|0
)paren
suffix:semicolon
id|tg3_set_bdinfo
c_func
(paren
id|tp
comma
id|NIC_SRAM_RCV_RET_RCB
comma
id|tp-&gt;rx_rcb_mapping
comma
(paren
id|TG3_RX_RCB_RING_SIZE
c_func
(paren
id|tp
)paren
op_lshift
id|BDINFO_FLAGS_MAXLEN_SHIFT
)paren
comma
l_int|0
)paren
suffix:semicolon
id|tp-&gt;rx_std_ptr
op_assign
id|tp-&gt;rx_pending
suffix:semicolon
id|tw32_rx_mbox
c_func
(paren
id|MAILBOX_RCV_STD_PROD_IDX
op_plus
id|TG3_64BIT_REG_LOW
comma
id|tp-&gt;rx_std_ptr
)paren
suffix:semicolon
id|tp-&gt;rx_jumbo_ptr
op_assign
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_JUMBO_ENABLE
)paren
ques
c_cond
id|tp-&gt;rx_jumbo_pending
suffix:colon
l_int|0
suffix:semicolon
id|tw32_rx_mbox
c_func
(paren
id|MAILBOX_RCV_JUMBO_PROD_IDX
op_plus
id|TG3_64BIT_REG_LOW
comma
id|tp-&gt;rx_jumbo_ptr
)paren
suffix:semicolon
multiline_comment|/* Initialize MAC address and backoff seed. */
id|__tg3_set_mac_addr
c_func
(paren
id|tp
)paren
suffix:semicolon
multiline_comment|/* MTU + ethernet header + FCS + optional VLAN tag */
id|tw32
c_func
(paren
id|MAC_RX_MTU_SIZE
comma
id|tp-&gt;dev-&gt;mtu
op_plus
id|ETH_HLEN
op_plus
l_int|8
)paren
suffix:semicolon
multiline_comment|/* The slot time is changed by tg3_setup_phy if we&n;&t; * run at gigabit with half duplex.&n;&t; */
id|tw32
c_func
(paren
id|MAC_TX_LENGTHS
comma
(paren
l_int|2
op_lshift
id|TX_LENGTHS_IPG_CRS_SHIFT
)paren
op_or
(paren
l_int|6
op_lshift
id|TX_LENGTHS_IPG_SHIFT
)paren
op_or
(paren
l_int|32
op_lshift
id|TX_LENGTHS_SLOT_TIME_SHIFT
)paren
)paren
suffix:semicolon
multiline_comment|/* Receive rules. */
id|tw32
c_func
(paren
id|MAC_RCV_RULE_CFG
comma
id|RCV_RULE_CFG_DEFAULT_CLASS
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVLPC_CONFIG
comma
l_int|0x0181
)paren
suffix:semicolon
multiline_comment|/* Calculate RDMAC_MODE setting early, we need it to determine&n;&t; * the RCVLPC_STATE_ENABLE mask.&n;&t; */
id|rdmac_mode
op_assign
(paren
id|RDMAC_MODE_ENABLE
op_or
id|RDMAC_MODE_TGTABORT_ENAB
op_or
id|RDMAC_MODE_MSTABORT_ENAB
op_or
id|RDMAC_MODE_PARITYERR_ENAB
op_or
id|RDMAC_MODE_ADDROFLOW_ENAB
op_or
id|RDMAC_MODE_FIFOOFLOW_ENAB
op_or
id|RDMAC_MODE_FIFOURUN_ENAB
op_or
id|RDMAC_MODE_FIFOOREAD_ENAB
op_or
id|RDMAC_MODE_LNGREAD_ENAB
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_SPLIT_MODE
)paren
id|rdmac_mode
op_or_assign
id|RDMAC_MODE_SPLIT_ENABLE
suffix:semicolon
r_if
c_cond
(paren
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_and
id|tp-&gt;pci_chip_rev_id
op_ne
id|CHIPREV_ID_5705_A0
)paren
op_logical_or
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_TSO_CAPABLE
op_logical_and
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5705_A1
op_logical_or
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5705_A2
)paren
)paren
(brace
id|rdmac_mode
op_or_assign
id|RDMAC_MODE_FIFO_SIZE_128
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
(paren
id|tr32
c_func
(paren
id|TG3PCI_PCISTATE
)paren
op_amp
id|PCISTATE_BUS_SPEED_HIGH
)paren
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_IS_5788
)paren
)paren
(brace
id|rdmac_mode
op_or_assign
id|RDMAC_MODE_FIFO_LONG_BURST
suffix:semicolon
)brace
)brace
macro_line|#if TG3_TSO_SUPPORT != 0
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
id|rdmac_mode
op_or_assign
(paren
l_int|1
op_lshift
l_int|27
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* Receive/send statistics. */
r_if
c_cond
(paren
(paren
id|rdmac_mode
op_amp
id|RDMAC_MODE_FIFO_SIZE_128
)paren
op_logical_and
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_TSO_CAPABLE
)paren
)paren
(brace
id|val
op_assign
id|tr32
c_func
(paren
id|RCVLPC_STATS_ENABLE
)paren
suffix:semicolon
id|val
op_and_assign
op_complement
id|RCVLPC_STATSENAB_LNGBRST_RFIX
suffix:semicolon
id|tw32
c_func
(paren
id|RCVLPC_STATS_ENABLE
comma
id|val
)paren
suffix:semicolon
)brace
r_else
(brace
id|tw32
c_func
(paren
id|RCVLPC_STATS_ENABLE
comma
l_int|0xffffff
)paren
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|RCVLPC_STATSCTRL
comma
id|RCVLPC_STATSCTRL_ENABLE
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|SNDDATAI_STATSENAB
comma
l_int|0xffffff
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|SNDDATAI_STATSCTRL
comma
(paren
id|SNDDATAI_SCTRL_ENABLE
op_or
id|SNDDATAI_SCTRL_FASTUPD
)paren
)paren
suffix:semicolon
multiline_comment|/* Setup host coalescing engine. */
id|tw32
c_func
(paren
id|HOSTCC_MODE
comma
l_int|0
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|2000
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|tr32
c_func
(paren
id|HOSTCC_MODE
)paren
op_amp
id|HOSTCC_MODE_ENABLE
)paren
)paren
r_break
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|HOSTCC_RXCOL_TICKS
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|HOSTCC_TXCOL_TICKS
comma
id|LOW_TXCOL_TICKS
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|HOSTCC_RXMAX_FRAMES
comma
l_int|1
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|HOSTCC_TXMAX_FRAMES
comma
id|LOW_RXMAX_FRAMES
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
(brace
id|tw32
c_func
(paren
id|HOSTCC_RXCOAL_TICK_INT
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|HOSTCC_TXCOAL_TICK_INT
comma
l_int|0
)paren
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|HOSTCC_RXCOAL_MAXF_INT
comma
l_int|1
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|HOSTCC_TXCOAL_MAXF_INT
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* set status block DMA address */
id|tw32
c_func
(paren
id|HOSTCC_STATUS_BLK_HOST_ADDR
op_plus
id|TG3_64BIT_REG_HIGH
comma
(paren
(paren
id|u64
)paren
id|tp-&gt;status_mapping
op_rshift
l_int|32
)paren
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|HOSTCC_STATUS_BLK_HOST_ADDR
op_plus
id|TG3_64BIT_REG_LOW
comma
(paren
(paren
id|u64
)paren
id|tp-&gt;status_mapping
op_amp
l_int|0xffffffff
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
(brace
multiline_comment|/* Status/statistics block address.  See tg3_timer,&n;&t;&t; * the tg3_periodic_fetch_stats call there, and&n;&t;&t; * tg3_get_stats to see how this works for 5705/5750 chips.&n;&t;&t; */
id|tw32
c_func
(paren
id|HOSTCC_STAT_COAL_TICKS
comma
id|DEFAULT_STAT_COAL_TICKS
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|HOSTCC_STATS_BLK_HOST_ADDR
op_plus
id|TG3_64BIT_REG_HIGH
comma
(paren
(paren
id|u64
)paren
id|tp-&gt;stats_mapping
op_rshift
l_int|32
)paren
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|HOSTCC_STATS_BLK_HOST_ADDR
op_plus
id|TG3_64BIT_REG_LOW
comma
(paren
(paren
id|u64
)paren
id|tp-&gt;stats_mapping
op_amp
l_int|0xffffffff
)paren
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|HOSTCC_STATS_BLK_NIC_ADDR
comma
id|NIC_SRAM_STATS_BLK
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|HOSTCC_STATUS_BLK_NIC_ADDR
comma
id|NIC_SRAM_STATUS_BLK
)paren
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|HOSTCC_MODE
comma
id|HOSTCC_MODE_ENABLE
op_or
id|tp-&gt;coalesce_mode
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVCC_MODE
comma
id|RCVCC_MODE_ENABLE
op_or
id|RCVCC_MODE_ATTN_ENABLE
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVLPC_MODE
comma
id|RCVLPC_MODE_ENABLE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
id|tw32
c_func
(paren
id|RCVLSC_MODE
comma
id|RCVLSC_MODE_ENABLE
op_or
id|RCVLSC_MODE_ATTN_ENABLE
)paren
suffix:semicolon
multiline_comment|/* Clear statistics/status block in chip, and status block in ram. */
r_for
c_loop
(paren
id|i
op_assign
id|NIC_SRAM_STATS_BLK
suffix:semicolon
id|i
OL
id|NIC_SRAM_STATUS_BLK
op_plus
id|TG3_HW_STATUS_SIZE
suffix:semicolon
id|i
op_add_assign
r_sizeof
(paren
id|u32
)paren
)paren
(brace
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|i
comma
l_int|0
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
id|memset
c_func
(paren
id|tp-&gt;hw_status
comma
l_int|0
comma
id|TG3_HW_STATUS_SIZE
)paren
suffix:semicolon
id|tp-&gt;mac_mode
op_assign
id|MAC_MODE_TXSTAT_ENABLE
op_or
id|MAC_MODE_RXSTAT_ENABLE
op_or
id|MAC_MODE_TDE_ENABLE
op_or
id|MAC_MODE_RDE_ENABLE
op_or
id|MAC_MODE_FHDE_ENABLE
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
op_or
id|MAC_MODE_RXSTAT_CLEAR
op_or
id|MAC_MODE_TXSTAT_CLEAR
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tp-&gt;grc_local_ctrl
op_assign
id|GRC_LCLCTRL_INT_ON_ATTN
op_or
id|GRC_LCLCTRL_AUTO_SEEPROM
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
)paren
id|tp-&gt;grc_local_ctrl
op_or_assign
(paren
id|GRC_LCLCTRL_GPIO_OE1
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT1
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
id|tw32_mailbox
c_func
(paren
id|MAILBOX_INTERRUPT_0
op_plus
id|TG3_64BIT_REG_LOW
comma
l_int|0
)paren
suffix:semicolon
id|tr32
c_func
(paren
id|MAILBOX_INTERRUPT_0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
(brace
id|tw32_f
c_func
(paren
id|DMAC_MODE
comma
id|DMAC_MODE_ENABLE
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
id|val
op_assign
(paren
id|WDMAC_MODE_ENABLE
op_or
id|WDMAC_MODE_TGTABORT_ENAB
op_or
id|WDMAC_MODE_MSTABORT_ENAB
op_or
id|WDMAC_MODE_PARITYERR_ENAB
op_or
id|WDMAC_MODE_ADDROFLOW_ENAB
op_or
id|WDMAC_MODE_FIFOOFLOW_ENAB
op_or
id|WDMAC_MODE_FIFOURUN_ENAB
op_or
id|WDMAC_MODE_FIFOOREAD_ENAB
op_or
id|WDMAC_MODE_LNGREAD_ENAB
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_and
id|tp-&gt;pci_chip_rev_id
op_ne
id|CHIPREV_ID_5705_A0
)paren
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLG2_TSO_CAPABLE
)paren
op_logical_and
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5705_A1
op_logical_or
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5705_A2
)paren
)paren
(brace
multiline_comment|/* nothing */
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
(paren
id|tr32
c_func
(paren
id|TG3PCI_PCISTATE
)paren
op_amp
id|PCISTATE_BUS_SPEED_HIGH
)paren
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_IS_5788
)paren
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PCI_EXPRESS
)paren
)paren
(brace
id|val
op_or_assign
id|WDMAC_MODE_RX_ACCEL
suffix:semicolon
)brace
)brace
id|tw32_f
c_func
(paren
id|WDMAC_MODE
comma
id|val
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_MODE
)paren
op_ne
l_int|0
)paren
(brace
id|val
op_assign
id|tr32
c_func
(paren
id|TG3PCI_X_CAPS
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5703
)paren
(brace
id|val
op_and_assign
op_complement
id|PCIX_CAPS_BURST_MASK
suffix:semicolon
id|val
op_or_assign
(paren
id|PCIX_CAPS_MAX_BURST_CPIOB
op_lshift
id|PCIX_CAPS_BURST_SHIFT
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
)paren
(brace
id|val
op_and_assign
op_complement
(paren
id|PCIX_CAPS_SPLIT_MASK
op_or
id|PCIX_CAPS_BURST_MASK
)paren
suffix:semicolon
id|val
op_or_assign
(paren
id|PCIX_CAPS_MAX_BURST_CPIOB
op_lshift
id|PCIX_CAPS_BURST_SHIFT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_SPLIT_MODE
)paren
id|val
op_or_assign
(paren
id|tp-&gt;split_mode_max_reqs
op_lshift
id|PCIX_CAPS_SPLIT_SHIFT
)paren
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|TG3PCI_X_CAPS
comma
id|val
)paren
suffix:semicolon
)brace
id|tw32_f
c_func
(paren
id|RDMAC_MODE
comma
id|rdmac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVDCC_MODE
comma
id|RCVDCC_MODE_ENABLE
op_or
id|RCVDCC_MODE_ATTN_ENABLE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5705
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
id|tw32
c_func
(paren
id|MBFREE_MODE
comma
id|MBFREE_MODE_ENABLE
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|SNDDATAC_MODE
comma
id|SNDDATAC_MODE_ENABLE
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|SNDBDC_MODE
comma
id|SNDBDC_MODE_ENABLE
op_or
id|SNDBDC_MODE_ATTN_ENABLE
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVBDI_MODE
comma
id|RCVBDI_MODE_ENABLE
op_or
id|RCVBDI_MODE_RCB_ATTN_ENAB
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RCVDBDI_MODE
comma
id|RCVDBDI_MODE_ENABLE
op_or
id|RCVDBDI_MODE_INV_RING_SZ
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|SNDDATAI_MODE
comma
id|SNDDATAI_MODE_ENABLE
)paren
suffix:semicolon
macro_line|#if TG3_TSO_SUPPORT != 0
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
id|tw32
c_func
(paren
id|SNDDATAI_MODE
comma
id|SNDDATAI_MODE_ENABLE
op_or
l_int|0x8
)paren
suffix:semicolon
macro_line|#endif
id|tw32
c_func
(paren
id|SNDBDI_MODE
comma
id|SNDBDI_MODE_ENABLE
op_or
id|SNDBDI_MODE_ATTN_ENABLE
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|SNDBDS_MODE
comma
id|SNDBDS_MODE_ENABLE
op_or
id|SNDBDS_MODE_ATTN_ENABLE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_A0
)paren
(brace
id|err
op_assign
id|tg3_load_5701_a0_firmware_fix
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
)brace
macro_line|#if TG3_TSO_SUPPORT != 0
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_TSO_CAPABLE
)paren
(brace
id|err
op_assign
id|tg3_load_tso_firmware
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
)brace
macro_line|#endif
id|tp-&gt;tx_mode
op_assign
id|TX_MODE_ENABLE
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_TX_MODE
comma
id|tp-&gt;tx_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
id|tp-&gt;rx_mode
op_assign
id|RX_MODE_ENABLE
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_RX_MODE
comma
id|tp-&gt;rx_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;link_config.phy_is_low_power
)paren
(brace
id|tp-&gt;link_config.phy_is_low_power
op_assign
l_int|0
suffix:semicolon
id|tp-&gt;link_config.speed
op_assign
id|tp-&gt;link_config.orig_speed
suffix:semicolon
id|tp-&gt;link_config.duplex
op_assign
id|tp-&gt;link_config.orig_duplex
suffix:semicolon
id|tp-&gt;link_config.autoneg
op_assign
id|tp-&gt;link_config.orig_autoneg
suffix:semicolon
)brace
id|tp-&gt;mi_mode
op_assign
id|MAC_MI_MODE_BASE
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MI_MODE
comma
id|tp-&gt;mi_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|80
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_LED_CTRL
comma
id|tp-&gt;led_ctrl
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_MI_STAT
comma
id|MAC_MI_STAT_LNKSTAT_ATTN_ENAB
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
(brace
id|tw32_f
c_func
(paren
id|MAC_RX_MODE
comma
id|RX_MODE_RESET
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
)brace
id|tw32_f
c_func
(paren
id|MAC_RX_MODE
comma
id|tp-&gt;rx_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
(brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
)paren
(brace
multiline_comment|/* Set drive transmission level to 1.2V  */
id|val
op_assign
id|tr32
c_func
(paren
id|MAC_SERDES_CFG
)paren
suffix:semicolon
id|val
op_and_assign
l_int|0xfffff000
suffix:semicolon
id|val
op_or_assign
l_int|0x880
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_SERDES_CFG
comma
id|val
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5703_A1
)paren
id|tw32
c_func
(paren
id|MAC_SERDES_CFG
comma
l_int|0x616000
)paren
suffix:semicolon
)brace
multiline_comment|/* Prevent chip from dropping frames when flow control&n;&t; * is enabled.&n;&t; */
id|tw32_f
c_func
(paren
id|MAC_LOW_WMARK_MAX_RX_FRAME
comma
l_int|2
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
op_logical_and
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
)paren
(brace
multiline_comment|/* Use hardware link auto-negotiation */
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_HW_AUTONEG
suffix:semicolon
)brace
id|err
op_assign
id|tg3_setup_phy
c_func
(paren
id|tp
comma
l_int|1
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
)paren
(brace
id|u32
id|tmp
suffix:semicolon
multiline_comment|/* Clear CRC stats. */
id|tg3_readphy
c_func
(paren
id|tp
comma
l_int|0x1e
comma
op_amp
id|tmp
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x1e
comma
id|tmp
op_or
l_int|0x8000
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
l_int|0x14
comma
op_amp
id|tmp
)paren
suffix:semicolon
)brace
id|__tg3_set_rx_mode
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
multiline_comment|/* Initialize receive rules. */
id|tw32
c_func
(paren
id|MAC_RCV_RULE_0
comma
l_int|0xc2000000
op_amp
id|RCV_RULE_DISABLE_MASK
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_0
comma
l_int|0xffffffff
op_amp
id|RCV_RULE_DISABLE_MASK
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_1
comma
l_int|0x86000004
op_amp
id|RCV_RULE_DISABLE_MASK
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_1
comma
l_int|0xffffffff
op_amp
id|RCV_RULE_DISABLE_MASK
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
id|limit
op_assign
l_int|8
suffix:semicolon
r_else
id|limit
op_assign
l_int|16
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_ENABLE_ASF
)paren
id|limit
op_sub_assign
l_int|4
suffix:semicolon
r_switch
c_cond
(paren
id|limit
)paren
(brace
r_case
l_int|16
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_15
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_15
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|15
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_14
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_14
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|14
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_13
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_13
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|13
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_12
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_12
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|12
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_11
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_11
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|11
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_10
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_10
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|10
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_9
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_9
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|9
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_8
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_8
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|8
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_7
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_7
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|7
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_6
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_6
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|6
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_5
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_5
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|5
suffix:colon
id|tw32
c_func
(paren
id|MAC_RCV_RULE_4
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_RCV_VALUE_4
comma
l_int|0
)paren
suffix:semicolon
r_case
l_int|4
suffix:colon
multiline_comment|/* tw32(MAC_RCV_RULE_3,  0); tw32(MAC_RCV_VALUE_3,  0); */
r_case
l_int|3
suffix:colon
multiline_comment|/* tw32(MAC_RCV_RULE_2,  0); tw32(MAC_RCV_VALUE_2,  0); */
r_case
l_int|2
suffix:colon
r_case
l_int|1
suffix:colon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
suffix:semicolon
id|tg3_write_sig_post_reset
c_func
(paren
id|tp
comma
id|RESET_KIND_INIT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_INIT_COMPLETE
)paren
id|tg3_enable_ints
c_func
(paren
id|tp
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/* Called at device open time to get the chip ready for&n; * packet processing.  Invoked with tp-&gt;lock held.&n; */
DECL|function|tg3_init_hw
r_static
r_int
id|tg3_init_hw
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_int
id|err
suffix:semicolon
multiline_comment|/* Force the chip into D0. */
id|err
op_assign
id|tg3_set_power_state
c_func
(paren
id|tp
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_goto
id|out
suffix:semicolon
id|tg3_switch_clocks
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|TG3PCI_MEM_WIN_BASE_ADDR
comma
l_int|0
)paren
suffix:semicolon
id|err
op_assign
id|tg3_reset_hw
c_func
(paren
id|tp
)paren
suffix:semicolon
id|out
suffix:colon
r_return
id|err
suffix:semicolon
)brace
DECL|macro|TG3_STAT_ADD32
mdefine_line|#define TG3_STAT_ADD32(PSTAT, REG) &bslash;&n;do {&t;u32 __val = tr32(REG); &bslash;&n;&t;(PSTAT)-&gt;low += __val; &bslash;&n;&t;if ((PSTAT)-&gt;low &lt; __val) &bslash;&n;&t;&t;(PSTAT)-&gt;high += 1; &bslash;&n;} while (0)
DECL|function|tg3_periodic_fetch_stats
r_static
r_void
id|tg3_periodic_fetch_stats
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|tg3_hw_stats
op_star
id|sp
op_assign
id|tp-&gt;hw_stats
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|netif_carrier_ok
c_func
(paren
id|tp-&gt;dev
)paren
)paren
r_return
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_octets
comma
id|MAC_TX_STATS_OCTETS
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_collisions
comma
id|MAC_TX_STATS_COLLISIONS
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_xon_sent
comma
id|MAC_TX_STATS_XON_SENT
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_xoff_sent
comma
id|MAC_TX_STATS_XOFF_SENT
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_mac_errors
comma
id|MAC_TX_STATS_MAC_ERRORS
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_single_collisions
comma
id|MAC_TX_STATS_SINGLE_COLLISIONS
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_mult_collisions
comma
id|MAC_TX_STATS_MULT_COLLISIONS
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_deferred
comma
id|MAC_TX_STATS_DEFERRED
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_excessive_collisions
comma
id|MAC_TX_STATS_EXCESSIVE_COL
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_late_collisions
comma
id|MAC_TX_STATS_LATE_COL
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_ucast_packets
comma
id|MAC_TX_STATS_UCAST
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_mcast_packets
comma
id|MAC_TX_STATS_MCAST
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;tx_bcast_packets
comma
id|MAC_TX_STATS_BCAST
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_octets
comma
id|MAC_RX_STATS_OCTETS
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_fragments
comma
id|MAC_RX_STATS_FRAGMENTS
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_ucast_packets
comma
id|MAC_RX_STATS_UCAST
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_mcast_packets
comma
id|MAC_RX_STATS_MCAST
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_bcast_packets
comma
id|MAC_RX_STATS_BCAST
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_fcs_errors
comma
id|MAC_RX_STATS_FCS_ERRORS
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_align_errors
comma
id|MAC_RX_STATS_ALIGN_ERRORS
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_xon_pause_rcvd
comma
id|MAC_RX_STATS_XON_PAUSE_RECVD
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_xoff_pause_rcvd
comma
id|MAC_RX_STATS_XOFF_PAUSE_RECVD
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_mac_ctrl_rcvd
comma
id|MAC_RX_STATS_MAC_CTRL_RECVD
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_xoff_entered
comma
id|MAC_RX_STATS_XOFF_ENTERED
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_frame_too_long_errors
comma
id|MAC_RX_STATS_FRAME_TOO_LONG
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_jabbers
comma
id|MAC_RX_STATS_JABBERS
)paren
suffix:semicolon
id|TG3_STAT_ADD32
c_func
(paren
op_amp
id|sp-&gt;rx_undersize_packets
comma
id|MAC_RX_STATS_UNDERSIZE
)paren
suffix:semicolon
)brace
DECL|function|tg3_timer
r_static
r_void
id|tg3_timer
c_func
(paren
r_int
r_int
id|__opaque
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
(paren
r_struct
id|tg3
op_star
)paren
id|__opaque
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|tp-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
multiline_comment|/* All of this garbage is because when using non-tagged&n;&t; * IRQ status the mailbox/status_block protocol the chip&n;&t; * uses with the cpu is race prone.&n;&t; */
r_if
c_cond
(paren
id|tp-&gt;hw_status-&gt;status
op_amp
id|SD_STATUS_UPDATED
)paren
(brace
id|tw32
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
op_or
id|GRC_LCLCTRL_SETINT
)paren
suffix:semicolon
)brace
r_else
(brace
id|tw32
c_func
(paren
id|HOSTCC_MODE
comma
id|tp-&gt;coalesce_mode
op_or
(paren
id|HOSTCC_MODE_ENABLE
op_or
id|HOSTCC_MODE_NOW
)paren
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|tr32
c_func
(paren
id|WDMAC_MODE
)paren
op_amp
id|WDMAC_MODE_ENABLE
)paren
)paren
(brace
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_RESTART_TIMER
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|schedule_work
c_func
(paren
op_amp
id|tp-&gt;reset_task
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
id|tg3_periodic_fetch_stats
c_func
(paren
id|tp
)paren
suffix:semicolon
multiline_comment|/* This part only runs once per second. */
r_if
c_cond
(paren
op_logical_neg
op_decrement
id|tp-&gt;timer_counter
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_USE_LINKCHG_REG
)paren
(brace
id|u32
id|mac_stat
suffix:semicolon
r_int
id|phy_event
suffix:semicolon
id|mac_stat
op_assign
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
suffix:semicolon
id|phy_event
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_USE_MI_INTERRUPT
)paren
(brace
r_if
c_cond
(paren
id|mac_stat
op_amp
id|MAC_STATUS_MI_INTERRUPT
)paren
id|phy_event
op_assign
l_int|1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|mac_stat
op_amp
id|MAC_STATUS_LNKSTATE_CHANGED
)paren
id|phy_event
op_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|phy_event
)paren
id|tg3_setup_phy
c_func
(paren
id|tp
comma
l_int|0
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_POLL_SERDES
)paren
(brace
id|u32
id|mac_stat
op_assign
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
suffix:semicolon
r_int
id|need_setup
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|netif_carrier_ok
c_func
(paren
id|tp-&gt;dev
)paren
op_logical_and
(paren
id|mac_stat
op_amp
id|MAC_STATUS_LNKSTATE_CHANGED
)paren
)paren
(brace
id|need_setup
op_assign
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|netif_carrier_ok
c_func
(paren
id|tp-&gt;dev
)paren
op_logical_and
(paren
id|mac_stat
op_amp
(paren
id|MAC_STATUS_PCS_SYNCED
op_or
id|MAC_STATUS_SIGNAL_DET
)paren
)paren
)paren
(brace
id|need_setup
op_assign
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
id|need_setup
)paren
(brace
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
(paren
id|tp-&gt;mac_mode
op_amp
op_complement
id|MAC_MODE_PORT_MODE_MASK
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_MODE
comma
id|tp-&gt;mac_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
id|tg3_setup_phy
c_func
(paren
id|tp
comma
l_int|0
)paren
suffix:semicolon
)brace
)brace
id|tp-&gt;timer_counter
op_assign
id|tp-&gt;timer_multiplier
suffix:semicolon
)brace
multiline_comment|/* Heartbeat is only sent once every 120 seconds.  */
r_if
c_cond
(paren
op_logical_neg
op_decrement
id|tp-&gt;asf_counter
)paren
(brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_ENABLE_ASF
)paren
(brace
id|u32
id|val
suffix:semicolon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_CMD_MBOX
comma
id|FWCMD_NICDRV_ALIVE
)paren
suffix:semicolon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_CMD_LEN_MBOX
comma
l_int|4
)paren
suffix:semicolon
id|tg3_write_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_FW_CMD_DATA_MBOX
comma
l_int|3
)paren
suffix:semicolon
id|val
op_assign
id|tr32
c_func
(paren
id|GRC_RX_CPU_EVENT
)paren
suffix:semicolon
id|val
op_or_assign
(paren
l_int|1
op_lshift
l_int|14
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_RX_CPU_EVENT
comma
id|val
)paren
suffix:semicolon
)brace
id|tp-&gt;asf_counter
op_assign
id|tp-&gt;asf_multiplier
suffix:semicolon
)brace
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|tp-&gt;timer.expires
op_assign
id|jiffies
op_plus
id|tp-&gt;timer_offset
suffix:semicolon
id|add_timer
c_func
(paren
op_amp
id|tp-&gt;timer
)paren
suffix:semicolon
)brace
DECL|function|tg3_open
r_static
r_int
id|tg3_open
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_int
id|err
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|tg3_disable_ints
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_INIT_COMPLETE
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
multiline_comment|/* The placement of this call is tied&n;&t; * to the setup and use of Host TX descriptors.&n;&t; */
id|err
op_assign
id|tg3_alloc_consistent
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
id|err
op_assign
id|request_irq
c_func
(paren
id|dev-&gt;irq
comma
id|tg3_interrupt
comma
id|SA_SHIRQ
comma
id|dev-&gt;name
comma
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|tg3_free_consistent
c_func
(paren
id|tp
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|err
op_assign
id|tg3_init_hw
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|tg3_halt
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_free_rings
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
r_else
(brace
id|tp-&gt;timer_offset
op_assign
id|HZ
op_div
l_int|10
suffix:semicolon
id|tp-&gt;timer_counter
op_assign
id|tp-&gt;timer_multiplier
op_assign
l_int|10
suffix:semicolon
id|tp-&gt;asf_counter
op_assign
id|tp-&gt;asf_multiplier
op_assign
(paren
l_int|10
op_star
l_int|120
)paren
suffix:semicolon
id|init_timer
c_func
(paren
op_amp
id|tp-&gt;timer
)paren
suffix:semicolon
id|tp-&gt;timer.expires
op_assign
id|jiffies
op_plus
id|tp-&gt;timer_offset
suffix:semicolon
id|tp-&gt;timer.data
op_assign
(paren
r_int
r_int
)paren
id|tp
suffix:semicolon
id|tp-&gt;timer.function
op_assign
id|tg3_timer
suffix:semicolon
id|add_timer
c_func
(paren
op_amp
id|tp-&gt;timer
)paren
suffix:semicolon
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_INIT_COMPLETE
suffix:semicolon
)brace
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|free_irq
c_func
(paren
id|dev-&gt;irq
comma
id|dev
)paren
suffix:semicolon
id|tg3_free_consistent
c_func
(paren
id|tp
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|tg3_enable_ints
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|netif_start_queue
c_func
(paren
id|dev
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#if 0
multiline_comment|/*static*/
r_void
id|tg3_dump_state
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|val32
comma
id|val32_2
comma
id|val32_3
comma
id|val32_4
comma
id|val32_5
suffix:semicolon
id|u16
id|val16
suffix:semicolon
r_int
id|i
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|tp-&gt;pdev
comma
id|PCI_STATUS
comma
op_amp
id|val16
)paren
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_PCISTATE
comma
op_amp
id|val32
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: PCI status [%04x] TG3PCI state[%08x]&bslash;n&quot;
comma
id|val16
comma
id|val32
)paren
suffix:semicolon
multiline_comment|/* MAC block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: MAC_MODE[%08x] MAC_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|MAC_MODE
)paren
comma
id|tr32
c_func
(paren
id|MAC_STATUS
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;       MAC_EVENT[%08x] MAC_LED_CTRL[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|MAC_EVENT
)paren
comma
id|tr32
c_func
(paren
id|MAC_LED_CTRL
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: MAC_TX_MODE[%08x] MAC_TX_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|MAC_TX_MODE
)paren
comma
id|tr32
c_func
(paren
id|MAC_TX_STATUS
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;       MAC_RX_MODE[%08x] MAC_RX_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|MAC_RX_MODE
)paren
comma
id|tr32
c_func
(paren
id|MAC_RX_STATUS
)paren
)paren
suffix:semicolon
multiline_comment|/* Send data initiator control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: SNDDATAI_MODE[%08x] SNDDATAI_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|SNDDATAI_MODE
)paren
comma
id|tr32
c_func
(paren
id|SNDDATAI_STATUS
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;       SNDDATAI_STATSCTRL[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|SNDDATAI_STATSCTRL
)paren
)paren
suffix:semicolon
multiline_comment|/* Send data completion control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: SNDDATAC_MODE[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|SNDDATAC_MODE
)paren
)paren
suffix:semicolon
multiline_comment|/* Send BD ring selector block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: SNDBDS_MODE[%08x] SNDBDS_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|SNDBDS_MODE
)paren
comma
id|tr32
c_func
(paren
id|SNDBDS_STATUS
)paren
)paren
suffix:semicolon
multiline_comment|/* Send BD initiator control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: SNDBDI_MODE[%08x] SNDBDI_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|SNDBDI_MODE
)paren
comma
id|tr32
c_func
(paren
id|SNDBDI_STATUS
)paren
)paren
suffix:semicolon
multiline_comment|/* Send BD completion control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: SNDBDC_MODE[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|SNDBDC_MODE
)paren
)paren
suffix:semicolon
multiline_comment|/* Receive list placement control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: RCVLPC_MODE[%08x] RCVLPC_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|RCVLPC_MODE
)paren
comma
id|tr32
c_func
(paren
id|RCVLPC_STATUS
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;       RCVLPC_STATSCTRL[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|RCVLPC_STATSCTRL
)paren
)paren
suffix:semicolon
multiline_comment|/* Receive data and receive BD initiator control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: RCVDBDI_MODE[%08x] RCVDBDI_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|RCVDBDI_MODE
)paren
comma
id|tr32
c_func
(paren
id|RCVDBDI_STATUS
)paren
)paren
suffix:semicolon
multiline_comment|/* Receive data completion control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: RCVDCC_MODE[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|RCVDCC_MODE
)paren
)paren
suffix:semicolon
multiline_comment|/* Receive BD initiator control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: RCVBDI_MODE[%08x] RCVBDI_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|RCVBDI_MODE
)paren
comma
id|tr32
c_func
(paren
id|RCVBDI_STATUS
)paren
)paren
suffix:semicolon
multiline_comment|/* Receive BD completion control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: RCVCC_MODE[%08x] RCVCC_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|RCVCC_MODE
)paren
comma
id|tr32
c_func
(paren
id|RCVCC_STATUS
)paren
)paren
suffix:semicolon
multiline_comment|/* Receive list selector control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: RCVLSC_MODE[%08x] RCVLSC_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|RCVLSC_MODE
)paren
comma
id|tr32
c_func
(paren
id|RCVLSC_STATUS
)paren
)paren
suffix:semicolon
multiline_comment|/* Mbuf cluster free block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: MBFREE_MODE[%08x] MBFREE_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|MBFREE_MODE
)paren
comma
id|tr32
c_func
(paren
id|MBFREE_STATUS
)paren
)paren
suffix:semicolon
multiline_comment|/* Host coalescing control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: HOSTCC_MODE[%08x] HOSTCC_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|HOSTCC_MODE
)paren
comma
id|tr32
c_func
(paren
id|HOSTCC_STATUS
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: HOSTCC_STATS_BLK_HOST_ADDR[%08x%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|HOSTCC_STATS_BLK_HOST_ADDR
op_plus
id|TG3_64BIT_REG_HIGH
)paren
comma
id|tr32
c_func
(paren
id|HOSTCC_STATS_BLK_HOST_ADDR
op_plus
id|TG3_64BIT_REG_LOW
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: HOSTCC_STATUS_BLK_HOST_ADDR[%08x%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|HOSTCC_STATUS_BLK_HOST_ADDR
op_plus
id|TG3_64BIT_REG_HIGH
)paren
comma
id|tr32
c_func
(paren
id|HOSTCC_STATUS_BLK_HOST_ADDR
op_plus
id|TG3_64BIT_REG_LOW
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: HOSTCC_STATS_BLK_NIC_ADDR[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|HOSTCC_STATS_BLK_NIC_ADDR
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: HOSTCC_STATUS_BLK_NIC_ADDR[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|HOSTCC_STATUS_BLK_NIC_ADDR
)paren
)paren
suffix:semicolon
multiline_comment|/* Memory arbiter control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: MEMARB_MODE[%08x] MEMARB_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|MEMARB_MODE
)paren
comma
id|tr32
c_func
(paren
id|MEMARB_STATUS
)paren
)paren
suffix:semicolon
multiline_comment|/* Buffer manager control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: BUFMGR_MODE[%08x] BUFMGR_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|BUFMGR_MODE
)paren
comma
id|tr32
c_func
(paren
id|BUFMGR_STATUS
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: BUFMGR_MB_POOL_ADDR[%08x] BUFMGR_MB_POOL_SIZE[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|BUFMGR_MB_POOL_ADDR
)paren
comma
id|tr32
c_func
(paren
id|BUFMGR_MB_POOL_SIZE
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: BUFMGR_DMA_DESC_POOL_ADDR[%08x] &quot;
l_string|&quot;BUFMGR_DMA_DESC_POOL_SIZE[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|BUFMGR_DMA_DESC_POOL_ADDR
)paren
comma
id|tr32
c_func
(paren
id|BUFMGR_DMA_DESC_POOL_SIZE
)paren
)paren
suffix:semicolon
multiline_comment|/* Read DMA control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: RDMAC_MODE[%08x] RDMAC_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|RDMAC_MODE
)paren
comma
id|tr32
c_func
(paren
id|RDMAC_STATUS
)paren
)paren
suffix:semicolon
multiline_comment|/* Write DMA control block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: WDMAC_MODE[%08x] WDMAC_STATUS[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|WDMAC_MODE
)paren
comma
id|tr32
c_func
(paren
id|WDMAC_STATUS
)paren
)paren
suffix:semicolon
multiline_comment|/* DMA completion block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: DMAC_MODE[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|DMAC_MODE
)paren
)paren
suffix:semicolon
multiline_comment|/* GRC block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: GRC_MODE[%08x] GRC_MISC_CFG[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|GRC_MODE
)paren
comma
id|tr32
c_func
(paren
id|GRC_MISC_CFG
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: GRC_LOCAL_CTRL[%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|GRC_LOCAL_CTRL
)paren
)paren
suffix:semicolon
multiline_comment|/* TG3_BDINFOs */
id|printk
c_func
(paren
l_string|&quot;DEBUG: RCVDBDI_JUMBO_BD[%08x%08x:%08x:%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|RCVDBDI_JUMBO_BD
op_plus
l_int|0x0
)paren
comma
id|tr32
c_func
(paren
id|RCVDBDI_JUMBO_BD
op_plus
l_int|0x4
)paren
comma
id|tr32
c_func
(paren
id|RCVDBDI_JUMBO_BD
op_plus
l_int|0x8
)paren
comma
id|tr32
c_func
(paren
id|RCVDBDI_JUMBO_BD
op_plus
l_int|0xc
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: RCVDBDI_STD_BD[%08x%08x:%08x:%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|RCVDBDI_STD_BD
op_plus
l_int|0x0
)paren
comma
id|tr32
c_func
(paren
id|RCVDBDI_STD_BD
op_plus
l_int|0x4
)paren
comma
id|tr32
c_func
(paren
id|RCVDBDI_STD_BD
op_plus
l_int|0x8
)paren
comma
id|tr32
c_func
(paren
id|RCVDBDI_STD_BD
op_plus
l_int|0xc
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: RCVDBDI_MINI_BD[%08x%08x:%08x:%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|RCVDBDI_MINI_BD
op_plus
l_int|0x0
)paren
comma
id|tr32
c_func
(paren
id|RCVDBDI_MINI_BD
op_plus
l_int|0x4
)paren
comma
id|tr32
c_func
(paren
id|RCVDBDI_MINI_BD
op_plus
l_int|0x8
)paren
comma
id|tr32
c_func
(paren
id|RCVDBDI_MINI_BD
op_plus
l_int|0xc
)paren
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_SEND_RCB
op_plus
l_int|0x0
comma
op_amp
id|val32
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_SEND_RCB
op_plus
l_int|0x4
comma
op_amp
id|val32_2
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_SEND_RCB
op_plus
l_int|0x8
comma
op_amp
id|val32_3
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_SEND_RCB
op_plus
l_int|0xc
comma
op_amp
id|val32_4
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: SRAM_SEND_RCB_0[%08x%08x:%08x:%08x]&bslash;n&quot;
comma
id|val32
comma
id|val32_2
comma
id|val32_3
comma
id|val32_4
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_RCV_RET_RCB
op_plus
l_int|0x0
comma
op_amp
id|val32
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_RCV_RET_RCB
op_plus
l_int|0x4
comma
op_amp
id|val32_2
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_RCV_RET_RCB
op_plus
l_int|0x8
comma
op_amp
id|val32_3
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_RCV_RET_RCB
op_plus
l_int|0xc
comma
op_amp
id|val32_4
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: SRAM_RCV_RET_RCB_0[%08x%08x:%08x:%08x]&bslash;n&quot;
comma
id|val32
comma
id|val32_2
comma
id|val32_3
comma
id|val32_4
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_STATUS_BLK
op_plus
l_int|0x0
comma
op_amp
id|val32
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_STATUS_BLK
op_plus
l_int|0x4
comma
op_amp
id|val32_2
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_STATUS_BLK
op_plus
l_int|0x8
comma
op_amp
id|val32_3
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_STATUS_BLK
op_plus
l_int|0xc
comma
op_amp
id|val32_4
)paren
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_STATUS_BLK
op_plus
l_int|0x10
comma
op_amp
id|val32_5
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: SRAM_STATUS_BLK[%08x:%08x:%08x:%08x:%08x]&bslash;n&quot;
comma
id|val32
comma
id|val32_2
comma
id|val32_3
comma
id|val32_4
comma
id|val32_5
)paren
suffix:semicolon
multiline_comment|/* SW status block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: Host status block [%08x:%08x:(%04x:%04x:%04x):(%04x:%04x)]&bslash;n&quot;
comma
id|tp-&gt;hw_status-&gt;status
comma
id|tp-&gt;hw_status-&gt;status_tag
comma
id|tp-&gt;hw_status-&gt;rx_jumbo_consumer
comma
id|tp-&gt;hw_status-&gt;rx_consumer
comma
id|tp-&gt;hw_status-&gt;rx_mini_consumer
comma
id|tp-&gt;hw_status-&gt;idx
(braket
l_int|0
)braket
dot
id|rx_producer
comma
id|tp-&gt;hw_status-&gt;idx
(braket
l_int|0
)braket
dot
id|tx_consumer
)paren
suffix:semicolon
multiline_comment|/* SW statistics block */
id|printk
c_func
(paren
l_string|&quot;DEBUG: Host statistics block [%08x:%08x:%08x:%08x]&bslash;n&quot;
comma
(paren
(paren
id|u32
op_star
)paren
id|tp-&gt;hw_stats
)paren
(braket
l_int|0
)braket
comma
(paren
(paren
id|u32
op_star
)paren
id|tp-&gt;hw_stats
)paren
(braket
l_int|1
)braket
comma
(paren
(paren
id|u32
op_star
)paren
id|tp-&gt;hw_stats
)paren
(braket
l_int|2
)braket
comma
(paren
(paren
id|u32
op_star
)paren
id|tp-&gt;hw_stats
)paren
(braket
l_int|3
)braket
)paren
suffix:semicolon
multiline_comment|/* Mailboxes */
id|printk
c_func
(paren
l_string|&quot;DEBUG: SNDHOST_PROD[%08x%08x] SNDNIC_PROD[%08x%08x]&bslash;n&quot;
comma
id|tr32
c_func
(paren
id|MAILBOX_SNDHOST_PROD_IDX_0
op_plus
l_int|0x0
)paren
comma
id|tr32
c_func
(paren
id|MAILBOX_SNDHOST_PROD_IDX_0
op_plus
l_int|0x4
)paren
comma
id|tr32
c_func
(paren
id|MAILBOX_SNDNIC_PROD_IDX_0
op_plus
l_int|0x0
)paren
comma
id|tr32
c_func
(paren
id|MAILBOX_SNDNIC_PROD_IDX_0
op_plus
l_int|0x4
)paren
)paren
suffix:semicolon
multiline_comment|/* NIC side send descriptors. */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
r_int
id|txd
suffix:semicolon
id|txd
op_assign
id|tp-&gt;regs
op_plus
id|NIC_SRAM_WIN_BASE
op_plus
id|NIC_SRAM_TX_BUFFER_DESC
op_plus
(paren
id|i
op_star
r_sizeof
(paren
r_struct
id|tg3_tx_buffer_desc
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: NIC TXD(%d)[%08x:%08x:%08x:%08x]&bslash;n&quot;
comma
id|i
comma
id|readl
c_func
(paren
id|txd
op_plus
l_int|0x0
)paren
comma
id|readl
c_func
(paren
id|txd
op_plus
l_int|0x4
)paren
comma
id|readl
c_func
(paren
id|txd
op_plus
l_int|0x8
)paren
comma
id|readl
c_func
(paren
id|txd
op_plus
l_int|0xc
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/* NIC side RX descriptors. */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
r_int
id|rxd
suffix:semicolon
id|rxd
op_assign
id|tp-&gt;regs
op_plus
id|NIC_SRAM_WIN_BASE
op_plus
id|NIC_SRAM_RX_BUFFER_DESC
op_plus
(paren
id|i
op_star
r_sizeof
(paren
r_struct
id|tg3_rx_buffer_desc
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: NIC RXD_STD(%d)[0][%08x:%08x:%08x:%08x]&bslash;n&quot;
comma
id|i
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x0
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x4
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x8
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0xc
)paren
)paren
suffix:semicolon
id|rxd
op_add_assign
(paren
l_int|4
op_star
r_sizeof
(paren
id|u32
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: NIC RXD_STD(%d)[1][%08x:%08x:%08x:%08x]&bslash;n&quot;
comma
id|i
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x0
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x4
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x8
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0xc
)paren
)paren
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
r_int
id|rxd
suffix:semicolon
id|rxd
op_assign
id|tp-&gt;regs
op_plus
id|NIC_SRAM_WIN_BASE
op_plus
id|NIC_SRAM_RX_JUMBO_BUFFER_DESC
op_plus
(paren
id|i
op_star
r_sizeof
(paren
r_struct
id|tg3_rx_buffer_desc
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: NIC RXD_JUMBO(%d)[0][%08x:%08x:%08x:%08x]&bslash;n&quot;
comma
id|i
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x0
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x4
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x8
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0xc
)paren
)paren
suffix:semicolon
id|rxd
op_add_assign
(paren
l_int|4
op_star
r_sizeof
(paren
id|u32
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DEBUG: NIC RXD_JUMBO(%d)[1][%08x:%08x:%08x:%08x]&bslash;n&quot;
comma
id|i
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x0
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x4
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0x8
)paren
comma
id|readl
c_func
(paren
id|rxd
op_plus
l_int|0xc
)paren
)paren
suffix:semicolon
)brace
)brace
macro_line|#endif
r_static
r_struct
id|net_device_stats
op_star
id|tg3_get_stats
c_func
(paren
r_struct
id|net_device
op_star
)paren
suffix:semicolon
r_static
r_struct
id|tg3_ethtool_stats
op_star
id|tg3_get_estats
c_func
(paren
r_struct
id|tg3
op_star
)paren
suffix:semicolon
DECL|function|tg3_close
r_static
r_int
id|tg3_close
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|netif_stop_queue
c_func
(paren
id|dev
)paren
suffix:semicolon
id|del_timer_sync
c_func
(paren
op_amp
id|tp-&gt;timer
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
macro_line|#if 0
id|tg3_dump_state
c_func
(paren
id|tp
)paren
suffix:semicolon
macro_line|#endif
id|tg3_disable_ints
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_halt
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_free_rings
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tp-&gt;tg3_flags
op_and_assign
op_complement
(paren
id|TG3_FLAG_INIT_COMPLETE
op_or
id|TG3_FLAG_GOT_SERDES_FLOWCTL
)paren
suffix:semicolon
id|netif_carrier_off
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|free_irq
c_func
(paren
id|dev-&gt;irq
comma
id|dev
)paren
suffix:semicolon
id|memcpy
c_func
(paren
op_amp
id|tp-&gt;net_stats_prev
comma
id|tg3_get_stats
c_func
(paren
id|tp-&gt;dev
)paren
comma
r_sizeof
(paren
id|tp-&gt;net_stats_prev
)paren
)paren
suffix:semicolon
id|memcpy
c_func
(paren
op_amp
id|tp-&gt;estats_prev
comma
id|tg3_get_estats
c_func
(paren
id|tp
)paren
comma
r_sizeof
(paren
id|tp-&gt;estats_prev
)paren
)paren
suffix:semicolon
id|tg3_free_consistent
c_func
(paren
id|tp
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|get_stat64
r_static
r_inline
r_int
r_int
id|get_stat64
c_func
(paren
id|tg3_stat64_t
op_star
id|val
)paren
(brace
r_int
r_int
id|ret
suffix:semicolon
macro_line|#if (BITS_PER_LONG == 32)
id|ret
op_assign
id|val-&gt;low
suffix:semicolon
macro_line|#else
id|ret
op_assign
(paren
(paren
id|u64
)paren
id|val-&gt;high
op_lshift
l_int|32
)paren
op_or
(paren
(paren
id|u64
)paren
id|val-&gt;low
)paren
suffix:semicolon
macro_line|#endif
r_return
id|ret
suffix:semicolon
)brace
DECL|function|calc_crc_errors
r_static
r_int
r_int
id|calc_crc_errors
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|tg3_hw_stats
op_star
id|hw_stats
op_assign
id|tp-&gt;hw_stats
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
op_logical_and
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5701
)paren
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|u32
id|val
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|tp-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
l_int|0x1e
comma
op_amp
id|val
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
l_int|0x1e
comma
id|val
op_or
l_int|0x8000
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
l_int|0x14
comma
op_amp
id|val
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|tp-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|tp-&gt;phy_crc_errors
op_add_assign
id|val
suffix:semicolon
r_return
id|tp-&gt;phy_crc_errors
suffix:semicolon
)brace
r_return
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rx_fcs_errors
)paren
suffix:semicolon
)brace
DECL|macro|ESTAT_ADD
mdefine_line|#define ESTAT_ADD(member) &bslash;&n;&t;estats-&gt;member =&t;old_estats-&gt;member + &bslash;&n;&t;&t;&t;&t;get_stat64(&amp;hw_stats-&gt;member)
DECL|function|tg3_get_estats
r_static
r_struct
id|tg3_ethtool_stats
op_star
id|tg3_get_estats
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|tg3_ethtool_stats
op_star
id|estats
op_assign
op_amp
id|tp-&gt;estats
suffix:semicolon
r_struct
id|tg3_ethtool_stats
op_star
id|old_estats
op_assign
op_amp
id|tp-&gt;estats_prev
suffix:semicolon
r_struct
id|tg3_hw_stats
op_star
id|hw_stats
op_assign
id|tp-&gt;hw_stats
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hw_stats
)paren
r_return
id|old_estats
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_octets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_fragments
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_ucast_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_mcast_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_bcast_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_fcs_errors
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_align_errors
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_xon_pause_rcvd
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_xoff_pause_rcvd
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_mac_ctrl_rcvd
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_xoff_entered
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_frame_too_long_errors
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_jabbers
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_undersize_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_in_length_errors
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_out_length_errors
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_64_or_less_octet_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_65_to_127_octet_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_128_to_255_octet_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_256_to_511_octet_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_512_to_1023_octet_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_1024_to_1522_octet_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_1523_to_2047_octet_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_2048_to_4095_octet_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_4096_to_8191_octet_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_8192_to_9022_octet_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_octets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collisions
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_xon_sent
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_xoff_sent
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_flow_control
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_mac_errors
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_single_collisions
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_mult_collisions
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_deferred
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_excessive_collisions
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_late_collisions
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_2times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_3times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_4times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_5times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_6times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_7times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_8times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_9times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_10times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_11times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_12times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_13times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_14times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_collide_15times
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_ucast_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_mcast_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_bcast_packets
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_carrier_sense_errors
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_discards
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_errors
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|dma_writeq_full
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|dma_write_prioq_full
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rxbds_empty
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_discards
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_errors
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|rx_threshold_hit
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|dma_readq_full
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|dma_read_prioq_full
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|tx_comp_queue_full
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|ring_set_send_prod_index
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|ring_status_update
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|nic_irqs
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|nic_avoided_irqs
)paren
suffix:semicolon
id|ESTAT_ADD
c_func
(paren
id|nic_tx_threshold_hit
)paren
suffix:semicolon
r_return
id|estats
suffix:semicolon
)brace
DECL|function|tg3_get_stats
r_static
r_struct
id|net_device_stats
op_star
id|tg3_get_stats
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_struct
id|net_device_stats
op_star
id|stats
op_assign
op_amp
id|tp-&gt;net_stats
suffix:semicolon
r_struct
id|net_device_stats
op_star
id|old_stats
op_assign
op_amp
id|tp-&gt;net_stats_prev
suffix:semicolon
r_struct
id|tg3_hw_stats
op_star
id|hw_stats
op_assign
id|tp-&gt;hw_stats
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hw_stats
)paren
r_return
id|old_stats
suffix:semicolon
id|stats-&gt;rx_packets
op_assign
id|old_stats-&gt;rx_packets
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rx_ucast_packets
)paren
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rx_mcast_packets
)paren
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rx_bcast_packets
)paren
suffix:semicolon
id|stats-&gt;tx_packets
op_assign
id|old_stats-&gt;tx_packets
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;tx_ucast_packets
)paren
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;tx_mcast_packets
)paren
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;tx_bcast_packets
)paren
suffix:semicolon
id|stats-&gt;rx_bytes
op_assign
id|old_stats-&gt;rx_bytes
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rx_octets
)paren
suffix:semicolon
id|stats-&gt;tx_bytes
op_assign
id|old_stats-&gt;tx_bytes
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;tx_octets
)paren
suffix:semicolon
id|stats-&gt;rx_errors
op_assign
id|old_stats-&gt;rx_errors
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rx_errors
)paren
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rx_discards
)paren
suffix:semicolon
id|stats-&gt;tx_errors
op_assign
id|old_stats-&gt;tx_errors
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;tx_errors
)paren
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;tx_mac_errors
)paren
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;tx_carrier_sense_errors
)paren
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;tx_discards
)paren
suffix:semicolon
id|stats-&gt;multicast
op_assign
id|old_stats-&gt;multicast
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rx_mcast_packets
)paren
suffix:semicolon
id|stats-&gt;collisions
op_assign
id|old_stats-&gt;collisions
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;tx_collisions
)paren
suffix:semicolon
id|stats-&gt;rx_length_errors
op_assign
id|old_stats-&gt;rx_length_errors
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rx_frame_too_long_errors
)paren
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rx_undersize_packets
)paren
suffix:semicolon
id|stats-&gt;rx_over_errors
op_assign
id|old_stats-&gt;rx_over_errors
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rxbds_empty
)paren
suffix:semicolon
id|stats-&gt;rx_frame_errors
op_assign
id|old_stats-&gt;rx_frame_errors
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;rx_align_errors
)paren
suffix:semicolon
id|stats-&gt;tx_aborted_errors
op_assign
id|old_stats-&gt;tx_aborted_errors
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;tx_discards
)paren
suffix:semicolon
id|stats-&gt;tx_carrier_errors
op_assign
id|old_stats-&gt;tx_carrier_errors
op_plus
id|get_stat64
c_func
(paren
op_amp
id|hw_stats-&gt;tx_carrier_sense_errors
)paren
suffix:semicolon
id|stats-&gt;rx_crc_errors
op_assign
id|old_stats-&gt;rx_crc_errors
op_plus
id|calc_crc_errors
c_func
(paren
id|tp
)paren
suffix:semicolon
r_return
id|stats
suffix:semicolon
)brace
DECL|function|calc_crc
r_static
r_inline
id|u32
id|calc_crc
c_func
(paren
r_int
r_char
op_star
id|buf
comma
r_int
id|len
)paren
(brace
id|u32
id|reg
suffix:semicolon
id|u32
id|tmp
suffix:semicolon
r_int
id|j
comma
id|k
suffix:semicolon
id|reg
op_assign
l_int|0xffffffff
suffix:semicolon
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|len
suffix:semicolon
id|j
op_increment
)paren
(brace
id|reg
op_xor_assign
id|buf
(braket
id|j
)braket
suffix:semicolon
r_for
c_loop
(paren
id|k
op_assign
l_int|0
suffix:semicolon
id|k
OL
l_int|8
suffix:semicolon
id|k
op_increment
)paren
(brace
id|tmp
op_assign
id|reg
op_amp
l_int|0x01
suffix:semicolon
id|reg
op_rshift_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|tmp
)paren
(brace
id|reg
op_xor_assign
l_int|0xedb88320
suffix:semicolon
)brace
)brace
)brace
r_return
op_complement
id|reg
suffix:semicolon
)brace
DECL|function|tg3_set_multi
r_static
r_void
id|tg3_set_multi
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
r_int
r_int
id|accept_all
)paren
(brace
multiline_comment|/* accept or reject all multicast frames */
id|tw32
c_func
(paren
id|MAC_HASH_REG_0
comma
id|accept_all
ques
c_cond
l_int|0xffffffff
suffix:colon
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_HASH_REG_1
comma
id|accept_all
ques
c_cond
l_int|0xffffffff
suffix:colon
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_HASH_REG_2
comma
id|accept_all
ques
c_cond
l_int|0xffffffff
suffix:colon
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_HASH_REG_3
comma
id|accept_all
ques
c_cond
l_int|0xffffffff
suffix:colon
l_int|0
)paren
suffix:semicolon
)brace
DECL|function|__tg3_set_rx_mode
r_static
r_void
id|__tg3_set_rx_mode
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|u32
id|rx_mode
suffix:semicolon
id|rx_mode
op_assign
id|tp-&gt;rx_mode
op_amp
op_complement
(paren
id|RX_MODE_PROMISC
op_or
id|RX_MODE_KEEP_VLAN_TAG
)paren
suffix:semicolon
multiline_comment|/* When ASF is in use, we always keep the RX_MODE_KEEP_VLAN_TAG&n;&t; * flag clear.&n;&t; */
macro_line|#if TG3_VLAN_TAG_USED
r_if
c_cond
(paren
op_logical_neg
id|tp-&gt;vlgrp
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_ENABLE_ASF
)paren
)paren
id|rx_mode
op_or_assign
id|RX_MODE_KEEP_VLAN_TAG
suffix:semicolon
macro_line|#else
multiline_comment|/* By definition, VLAN is disabled always in this&n;&t; * case.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_ENABLE_ASF
)paren
)paren
id|rx_mode
op_or_assign
id|RX_MODE_KEEP_VLAN_TAG
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
id|dev-&gt;flags
op_amp
id|IFF_PROMISC
)paren
(brace
multiline_comment|/* Promiscuous mode. */
id|rx_mode
op_or_assign
id|RX_MODE_PROMISC
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|dev-&gt;flags
op_amp
id|IFF_ALLMULTI
)paren
(brace
multiline_comment|/* Accept all multicast. */
id|tg3_set_multi
(paren
id|tp
comma
l_int|1
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|dev-&gt;mc_count
OL
l_int|1
)paren
(brace
multiline_comment|/* Reject all multicast. */
id|tg3_set_multi
(paren
id|tp
comma
l_int|0
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Accept one or more multicast(s). */
r_struct
id|dev_mc_list
op_star
id|mclist
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
id|u32
id|mc_filter
(braket
l_int|4
)braket
op_assign
(brace
l_int|0
comma
)brace
suffix:semicolon
id|u32
id|regidx
suffix:semicolon
id|u32
id|bit
suffix:semicolon
id|u32
id|crc
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
comma
id|mclist
op_assign
id|dev-&gt;mc_list
suffix:semicolon
id|mclist
op_logical_and
id|i
OL
id|dev-&gt;mc_count
suffix:semicolon
id|i
op_increment
comma
id|mclist
op_assign
id|mclist-&gt;next
)paren
(brace
id|crc
op_assign
id|calc_crc
(paren
id|mclist-&gt;dmi_addr
comma
id|ETH_ALEN
)paren
suffix:semicolon
id|bit
op_assign
op_complement
id|crc
op_amp
l_int|0x7f
suffix:semicolon
id|regidx
op_assign
(paren
id|bit
op_amp
l_int|0x60
)paren
op_rshift
l_int|5
suffix:semicolon
id|bit
op_and_assign
l_int|0x1f
suffix:semicolon
id|mc_filter
(braket
id|regidx
)braket
op_or_assign
(paren
l_int|1
op_lshift
id|bit
)paren
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|MAC_HASH_REG_0
comma
id|mc_filter
(braket
l_int|0
)braket
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_HASH_REG_1
comma
id|mc_filter
(braket
l_int|1
)braket
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_HASH_REG_2
comma
id|mc_filter
(braket
l_int|2
)braket
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MAC_HASH_REG_3
comma
id|mc_filter
(braket
l_int|3
)braket
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|rx_mode
op_ne
id|tp-&gt;rx_mode
)paren
(brace
id|tp-&gt;rx_mode
op_assign
id|rx_mode
suffix:semicolon
id|tw32_f
c_func
(paren
id|MAC_RX_MODE
comma
id|rx_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
)brace
)brace
DECL|function|tg3_set_rx_mode
r_static
r_void
id|tg3_set_rx_mode
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|__tg3_set_rx_mode
c_func
(paren
id|dev
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
)brace
DECL|macro|TG3_REGDUMP_LEN
mdefine_line|#define TG3_REGDUMP_LEN&t;&t;(32 * 1024)
DECL|function|tg3_get_regs_len
r_static
r_int
id|tg3_get_regs_len
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_return
id|TG3_REGDUMP_LEN
suffix:semicolon
)brace
DECL|function|tg3_get_regs
r_static
r_void
id|tg3_get_regs
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_regs
op_star
id|regs
comma
r_void
op_star
id|_p
)paren
(brace
id|u32
op_star
id|p
op_assign
id|_p
suffix:semicolon
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|u8
op_star
id|orig_p
op_assign
id|_p
suffix:semicolon
r_int
id|i
suffix:semicolon
id|regs-&gt;version
op_assign
l_int|0
suffix:semicolon
id|memset
c_func
(paren
id|p
comma
l_int|0
comma
id|TG3_REGDUMP_LEN
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
DECL|macro|__GET_REG32
mdefine_line|#define __GET_REG32(reg)&t;(*(p)++ = tr32(reg))
DECL|macro|GET_REG32_LOOP
mdefine_line|#define GET_REG32_LOOP(base,len)&t;&t;&bslash;&n;do {&t;p = (u32 *)(orig_p + (base));&t;&t;&bslash;&n;&t;for (i = 0; i &lt; len; i += 4)&t;&t;&bslash;&n;&t;&t;__GET_REG32((base) + i);&t;&bslash;&n;} while (0)
DECL|macro|GET_REG32_1
mdefine_line|#define GET_REG32_1(reg)&t;&t;&t;&bslash;&n;do {&t;p = (u32 *)(orig_p + (reg));&t;&t;&bslash;&n;&t;__GET_REG32((reg));&t;&t;&t;&bslash;&n;} while (0)
id|GET_REG32_LOOP
c_func
(paren
id|TG3PCI_VENDOR
comma
l_int|0xb0
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|MAILBOX_INTERRUPT_0
comma
l_int|0x200
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|MAC_MODE
comma
l_int|0x4f0
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|SNDDATAI_MODE
comma
l_int|0xe0
)paren
suffix:semicolon
id|GET_REG32_1
c_func
(paren
id|SNDDATAC_MODE
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|SNDBDS_MODE
comma
l_int|0x80
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|SNDBDI_MODE
comma
l_int|0x48
)paren
suffix:semicolon
id|GET_REG32_1
c_func
(paren
id|SNDBDC_MODE
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|RCVLPC_MODE
comma
l_int|0x20
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|RCVLPC_SELLST_BASE
comma
l_int|0x15c
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|RCVDBDI_MODE
comma
l_int|0x0c
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|RCVDBDI_JUMBO_BD
comma
l_int|0x3c
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|RCVDBDI_BD_PROD_IDX_0
comma
l_int|0x44
)paren
suffix:semicolon
id|GET_REG32_1
c_func
(paren
id|RCVDCC_MODE
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|RCVBDI_MODE
comma
l_int|0x20
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|RCVCC_MODE
comma
l_int|0x14
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|RCVLSC_MODE
comma
l_int|0x08
)paren
suffix:semicolon
id|GET_REG32_1
c_func
(paren
id|MBFREE_MODE
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|HOSTCC_MODE
comma
l_int|0x100
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|MEMARB_MODE
comma
l_int|0x10
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|BUFMGR_MODE
comma
l_int|0x58
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|RDMAC_MODE
comma
l_int|0x08
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|WDMAC_MODE
comma
l_int|0x08
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|RX_CPU_BASE
comma
l_int|0x280
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|TX_CPU_BASE
comma
l_int|0x280
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|GRCMBOX_INTERRUPT_0
comma
l_int|0x110
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|FTQ_RESET
comma
l_int|0x120
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|MSGINT_MODE
comma
l_int|0x0c
)paren
suffix:semicolon
id|GET_REG32_1
c_func
(paren
id|DMAC_MODE
)paren
suffix:semicolon
id|GET_REG32_LOOP
c_func
(paren
id|GRC_MODE
comma
l_int|0x4c
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_NVRAM
)paren
id|GET_REG32_LOOP
c_func
(paren
id|NVRAM_CMD
comma
l_int|0x24
)paren
suffix:semicolon
DECL|macro|__GET_REG32
macro_line|#undef __GET_REG32
DECL|macro|GET_REG32_LOOP
macro_line|#undef GET_REG32_LOOP
DECL|macro|GET_REG32_1
macro_line|#undef GET_REG32_1
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
)brace
DECL|function|tg3_get_eeprom_len
r_static
r_int
id|tg3_get_eeprom_len
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_return
id|tp-&gt;nvram_size
suffix:semicolon
)brace
r_static
r_int
id|tg3_nvram_read
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|offset
comma
id|u32
op_star
id|val
)paren
suffix:semicolon
DECL|function|tg3_get_eeprom
r_static
r_int
id|tg3_get_eeprom
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_eeprom
op_star
id|eeprom
comma
id|u8
op_star
id|data
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|u8
op_star
id|pd
suffix:semicolon
id|u32
id|i
comma
id|offset
comma
id|len
comma
id|val
comma
id|b_offset
comma
id|b_count
suffix:semicolon
id|offset
op_assign
id|eeprom-&gt;offset
suffix:semicolon
id|len
op_assign
id|eeprom-&gt;len
suffix:semicolon
id|eeprom-&gt;len
op_assign
l_int|0
suffix:semicolon
id|eeprom-&gt;magic
op_assign
id|TG3_EEPROM_MAGIC
suffix:semicolon
r_if
c_cond
(paren
id|offset
op_amp
l_int|3
)paren
(brace
multiline_comment|/* adjustments to start on required 4 byte boundary */
id|b_offset
op_assign
id|offset
op_amp
l_int|3
suffix:semicolon
id|b_count
op_assign
l_int|4
op_minus
id|b_offset
suffix:semicolon
r_if
c_cond
(paren
id|b_count
OG
id|len
)paren
(brace
multiline_comment|/* i.e. offset=1 len=2 */
id|b_count
op_assign
id|len
suffix:semicolon
)brace
id|ret
op_assign
id|tg3_nvram_read
c_func
(paren
id|tp
comma
id|offset
op_minus
id|b_offset
comma
op_amp
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
)paren
r_return
id|ret
suffix:semicolon
id|val
op_assign
id|cpu_to_le32
c_func
(paren
id|val
)paren
suffix:semicolon
id|memcpy
c_func
(paren
id|data
comma
(paren
(paren
r_char
op_star
)paren
op_amp
id|val
)paren
op_plus
id|b_offset
comma
id|b_count
)paren
suffix:semicolon
id|len
op_sub_assign
id|b_count
suffix:semicolon
id|offset
op_add_assign
id|b_count
suffix:semicolon
id|eeprom-&gt;len
op_add_assign
id|b_count
suffix:semicolon
)brace
multiline_comment|/* read bytes upto the last 4 byte boundary */
id|pd
op_assign
op_amp
id|data
(braket
id|eeprom-&gt;len
)braket
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
(paren
id|len
op_minus
(paren
id|len
op_amp
l_int|3
)paren
)paren
suffix:semicolon
id|i
op_add_assign
l_int|4
)paren
(brace
id|ret
op_assign
id|tg3_nvram_read
c_func
(paren
id|tp
comma
id|offset
op_plus
id|i
comma
op_amp
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
)paren
(brace
id|eeprom-&gt;len
op_add_assign
id|i
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
id|val
op_assign
id|cpu_to_le32
c_func
(paren
id|val
)paren
suffix:semicolon
id|memcpy
c_func
(paren
id|pd
op_plus
id|i
comma
op_amp
id|val
comma
l_int|4
)paren
suffix:semicolon
)brace
id|eeprom-&gt;len
op_add_assign
id|i
suffix:semicolon
r_if
c_cond
(paren
id|len
op_amp
l_int|3
)paren
(brace
multiline_comment|/* read last bytes not ending on 4 byte boundary */
id|pd
op_assign
op_amp
id|data
(braket
id|eeprom-&gt;len
)braket
suffix:semicolon
id|b_count
op_assign
id|len
op_amp
l_int|3
suffix:semicolon
id|b_offset
op_assign
id|offset
op_plus
id|len
op_minus
id|b_count
suffix:semicolon
id|ret
op_assign
id|tg3_nvram_read
c_func
(paren
id|tp
comma
id|b_offset
comma
op_amp
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
)paren
r_return
id|ret
suffix:semicolon
id|val
op_assign
id|cpu_to_le32
c_func
(paren
id|val
)paren
suffix:semicolon
id|memcpy
c_func
(paren
id|pd
comma
(paren
(paren
r_char
op_star
)paren
op_amp
id|val
)paren
comma
id|b_count
)paren
suffix:semicolon
id|eeprom-&gt;len
op_add_assign
id|b_count
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_int
id|tg3_nvram_write_block
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|offset
comma
id|u32
id|len
comma
id|u8
op_star
id|buf
)paren
suffix:semicolon
DECL|function|tg3_set_eeprom
r_static
r_int
id|tg3_set_eeprom
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_eeprom
op_star
id|eeprom
comma
id|u8
op_star
id|data
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|u32
id|offset
comma
id|len
comma
id|b_offset
comma
id|odd_len
comma
id|start
comma
id|end
suffix:semicolon
id|u8
op_star
id|buf
suffix:semicolon
r_if
c_cond
(paren
id|eeprom-&gt;magic
op_ne
id|TG3_EEPROM_MAGIC
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|offset
op_assign
id|eeprom-&gt;offset
suffix:semicolon
id|len
op_assign
id|eeprom-&gt;len
suffix:semicolon
r_if
c_cond
(paren
(paren
id|b_offset
op_assign
(paren
id|offset
op_amp
l_int|3
)paren
)paren
)paren
(brace
multiline_comment|/* adjustments to start on required 4 byte boundary */
id|ret
op_assign
id|tg3_nvram_read
c_func
(paren
id|tp
comma
id|offset
op_minus
id|b_offset
comma
op_amp
id|start
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
)paren
r_return
id|ret
suffix:semicolon
id|start
op_assign
id|cpu_to_le32
c_func
(paren
id|start
)paren
suffix:semicolon
id|len
op_add_assign
id|b_offset
suffix:semicolon
id|offset
op_and_assign
op_complement
l_int|3
suffix:semicolon
)brace
id|odd_len
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
(paren
id|len
op_amp
l_int|3
)paren
op_logical_and
(paren
(paren
id|len
OG
l_int|4
)paren
op_logical_or
(paren
id|b_offset
op_eq
l_int|0
)paren
)paren
)paren
(brace
multiline_comment|/* adjustments to end on required 4 byte boundary */
id|odd_len
op_assign
l_int|1
suffix:semicolon
id|len
op_assign
(paren
id|len
op_plus
l_int|3
)paren
op_amp
op_complement
l_int|3
suffix:semicolon
id|ret
op_assign
id|tg3_nvram_read
c_func
(paren
id|tp
comma
id|offset
op_plus
id|len
op_minus
l_int|4
comma
op_amp
id|end
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
)paren
r_return
id|ret
suffix:semicolon
id|end
op_assign
id|cpu_to_le32
c_func
(paren
id|end
)paren
suffix:semicolon
)brace
id|buf
op_assign
id|data
suffix:semicolon
r_if
c_cond
(paren
id|b_offset
op_logical_or
id|odd_len
)paren
(brace
id|buf
op_assign
id|kmalloc
c_func
(paren
id|len
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|buf
op_eq
l_int|0
)paren
r_return
op_minus
id|ENOMEM
suffix:semicolon
r_if
c_cond
(paren
id|b_offset
)paren
id|memcpy
c_func
(paren
id|buf
comma
op_amp
id|start
comma
l_int|4
)paren
suffix:semicolon
r_if
c_cond
(paren
id|odd_len
)paren
id|memcpy
c_func
(paren
id|buf
op_plus
id|len
op_minus
l_int|4
comma
op_amp
id|end
comma
l_int|4
)paren
suffix:semicolon
id|memcpy
c_func
(paren
id|buf
op_plus
id|b_offset
comma
id|data
comma
id|eeprom-&gt;len
)paren
suffix:semicolon
)brace
id|ret
op_assign
id|tg3_nvram_write_block
c_func
(paren
id|tp
comma
id|offset
comma
id|len
comma
id|buf
)paren
suffix:semicolon
r_if
c_cond
(paren
id|buf
op_ne
id|data
)paren
id|kfree
c_func
(paren
id|buf
)paren
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
DECL|function|tg3_get_settings
r_static
r_int
id|tg3_get_settings
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_cmd
op_star
id|cmd
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_INIT_COMPLETE
)paren
op_logical_or
id|tp-&gt;link_config.phy_is_low_power
)paren
r_return
op_minus
id|EAGAIN
suffix:semicolon
id|cmd-&gt;supported
op_assign
(paren
id|SUPPORTED_Autoneg
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_10_100_ONLY
)paren
)paren
id|cmd-&gt;supported
op_or_assign
(paren
id|SUPPORTED_1000baseT_Half
op_or
id|SUPPORTED_1000baseT_Full
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
)paren
id|cmd-&gt;supported
op_or_assign
(paren
id|SUPPORTED_100baseT_Half
op_or
id|SUPPORTED_100baseT_Full
op_or
id|SUPPORTED_10baseT_Half
op_or
id|SUPPORTED_10baseT_Full
op_or
id|SUPPORTED_MII
)paren
suffix:semicolon
r_else
id|cmd-&gt;supported
op_or_assign
id|SUPPORTED_FIBRE
suffix:semicolon
id|cmd-&gt;advertising
op_assign
id|tp-&gt;link_config.advertising
suffix:semicolon
id|cmd-&gt;speed
op_assign
id|tp-&gt;link_config.active_speed
suffix:semicolon
id|cmd-&gt;duplex
op_assign
id|tp-&gt;link_config.active_duplex
suffix:semicolon
id|cmd-&gt;port
op_assign
l_int|0
suffix:semicolon
id|cmd-&gt;phy_address
op_assign
id|PHY_ADDR
suffix:semicolon
id|cmd-&gt;transceiver
op_assign
l_int|0
suffix:semicolon
id|cmd-&gt;autoneg
op_assign
id|tp-&gt;link_config.autoneg
suffix:semicolon
id|cmd-&gt;maxtxpkt
op_assign
l_int|0
suffix:semicolon
id|cmd-&gt;maxrxpkt
op_assign
l_int|0
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_set_settings
r_static
r_int
id|tg3_set_settings
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_cmd
op_star
id|cmd
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_INIT_COMPLETE
)paren
op_logical_or
id|tp-&gt;link_config.phy_is_low_power
)paren
r_return
op_minus
id|EAGAIN
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
(brace
multiline_comment|/* These are the only valid advertisement bits allowed.  */
r_if
c_cond
(paren
id|cmd-&gt;autoneg
op_eq
id|AUTONEG_ENABLE
op_logical_and
(paren
id|cmd-&gt;advertising
op_amp
op_complement
(paren
id|ADVERTISED_1000baseT_Half
op_or
id|ADVERTISED_1000baseT_Full
op_or
id|ADVERTISED_Autoneg
op_or
id|ADVERTISED_FIBRE
)paren
)paren
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|tp-&gt;link_config.autoneg
op_assign
id|cmd-&gt;autoneg
suffix:semicolon
r_if
c_cond
(paren
id|cmd-&gt;autoneg
op_eq
id|AUTONEG_ENABLE
)paren
(brace
id|tp-&gt;link_config.advertising
op_assign
id|cmd-&gt;advertising
suffix:semicolon
id|tp-&gt;link_config.speed
op_assign
id|SPEED_INVALID
suffix:semicolon
id|tp-&gt;link_config.duplex
op_assign
id|DUPLEX_INVALID
suffix:semicolon
)brace
r_else
(brace
id|tp-&gt;link_config.advertising
op_assign
l_int|0
suffix:semicolon
id|tp-&gt;link_config.speed
op_assign
id|cmd-&gt;speed
suffix:semicolon
id|tp-&gt;link_config.duplex
op_assign
id|cmd-&gt;duplex
suffix:semicolon
)brace
id|tg3_setup_phy
c_func
(paren
id|tp
comma
l_int|1
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_get_drvinfo
r_static
r_void
id|tg3_get_drvinfo
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_drvinfo
op_star
id|info
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|strcpy
c_func
(paren
id|info-&gt;driver
comma
id|DRV_MODULE_NAME
)paren
suffix:semicolon
id|strcpy
c_func
(paren
id|info-&gt;version
comma
id|DRV_MODULE_VERSION
)paren
suffix:semicolon
id|strcpy
c_func
(paren
id|info-&gt;bus_info
comma
id|pci_name
c_func
(paren
id|tp-&gt;pdev
)paren
)paren
suffix:semicolon
)brace
DECL|function|tg3_get_wol
r_static
r_void
id|tg3_get_wol
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_wolinfo
op_star
id|wol
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|wol-&gt;supported
op_assign
id|WAKE_MAGIC
suffix:semicolon
id|wol-&gt;wolopts
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_WOL_ENABLE
)paren
id|wol-&gt;wolopts
op_assign
id|WAKE_MAGIC
suffix:semicolon
id|memset
c_func
(paren
op_amp
id|wol-&gt;sopass
comma
l_int|0
comma
r_sizeof
(paren
id|wol-&gt;sopass
)paren
)paren
suffix:semicolon
)brace
DECL|function|tg3_set_wol
r_static
r_int
id|tg3_set_wol
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_wolinfo
op_star
id|wol
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|wol-&gt;wolopts
op_amp
op_complement
id|WAKE_MAGIC
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
(paren
id|wol-&gt;wolopts
op_amp
id|WAKE_MAGIC
)paren
op_logical_and
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_SERDES_WOL_CAP
)paren
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_if
c_cond
(paren
id|wol-&gt;wolopts
op_amp
id|WAKE_MAGIC
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_WOL_ENABLE
suffix:semicolon
r_else
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_WOL_ENABLE
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_get_msglevel
r_static
id|u32
id|tg3_get_msglevel
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_return
id|tp-&gt;msg_enable
suffix:semicolon
)brace
DECL|function|tg3_set_msglevel
r_static
r_void
id|tg3_set_msglevel
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
id|u32
id|value
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|tp-&gt;msg_enable
op_assign
id|value
suffix:semicolon
)brace
macro_line|#if TG3_TSO_SUPPORT != 0
DECL|function|tg3_set_tso
r_static
r_int
id|tg3_set_tso
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
id|u32
id|value
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_TSO_CAPABLE
)paren
)paren
(brace
r_if
c_cond
(paren
id|value
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_return
id|ethtool_op_set_tso
c_func
(paren
id|dev
comma
id|value
)paren
suffix:semicolon
)brace
macro_line|#endif
DECL|function|tg3_nway_reset
r_static
r_int
id|tg3_nway_reset
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|u32
id|bmcr
suffix:semicolon
r_int
id|r
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
op_amp
id|bmcr
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
op_amp
id|bmcr
)paren
suffix:semicolon
id|r
op_assign
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|bmcr
op_amp
id|BMCR_ANENABLE
)paren
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
id|bmcr
op_or
id|BMCR_ANRESTART
)paren
suffix:semicolon
id|r
op_assign
l_int|0
suffix:semicolon
)brace
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_return
id|r
suffix:semicolon
)brace
DECL|function|tg3_get_ringparam
r_static
r_void
id|tg3_get_ringparam
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_ringparam
op_star
id|ering
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|ering-&gt;rx_max_pending
op_assign
id|TG3_RX_RING_SIZE
op_minus
l_int|1
suffix:semicolon
id|ering-&gt;rx_mini_max_pending
op_assign
l_int|0
suffix:semicolon
id|ering-&gt;rx_jumbo_max_pending
op_assign
id|TG3_RX_JUMBO_RING_SIZE
op_minus
l_int|1
suffix:semicolon
id|ering-&gt;rx_pending
op_assign
id|tp-&gt;rx_pending
suffix:semicolon
id|ering-&gt;rx_mini_pending
op_assign
l_int|0
suffix:semicolon
id|ering-&gt;rx_jumbo_pending
op_assign
id|tp-&gt;rx_jumbo_pending
suffix:semicolon
id|ering-&gt;tx_pending
op_assign
id|tp-&gt;tx_pending
suffix:semicolon
)brace
DECL|function|tg3_set_ringparam
r_static
r_int
id|tg3_set_ringparam
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_ringparam
op_star
id|ering
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|ering-&gt;rx_pending
OG
id|TG3_RX_RING_SIZE
op_minus
l_int|1
)paren
op_logical_or
(paren
id|ering-&gt;rx_jumbo_pending
OG
id|TG3_RX_JUMBO_RING_SIZE
op_minus
l_int|1
)paren
op_logical_or
(paren
id|ering-&gt;tx_pending
OG
id|TG3_TX_RING_SIZE
op_minus
l_int|1
)paren
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|tg3_netif_stop
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|tp-&gt;rx_pending
op_assign
id|ering-&gt;rx_pending
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_MAX_RXPEND_64
)paren
op_logical_and
id|tp-&gt;rx_pending
OG
l_int|63
)paren
id|tp-&gt;rx_pending
op_assign
l_int|63
suffix:semicolon
id|tp-&gt;rx_jumbo_pending
op_assign
id|ering-&gt;rx_jumbo_pending
suffix:semicolon
id|tp-&gt;tx_pending
op_assign
id|ering-&gt;tx_pending
suffix:semicolon
id|tg3_halt
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_init_hw
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_netif_start
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_get_pauseparam
r_static
r_void
id|tg3_get_pauseparam
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_pauseparam
op_star
id|epause
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|epause-&gt;autoneg
op_assign
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PAUSE_AUTONEG
)paren
op_ne
l_int|0
suffix:semicolon
id|epause-&gt;rx_pause
op_assign
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_RX_PAUSE
)paren
op_ne
l_int|0
suffix:semicolon
id|epause-&gt;tx_pause
op_assign
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_TX_PAUSE
)paren
op_ne
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_set_pauseparam
r_static
r_int
id|tg3_set_pauseparam
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_pauseparam
op_star
id|epause
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|tg3_netif_stop
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
r_if
c_cond
(paren
id|epause-&gt;autoneg
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_PAUSE_AUTONEG
suffix:semicolon
r_else
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_PAUSE_AUTONEG
suffix:semicolon
r_if
c_cond
(paren
id|epause-&gt;rx_pause
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_RX_PAUSE
suffix:semicolon
r_else
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_RX_PAUSE
suffix:semicolon
r_if
c_cond
(paren
id|epause-&gt;tx_pause
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_TX_PAUSE
suffix:semicolon
r_else
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_TX_PAUSE
suffix:semicolon
id|tg3_halt
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_init_hw
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_netif_start
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_get_rx_csum
r_static
id|u32
id|tg3_get_rx_csum
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_return
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_RX_CHECKSUMS
)paren
op_ne
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_set_rx_csum
r_static
r_int
id|tg3_set_rx_csum
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
id|u32
id|data
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_BROKEN_CHECKSUMS
)paren
(brace
r_if
c_cond
(paren
id|data
op_ne
l_int|0
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_if
c_cond
(paren
id|data
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_RX_CHECKSUMS
suffix:semicolon
r_else
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_RX_CHECKSUMS
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_set_tx_csum
r_static
r_int
id|tg3_set_tx_csum
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
id|u32
id|data
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_BROKEN_CHECKSUMS
)paren
(brace
r_if
c_cond
(paren
id|data
op_ne
l_int|0
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
id|data
)paren
id|dev-&gt;features
op_or_assign
id|NETIF_F_IP_CSUM
suffix:semicolon
r_else
id|dev-&gt;features
op_and_assign
op_complement
id|NETIF_F_IP_CSUM
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_get_stats_count
r_static
r_int
id|tg3_get_stats_count
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_return
id|TG3_NUM_STATS
suffix:semicolon
)brace
DECL|function|tg3_get_strings
r_static
r_void
id|tg3_get_strings
(paren
r_struct
id|net_device
op_star
id|dev
comma
id|u32
id|stringset
comma
id|u8
op_star
id|buf
)paren
(brace
r_switch
c_cond
(paren
id|stringset
)paren
(brace
r_case
id|ETH_SS_STATS
suffix:colon
id|memcpy
c_func
(paren
id|buf
comma
op_amp
id|ethtool_stats_keys
comma
r_sizeof
(paren
id|ethtool_stats_keys
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|WARN_ON
c_func
(paren
l_int|1
)paren
suffix:semicolon
multiline_comment|/* we need a WARN() */
r_break
suffix:semicolon
)brace
)brace
DECL|function|tg3_get_ethtool_stats
r_static
r_void
id|tg3_get_ethtool_stats
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ethtool_stats
op_star
id|estats
comma
id|u64
op_star
id|tmp_stats
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|memcpy
c_func
(paren
id|tmp_stats
comma
id|tg3_get_estats
c_func
(paren
id|tp
)paren
comma
r_sizeof
(paren
id|tp-&gt;estats
)paren
)paren
suffix:semicolon
)brace
DECL|function|tg3_ioctl
r_static
r_int
id|tg3_ioctl
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|ifreq
op_star
id|ifr
comma
r_int
id|cmd
)paren
(brace
r_struct
id|mii_ioctl_data
op_star
id|data
op_assign
id|if_mii
c_func
(paren
id|ifr
)paren
suffix:semicolon
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_int
id|err
suffix:semicolon
r_switch
c_cond
(paren
id|cmd
)paren
(brace
r_case
id|SIOCGMIIPHY
suffix:colon
id|data-&gt;phy_id
op_assign
id|PHY_ADDR
suffix:semicolon
multiline_comment|/* fallthru */
r_case
id|SIOCGMIIREG
suffix:colon
(brace
id|u32
id|mii_regval
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
r_break
suffix:semicolon
multiline_comment|/* We have no PHY */
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|err
op_assign
id|tg3_readphy
c_func
(paren
id|tp
comma
id|data-&gt;reg_num
op_amp
l_int|0x1f
comma
op_amp
id|mii_regval
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|data-&gt;val_out
op_assign
id|mii_regval
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
r_case
id|SIOCSMIIREG
suffix:colon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
r_break
suffix:semicolon
multiline_comment|/* We have no PHY */
r_if
c_cond
(paren
op_logical_neg
id|capable
c_func
(paren
id|CAP_NET_ADMIN
)paren
)paren
r_return
op_minus
id|EPERM
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|err
op_assign
id|tg3_writephy
c_func
(paren
id|tp
comma
id|data-&gt;reg_num
op_amp
l_int|0x1f
comma
id|data-&gt;val_in
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
r_default
suffix:colon
multiline_comment|/* do nothing */
r_break
suffix:semicolon
)brace
r_return
op_minus
id|EOPNOTSUPP
suffix:semicolon
)brace
macro_line|#if TG3_VLAN_TAG_USED
DECL|function|tg3_vlan_rx_register
r_static
r_void
id|tg3_vlan_rx_register
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_struct
id|vlan_group
op_star
id|grp
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|tp-&gt;vlgrp
op_assign
id|grp
suffix:semicolon
multiline_comment|/* Update RX_MODE_KEEP_VLAN_TAG bit in RX_MODE register. */
id|__tg3_set_rx_mode
c_func
(paren
id|dev
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
)brace
DECL|function|tg3_vlan_rx_kill_vid
r_static
r_void
id|tg3_vlan_rx_kill_vid
c_func
(paren
r_struct
id|net_device
op_star
id|dev
comma
r_int
r_int
id|vid
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;vlgrp
)paren
id|tp-&gt;vlgrp-&gt;vlan_devices
(braket
id|vid
)braket
op_assign
l_int|NULL
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
)brace
macro_line|#endif
DECL|variable|tg3_ethtool_ops
r_static
r_struct
id|ethtool_ops
id|tg3_ethtool_ops
op_assign
(brace
dot
id|get_settings
op_assign
id|tg3_get_settings
comma
dot
id|set_settings
op_assign
id|tg3_set_settings
comma
dot
id|get_drvinfo
op_assign
id|tg3_get_drvinfo
comma
dot
id|get_regs_len
op_assign
id|tg3_get_regs_len
comma
dot
id|get_regs
op_assign
id|tg3_get_regs
comma
dot
id|get_wol
op_assign
id|tg3_get_wol
comma
dot
id|set_wol
op_assign
id|tg3_set_wol
comma
dot
id|get_msglevel
op_assign
id|tg3_get_msglevel
comma
dot
id|set_msglevel
op_assign
id|tg3_set_msglevel
comma
dot
id|nway_reset
op_assign
id|tg3_nway_reset
comma
dot
id|get_link
op_assign
id|ethtool_op_get_link
comma
dot
id|get_eeprom_len
op_assign
id|tg3_get_eeprom_len
comma
dot
id|get_eeprom
op_assign
id|tg3_get_eeprom
comma
dot
id|set_eeprom
op_assign
id|tg3_set_eeprom
comma
dot
id|get_ringparam
op_assign
id|tg3_get_ringparam
comma
dot
id|set_ringparam
op_assign
id|tg3_set_ringparam
comma
dot
id|get_pauseparam
op_assign
id|tg3_get_pauseparam
comma
dot
id|set_pauseparam
op_assign
id|tg3_set_pauseparam
comma
dot
id|get_rx_csum
op_assign
id|tg3_get_rx_csum
comma
dot
id|set_rx_csum
op_assign
id|tg3_set_rx_csum
comma
dot
id|get_tx_csum
op_assign
id|ethtool_op_get_tx_csum
comma
dot
id|set_tx_csum
op_assign
id|tg3_set_tx_csum
comma
dot
id|get_sg
op_assign
id|ethtool_op_get_sg
comma
dot
id|set_sg
op_assign
id|ethtool_op_set_sg
comma
macro_line|#if TG3_TSO_SUPPORT != 0
dot
id|get_tso
op_assign
id|ethtool_op_get_tso
comma
dot
id|set_tso
op_assign
id|tg3_set_tso
comma
macro_line|#endif
dot
id|get_strings
op_assign
id|tg3_get_strings
comma
dot
id|get_stats_count
op_assign
id|tg3_get_stats_count
comma
dot
id|get_ethtool_stats
op_assign
id|tg3_get_ethtool_stats
comma
)brace
suffix:semicolon
DECL|function|tg3_get_eeprom_size
r_static
r_void
id|__devinit
id|tg3_get_eeprom_size
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|cursize
comma
id|val
suffix:semicolon
id|tp-&gt;nvram_size
op_assign
id|EEPROM_CHIP_SIZE
suffix:semicolon
r_if
c_cond
(paren
id|tg3_nvram_read
c_func
(paren
id|tp
comma
l_int|0
comma
op_amp
id|val
)paren
op_ne
l_int|0
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
id|swab32
c_func
(paren
id|val
)paren
op_ne
id|TG3_EEPROM_MAGIC
)paren
r_return
suffix:semicolon
multiline_comment|/*&n;&t; * Size the chip by reading offsets at increasing powers of two.&n;&t; * When we encounter our validation signature, we know the addressing&n;&t; * has wrapped around, and thus have our chip size.&n;&t; */
id|cursize
op_assign
l_int|0x800
suffix:semicolon
r_while
c_loop
(paren
id|cursize
OL
id|tp-&gt;nvram_size
)paren
(brace
r_if
c_cond
(paren
id|tg3_nvram_read
c_func
(paren
id|tp
comma
id|cursize
comma
op_amp
id|val
)paren
op_ne
l_int|0
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
id|swab32
c_func
(paren
id|val
)paren
op_eq
id|TG3_EEPROM_MAGIC
)paren
r_break
suffix:semicolon
id|cursize
op_lshift_assign
l_int|1
suffix:semicolon
)brace
id|tp-&gt;nvram_size
op_assign
id|cursize
suffix:semicolon
)brace
DECL|function|tg3_get_nvram_size
r_static
r_void
id|__devinit
id|tg3_get_nvram_size
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|val
suffix:semicolon
r_if
c_cond
(paren
id|tg3_nvram_read
c_func
(paren
id|tp
comma
l_int|0xf0
comma
op_amp
id|val
)paren
op_eq
l_int|0
)paren
(brace
r_if
c_cond
(paren
id|val
op_ne
l_int|0
)paren
(brace
id|tp-&gt;nvram_size
op_assign
(paren
id|val
op_rshift
l_int|16
)paren
op_star
l_int|1024
suffix:semicolon
r_return
suffix:semicolon
)brace
)brace
id|tp-&gt;nvram_size
op_assign
l_int|0x20000
suffix:semicolon
)brace
DECL|function|tg3_get_nvram_info
r_static
r_void
id|__devinit
id|tg3_get_nvram_info
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|nvcfg1
suffix:semicolon
id|nvcfg1
op_assign
id|tr32
c_func
(paren
id|NVRAM_CFG1
)paren
suffix:semicolon
r_if
c_cond
(paren
id|nvcfg1
op_amp
id|NVRAM_CFG1_FLASHIF_ENAB
)paren
(brace
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_FLASH
suffix:semicolon
)brace
r_else
(brace
id|nvcfg1
op_and_assign
op_complement
id|NVRAM_CFG1_COMPAT_BYPASS
suffix:semicolon
id|tw32
c_func
(paren
id|NVRAM_CFG1
comma
id|nvcfg1
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
r_switch
c_cond
(paren
id|nvcfg1
op_amp
id|NVRAM_CFG1_VENDOR_MASK
)paren
(brace
r_case
id|FLASH_VENDOR_ATMEL_FLASH_BUFFERED
suffix:colon
id|tp-&gt;nvram_jedecnum
op_assign
id|JEDEC_ATMEL
suffix:semicolon
id|tp-&gt;nvram_pagesize
op_assign
id|ATMEL_AT45DB0X1B_PAGE_SIZE
suffix:semicolon
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_NVRAM_BUFFERED
suffix:semicolon
r_break
suffix:semicolon
r_case
id|FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED
suffix:colon
id|tp-&gt;nvram_jedecnum
op_assign
id|JEDEC_ATMEL
suffix:semicolon
id|tp-&gt;nvram_pagesize
op_assign
id|ATMEL_AT25F512_PAGE_SIZE
suffix:semicolon
r_break
suffix:semicolon
r_case
id|FLASH_VENDOR_ATMEL_EEPROM
suffix:colon
id|tp-&gt;nvram_jedecnum
op_assign
id|JEDEC_ATMEL
suffix:semicolon
id|tp-&gt;nvram_pagesize
op_assign
id|ATMEL_AT24C512_CHIP_SIZE
suffix:semicolon
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_NVRAM_BUFFERED
suffix:semicolon
r_break
suffix:semicolon
r_case
id|FLASH_VENDOR_ST
suffix:colon
id|tp-&gt;nvram_jedecnum
op_assign
id|JEDEC_ST
suffix:semicolon
id|tp-&gt;nvram_pagesize
op_assign
id|ST_M45PEX0_PAGE_SIZE
suffix:semicolon
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_NVRAM_BUFFERED
suffix:semicolon
r_break
suffix:semicolon
r_case
id|FLASH_VENDOR_SAIFUN
suffix:colon
id|tp-&gt;nvram_jedecnum
op_assign
id|JEDEC_SAIFUN
suffix:semicolon
id|tp-&gt;nvram_pagesize
op_assign
id|SAIFUN_SA25F0XX_PAGE_SIZE
suffix:semicolon
r_break
suffix:semicolon
r_case
id|FLASH_VENDOR_SST_SMALL
suffix:colon
r_case
id|FLASH_VENDOR_SST_LARGE
suffix:colon
id|tp-&gt;nvram_jedecnum
op_assign
id|JEDEC_SST
suffix:semicolon
id|tp-&gt;nvram_pagesize
op_assign
id|SST_25VF0X0_PAGE_SIZE
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_else
(brace
id|tp-&gt;nvram_jedecnum
op_assign
id|JEDEC_ATMEL
suffix:semicolon
id|tp-&gt;nvram_pagesize
op_assign
id|ATMEL_AT45DB0X1B_PAGE_SIZE
suffix:semicolon
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_NVRAM_BUFFERED
suffix:semicolon
)brace
)brace
multiline_comment|/* Chips other than 5700/5701 use the NVRAM for fetching info. */
DECL|function|tg3_nvram_init
r_static
r_void
id|__devinit
id|tg3_nvram_init
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_int
id|j
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_SUN_570X
)paren
r_return
suffix:semicolon
id|tw32_f
c_func
(paren
id|GRC_EEPROM_ADDR
comma
(paren
id|EEPROM_ADDR_FSM_RESET
op_or
(paren
id|EEPROM_DEFAULT_CLOCK_PERIOD
op_lshift
id|EEPROM_ADDR_CLKPERD_SHIFT
)paren
)paren
)paren
suffix:semicolon
multiline_comment|/* XXX schedule_timeout() ... */
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
l_int|100
suffix:semicolon
id|j
op_increment
)paren
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
multiline_comment|/* Enable seeprom accesses. */
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tr32
c_func
(paren
id|GRC_LOCAL_CTRL
)paren
op_or
id|GRC_LCLCTRL_AUTO_SEEPROM
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5700
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5701
)paren
(brace
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_NVRAM
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
id|u32
id|nvaccess
op_assign
id|tr32
c_func
(paren
id|NVRAM_ACCESS
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|NVRAM_ACCESS
comma
id|nvaccess
op_or
id|ACCESS_ENABLE
)paren
suffix:semicolon
)brace
id|tg3_get_nvram_info
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_get_nvram_size
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
id|u32
id|nvaccess
op_assign
id|tr32
c_func
(paren
id|NVRAM_ACCESS
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|NVRAM_ACCESS
comma
id|nvaccess
op_amp
op_complement
id|ACCESS_ENABLE
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
id|tp-&gt;tg3_flags
op_and_assign
op_complement
(paren
id|TG3_FLAG_NVRAM
op_or
id|TG3_FLAG_NVRAM_BUFFERED
)paren
suffix:semicolon
id|tg3_get_eeprom_size
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
)brace
DECL|function|tg3_nvram_read_using_eeprom
r_static
r_int
id|tg3_nvram_read_using_eeprom
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|offset
comma
id|u32
op_star
id|val
)paren
(brace
id|u32
id|tmp
suffix:semicolon
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|offset
OG
id|EEPROM_ADDR_ADDR_MASK
op_logical_or
(paren
id|offset
op_mod
l_int|4
)paren
op_ne
l_int|0
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|tmp
op_assign
id|tr32
c_func
(paren
id|GRC_EEPROM_ADDR
)paren
op_amp
op_complement
(paren
id|EEPROM_ADDR_ADDR_MASK
op_or
id|EEPROM_ADDR_DEVID_MASK
op_or
id|EEPROM_ADDR_READ
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_EEPROM_ADDR
comma
id|tmp
op_or
(paren
l_int|0
op_lshift
id|EEPROM_ADDR_DEVID_SHIFT
)paren
op_or
(paren
(paren
id|offset
op_lshift
id|EEPROM_ADDR_ADDR_SHIFT
)paren
op_amp
id|EEPROM_ADDR_ADDR_MASK
)paren
op_or
id|EEPROM_ADDR_READ
op_or
id|EEPROM_ADDR_START
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|10000
suffix:semicolon
id|i
op_increment
)paren
(brace
id|tmp
op_assign
id|tr32
c_func
(paren
id|GRC_EEPROM_ADDR
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tmp
op_amp
id|EEPROM_ADDR_COMPLETE
)paren
r_break
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|tmp
op_amp
id|EEPROM_ADDR_COMPLETE
)paren
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
op_star
id|val
op_assign
id|tr32
c_func
(paren
id|GRC_EEPROM_DATA
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|macro|NVRAM_CMD_TIMEOUT
mdefine_line|#define NVRAM_CMD_TIMEOUT 10000
DECL|function|tg3_nvram_exec_cmd
r_static
r_int
id|tg3_nvram_exec_cmd
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|nvram_cmd
)paren
(brace
r_int
id|i
suffix:semicolon
id|tw32
c_func
(paren
id|NVRAM_CMD
comma
id|nvram_cmd
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NVRAM_CMD_TIMEOUT
suffix:semicolon
id|i
op_increment
)paren
(brace
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tr32
c_func
(paren
id|NVRAM_CMD
)paren
op_amp
id|NVRAM_CMD_DONE
)paren
(brace
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|i
op_eq
id|NVRAM_CMD_TIMEOUT
)paren
(brace
r_return
op_minus
id|EBUSY
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_nvram_read
r_static
r_int
id|tg3_nvram_read
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|offset
comma
id|u32
op_star
id|val
)paren
(brace
r_int
id|ret
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_SUN_570X
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Attempt to do nvram_read on Sun 570X&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_NVRAM
)paren
)paren
r_return
id|tg3_nvram_read_using_eeprom
c_func
(paren
id|tp
comma
id|offset
comma
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_NVRAM_BUFFERED
)paren
op_logical_and
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_FLASH
)paren
op_logical_and
(paren
id|tp-&gt;nvram_jedecnum
op_eq
id|JEDEC_ATMEL
)paren
)paren
(brace
id|offset
op_assign
(paren
(paren
id|offset
op_div
id|tp-&gt;nvram_pagesize
)paren
op_lshift
id|ATMEL_AT45DB0X1B_PAGE_POS
)paren
op_plus
(paren
id|offset
op_mod
id|tp-&gt;nvram_pagesize
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|offset
OG
id|NVRAM_ADDR_MSK
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|tg3_nvram_lock
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
id|u32
id|nvaccess
op_assign
id|tr32
c_func
(paren
id|NVRAM_ACCESS
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|NVRAM_ACCESS
comma
id|nvaccess
op_or
id|ACCESS_ENABLE
)paren
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|NVRAM_ADDR
comma
id|offset
)paren
suffix:semicolon
id|ret
op_assign
id|tg3_nvram_exec_cmd
c_func
(paren
id|tp
comma
id|NVRAM_CMD_RD
op_or
id|NVRAM_CMD_GO
op_or
id|NVRAM_CMD_FIRST
op_or
id|NVRAM_CMD_LAST
op_or
id|NVRAM_CMD_DONE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
op_eq
l_int|0
)paren
op_star
id|val
op_assign
id|swab32
c_func
(paren
id|tr32
c_func
(paren
id|NVRAM_RDDATA
)paren
)paren
suffix:semicolon
id|tg3_nvram_unlock
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
id|u32
id|nvaccess
op_assign
id|tr32
c_func
(paren
id|NVRAM_ACCESS
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|NVRAM_ACCESS
comma
id|nvaccess
op_amp
op_complement
id|ACCESS_ENABLE
)paren
suffix:semicolon
)brace
r_return
id|ret
suffix:semicolon
)brace
DECL|function|tg3_nvram_write_block_using_eeprom
r_static
r_int
id|tg3_nvram_write_block_using_eeprom
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|offset
comma
id|u32
id|len
comma
id|u8
op_star
id|buf
)paren
(brace
r_int
id|i
comma
id|j
comma
id|rc
op_assign
l_int|0
suffix:semicolon
id|u32
id|val
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|len
suffix:semicolon
id|i
op_add_assign
l_int|4
)paren
(brace
id|u32
id|addr
comma
id|data
suffix:semicolon
id|addr
op_assign
id|offset
op_plus
id|i
suffix:semicolon
id|memcpy
c_func
(paren
op_amp
id|data
comma
id|buf
op_plus
id|i
comma
l_int|4
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_EEPROM_DATA
comma
id|cpu_to_le32
c_func
(paren
id|data
)paren
)paren
suffix:semicolon
id|val
op_assign
id|tr32
c_func
(paren
id|GRC_EEPROM_ADDR
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_EEPROM_ADDR
comma
id|val
op_or
id|EEPROM_ADDR_COMPLETE
)paren
suffix:semicolon
id|val
op_and_assign
op_complement
(paren
id|EEPROM_ADDR_ADDR_MASK
op_or
id|EEPROM_ADDR_DEVID_MASK
op_or
id|EEPROM_ADDR_READ
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_EEPROM_ADDR
comma
id|val
op_or
(paren
l_int|0
op_lshift
id|EEPROM_ADDR_DEVID_SHIFT
)paren
op_or
(paren
id|addr
op_amp
id|EEPROM_ADDR_ADDR_MASK
)paren
op_or
id|EEPROM_ADDR_START
op_or
id|EEPROM_ADDR_WRITE
)paren
suffix:semicolon
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
l_int|10000
suffix:semicolon
id|j
op_increment
)paren
(brace
id|val
op_assign
id|tr32
c_func
(paren
id|GRC_EEPROM_ADDR
)paren
suffix:semicolon
r_if
c_cond
(paren
id|val
op_amp
id|EEPROM_ADDR_COMPLETE
)paren
r_break
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|val
op_amp
id|EEPROM_ADDR_COMPLETE
)paren
)paren
(brace
id|rc
op_assign
op_minus
id|EBUSY
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_return
id|rc
suffix:semicolon
)brace
multiline_comment|/* offset and length are dword aligned */
DECL|function|tg3_nvram_write_block_unbuffered
r_static
r_int
id|tg3_nvram_write_block_unbuffered
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|offset
comma
id|u32
id|len
comma
id|u8
op_star
id|buf
)paren
(brace
r_int
id|ret
op_assign
l_int|0
suffix:semicolon
id|u32
id|pagesize
op_assign
id|tp-&gt;nvram_pagesize
suffix:semicolon
id|u32
id|pagemask
op_assign
id|pagesize
op_minus
l_int|1
suffix:semicolon
id|u32
id|nvram_cmd
suffix:semicolon
id|u8
op_star
id|tmp
suffix:semicolon
id|tmp
op_assign
id|kmalloc
c_func
(paren
id|pagesize
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tmp
op_eq
l_int|NULL
)paren
r_return
op_minus
id|ENOMEM
suffix:semicolon
r_while
c_loop
(paren
id|len
)paren
(brace
r_int
id|j
suffix:semicolon
id|u32
id|phy_addr
comma
id|page_off
comma
id|size
comma
id|nvaccess
suffix:semicolon
id|phy_addr
op_assign
id|offset
op_amp
op_complement
id|pagemask
suffix:semicolon
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|pagesize
suffix:semicolon
id|j
op_add_assign
l_int|4
)paren
(brace
r_if
c_cond
(paren
(paren
id|ret
op_assign
id|tg3_nvram_read
c_func
(paren
id|tp
comma
id|phy_addr
op_plus
id|j
comma
(paren
id|u32
op_star
)paren
(paren
id|tmp
op_plus
id|j
)paren
)paren
)paren
)paren
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|ret
)paren
r_break
suffix:semicolon
id|page_off
op_assign
id|offset
op_amp
id|pagemask
suffix:semicolon
id|size
op_assign
id|pagesize
suffix:semicolon
r_if
c_cond
(paren
id|len
OL
id|size
)paren
id|size
op_assign
id|len
suffix:semicolon
id|len
op_sub_assign
id|size
suffix:semicolon
id|memcpy
c_func
(paren
id|tmp
op_plus
id|page_off
comma
id|buf
comma
id|size
)paren
suffix:semicolon
id|offset
op_assign
id|offset
op_plus
(paren
id|pagesize
op_minus
id|page_off
)paren
suffix:semicolon
id|nvaccess
op_assign
id|tr32
c_func
(paren
id|NVRAM_ACCESS
)paren
suffix:semicolon
id|tw32_f
c_func
(paren
id|NVRAM_ACCESS
comma
id|nvaccess
op_or
id|ACCESS_ENABLE
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * Before we can erase the flash page, we need&n;&t;&t; * to issue a special &quot;write enable&quot; command.&n;&t;&t; */
id|nvram_cmd
op_assign
id|NVRAM_CMD_WREN
op_or
id|NVRAM_CMD_GO
op_or
id|NVRAM_CMD_DONE
suffix:semicolon
r_if
c_cond
(paren
id|tg3_nvram_exec_cmd
c_func
(paren
id|tp
comma
id|nvram_cmd
)paren
)paren
r_break
suffix:semicolon
multiline_comment|/* Erase the target page */
id|tw32
c_func
(paren
id|NVRAM_ADDR
comma
id|phy_addr
)paren
suffix:semicolon
id|nvram_cmd
op_assign
id|NVRAM_CMD_GO
op_or
id|NVRAM_CMD_DONE
op_or
id|NVRAM_CMD_WR
op_or
id|NVRAM_CMD_FIRST
op_or
id|NVRAM_CMD_LAST
op_or
id|NVRAM_CMD_ERASE
suffix:semicolon
r_if
c_cond
(paren
id|tg3_nvram_exec_cmd
c_func
(paren
id|tp
comma
id|nvram_cmd
)paren
)paren
r_break
suffix:semicolon
multiline_comment|/* Issue another write enable to start the write. */
id|nvram_cmd
op_assign
id|NVRAM_CMD_WREN
op_or
id|NVRAM_CMD_GO
op_or
id|NVRAM_CMD_DONE
suffix:semicolon
r_if
c_cond
(paren
id|tg3_nvram_exec_cmd
c_func
(paren
id|tp
comma
id|nvram_cmd
)paren
)paren
r_break
suffix:semicolon
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|pagesize
suffix:semicolon
id|j
op_add_assign
l_int|4
)paren
(brace
id|u32
id|data
suffix:semicolon
id|data
op_assign
op_star
(paren
(paren
id|u32
op_star
)paren
(paren
id|tmp
op_plus
id|j
)paren
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|NVRAM_WRDATA
comma
id|cpu_to_be32
c_func
(paren
id|data
)paren
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|NVRAM_ADDR
comma
id|phy_addr
op_plus
id|j
)paren
suffix:semicolon
id|nvram_cmd
op_assign
id|NVRAM_CMD_GO
op_or
id|NVRAM_CMD_DONE
op_or
id|NVRAM_CMD_WR
suffix:semicolon
r_if
c_cond
(paren
id|j
op_eq
l_int|0
)paren
id|nvram_cmd
op_or_assign
id|NVRAM_CMD_FIRST
suffix:semicolon
r_else
r_if
c_cond
(paren
id|j
op_eq
(paren
id|pagesize
op_minus
l_int|4
)paren
)paren
id|nvram_cmd
op_or_assign
id|NVRAM_CMD_LAST
suffix:semicolon
r_if
c_cond
(paren
(paren
id|ret
op_assign
id|tg3_nvram_exec_cmd
c_func
(paren
id|tp
comma
id|nvram_cmd
)paren
)paren
)paren
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|ret
)paren
r_break
suffix:semicolon
)brace
id|nvram_cmd
op_assign
id|NVRAM_CMD_WRDI
op_or
id|NVRAM_CMD_GO
op_or
id|NVRAM_CMD_DONE
suffix:semicolon
id|tg3_nvram_exec_cmd
c_func
(paren
id|tp
comma
id|nvram_cmd
)paren
suffix:semicolon
id|kfree
c_func
(paren
id|tmp
)paren
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
multiline_comment|/* offset and length are dword aligned */
DECL|function|tg3_nvram_write_block_buffered
r_static
r_int
id|tg3_nvram_write_block_buffered
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|offset
comma
id|u32
id|len
comma
id|u8
op_star
id|buf
)paren
(brace
r_int
id|i
comma
id|ret
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|len
suffix:semicolon
id|i
op_add_assign
l_int|4
comma
id|offset
op_add_assign
l_int|4
)paren
(brace
id|u32
id|data
comma
id|page_off
comma
id|phy_addr
comma
id|nvram_cmd
suffix:semicolon
id|memcpy
c_func
(paren
op_amp
id|data
comma
id|buf
op_plus
id|i
comma
l_int|4
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|NVRAM_WRDATA
comma
id|cpu_to_be32
c_func
(paren
id|data
)paren
)paren
suffix:semicolon
id|page_off
op_assign
id|offset
op_mod
id|tp-&gt;nvram_pagesize
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_FLASH
)paren
op_logical_and
(paren
id|tp-&gt;nvram_jedecnum
op_eq
id|JEDEC_ATMEL
)paren
)paren
(brace
id|phy_addr
op_assign
(paren
(paren
id|offset
op_div
id|tp-&gt;nvram_pagesize
)paren
op_lshift
id|ATMEL_AT45DB0X1B_PAGE_POS
)paren
op_plus
id|page_off
suffix:semicolon
)brace
r_else
(brace
id|phy_addr
op_assign
id|offset
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|NVRAM_ADDR
comma
id|phy_addr
)paren
suffix:semicolon
id|nvram_cmd
op_assign
id|NVRAM_CMD_GO
op_or
id|NVRAM_CMD_DONE
op_or
id|NVRAM_CMD_WR
suffix:semicolon
r_if
c_cond
(paren
(paren
id|page_off
op_eq
l_int|0
)paren
op_logical_or
(paren
id|i
op_eq
l_int|0
)paren
)paren
id|nvram_cmd
op_or_assign
id|NVRAM_CMD_FIRST
suffix:semicolon
r_else
r_if
c_cond
(paren
id|page_off
op_eq
(paren
id|tp-&gt;nvram_pagesize
op_minus
l_int|4
)paren
)paren
id|nvram_cmd
op_or_assign
id|NVRAM_CMD_LAST
suffix:semicolon
r_if
c_cond
(paren
id|i
op_eq
(paren
id|len
op_minus
l_int|4
)paren
)paren
id|nvram_cmd
op_or_assign
id|NVRAM_CMD_LAST
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;nvram_jedecnum
op_eq
id|JEDEC_ST
)paren
op_logical_and
(paren
id|nvram_cmd
op_amp
id|NVRAM_CMD_FIRST
)paren
)paren
(brace
r_if
c_cond
(paren
(paren
id|ret
op_assign
id|tg3_nvram_exec_cmd
c_func
(paren
id|tp
comma
id|NVRAM_CMD_WREN
op_or
id|NVRAM_CMD_GO
op_or
id|NVRAM_CMD_DONE
)paren
)paren
)paren
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_FLASH
)paren
)paren
(brace
multiline_comment|/* We always do complete word writes to eeprom. */
id|nvram_cmd
op_or_assign
(paren
id|NVRAM_CMD_FIRST
op_or
id|NVRAM_CMD_LAST
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|ret
op_assign
id|tg3_nvram_exec_cmd
c_func
(paren
id|tp
comma
id|nvram_cmd
)paren
)paren
)paren
r_break
suffix:semicolon
)brace
r_return
id|ret
suffix:semicolon
)brace
multiline_comment|/* offset and length are dword aligned */
DECL|function|tg3_nvram_write_block
r_static
r_int
id|tg3_nvram_write_block
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
id|offset
comma
id|u32
id|len
comma
id|u8
op_star
id|buf
)paren
(brace
r_int
id|ret
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_SUN_570X
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Attempt to do nvram_write on Sun 570X&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_EEPROM_WRITE_PROT
)paren
(brace
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
op_or
id|GRC_LCLCTRL_GPIO_OE1
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_NVRAM
)paren
)paren
(brace
id|ret
op_assign
id|tg3_nvram_write_block_using_eeprom
c_func
(paren
id|tp
comma
id|offset
comma
id|len
comma
id|buf
)paren
suffix:semicolon
)brace
r_else
(brace
id|u32
id|grc_mode
suffix:semicolon
id|tg3_nvram_lock
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
id|u32
id|nvaccess
op_assign
id|tr32
c_func
(paren
id|NVRAM_ACCESS
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|NVRAM_ACCESS
comma
id|nvaccess
op_or
id|ACCESS_ENABLE
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|NVRAM_WRITE1
comma
l_int|0x406
)paren
suffix:semicolon
)brace
id|grc_mode
op_assign
id|tr32
c_func
(paren
id|GRC_MODE
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_MODE
comma
id|grc_mode
op_or
id|GRC_MODE_NVRAM_WR_ENABLE
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_NVRAM_BUFFERED
)paren
op_logical_or
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_FLASH
)paren
)paren
(brace
id|ret
op_assign
id|tg3_nvram_write_block_buffered
c_func
(paren
id|tp
comma
id|offset
comma
id|len
comma
id|buf
)paren
suffix:semicolon
)brace
r_else
(brace
id|ret
op_assign
id|tg3_nvram_write_block_unbuffered
c_func
(paren
id|tp
comma
id|offset
comma
id|len
comma
id|buf
)paren
suffix:semicolon
)brace
id|grc_mode
op_assign
id|tr32
c_func
(paren
id|GRC_MODE
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_MODE
comma
id|grc_mode
op_amp
op_complement
id|GRC_MODE_NVRAM_WR_ENABLE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
id|u32
id|nvaccess
op_assign
id|tr32
c_func
(paren
id|NVRAM_ACCESS
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|NVRAM_ACCESS
comma
id|nvaccess
op_amp
op_complement
id|ACCESS_ENABLE
)paren
suffix:semicolon
)brace
id|tg3_nvram_unlock
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_EEPROM_WRITE_PROT
)paren
(brace
id|tw32_f
c_func
(paren
id|GRC_LOCAL_CTRL
comma
id|tp-&gt;grc_local_ctrl
op_or
id|GRC_LCLCTRL_GPIO_OE1
op_or
id|GRC_LCLCTRL_GPIO_OUTPUT1
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
r_return
id|ret
suffix:semicolon
)brace
DECL|struct|subsys_tbl_ent
r_struct
id|subsys_tbl_ent
(brace
DECL|member|subsys_vendor
DECL|member|subsys_devid
id|u16
id|subsys_vendor
comma
id|subsys_devid
suffix:semicolon
DECL|member|phy_id
id|u32
id|phy_id
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|subsys_id_to_phy_id
r_static
r_struct
id|subsys_tbl_ent
id|subsys_id_to_phy_id
(braket
)braket
op_assign
(brace
multiline_comment|/* Broadcom boards. */
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
l_int|0x1644
comma
id|PHY_ID_BCM5401
)brace
comma
multiline_comment|/* BCM95700A6 */
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
l_int|0x0001
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* BCM95701A5 */
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
l_int|0x0002
comma
id|PHY_ID_BCM8002
)brace
comma
multiline_comment|/* BCM95700T6 */
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
l_int|0x0003
comma
l_int|0
)brace
comma
multiline_comment|/* BCM95700A9 */
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
l_int|0x0005
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* BCM95701T1 */
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
l_int|0x0006
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* BCM95701T8 */
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
l_int|0x0007
comma
l_int|0
)brace
comma
multiline_comment|/* BCM95701A7 */
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
l_int|0x0008
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* BCM95701A10 */
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
l_int|0x8008
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* BCM95701A12 */
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
l_int|0x0009
comma
id|PHY_ID_BCM5703
)brace
comma
multiline_comment|/* BCM95703Ax1 */
(brace
id|PCI_VENDOR_ID_BROADCOM
comma
l_int|0x8009
comma
id|PHY_ID_BCM5703
)brace
comma
multiline_comment|/* BCM95703Ax2 */
multiline_comment|/* 3com boards. */
(brace
id|PCI_VENDOR_ID_3COM
comma
l_int|0x1000
comma
id|PHY_ID_BCM5401
)brace
comma
multiline_comment|/* 3C996T */
(brace
id|PCI_VENDOR_ID_3COM
comma
l_int|0x1006
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* 3C996BT */
(brace
id|PCI_VENDOR_ID_3COM
comma
l_int|0x1004
comma
l_int|0
)brace
comma
multiline_comment|/* 3C996SX */
(brace
id|PCI_VENDOR_ID_3COM
comma
l_int|0x1007
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* 3C1000T */
(brace
id|PCI_VENDOR_ID_3COM
comma
l_int|0x1008
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* 3C940BR01 */
multiline_comment|/* DELL boards. */
(brace
id|PCI_VENDOR_ID_DELL
comma
l_int|0x00d1
comma
id|PHY_ID_BCM5401
)brace
comma
multiline_comment|/* VIPER */
(brace
id|PCI_VENDOR_ID_DELL
comma
l_int|0x0106
comma
id|PHY_ID_BCM5401
)brace
comma
multiline_comment|/* JAGUAR */
(brace
id|PCI_VENDOR_ID_DELL
comma
l_int|0x0109
comma
id|PHY_ID_BCM5411
)brace
comma
multiline_comment|/* MERLOT */
(brace
id|PCI_VENDOR_ID_DELL
comma
l_int|0x010a
comma
id|PHY_ID_BCM5411
)brace
comma
multiline_comment|/* SLIM_MERLOT */
multiline_comment|/* Compaq boards. */
(brace
id|PCI_VENDOR_ID_COMPAQ
comma
l_int|0x007c
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* BANSHEE */
(brace
id|PCI_VENDOR_ID_COMPAQ
comma
l_int|0x009a
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* BANSHEE_2 */
(brace
id|PCI_VENDOR_ID_COMPAQ
comma
l_int|0x007d
comma
l_int|0
)brace
comma
multiline_comment|/* CHANGELING */
(brace
id|PCI_VENDOR_ID_COMPAQ
comma
l_int|0x0085
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* NC7780 */
(brace
id|PCI_VENDOR_ID_COMPAQ
comma
l_int|0x0099
comma
id|PHY_ID_BCM5701
)brace
comma
multiline_comment|/* NC7780_2 */
multiline_comment|/* IBM boards. */
(brace
id|PCI_VENDOR_ID_IBM
comma
l_int|0x0281
comma
l_int|0
)brace
multiline_comment|/* IBM??? */
)brace
suffix:semicolon
DECL|function|lookup_by_subsys
r_static
r_inline
r_struct
id|subsys_tbl_ent
op_star
id|lookup_by_subsys
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|ARRAY_SIZE
c_func
(paren
id|subsys_id_to_phy_id
)paren
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
(paren
id|subsys_id_to_phy_id
(braket
id|i
)braket
dot
id|subsys_vendor
op_eq
id|tp-&gt;pdev-&gt;subsystem_vendor
)paren
op_logical_and
(paren
id|subsys_id_to_phy_id
(braket
id|i
)braket
dot
id|subsys_devid
op_eq
id|tp-&gt;pdev-&gt;subsystem_device
)paren
)paren
r_return
op_amp
id|subsys_id_to_phy_id
(braket
id|i
)braket
suffix:semicolon
)brace
r_return
l_int|NULL
suffix:semicolon
)brace
DECL|function|tg3_phy_probe
r_static
r_int
id|__devinit
id|tg3_phy_probe
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|eeprom_phy_id
comma
id|hw_phy_id_1
comma
id|hw_phy_id_2
suffix:semicolon
id|u32
id|hw_phy_id
comma
id|hw_phy_id_masked
suffix:semicolon
id|u32
id|val
suffix:semicolon
r_int
id|eeprom_signature_found
comma
id|eeprom_phy_serdes
comma
id|err
suffix:semicolon
id|tp-&gt;phy_id
op_assign
id|PHY_ID_INVALID
suffix:semicolon
id|eeprom_phy_id
op_assign
id|PHY_ID_INVALID
suffix:semicolon
id|eeprom_phy_serdes
op_assign
l_int|0
suffix:semicolon
id|eeprom_signature_found
op_assign
l_int|0
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_DATA_SIG
comma
op_amp
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
id|val
op_eq
id|NIC_SRAM_DATA_SIG_MAGIC
)paren
(brace
id|u32
id|nic_cfg
comma
id|led_cfg
suffix:semicolon
id|u32
id|nic_phy_id
comma
id|cfg2
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_DATA_CFG
comma
op_amp
id|nic_cfg
)paren
suffix:semicolon
id|tp-&gt;nic_sram_data_cfg
op_assign
id|nic_cfg
suffix:semicolon
id|eeprom_signature_found
op_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
(paren
id|nic_cfg
op_amp
id|NIC_SRAM_DATA_CFG_PHY_TYPE_MASK
)paren
op_eq
id|NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER
)paren
id|eeprom_phy_serdes
op_assign
l_int|1
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_DATA_PHY_ID
comma
op_amp
id|nic_phy_id
)paren
suffix:semicolon
r_if
c_cond
(paren
id|nic_phy_id
op_ne
l_int|0
)paren
(brace
id|u32
id|id1
op_assign
id|nic_phy_id
op_amp
id|NIC_SRAM_DATA_PHY_ID1_MASK
suffix:semicolon
id|u32
id|id2
op_assign
id|nic_phy_id
op_amp
id|NIC_SRAM_DATA_PHY_ID2_MASK
suffix:semicolon
id|eeprom_phy_id
op_assign
(paren
id|id1
op_rshift
l_int|16
)paren
op_lshift
l_int|10
suffix:semicolon
id|eeprom_phy_id
op_or_assign
(paren
id|id2
op_amp
l_int|0xfc00
)paren
op_lshift
l_int|16
suffix:semicolon
id|eeprom_phy_id
op_or_assign
(paren
id|id2
op_amp
l_int|0x03ff
)paren
op_lshift
l_int|0
suffix:semicolon
)brace
r_else
id|eeprom_phy_id
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_DATA_CFG_2
comma
op_amp
id|led_cfg
)paren
suffix:semicolon
id|led_cfg
op_and_assign
(paren
id|NIC_SRAM_DATA_CFG_LED_MODE_MASK
op_or
id|SHASTA_EXT_LED_MODE_MASK
)paren
suffix:semicolon
)brace
r_else
id|led_cfg
op_assign
id|nic_cfg
op_amp
id|NIC_SRAM_DATA_CFG_LED_MODE_MASK
suffix:semicolon
r_switch
c_cond
(paren
id|led_cfg
)paren
(brace
r_default
suffix:colon
r_case
id|NIC_SRAM_DATA_CFG_LED_MODE_PHY_1
suffix:colon
id|tp-&gt;led_ctrl
op_assign
id|LED_CTRL_MODE_PHY_1
suffix:semicolon
r_break
suffix:semicolon
r_case
id|NIC_SRAM_DATA_CFG_LED_MODE_PHY_2
suffix:colon
id|tp-&gt;led_ctrl
op_assign
id|LED_CTRL_MODE_PHY_2
suffix:semicolon
r_break
suffix:semicolon
r_case
id|NIC_SRAM_DATA_CFG_LED_MODE_MAC
suffix:colon
id|tp-&gt;led_ctrl
op_assign
id|LED_CTRL_MODE_MAC
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SHASTA_EXT_LED_SHARED
suffix:colon
id|tp-&gt;led_ctrl
op_assign
id|LED_CTRL_MODE_SHARED
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_ne
id|CHIPREV_ID_5750_A0
op_logical_and
id|tp-&gt;pci_chip_rev_id
op_ne
id|CHIPREV_ID_5750_A1
)paren
id|tp-&gt;led_ctrl
op_or_assign
(paren
id|LED_CTRL_MODE_PHY_1
op_or
id|LED_CTRL_MODE_PHY_2
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SHASTA_EXT_LED_MAC
suffix:colon
id|tp-&gt;led_ctrl
op_assign
id|LED_CTRL_MODE_SHASTA_MAC
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SHASTA_EXT_LED_COMBO
suffix:colon
id|tp-&gt;led_ctrl
op_assign
id|LED_CTRL_MODE_COMBO
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_ne
id|CHIPREV_ID_5750_A0
)paren
id|tp-&gt;led_ctrl
op_or_assign
(paren
id|LED_CTRL_MODE_PHY_1
op_or
id|LED_CTRL_MODE_PHY_2
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
suffix:semicolon
r_if
c_cond
(paren
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5701
)paren
op_logical_and
id|tp-&gt;pdev-&gt;subsystem_vendor
op_eq
id|PCI_VENDOR_ID_DELL
)paren
id|tp-&gt;led_ctrl
op_assign
id|LED_CTRL_MODE_PHY_2
suffix:semicolon
r_if
c_cond
(paren
(paren
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5703
)paren
op_logical_or
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
)paren
op_logical_or
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
)paren
)paren
op_logical_and
(paren
id|nic_cfg
op_amp
id|NIC_SRAM_DATA_CFG_EEPROM_WP
)paren
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_EEPROM_WRITE_PROT
suffix:semicolon
r_if
c_cond
(paren
id|nic_cfg
op_amp
id|NIC_SRAM_DATA_CFG_ASF_ENABLE
)paren
(brace
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_ENABLE_ASF
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_ASF_NEW_HANDSHAKE
suffix:semicolon
)brace
r_if
c_cond
(paren
id|nic_cfg
op_amp
id|NIC_SRAM_DATA_CFG_FIBER_WOL
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_SERDES_WOL_CAP
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_DATA_PHY_ID
comma
op_amp
id|cfg2
)paren
suffix:semicolon
r_if
c_cond
(paren
id|cfg2
op_amp
(paren
l_int|1
op_lshift
l_int|17
)paren
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_CAPACITIVE_COUPLING
suffix:semicolon
)brace
multiline_comment|/* Reading the PHY ID register can conflict with ASF&n;&t; * firwmare access to the PHY hardware.&n;&t; */
id|err
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_ENABLE_ASF
)paren
(brace
id|hw_phy_id
op_assign
id|hw_phy_id_masked
op_assign
id|PHY_ID_INVALID
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Now read the physical PHY_ID from the chip and verify&n;&t;&t; * that it is sane.  If it doesn&squot;t look good, we fall back&n;&t;&t; * to either the hard-coded table based PHY_ID and failing&n;&t;&t; * that the value found in the eeprom area.&n;&t;&t; */
id|err
op_or_assign
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_PHYSID1
comma
op_amp
id|hw_phy_id_1
)paren
suffix:semicolon
id|err
op_or_assign
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_PHYSID2
comma
op_amp
id|hw_phy_id_2
)paren
suffix:semicolon
id|hw_phy_id
op_assign
(paren
id|hw_phy_id_1
op_amp
l_int|0xffff
)paren
op_lshift
l_int|10
suffix:semicolon
id|hw_phy_id
op_or_assign
(paren
id|hw_phy_id_2
op_amp
l_int|0xfc00
)paren
op_lshift
l_int|16
suffix:semicolon
id|hw_phy_id
op_or_assign
(paren
id|hw_phy_id_2
op_amp
l_int|0x03ff
)paren
op_lshift
l_int|0
suffix:semicolon
id|hw_phy_id_masked
op_assign
id|hw_phy_id
op_amp
id|PHY_ID_MASK
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|err
op_logical_and
id|KNOWN_PHY_ID
c_func
(paren
id|hw_phy_id_masked
)paren
)paren
(brace
id|tp-&gt;phy_id
op_assign
id|hw_phy_id
suffix:semicolon
r_if
c_cond
(paren
id|hw_phy_id_masked
op_eq
id|PHY_ID_BCM8002
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_PHY_SERDES
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|eeprom_signature_found
)paren
(brace
id|tp-&gt;phy_id
op_assign
id|eeprom_phy_id
suffix:semicolon
r_if
c_cond
(paren
id|eeprom_phy_serdes
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_PHY_SERDES
suffix:semicolon
)brace
r_else
(brace
r_struct
id|subsys_tbl_ent
op_star
id|p
suffix:semicolon
multiline_comment|/* No eeprom signature?  Try the hardcoded&n;&t;&t;&t; * subsys device table.&n;&t;&t;&t; */
id|p
op_assign
id|lookup_by_subsys
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|p
)paren
r_return
op_minus
id|ENODEV
suffix:semicolon
id|tp-&gt;phy_id
op_assign
id|p-&gt;phy_id
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|tp-&gt;phy_id
op_logical_or
id|tp-&gt;phy_id
op_eq
id|PHY_ID_BCM8002
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_PHY_SERDES
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_ENABLE_ASF
)paren
)paren
(brace
id|u32
id|bmsr
comma
id|adv_reg
comma
id|tg3_ctrl
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|bmsr
)paren
suffix:semicolon
id|tg3_readphy
c_func
(paren
id|tp
comma
id|MII_BMSR
comma
op_amp
id|bmsr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|bmsr
op_amp
id|BMSR_LSTATUS
)paren
r_goto
id|skip_phy_reset
suffix:semicolon
id|err
op_assign
id|tg3_phy_reset
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
id|adv_reg
op_assign
(paren
id|ADVERTISE_10HALF
op_or
id|ADVERTISE_10FULL
op_or
id|ADVERTISE_100HALF
op_or
id|ADVERTISE_100FULL
op_or
id|ADVERTISE_CSMA
op_or
id|ADVERTISE_PAUSE_CAP
)paren
suffix:semicolon
id|tg3_ctrl
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_10_100_ONLY
)paren
)paren
(brace
id|tg3_ctrl
op_assign
(paren
id|MII_TG3_CTRL_ADV_1000_HALF
op_or
id|MII_TG3_CTRL_ADV_1000_FULL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_A0
op_logical_or
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_B0
)paren
id|tg3_ctrl
op_or_assign
(paren
id|MII_TG3_CTRL_AS_MASTER
op_or
id|MII_TG3_CTRL_ENABLE_AS_MASTER
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|tg3_copper_is_advertising_all
c_func
(paren
id|tp
)paren
)paren
(brace
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_ADVERTISE
comma
id|adv_reg
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_10_100_ONLY
)paren
)paren
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_CTRL
comma
id|tg3_ctrl
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_BMCR
comma
id|BMCR_ANENABLE
op_or
id|BMCR_ANRESTART
)paren
suffix:semicolon
)brace
id|tg3_phy_set_wirespeed
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_ADVERTISE
comma
id|adv_reg
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_10_100_ONLY
)paren
)paren
id|tg3_writephy
c_func
(paren
id|tp
comma
id|MII_TG3_CTRL
comma
id|tg3_ctrl
)paren
suffix:semicolon
)brace
id|skip_phy_reset
suffix:colon
r_if
c_cond
(paren
(paren
id|tp-&gt;phy_id
op_amp
id|PHY_ID_MASK
)paren
op_eq
id|PHY_ID_BCM5401
)paren
(brace
id|err
op_assign
id|tg3_init_5401phy_dsp
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|err
op_logical_and
(paren
(paren
id|tp-&gt;phy_id
op_amp
id|PHY_ID_MASK
)paren
op_eq
id|PHY_ID_BCM5401
)paren
)paren
(brace
id|err
op_assign
id|tg3_init_5401phy_dsp
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|eeprom_signature_found
)paren
id|tp-&gt;led_ctrl
op_assign
id|LED_CTRL_MODE_PHY_1
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
id|tp-&gt;link_config.advertising
op_assign
(paren
id|ADVERTISED_1000baseT_Half
op_or
id|ADVERTISED_1000baseT_Full
op_or
id|ADVERTISED_Autoneg
op_or
id|ADVERTISED_FIBRE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_10_100_ONLY
)paren
id|tp-&gt;link_config.advertising
op_and_assign
op_complement
(paren
id|ADVERTISED_1000baseT_Half
op_or
id|ADVERTISED_1000baseT_Full
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
DECL|function|tg3_read_partno
r_static
r_void
id|__devinit
id|tg3_read_partno
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_int
r_char
id|vpd_data
(braket
l_int|256
)braket
suffix:semicolon
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_SUN_570X
)paren
(brace
multiline_comment|/* Sun decided not to put the necessary bits in the&n;&t;&t; * NVRAM of their onboard tg3 parts :(&n;&t;&t; */
id|strcpy
c_func
(paren
id|tp-&gt;board_part_number
comma
l_string|&quot;Sun 570X&quot;
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|256
suffix:semicolon
id|i
op_add_assign
l_int|4
)paren
(brace
id|u32
id|tmp
suffix:semicolon
r_if
c_cond
(paren
id|tg3_nvram_read
c_func
(paren
id|tp
comma
l_int|0x100
op_plus
id|i
comma
op_amp
id|tmp
)paren
)paren
r_goto
id|out_not_found
suffix:semicolon
id|vpd_data
(braket
id|i
op_plus
l_int|0
)braket
op_assign
(paren
(paren
id|tmp
op_rshift
l_int|0
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|vpd_data
(braket
id|i
op_plus
l_int|1
)braket
op_assign
(paren
(paren
id|tmp
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|vpd_data
(braket
id|i
op_plus
l_int|2
)braket
op_assign
(paren
(paren
id|tmp
op_rshift
l_int|16
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|vpd_data
(braket
id|i
op_plus
l_int|3
)braket
op_assign
(paren
(paren
id|tmp
op_rshift
l_int|24
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
)brace
multiline_comment|/* Now parse and find the part number. */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|256
suffix:semicolon
)paren
(brace
r_int
r_char
id|val
op_assign
id|vpd_data
(braket
id|i
)braket
suffix:semicolon
r_int
id|block_end
suffix:semicolon
r_if
c_cond
(paren
id|val
op_eq
l_int|0x82
op_logical_or
id|val
op_eq
l_int|0x91
)paren
(brace
id|i
op_assign
(paren
id|i
op_plus
l_int|3
op_plus
(paren
id|vpd_data
(braket
id|i
op_plus
l_int|1
)braket
op_plus
(paren
id|vpd_data
(braket
id|i
op_plus
l_int|2
)braket
op_lshift
l_int|8
)paren
)paren
)paren
suffix:semicolon
r_continue
suffix:semicolon
)brace
r_if
c_cond
(paren
id|val
op_ne
l_int|0x90
)paren
r_goto
id|out_not_found
suffix:semicolon
id|block_end
op_assign
(paren
id|i
op_plus
l_int|3
op_plus
(paren
id|vpd_data
(braket
id|i
op_plus
l_int|1
)braket
op_plus
(paren
id|vpd_data
(braket
id|i
op_plus
l_int|2
)braket
op_lshift
l_int|8
)paren
)paren
)paren
suffix:semicolon
id|i
op_add_assign
l_int|3
suffix:semicolon
r_while
c_loop
(paren
id|i
OL
id|block_end
)paren
(brace
r_if
c_cond
(paren
id|vpd_data
(braket
id|i
op_plus
l_int|0
)braket
op_eq
l_char|&squot;P&squot;
op_logical_and
id|vpd_data
(braket
id|i
op_plus
l_int|1
)braket
op_eq
l_char|&squot;N&squot;
)paren
(brace
r_int
id|partno_len
op_assign
id|vpd_data
(braket
id|i
op_plus
l_int|2
)braket
suffix:semicolon
r_if
c_cond
(paren
id|partno_len
OG
l_int|24
)paren
r_goto
id|out_not_found
suffix:semicolon
id|memcpy
c_func
(paren
id|tp-&gt;board_part_number
comma
op_amp
id|vpd_data
(braket
id|i
op_plus
l_int|3
)braket
comma
id|partno_len
)paren
suffix:semicolon
multiline_comment|/* Success. */
r_return
suffix:semicolon
)brace
)brace
multiline_comment|/* Part number not found. */
r_goto
id|out_not_found
suffix:semicolon
)brace
id|out_not_found
suffix:colon
id|strcpy
c_func
(paren
id|tp-&gt;board_part_number
comma
l_string|&quot;none&quot;
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_SPARC64
DECL|function|tg3_is_sun_570X
r_static
r_int
id|__devinit
id|tg3_is_sun_570X
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|pci_dev
op_star
id|pdev
op_assign
id|tp-&gt;pdev
suffix:semicolon
r_struct
id|pcidev_cookie
op_star
id|pcp
op_assign
id|pdev-&gt;sysdata
suffix:semicolon
r_if
c_cond
(paren
id|pcp
op_ne
l_int|NULL
)paren
(brace
r_int
id|node
op_assign
id|pcp-&gt;prom_node
suffix:semicolon
id|u32
id|venid
suffix:semicolon
r_int
id|err
suffix:semicolon
id|err
op_assign
id|prom_getproperty
c_func
(paren
id|node
comma
l_string|&quot;subsystem-vendor-id&quot;
comma
(paren
r_char
op_star
)paren
op_amp
id|venid
comma
r_sizeof
(paren
id|venid
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
op_eq
l_int|0
op_logical_or
id|err
op_eq
op_minus
l_int|1
)paren
r_return
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|venid
op_eq
id|PCI_VENDOR_ID_SUN
)paren
r_return
l_int|1
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#endif
DECL|function|tg3_get_invariants
r_static
r_int
id|__devinit
id|tg3_get_invariants
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|u32
id|misc_ctrl_reg
suffix:semicolon
id|u32
id|cacheline_sz_reg
suffix:semicolon
id|u32
id|pci_state_reg
comma
id|grc_misc_cfg
suffix:semicolon
id|u32
id|val
suffix:semicolon
id|u16
id|pci_cmd
suffix:semicolon
r_int
id|err
suffix:semicolon
macro_line|#ifdef CONFIG_SPARC64
r_if
c_cond
(paren
id|tg3_is_sun_570X
c_func
(paren
id|tp
)paren
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_SUN_570X
suffix:semicolon
macro_line|#endif
multiline_comment|/* If we have an AMD 762 or Intel ICH/ICH0/ICH2 chipset, write&n;&t; * reordering to the mailbox registers done by the host&n;&t; * controller can cause major troubles.  We read back from&n;&t; * every mailbox register write to force the writes to be&n;&t; * posted to the chip in order.&n;&t; */
r_if
c_cond
(paren
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801AA_8
comma
l_int|NULL
)paren
op_logical_or
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801AB_8
comma
l_int|NULL
)paren
op_logical_or
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801BA_11
comma
l_int|NULL
)paren
op_logical_or
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801BA_6
comma
l_int|NULL
)paren
op_logical_or
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_AMD
comma
id|PCI_DEVICE_ID_AMD_FE_GATE_700C
comma
l_int|NULL
)paren
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_MBOX_WRITE_REORDER
suffix:semicolon
multiline_comment|/* Force memory write invalidate off.  If we leave it on,&n;&t; * then on 5700_BX chips we have to enable a workaround.&n;&t; * The workaround is to set the TG3PCI_DMA_RW_CTRL boundary&n;&t; * to match the cacheline size.  The Broadcom driver have this&n;&t; * workaround but turns MWI off all the times so never uses&n;&t; * it.  This seems to suggest that the workaround is insufficient.&n;&t; */
id|pci_read_config_word
c_func
(paren
id|tp-&gt;pdev
comma
id|PCI_COMMAND
comma
op_amp
id|pci_cmd
)paren
suffix:semicolon
id|pci_cmd
op_and_assign
op_complement
id|PCI_COMMAND_INVALIDATE
suffix:semicolon
id|pci_write_config_word
c_func
(paren
id|tp-&gt;pdev
comma
id|PCI_COMMAND
comma
id|pci_cmd
)paren
suffix:semicolon
multiline_comment|/* It is absolutely critical that TG3PCI_MISC_HOST_CTRL&n;&t; * has the register indirect write enable bit set before&n;&t; * we try to access any of the MMIO registers.  It is also&n;&t; * critical that the PCI-X hw workaround situation is decided&n;&t; * before that as well.&n;&t; */
id|pci_read_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MISC_HOST_CTRL
comma
op_amp
id|misc_ctrl_reg
)paren
suffix:semicolon
id|tp-&gt;pci_chip_rev_id
op_assign
(paren
id|misc_ctrl_reg
op_rshift
id|MISC_HOST_CTRL_CHIPREV_SHIFT
)paren
suffix:semicolon
multiline_comment|/* Initialize misc host control in PCI block. */
id|tp-&gt;misc_host_ctrl
op_or_assign
(paren
id|misc_ctrl_reg
op_amp
id|MISC_HOST_CTRL_CHIPREV
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MISC_HOST_CTRL
comma
id|tp-&gt;misc_host_ctrl
)paren
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_CACHELINESZ
comma
op_amp
id|cacheline_sz_reg
)paren
suffix:semicolon
id|tp-&gt;pci_cacheline_sz
op_assign
(paren
id|cacheline_sz_reg
op_rshift
l_int|0
)paren
op_amp
l_int|0xff
suffix:semicolon
id|tp-&gt;pci_lat_timer
op_assign
(paren
id|cacheline_sz_reg
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
suffix:semicolon
id|tp-&gt;pci_hdr_type
op_assign
(paren
id|cacheline_sz_reg
op_rshift
l_int|16
)paren
op_amp
l_int|0xff
suffix:semicolon
id|tp-&gt;pci_bist
op_assign
(paren
id|cacheline_sz_reg
op_rshift
l_int|24
)paren
op_amp
l_int|0xff
suffix:semicolon
r_if
c_cond
(paren
id|pci_find_capability
c_func
(paren
id|tp-&gt;pdev
comma
id|PCI_CAP_ID_EXP
)paren
op_ne
l_int|0
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_PCI_EXPRESS
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5703
op_logical_and
id|tp-&gt;pci_lat_timer
OL
l_int|64
)paren
(brace
id|tp-&gt;pci_lat_timer
op_assign
l_int|64
suffix:semicolon
id|cacheline_sz_reg
op_assign
(paren
(paren
id|tp-&gt;pci_cacheline_sz
op_amp
l_int|0xff
)paren
op_lshift
l_int|0
)paren
suffix:semicolon
id|cacheline_sz_reg
op_or_assign
(paren
(paren
id|tp-&gt;pci_lat_timer
op_amp
l_int|0xff
)paren
op_lshift
l_int|8
)paren
suffix:semicolon
id|cacheline_sz_reg
op_or_assign
(paren
(paren
id|tp-&gt;pci_hdr_type
op_amp
l_int|0xff
)paren
op_lshift
l_int|16
)paren
suffix:semicolon
id|cacheline_sz_reg
op_or_assign
(paren
(paren
id|tp-&gt;pci_bist
op_amp
l_int|0xff
)paren
op_lshift
l_int|24
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_CACHELINESZ
comma
id|cacheline_sz_reg
)paren
suffix:semicolon
)brace
id|pci_read_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_PCISTATE
comma
op_amp
id|pci_state_reg
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|pci_state_reg
op_amp
id|PCISTATE_CONV_PCI_MODE
)paren
op_eq
l_int|0
)paren
(brace
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_PCIX_MODE
suffix:semicolon
multiline_comment|/* If this is a 5700 BX chipset, and we are in PCI-X&n;&t;&t; * mode, enable register write workaround.&n;&t;&t; *&n;&t;&t; * The workaround is to use indirect register accesses&n;&t;&t; * for all chip writes not to mailbox registers.&n;&t;&t; */
r_if
c_cond
(paren
id|GET_CHIP_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|CHIPREV_5700_BX
)paren
(brace
id|u32
id|pm_reg
suffix:semicolon
id|u16
id|pci_cmd
suffix:semicolon
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_PCIX_TARGET_HWBUG
suffix:semicolon
multiline_comment|/* The chip can have it&squot;s power management PCI config&n;&t;&t;&t; * space registers clobbered due to this bug.&n;&t;&t;&t; * So explicitly force the chip into D0 here.&n;&t;&t;&t; */
id|pci_read_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_PM_CTRL_STAT
comma
op_amp
id|pm_reg
)paren
suffix:semicolon
id|pm_reg
op_and_assign
op_complement
id|PCI_PM_CTRL_STATE_MASK
suffix:semicolon
id|pm_reg
op_or_assign
id|PCI_PM_CTRL_PME_ENABLE
op_or
l_int|0
multiline_comment|/* D0 */
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_PM_CTRL_STAT
comma
id|pm_reg
)paren
suffix:semicolon
multiline_comment|/* Also, force SERR#/PERR# in PCI command. */
id|pci_read_config_word
c_func
(paren
id|tp-&gt;pdev
comma
id|PCI_COMMAND
comma
op_amp
id|pci_cmd
)paren
suffix:semicolon
id|pci_cmd
op_or_assign
id|PCI_COMMAND_PARITY
op_or
id|PCI_COMMAND_SERR
suffix:semicolon
id|pci_write_config_word
c_func
(paren
id|tp-&gt;pdev
comma
id|PCI_COMMAND
comma
id|pci_cmd
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* Back to back register writes can cause problems on this chip,&n;&t; * the workaround is to read back all reg writes except those to&n;&t; * mailbox regs.  See tg3_write_indirect_reg32().&n;&t; *&n;&t; * PCI Express 5750_A0 rev chips need this workaround too.&n;&t; */
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5701
op_logical_or
(paren
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PCI_EXPRESS
)paren
op_logical_and
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5750_A0
)paren
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_5701_REG_WRITE_BUG
suffix:semicolon
r_if
c_cond
(paren
(paren
id|pci_state_reg
op_amp
id|PCISTATE_BUS_SPEED_HIGH
)paren
op_ne
l_int|0
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_PCI_HIGH_SPEED
suffix:semicolon
r_if
c_cond
(paren
(paren
id|pci_state_reg
op_amp
id|PCISTATE_BUS_32BIT
)paren
op_ne
l_int|0
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_PCI_32BIT
suffix:semicolon
multiline_comment|/* Chip-specific fixup from Broadcom driver */
r_if
c_cond
(paren
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5704_A0
)paren
op_logical_and
(paren
op_logical_neg
(paren
id|pci_state_reg
op_amp
id|PCISTATE_RETRY_SAME_DMA
)paren
)paren
)paren
(brace
id|pci_state_reg
op_or_assign
id|PCISTATE_RETRY_SAME_DMA
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_PCISTATE
comma
id|pci_state_reg
)paren
suffix:semicolon
)brace
multiline_comment|/* Force the chip into D0. */
id|err
op_assign
id|tg3_set_power_state
c_func
(paren
id|tp
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;(%s) transition to D0 failed&bslash;n&quot;
comma
id|pci_name
c_func
(paren
id|tp-&gt;pdev
)paren
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
multiline_comment|/* 5700 B0 chips do not support checksumming correctly due&n;&t; * to hardware bugs.&n;&t; */
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5700_B0
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_BROKEN_CHECKSUMS
suffix:semicolon
multiline_comment|/* Pseudo-header checksum is done by hardware logic and not&n;&t; * the offload processers, so make the chip do the pseudo-&n;&t; * header checksums on receive.  For transmit it is more&n;&t; * convenient to do the pseudo-header checksum in software&n;&t; * as Linux does that on transmit for us in all cases.&n;&t; */
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_NO_TX_PSEUDO_CSUM
suffix:semicolon
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_NO_RX_PSEUDO_CSUM
suffix:semicolon
multiline_comment|/* Derive initial jumbo mode from MTU assigned in&n;&t; * ether_setup() via the alloc_etherdev() call&n;&t; */
r_if
c_cond
(paren
id|tp-&gt;dev-&gt;mtu
OG
id|ETH_DATA_LEN
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_JUMBO_ENABLE
suffix:semicolon
multiline_comment|/* Determine WakeOnLan speed to use. */
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
op_logical_or
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_A0
op_logical_or
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_B0
op_logical_or
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5701_B2
)paren
(brace
id|tp-&gt;tg3_flags
op_and_assign
op_complement
(paren
id|TG3_FLAG_WOL_SPEED_100MB
)paren
suffix:semicolon
)brace
r_else
(brace
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_WOL_SPEED_100MB
suffix:semicolon
)brace
multiline_comment|/* A few boards don&squot;t want Ethernet@WireSpeed phy feature */
r_if
c_cond
(paren
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
)paren
op_logical_or
(paren
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
)paren
op_logical_and
(paren
id|tp-&gt;pci_chip_rev_id
op_ne
id|CHIPREV_ID_5705_A0
)paren
op_logical_and
(paren
id|tp-&gt;pci_chip_rev_id
op_ne
id|CHIPREV_ID_5705_A1
)paren
)paren
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_NO_ETH_WIRE_SPEED
suffix:semicolon
r_if
c_cond
(paren
id|GET_CHIP_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|CHIPREV_5703_AX
op_logical_or
id|GET_CHIP_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|CHIPREV_5704_AX
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_PHY_ADC_BUG
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5704_A0
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_PHY_5704_A0_BUG
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_PHY_BER_BUG
suffix:semicolon
multiline_comment|/* Only 5701 and later support tagged irq status mode.&n;&t; * Also, 5788 chips cannot use tagged irq status.&n;&t; *&n;&t; * However, since we are using NAPI avoid tagged irq status&n;&t; * because the interrupt condition is more difficult to&n;&t; * fully clear in that mode.&n;&t; */
id|tp-&gt;coalesce_mode
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|GET_CHIP_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|CHIPREV_5700_AX
op_logical_and
id|GET_CHIP_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|CHIPREV_5700_BX
)paren
id|tp-&gt;coalesce_mode
op_or_assign
id|HOSTCC_MODE_32BYTE
suffix:semicolon
multiline_comment|/* Initialize MAC MI mode, polling disabled. */
id|tw32_f
c_func
(paren
id|MAC_MI_MODE
comma
id|tp-&gt;mi_mode
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|80
)paren
suffix:semicolon
multiline_comment|/* Initialize data/descriptor byte/word swapping. */
id|val
op_assign
id|tr32
c_func
(paren
id|GRC_MODE
)paren
suffix:semicolon
id|val
op_and_assign
id|GRC_MODE_HOST_STACKUP
suffix:semicolon
id|tw32
c_func
(paren
id|GRC_MODE
comma
id|val
op_or
id|tp-&gt;grc_mode
)paren
suffix:semicolon
id|tg3_switch_clocks
c_func
(paren
id|tp
)paren
suffix:semicolon
multiline_comment|/* Clear this out for sanity. */
id|tw32
c_func
(paren
id|TG3PCI_MEM_WIN_BASE_ADDR
comma
l_int|0
)paren
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_PCISTATE
comma
op_amp
id|pci_state_reg
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|pci_state_reg
op_amp
id|PCISTATE_CONV_PCI_MODE
)paren
op_eq
l_int|0
op_logical_and
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_TARGET_HWBUG
)paren
op_eq
l_int|0
)paren
(brace
id|u32
id|chiprevid
op_assign
id|GET_CHIP_REV_ID
c_func
(paren
id|tp-&gt;misc_host_ctrl
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chiprevid
op_eq
id|CHIPREV_ID_5701_A0
op_logical_or
id|chiprevid
op_eq
id|CHIPREV_ID_5701_B0
op_logical_or
id|chiprevid
op_eq
id|CHIPREV_ID_5701_B2
op_logical_or
id|chiprevid
op_eq
id|CHIPREV_ID_5701_B5
)paren
(brace
r_void
id|__iomem
op_star
id|sram_base
suffix:semicolon
multiline_comment|/* Write some dummy words into the SRAM status block&n;&t;&t;&t; * area, see if it reads back correctly.  If the return&n;&t;&t;&t; * value is bad, force enable the PCIX workaround.&n;&t;&t;&t; */
id|sram_base
op_assign
id|tp-&gt;regs
op_plus
id|NIC_SRAM_WIN_BASE
op_plus
id|NIC_SRAM_STATS_BLK
suffix:semicolon
id|writel
c_func
(paren
l_int|0x00000000
comma
id|sram_base
)paren
suffix:semicolon
id|writel
c_func
(paren
l_int|0x00000000
comma
id|sram_base
op_plus
l_int|4
)paren
suffix:semicolon
id|writel
c_func
(paren
l_int|0xffffffff
comma
id|sram_base
op_plus
l_int|4
)paren
suffix:semicolon
r_if
c_cond
(paren
id|readl
c_func
(paren
id|sram_base
)paren
op_ne
l_int|0x00000000
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_PCIX_TARGET_HWBUG
suffix:semicolon
)brace
)brace
id|udelay
c_func
(paren
l_int|50
)paren
suffix:semicolon
id|tg3_nvram_init
c_func
(paren
id|tp
)paren
suffix:semicolon
id|grc_misc_cfg
op_assign
id|tr32
c_func
(paren
id|GRC_MISC_CFG
)paren
suffix:semicolon
id|grc_misc_cfg
op_and_assign
id|GRC_MISC_CFG_BOARD_ID_MASK
suffix:semicolon
multiline_comment|/* Broadcom&squot;s driver says that CIOBE multisplit has a bug */
macro_line|#if 0
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
op_logical_and
id|grc_misc_cfg
op_eq
id|GRC_MISC_CFG_BOARD_ID_5704CIOBE
)paren
(brace
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_SPLIT_MODE
suffix:semicolon
id|tp-&gt;split_mode_max_reqs
op_assign
id|SPLIT_MODE_5704_MAX_REQ
suffix:semicolon
)brace
macro_line|#endif
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_and
(paren
id|grc_misc_cfg
op_eq
id|GRC_MISC_CFG_BOARD_ID_5788
op_logical_or
id|grc_misc_cfg
op_eq
id|GRC_MISC_CFG_BOARD_ID_5788M
)paren
)paren
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_IS_5788
suffix:semicolon
multiline_comment|/* these are limited to 10/100 only */
r_if
c_cond
(paren
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5703
op_logical_and
(paren
id|grc_misc_cfg
op_eq
l_int|0x8000
op_logical_or
id|grc_misc_cfg
op_eq
l_int|0x4000
)paren
)paren
op_logical_or
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_and
id|tp-&gt;pdev-&gt;vendor
op_eq
id|PCI_VENDOR_ID_BROADCOM
op_logical_and
(paren
id|tp-&gt;pdev-&gt;device
op_eq
id|PCI_DEVICE_ID_TIGON3_5901
op_logical_or
id|tp-&gt;pdev-&gt;device
op_eq
id|PCI_DEVICE_ID_TIGON3_5901_2
op_logical_or
id|tp-&gt;pdev-&gt;device
op_eq
id|PCI_DEVICE_ID_TIGON3_5705F
)paren
)paren
op_logical_or
(paren
id|tp-&gt;pdev-&gt;vendor
op_eq
id|PCI_VENDOR_ID_BROADCOM
op_logical_and
(paren
id|tp-&gt;pdev-&gt;device
op_eq
id|PCI_DEVICE_ID_TIGON3_5751F
op_logical_or
id|tp-&gt;pdev-&gt;device
op_eq
id|PCI_DEVICE_ID_TIGON3_5753F
)paren
)paren
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_10_100_ONLY
suffix:semicolon
id|err
op_assign
id|tg3_phy_probe
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;(%s) phy probe failed, err %d&bslash;n&quot;
comma
id|pci_name
c_func
(paren
id|tp-&gt;pdev
)paren
comma
id|err
)paren
suffix:semicolon
multiline_comment|/* ... but do not return immediately ... */
)brace
id|tg3_read_partno
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
(brace
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_USE_MI_INTERRUPT
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_USE_MI_INTERRUPT
suffix:semicolon
r_else
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_USE_MI_INTERRUPT
suffix:semicolon
)brace
multiline_comment|/* 5700 {AX,BX} chips have a broken status block link&n;&t; * change bit implementation, so we must use the&n;&t; * status register in those cases.&n;&t; */
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_USE_LINKCHG_REG
suffix:semicolon
r_else
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_USE_LINKCHG_REG
suffix:semicolon
multiline_comment|/* The led_ctrl is set during tg3_phy_probe, here we might&n;&t; * have to force the link status polling mechanism based&n;&t; * upon subsystem IDs.&n;&t; */
r_if
c_cond
(paren
id|tp-&gt;pdev-&gt;subsystem_vendor
op_eq
id|PCI_VENDOR_ID_DELL
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
)paren
(brace
id|tp-&gt;tg3_flags
op_or_assign
(paren
id|TG3_FLAG_USE_MI_INTERRUPT
op_or
id|TG3_FLAG_USE_LINKCHG_REG
)paren
suffix:semicolon
)brace
multiline_comment|/* For all SERDES we poll the MAC status register. */
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PHY_SERDES
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_POLL_SERDES
suffix:semicolon
r_else
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_POLL_SERDES
suffix:semicolon
multiline_comment|/* 5700 BX chips need to have their TX producer index mailboxes&n;&t; * written twice to workaround a bug.&n;&t; */
r_if
c_cond
(paren
id|GET_CHIP_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|CHIPREV_5700_BX
)paren
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_TXD_MBOX_HWBUG
suffix:semicolon
r_else
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_TXD_MBOX_HWBUG
suffix:semicolon
multiline_comment|/* It seems all chips can get confused if TX buffers&n;&t; * straddle the 4GB address boundary in some cases.&n;&t; */
id|tp-&gt;dev-&gt;hard_start_xmit
op_assign
id|tg3_start_xmit
suffix:semicolon
id|tp-&gt;rx_offset
op_assign
l_int|2
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5701
op_logical_and
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_MODE
)paren
op_ne
l_int|0
)paren
id|tp-&gt;rx_offset
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* By default, disable wake-on-lan.  User can change this&n;&t; * using ETHTOOL_SWOL.&n;&t; */
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_WOL_ENABLE
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_SPARC64
DECL|function|tg3_get_macaddr_sparc
r_static
r_int
id|__devinit
id|tg3_get_macaddr_sparc
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|net_device
op_star
id|dev
op_assign
id|tp-&gt;dev
suffix:semicolon
r_struct
id|pci_dev
op_star
id|pdev
op_assign
id|tp-&gt;pdev
suffix:semicolon
r_struct
id|pcidev_cookie
op_star
id|pcp
op_assign
id|pdev-&gt;sysdata
suffix:semicolon
r_if
c_cond
(paren
id|pcp
op_ne
l_int|NULL
)paren
(brace
r_int
id|node
op_assign
id|pcp-&gt;prom_node
suffix:semicolon
r_if
c_cond
(paren
id|prom_getproplen
c_func
(paren
id|node
comma
l_string|&quot;local-mac-address&quot;
)paren
op_eq
l_int|6
)paren
(brace
id|prom_getproperty
c_func
(paren
id|node
comma
l_string|&quot;local-mac-address&quot;
comma
id|dev-&gt;dev_addr
comma
l_int|6
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
)brace
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
DECL|function|tg3_get_default_macaddr_sparc
r_static
r_int
id|__devinit
id|tg3_get_default_macaddr_sparc
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|net_device
op_star
id|dev
op_assign
id|tp-&gt;dev
suffix:semicolon
id|memcpy
c_func
(paren
id|dev-&gt;dev_addr
comma
id|idprom-&gt;id_ethaddr
comma
l_int|6
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#endif
DECL|function|tg3_get_device_address
r_static
r_int
id|__devinit
id|tg3_get_device_address
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|net_device
op_star
id|dev
op_assign
id|tp-&gt;dev
suffix:semicolon
id|u32
id|hi
comma
id|lo
comma
id|mac_offset
suffix:semicolon
macro_line|#ifdef CONFIG_SPARC64
r_if
c_cond
(paren
op_logical_neg
id|tg3_get_macaddr_sparc
c_func
(paren
id|tp
)paren
)paren
r_return
l_int|0
suffix:semicolon
macro_line|#endif
id|mac_offset
op_assign
l_int|0x7c
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLG2_SUN_570X
)paren
)paren
(brace
r_if
c_cond
(paren
id|tr32
c_func
(paren
id|TG3PCI_DUAL_MAC_CTRL
)paren
op_amp
id|DUAL_MAC_CTRL_ID
)paren
id|mac_offset
op_assign
l_int|0xcc
suffix:semicolon
r_if
c_cond
(paren
id|tg3_nvram_lock
c_func
(paren
id|tp
)paren
)paren
id|tw32_f
c_func
(paren
id|NVRAM_CMD
comma
id|NVRAM_CMD_RESET
)paren
suffix:semicolon
r_else
id|tg3_nvram_unlock
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
multiline_comment|/* First try to get it from MAC address mailbox. */
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_MAC_ADDR_HIGH_MBOX
comma
op_amp
id|hi
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|hi
op_rshift
l_int|16
)paren
op_eq
l_int|0x484b
)paren
(brace
id|dev-&gt;dev_addr
(braket
l_int|0
)braket
op_assign
(paren
id|hi
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|1
)braket
op_assign
(paren
id|hi
op_rshift
l_int|0
)paren
op_amp
l_int|0xff
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
id|NIC_SRAM_MAC_ADDR_LOW_MBOX
comma
op_amp
id|lo
)paren
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|2
)braket
op_assign
(paren
id|lo
op_rshift
l_int|24
)paren
op_amp
l_int|0xff
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|3
)braket
op_assign
(paren
id|lo
op_rshift
l_int|16
)paren
op_amp
l_int|0xff
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|4
)braket
op_assign
(paren
id|lo
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|5
)braket
op_assign
(paren
id|lo
op_rshift
l_int|0
)paren
op_amp
l_int|0xff
suffix:semicolon
)brace
multiline_comment|/* Next, try NVRAM. */
r_else
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLG2_SUN_570X
)paren
op_logical_and
op_logical_neg
id|tg3_nvram_read
c_func
(paren
id|tp
comma
id|mac_offset
op_plus
l_int|0
comma
op_amp
id|hi
)paren
op_logical_and
op_logical_neg
id|tg3_nvram_read
c_func
(paren
id|tp
comma
id|mac_offset
op_plus
l_int|4
comma
op_amp
id|lo
)paren
)paren
(brace
id|dev-&gt;dev_addr
(braket
l_int|0
)braket
op_assign
(paren
(paren
id|hi
op_rshift
l_int|16
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|1
)braket
op_assign
(paren
(paren
id|hi
op_rshift
l_int|24
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|2
)braket
op_assign
(paren
(paren
id|lo
op_rshift
l_int|0
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|3
)braket
op_assign
(paren
(paren
id|lo
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|4
)braket
op_assign
(paren
(paren
id|lo
op_rshift
l_int|16
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|5
)braket
op_assign
(paren
(paren
id|lo
op_rshift
l_int|24
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
)brace
multiline_comment|/* Finally just fetch it out of the MAC control regs. */
r_else
(brace
id|hi
op_assign
id|tr32
c_func
(paren
id|MAC_ADDR_0_HIGH
)paren
suffix:semicolon
id|lo
op_assign
id|tr32
c_func
(paren
id|MAC_ADDR_0_LOW
)paren
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|5
)braket
op_assign
id|lo
op_amp
l_int|0xff
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|4
)braket
op_assign
(paren
id|lo
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|3
)braket
op_assign
(paren
id|lo
op_rshift
l_int|16
)paren
op_amp
l_int|0xff
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|2
)braket
op_assign
(paren
id|lo
op_rshift
l_int|24
)paren
op_amp
l_int|0xff
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|1
)braket
op_assign
id|hi
op_amp
l_int|0xff
suffix:semicolon
id|dev-&gt;dev_addr
(braket
l_int|0
)braket
op_assign
(paren
id|hi
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|is_valid_ether_addr
c_func
(paren
op_amp
id|dev-&gt;dev_addr
(braket
l_int|0
)braket
)paren
)paren
(brace
macro_line|#ifdef CONFIG_SPARC64
r_if
c_cond
(paren
op_logical_neg
id|tg3_get_default_macaddr_sparc
c_func
(paren
id|tp
)paren
)paren
r_return
l_int|0
suffix:semicolon
macro_line|#endif
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|tg3_do_test_dma
r_static
r_int
id|__devinit
id|tg3_do_test_dma
c_func
(paren
r_struct
id|tg3
op_star
id|tp
comma
id|u32
op_star
id|buf
comma
id|dma_addr_t
id|buf_dma
comma
r_int
id|size
comma
r_int
id|to_device
)paren
(brace
r_struct
id|tg3_internal_buffer_desc
id|test_desc
suffix:semicolon
id|u32
id|sram_dma_descs
suffix:semicolon
r_int
id|i
comma
id|ret
suffix:semicolon
id|sram_dma_descs
op_assign
id|NIC_SRAM_DMA_DESC_POOL_BASE
suffix:semicolon
id|tw32
c_func
(paren
id|FTQ_RCVBD_COMP_FIFO_ENQDEQ
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|FTQ_RCVDATA_COMP_FIFO_ENQDEQ
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|RDMAC_STATUS
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|WDMAC_STATUS
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|BUFMGR_MODE
comma
l_int|0
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|FTQ_RESET
comma
l_int|0
)paren
suffix:semicolon
id|test_desc.addr_hi
op_assign
(paren
(paren
id|u64
)paren
id|buf_dma
)paren
op_rshift
l_int|32
suffix:semicolon
id|test_desc.addr_lo
op_assign
id|buf_dma
op_amp
l_int|0xffffffff
suffix:semicolon
id|test_desc.nic_mbuf
op_assign
l_int|0x00002100
suffix:semicolon
id|test_desc.len
op_assign
id|size
suffix:semicolon
multiline_comment|/*&n;&t; * HP ZX1 was seeing test failures for 5701 cards running at 33Mhz&n;&t; * the *second* time the tg3 driver was getting loaded after an&n;&t; * initial scan.&n;&t; *&n;&t; * Broadcom tells me:&n;&t; *   ...the DMA engine is connected to the GRC block and a DMA&n;&t; *   reset may affect the GRC block in some unpredictable way...&n;&t; *   The behavior of resets to individual blocks has not been tested.&n;&t; *&n;&t; * Broadcom noted the GRC reset will also reset all sub-components.&n;&t; */
r_if
c_cond
(paren
id|to_device
)paren
(brace
id|test_desc.cqid_sqid
op_assign
(paren
l_int|13
op_lshift
l_int|8
)paren
op_or
l_int|2
suffix:semicolon
id|tw32_f
c_func
(paren
id|RDMAC_MODE
comma
id|RDMAC_MODE_ENABLE
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
r_else
(brace
id|test_desc.cqid_sqid
op_assign
(paren
l_int|16
op_lshift
l_int|8
)paren
op_or
l_int|7
suffix:semicolon
id|tw32_f
c_func
(paren
id|WDMAC_MODE
comma
id|WDMAC_MODE_ENABLE
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
id|test_desc.flags
op_assign
l_int|0x00000005
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
(paren
r_sizeof
(paren
id|test_desc
)paren
op_div
r_sizeof
(paren
id|u32
)paren
)paren
suffix:semicolon
id|i
op_increment
)paren
(brace
id|u32
id|val
suffix:semicolon
id|val
op_assign
op_star
(paren
(paren
(paren
id|u32
op_star
)paren
op_amp
id|test_desc
)paren
op_plus
id|i
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MEM_WIN_BASE_ADDR
comma
id|sram_dma_descs
op_plus
(paren
id|i
op_star
r_sizeof
(paren
id|u32
)paren
)paren
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MEM_WIN_DATA
comma
id|val
)paren
suffix:semicolon
)brace
id|pci_write_config_dword
c_func
(paren
id|tp-&gt;pdev
comma
id|TG3PCI_MEM_WIN_BASE_ADDR
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|to_device
)paren
(brace
id|tw32
c_func
(paren
id|FTQ_DMA_HIGH_READ_FIFO_ENQDEQ
comma
id|sram_dma_descs
)paren
suffix:semicolon
)brace
r_else
(brace
id|tw32
c_func
(paren
id|FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ
comma
id|sram_dma_descs
)paren
suffix:semicolon
)brace
id|ret
op_assign
op_minus
id|ENODEV
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|40
suffix:semicolon
id|i
op_increment
)paren
(brace
id|u32
id|val
suffix:semicolon
r_if
c_cond
(paren
id|to_device
)paren
id|val
op_assign
id|tr32
c_func
(paren
id|FTQ_RCVBD_COMP_FIFO_ENQDEQ
)paren
suffix:semicolon
r_else
id|val
op_assign
id|tr32
c_func
(paren
id|FTQ_RCVDATA_COMP_FIFO_ENQDEQ
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|val
op_amp
l_int|0xffff
)paren
op_eq
id|sram_dma_descs
)paren
(brace
id|ret
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
)brace
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
)brace
r_return
id|ret
suffix:semicolon
)brace
DECL|macro|TEST_BUFFER_SIZE
mdefine_line|#define TEST_BUFFER_SIZE&t;0x400
DECL|function|tg3_test_dma
r_static
r_int
id|__devinit
id|tg3_test_dma
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|dma_addr_t
id|buf_dma
suffix:semicolon
id|u32
op_star
id|buf
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|buf
op_assign
id|pci_alloc_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TEST_BUFFER_SIZE
comma
op_amp
id|buf_dma
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|buf
)paren
(brace
id|ret
op_assign
op_minus
id|ENOMEM
suffix:semicolon
r_goto
id|out_nofree
suffix:semicolon
)brace
id|tp-&gt;dma_rwctrl
op_assign
(paren
(paren
l_int|0x7
op_lshift
id|DMA_RWCTRL_PCI_WRITE_CMD_SHIFT
)paren
op_or
(paren
l_int|0x6
op_lshift
id|DMA_RWCTRL_PCI_READ_CMD_SHIFT
)paren
)paren
suffix:semicolon
macro_line|#ifndef CONFIG_X86
(brace
id|u8
id|byte
suffix:semicolon
r_int
id|cacheline_size
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|tp-&gt;pdev
comma
id|PCI_CACHE_LINE_SIZE
comma
op_amp
id|byte
)paren
suffix:semicolon
r_if
c_cond
(paren
id|byte
op_eq
l_int|0
)paren
id|cacheline_size
op_assign
l_int|1024
suffix:semicolon
r_else
id|cacheline_size
op_assign
(paren
r_int
)paren
id|byte
op_star
l_int|4
suffix:semicolon
r_switch
c_cond
(paren
id|cacheline_size
)paren
(brace
r_case
l_int|16
suffix:colon
r_case
l_int|32
suffix:colon
r_case
l_int|64
suffix:colon
r_case
l_int|128
suffix:colon
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_MODE
)paren
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PCI_EXPRESS
)paren
)paren
(brace
id|tp-&gt;dma_rwctrl
op_or_assign
id|DMA_RWCTRL_WRITE_BNDRY_384_PCIX
suffix:semicolon
r_break
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PCI_EXPRESS
)paren
(brace
id|tp-&gt;dma_rwctrl
op_and_assign
op_complement
(paren
id|DMA_RWCTRL_PCI_WRITE_CMD
)paren
suffix:semicolon
id|tp-&gt;dma_rwctrl
op_or_assign
id|DMA_RWCTRL_WRITE_BNDRY_128_PCIE
suffix:semicolon
r_break
suffix:semicolon
)brace
multiline_comment|/* fallthrough */
r_case
l_int|256
suffix:colon
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_MODE
)paren
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PCI_EXPRESS
)paren
)paren
id|tp-&gt;dma_rwctrl
op_or_assign
id|DMA_RWCTRL_WRITE_BNDRY_256
suffix:semicolon
r_else
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PCI_EXPRESS
)paren
)paren
id|tp-&gt;dma_rwctrl
op_or_assign
id|DMA_RWCTRL_WRITE_BNDRY_256_PCIX
suffix:semicolon
)brace
suffix:semicolon
)brace
macro_line|#endif
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_PCI_EXPRESS
)paren
(brace
multiline_comment|/* DMA read watermark not used on PCIE */
id|tp-&gt;dma_rwctrl
op_or_assign
l_int|0x00180000
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_MODE
)paren
)paren
(brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
id|tp-&gt;dma_rwctrl
op_or_assign
l_int|0x003f0000
suffix:semicolon
r_else
id|tp-&gt;dma_rwctrl
op_or_assign
l_int|0x003f000f
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5703
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
)paren
(brace
id|u32
id|ccval
op_assign
(paren
id|tr32
c_func
(paren
id|TG3PCI_CLOCK_CTRL
)paren
op_amp
l_int|0x1f
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ccval
op_eq
l_int|0x6
op_logical_or
id|ccval
op_eq
l_int|0x7
)paren
id|tp-&gt;dma_rwctrl
op_or_assign
id|DMA_RWCTRL_ONE_DMA
suffix:semicolon
multiline_comment|/* Set bit 23 to renable PCIX hw bug fix */
id|tp-&gt;dma_rwctrl
op_or_assign
l_int|0x009f0000
suffix:semicolon
)brace
r_else
(brace
id|tp-&gt;dma_rwctrl
op_or_assign
l_int|0x001b000f
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5703
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
)paren
id|tp-&gt;dma_rwctrl
op_and_assign
l_int|0xfffffff0
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5701
)paren
(brace
multiline_comment|/* Remove this if it causes problems for some boards. */
id|tp-&gt;dma_rwctrl
op_or_assign
id|DMA_RWCTRL_USE_MEM_READ_MULT
suffix:semicolon
multiline_comment|/* On 5700/5701 chips, we need to set this bit.&n;&t;&t; * Otherwise the chip will issue cacheline transactions&n;&t;&t; * to streamable DMA memory with not all the byte&n;&t;&t; * enables turned on.  This is an error on several&n;&t;&t; * RISC PCI controllers, in particular sparc64.&n;&t;&t; *&n;&t;&t; * On 5703/5704 chips, this bit has been reassigned&n;&t;&t; * a different meaning.  In particular, it is used&n;&t;&t; * on those chips to enable a PCI-X workaround.&n;&t;&t; */
id|tp-&gt;dma_rwctrl
op_or_assign
id|DMA_RWCTRL_ASSERT_ALL_BE
suffix:semicolon
)brace
id|tw32
c_func
(paren
id|TG3PCI_DMA_RW_CTRL
comma
id|tp-&gt;dma_rwctrl
)paren
suffix:semicolon
macro_line|#if 0
multiline_comment|/* Unneeded, already done by tg3_get_invariants.  */
id|tg3_switch_clocks
c_func
(paren
id|tp
)paren
suffix:semicolon
macro_line|#endif
id|ret
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5700
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5701
)paren
r_goto
id|out
suffix:semicolon
r_while
c_loop
(paren
l_int|1
)paren
(brace
id|u32
op_star
id|p
op_assign
id|buf
comma
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|TEST_BUFFER_SIZE
op_div
r_sizeof
(paren
id|u32
)paren
suffix:semicolon
id|i
op_increment
)paren
id|p
(braket
id|i
)braket
op_assign
id|i
suffix:semicolon
multiline_comment|/* Send the buffer to the chip. */
id|ret
op_assign
id|tg3_do_test_dma
c_func
(paren
id|tp
comma
id|buf
comma
id|buf_dma
comma
id|TEST_BUFFER_SIZE
comma
l_int|1
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;tg3_test_dma() Write the buffer failed %d&bslash;n&quot;
comma
id|ret
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
macro_line|#if 0
multiline_comment|/* validate data reached card RAM correctly. */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|TEST_BUFFER_SIZE
op_div
r_sizeof
(paren
id|u32
)paren
suffix:semicolon
id|i
op_increment
)paren
(brace
id|u32
id|val
suffix:semicolon
id|tg3_read_mem
c_func
(paren
id|tp
comma
l_int|0x2100
op_plus
(paren
id|i
op_star
l_int|4
)paren
comma
op_amp
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
id|le32_to_cpu
c_func
(paren
id|val
)paren
op_ne
id|p
(braket
id|i
)braket
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;  tg3_test_dma()  Card buffer corrupted on write! (%d != %d)&bslash;n&quot;
comma
id|val
comma
id|i
)paren
suffix:semicolon
multiline_comment|/* ret = -ENODEV here? */
)brace
id|p
(braket
id|i
)braket
op_assign
l_int|0
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/* Now read it back. */
id|ret
op_assign
id|tg3_do_test_dma
c_func
(paren
id|tp
comma
id|buf
comma
id|buf_dma
comma
id|TEST_BUFFER_SIZE
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;tg3_test_dma() Read the buffer failed %d&bslash;n&quot;
comma
id|ret
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
multiline_comment|/* Verify it. */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|TEST_BUFFER_SIZE
op_div
r_sizeof
(paren
id|u32
)paren
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|p
(braket
id|i
)braket
op_eq
id|i
)paren
r_continue
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tp-&gt;dma_rwctrl
op_amp
id|DMA_RWCTRL_WRITE_BNDRY_MASK
)paren
op_eq
id|DMA_RWCTRL_WRITE_BNDRY_DISAB
)paren
(brace
id|tp-&gt;dma_rwctrl
op_or_assign
id|DMA_RWCTRL_WRITE_BNDRY_16
suffix:semicolon
id|tw32
c_func
(paren
id|TG3PCI_DMA_RW_CTRL
comma
id|tp-&gt;dma_rwctrl
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_else
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;tg3_test_dma() buffer corrupted on read back! (%d != %d)&bslash;n&quot;
comma
id|p
(braket
id|i
)braket
comma
id|i
)paren
suffix:semicolon
id|ret
op_assign
op_minus
id|ENODEV
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|i
op_eq
(paren
id|TEST_BUFFER_SIZE
op_div
r_sizeof
(paren
id|u32
)paren
)paren
)paren
(brace
multiline_comment|/* Success. */
id|ret
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
id|out
suffix:colon
id|pci_free_consistent
c_func
(paren
id|tp-&gt;pdev
comma
id|TEST_BUFFER_SIZE
comma
id|buf
comma
id|buf_dma
)paren
suffix:semicolon
id|out_nofree
suffix:colon
r_return
id|ret
suffix:semicolon
)brace
DECL|function|tg3_init_link_config
r_static
r_void
id|__devinit
id|tg3_init_link_config
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|tp-&gt;link_config.advertising
op_assign
(paren
id|ADVERTISED_10baseT_Half
op_or
id|ADVERTISED_10baseT_Full
op_or
id|ADVERTISED_100baseT_Half
op_or
id|ADVERTISED_100baseT_Full
op_or
id|ADVERTISED_1000baseT_Half
op_or
id|ADVERTISED_1000baseT_Full
op_or
id|ADVERTISED_Autoneg
op_or
id|ADVERTISED_MII
)paren
suffix:semicolon
id|tp-&gt;link_config.speed
op_assign
id|SPEED_INVALID
suffix:semicolon
id|tp-&gt;link_config.duplex
op_assign
id|DUPLEX_INVALID
suffix:semicolon
id|tp-&gt;link_config.autoneg
op_assign
id|AUTONEG_ENABLE
suffix:semicolon
id|netif_carrier_off
c_func
(paren
id|tp-&gt;dev
)paren
suffix:semicolon
id|tp-&gt;link_config.active_speed
op_assign
id|SPEED_INVALID
suffix:semicolon
id|tp-&gt;link_config.active_duplex
op_assign
id|DUPLEX_INVALID
suffix:semicolon
id|tp-&gt;link_config.phy_is_low_power
op_assign
l_int|0
suffix:semicolon
id|tp-&gt;link_config.orig_speed
op_assign
id|SPEED_INVALID
suffix:semicolon
id|tp-&gt;link_config.orig_duplex
op_assign
id|DUPLEX_INVALID
suffix:semicolon
id|tp-&gt;link_config.orig_autoneg
op_assign
id|AUTONEG_INVALID
suffix:semicolon
)brace
DECL|function|tg3_init_bufmgr_config
r_static
r_void
id|__devinit
id|tg3_init_bufmgr_config
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
id|tp-&gt;bufmgr_config.mbuf_read_dma_low_water
op_assign
id|DEFAULT_MB_RDMA_LOW_WATER
suffix:semicolon
id|tp-&gt;bufmgr_config.mbuf_mac_rx_low_water
op_assign
id|DEFAULT_MB_MACRX_LOW_WATER
suffix:semicolon
id|tp-&gt;bufmgr_config.mbuf_high_water
op_assign
id|DEFAULT_MB_HIGH_WATER
suffix:semicolon
id|tp-&gt;bufmgr_config.mbuf_read_dma_low_water_jumbo
op_assign
id|DEFAULT_MB_RDMA_LOW_WATER_JUMBO
suffix:semicolon
id|tp-&gt;bufmgr_config.mbuf_mac_rx_low_water_jumbo
op_assign
id|DEFAULT_MB_MACRX_LOW_WATER_JUMBO
suffix:semicolon
id|tp-&gt;bufmgr_config.mbuf_high_water_jumbo
op_assign
id|DEFAULT_MB_HIGH_WATER_JUMBO
suffix:semicolon
id|tp-&gt;bufmgr_config.dma_low_water
op_assign
id|DEFAULT_DMA_LOW_WATER
suffix:semicolon
id|tp-&gt;bufmgr_config.dma_high_water
op_assign
id|DEFAULT_DMA_HIGH_WATER
suffix:semicolon
)brace
DECL|function|tg3_phy_string
r_static
r_char
op_star
id|__devinit
id|tg3_phy_string
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_switch
c_cond
(paren
id|tp-&gt;phy_id
op_amp
id|PHY_ID_MASK
)paren
(brace
r_case
id|PHY_ID_BCM5400
suffix:colon
r_return
l_string|&quot;5400&quot;
suffix:semicolon
r_case
id|PHY_ID_BCM5401
suffix:colon
r_return
l_string|&quot;5401&quot;
suffix:semicolon
r_case
id|PHY_ID_BCM5411
suffix:colon
r_return
l_string|&quot;5411&quot;
suffix:semicolon
r_case
id|PHY_ID_BCM5701
suffix:colon
r_return
l_string|&quot;5701&quot;
suffix:semicolon
r_case
id|PHY_ID_BCM5703
suffix:colon
r_return
l_string|&quot;5703&quot;
suffix:semicolon
r_case
id|PHY_ID_BCM5704
suffix:colon
r_return
l_string|&quot;5704&quot;
suffix:semicolon
r_case
id|PHY_ID_BCM5705
suffix:colon
r_return
l_string|&quot;5705&quot;
suffix:semicolon
r_case
id|PHY_ID_BCM5750
suffix:colon
r_return
l_string|&quot;5750&quot;
suffix:semicolon
r_case
id|PHY_ID_BCM8002
suffix:colon
r_return
l_string|&quot;8002/serdes&quot;
suffix:semicolon
r_case
l_int|0
suffix:colon
r_return
l_string|&quot;serdes&quot;
suffix:semicolon
r_default
suffix:colon
r_return
l_string|&quot;unknown&quot;
suffix:semicolon
)brace
suffix:semicolon
)brace
DECL|function|tg3_find_5704_peer
r_static
r_struct
id|pci_dev
op_star
id|__devinit
id|tg3_find_5704_peer
c_func
(paren
r_struct
id|tg3
op_star
id|tp
)paren
(brace
r_struct
id|pci_dev
op_star
id|peer
suffix:semicolon
r_int
r_int
id|func
comma
id|devnr
op_assign
id|tp-&gt;pdev-&gt;devfn
op_amp
op_complement
l_int|7
suffix:semicolon
r_for
c_loop
(paren
id|func
op_assign
l_int|0
suffix:semicolon
id|func
OL
l_int|8
suffix:semicolon
id|func
op_increment
)paren
(brace
id|peer
op_assign
id|pci_get_slot
c_func
(paren
id|tp-&gt;pdev-&gt;bus
comma
id|devnr
op_or
id|func
)paren
suffix:semicolon
r_if
c_cond
(paren
id|peer
op_logical_and
id|peer
op_ne
id|tp-&gt;pdev
)paren
r_break
suffix:semicolon
id|pci_dev_put
c_func
(paren
id|peer
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|peer
op_logical_or
id|peer
op_eq
id|tp-&gt;pdev
)paren
id|BUG
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * We don&squot;t need to keep the refcount elevated; there&squot;s no way&n;&t; * to remove one half of this device without removing the other&n;&t; */
id|pci_dev_put
c_func
(paren
id|peer
)paren
suffix:semicolon
r_return
id|peer
suffix:semicolon
)brace
DECL|function|tg3_init_one
r_static
r_int
id|__devinit
id|tg3_init_one
c_func
(paren
r_struct
id|pci_dev
op_star
id|pdev
comma
r_const
r_struct
id|pci_device_id
op_star
id|ent
)paren
(brace
r_static
r_int
id|tg3_version_printed
op_assign
l_int|0
suffix:semicolon
r_int
r_int
id|tg3reg_base
comma
id|tg3reg_len
suffix:semicolon
r_struct
id|net_device
op_star
id|dev
suffix:semicolon
r_struct
id|tg3
op_star
id|tp
suffix:semicolon
r_int
id|i
comma
id|err
comma
id|pci_using_dac
comma
id|pm_cap
suffix:semicolon
r_if
c_cond
(paren
id|tg3_version_printed
op_increment
op_eq
l_int|0
)paren
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;%s&quot;
comma
id|version
)paren
suffix:semicolon
id|err
op_assign
id|pci_enable_device
c_func
(paren
id|pdev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Cannot enable PCI device, &quot;
l_string|&quot;aborting.&bslash;n&quot;
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|pci_resource_flags
c_func
(paren
id|pdev
comma
l_int|0
)paren
op_amp
id|IORESOURCE_MEM
)paren
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Cannot find proper PCI device &quot;
l_string|&quot;base address, aborting.&bslash;n&quot;
)paren
suffix:semicolon
id|err
op_assign
op_minus
id|ENODEV
suffix:semicolon
r_goto
id|err_out_disable_pdev
suffix:semicolon
)brace
id|err
op_assign
id|pci_request_regions
c_func
(paren
id|pdev
comma
id|DRV_MODULE_NAME
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Cannot obtain PCI resources, &quot;
l_string|&quot;aborting.&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_disable_pdev
suffix:semicolon
)brace
id|pci_set_master
c_func
(paren
id|pdev
)paren
suffix:semicolon
multiline_comment|/* Find power-management capability. */
id|pm_cap
op_assign
id|pci_find_capability
c_func
(paren
id|pdev
comma
id|PCI_CAP_ID_PM
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pm_cap
op_eq
l_int|0
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Cannot find PowerManagement capability, &quot;
l_string|&quot;aborting.&bslash;n&quot;
)paren
suffix:semicolon
id|err
op_assign
op_minus
id|EIO
suffix:semicolon
r_goto
id|err_out_free_res
suffix:semicolon
)brace
multiline_comment|/* Configure DMA attributes. */
id|err
op_assign
id|pci_set_dma_mask
c_func
(paren
id|pdev
comma
l_int|0xffffffffffffffffULL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|err
)paren
(brace
id|pci_using_dac
op_assign
l_int|1
suffix:semicolon
id|err
op_assign
id|pci_set_consistent_dma_mask
c_func
(paren
id|pdev
comma
l_int|0xffffffffffffffffULL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
OL
l_int|0
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Unable to obtain 64 bit DMA &quot;
l_string|&quot;for consistent allocations&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_free_res
suffix:semicolon
)brace
)brace
r_else
(brace
id|err
op_assign
id|pci_set_dma_mask
c_func
(paren
id|pdev
comma
l_int|0xffffffffULL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;No usable DMA configuration, &quot;
l_string|&quot;aborting.&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_free_res
suffix:semicolon
)brace
id|pci_using_dac
op_assign
l_int|0
suffix:semicolon
)brace
id|tg3reg_base
op_assign
id|pci_resource_start
c_func
(paren
id|pdev
comma
l_int|0
)paren
suffix:semicolon
id|tg3reg_len
op_assign
id|pci_resource_len
c_func
(paren
id|pdev
comma
l_int|0
)paren
suffix:semicolon
id|dev
op_assign
id|alloc_etherdev
c_func
(paren
r_sizeof
(paren
op_star
id|tp
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|dev
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Etherdev alloc failed, aborting.&bslash;n&quot;
)paren
suffix:semicolon
id|err
op_assign
op_minus
id|ENOMEM
suffix:semicolon
r_goto
id|err_out_free_res
suffix:semicolon
)brace
id|SET_MODULE_OWNER
c_func
(paren
id|dev
)paren
suffix:semicolon
id|SET_NETDEV_DEV
c_func
(paren
id|dev
comma
op_amp
id|pdev-&gt;dev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pci_using_dac
)paren
id|dev-&gt;features
op_or_assign
id|NETIF_F_HIGHDMA
suffix:semicolon
id|dev-&gt;features
op_or_assign
id|NETIF_F_LLTX
suffix:semicolon
macro_line|#if TG3_VLAN_TAG_USED
id|dev-&gt;features
op_or_assign
id|NETIF_F_HW_VLAN_TX
op_or
id|NETIF_F_HW_VLAN_RX
suffix:semicolon
id|dev-&gt;vlan_rx_register
op_assign
id|tg3_vlan_rx_register
suffix:semicolon
id|dev-&gt;vlan_rx_kill_vid
op_assign
id|tg3_vlan_rx_kill_vid
suffix:semicolon
macro_line|#endif
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|tp-&gt;pdev
op_assign
id|pdev
suffix:semicolon
id|tp-&gt;dev
op_assign
id|dev
suffix:semicolon
id|tp-&gt;pm_cap
op_assign
id|pm_cap
suffix:semicolon
id|tp-&gt;mac_mode
op_assign
id|TG3_DEF_MAC_MODE
suffix:semicolon
id|tp-&gt;rx_mode
op_assign
id|TG3_DEF_RX_MODE
suffix:semicolon
id|tp-&gt;tx_mode
op_assign
id|TG3_DEF_TX_MODE
suffix:semicolon
id|tp-&gt;mi_mode
op_assign
id|MAC_MI_MODE_BASE
suffix:semicolon
r_if
c_cond
(paren
id|tg3_debug
OG
l_int|0
)paren
id|tp-&gt;msg_enable
op_assign
id|tg3_debug
suffix:semicolon
r_else
id|tp-&gt;msg_enable
op_assign
id|TG3_DEF_MSG_ENABLE
suffix:semicolon
multiline_comment|/* The word/byte swap controls here control register access byte&n;&t; * swapping.  DMA data byte swapping is controlled in the GRC_MODE&n;&t; * setting below.&n;&t; */
id|tp-&gt;misc_host_ctrl
op_assign
id|MISC_HOST_CTRL_MASK_PCI_INT
op_or
id|MISC_HOST_CTRL_WORD_SWAP
op_or
id|MISC_HOST_CTRL_INDIR_ACCESS
op_or
id|MISC_HOST_CTRL_PCISTATE_RW
suffix:semicolon
multiline_comment|/* The NONFRM (non-frame) byte/word swap controls take effect&n;&t; * on descriptor entries, anything which isn&squot;t packet data.&n;&t; *&n;&t; * The StrongARM chips on the board (one for tx, one for rx)&n;&t; * are running in big-endian mode.&n;&t; */
id|tp-&gt;grc_mode
op_assign
(paren
id|GRC_MODE_WSWAP_DATA
op_or
id|GRC_MODE_BSWAP_DATA
op_or
id|GRC_MODE_WSWAP_NONFRM_DATA
)paren
suffix:semicolon
macro_line|#ifdef __BIG_ENDIAN
id|tp-&gt;grc_mode
op_or_assign
id|GRC_MODE_BSWAP_NONFRM_DATA
suffix:semicolon
macro_line|#endif
id|spin_lock_init
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock_init
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_lock_init
c_func
(paren
op_amp
id|tp-&gt;indirect_lock
)paren
suffix:semicolon
id|INIT_WORK
c_func
(paren
op_amp
id|tp-&gt;reset_task
comma
id|tg3_reset_task
comma
id|tp
)paren
suffix:semicolon
id|tp-&gt;regs
op_assign
id|ioremap_nocache
c_func
(paren
id|tg3reg_base
comma
id|tg3reg_len
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;regs
op_eq
l_int|0UL
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Cannot map device registers, &quot;
l_string|&quot;aborting.&bslash;n&quot;
)paren
suffix:semicolon
id|err
op_assign
op_minus
id|ENOMEM
suffix:semicolon
r_goto
id|err_out_free_dev
suffix:semicolon
)brace
id|tg3_init_link_config
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_init_bufmgr_config
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tp-&gt;rx_pending
op_assign
id|TG3_DEF_RX_RING_PENDING
suffix:semicolon
id|tp-&gt;rx_jumbo_pending
op_assign
id|TG3_DEF_RX_JUMBO_RING_PENDING
suffix:semicolon
id|tp-&gt;tx_pending
op_assign
id|TG3_DEF_TX_RING_PENDING
suffix:semicolon
id|dev-&gt;open
op_assign
id|tg3_open
suffix:semicolon
id|dev-&gt;stop
op_assign
id|tg3_close
suffix:semicolon
id|dev-&gt;get_stats
op_assign
id|tg3_get_stats
suffix:semicolon
id|dev-&gt;set_multicast_list
op_assign
id|tg3_set_rx_mode
suffix:semicolon
id|dev-&gt;set_mac_address
op_assign
id|tg3_set_mac_addr
suffix:semicolon
id|dev-&gt;do_ioctl
op_assign
id|tg3_ioctl
suffix:semicolon
id|dev-&gt;tx_timeout
op_assign
id|tg3_tx_timeout
suffix:semicolon
id|dev-&gt;poll
op_assign
id|tg3_poll
suffix:semicolon
id|dev-&gt;ethtool_ops
op_assign
op_amp
id|tg3_ethtool_ops
suffix:semicolon
id|dev-&gt;weight
op_assign
l_int|64
suffix:semicolon
id|dev-&gt;watchdog_timeo
op_assign
id|TG3_TX_TIMEOUT
suffix:semicolon
id|dev-&gt;change_mtu
op_assign
id|tg3_change_mtu
suffix:semicolon
id|dev-&gt;irq
op_assign
id|pdev-&gt;irq
suffix:semicolon
macro_line|#ifdef CONFIG_NET_POLL_CONTROLLER
id|dev-&gt;poll_controller
op_assign
id|tg3_poll_controller
suffix:semicolon
macro_line|#endif
id|err
op_assign
id|tg3_get_invariants
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Problem fetching invariants of chip, &quot;
l_string|&quot;aborting.&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_iounmap
suffix:semicolon
)brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5705
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5750
)paren
(brace
id|tp-&gt;bufmgr_config.mbuf_read_dma_low_water
op_assign
id|DEFAULT_MB_RDMA_LOW_WATER_5705
suffix:semicolon
id|tp-&gt;bufmgr_config.mbuf_mac_rx_low_water
op_assign
id|DEFAULT_MB_MACRX_LOW_WATER_5705
suffix:semicolon
id|tp-&gt;bufmgr_config.mbuf_high_water
op_assign
id|DEFAULT_MB_HIGH_WATER_5705
suffix:semicolon
)brace
macro_line|#if TG3_TSO_SUPPORT != 0
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5700
op_logical_or
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5701
op_logical_or
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5705_A0
op_logical_or
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_ENABLE_ASF
)paren
op_ne
l_int|0
op_logical_and
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_ne
id|ASIC_REV_5750
)paren
)paren
(brace
id|tp-&gt;tg3_flags2
op_and_assign
op_complement
id|TG3_FLG2_TSO_CAPABLE
suffix:semicolon
)brace
r_else
(brace
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_TSO_CAPABLE
suffix:semicolon
)brace
multiline_comment|/* TSO is off by default, user can enable using ethtool.  */
macro_line|#if 0
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_TSO_CAPABLE
)paren
id|dev-&gt;features
op_or_assign
id|NETIF_F_TSO
suffix:semicolon
macro_line|#endif
macro_line|#endif
r_if
c_cond
(paren
id|tp-&gt;pci_chip_rev_id
op_eq
id|CHIPREV_ID_5705_A1
op_logical_and
op_logical_neg
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_TSO_CAPABLE
)paren
op_logical_and
op_logical_neg
(paren
id|tr32
c_func
(paren
id|TG3PCI_PCISTATE
)paren
op_amp
id|PCISTATE_BUS_SPEED_HIGH
)paren
)paren
(brace
id|tp-&gt;tg3_flags2
op_or_assign
id|TG3_FLG2_MAX_RXPEND_64
suffix:semicolon
id|tp-&gt;rx_pending
op_assign
l_int|63
suffix:semicolon
)brace
r_if
c_cond
(paren
id|GET_ASIC_REV
c_func
(paren
id|tp-&gt;pci_chip_rev_id
)paren
op_eq
id|ASIC_REV_5704
)paren
id|tp-&gt;pdev_peer
op_assign
id|tg3_find_5704_peer
c_func
(paren
id|tp
)paren
suffix:semicolon
id|err
op_assign
id|tg3_get_device_address
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Could not obtain valid ethernet address, &quot;
l_string|&quot;aborting.&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_iounmap
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * Reset chip in case UNDI or EFI driver did not shutdown&n;&t; * DMA self test will enable WDMAC and we&squot;ll see (spurious)&n;&t; * pending DMA on the PCI bus at that point.&n;&t; */
r_if
c_cond
(paren
(paren
id|tr32
c_func
(paren
id|HOSTCC_MODE
)paren
op_amp
id|HOSTCC_MODE_ENABLE
)paren
op_logical_or
(paren
id|tr32
c_func
(paren
id|WDMAC_MODE
)paren
op_amp
id|WDMAC_MODE_ENABLE
)paren
)paren
(brace
id|pci_save_state
c_func
(paren
id|tp-&gt;pdev
)paren
suffix:semicolon
id|tw32
c_func
(paren
id|MEMARB_MODE
comma
id|MEMARB_MODE_ENABLE
)paren
suffix:semicolon
id|tg3_halt
c_func
(paren
id|tp
)paren
suffix:semicolon
)brace
id|err
op_assign
id|tg3_test_dma
c_func
(paren
id|tp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;DMA engine test failed, aborting.&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_iounmap
suffix:semicolon
)brace
multiline_comment|/* Tigon3 can do ipv4 only... and some chips have buggy&n;&t; * checksumming.&n;&t; */
r_if
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_BROKEN_CHECKSUMS
)paren
op_eq
l_int|0
)paren
(brace
id|dev-&gt;features
op_or_assign
id|NETIF_F_SG
op_or
id|NETIF_F_IP_CSUM
suffix:semicolon
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_RX_CHECKSUMS
suffix:semicolon
)brace
r_else
id|tp-&gt;tg3_flags
op_and_assign
op_complement
id|TG3_FLAG_RX_CHECKSUMS
suffix:semicolon
r_if
c_cond
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_IS_5788
)paren
id|dev-&gt;features
op_and_assign
op_complement
id|NETIF_F_HIGHDMA
suffix:semicolon
multiline_comment|/* flow control autonegotiation is default behavior */
id|tp-&gt;tg3_flags
op_or_assign
id|TG3_FLAG_PAUSE_AUTONEG
suffix:semicolon
id|err
op_assign
id|register_netdev
c_func
(paren
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;Cannot register net device, &quot;
l_string|&quot;aborting.&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_iounmap
suffix:semicolon
)brace
id|pci_set_drvdata
c_func
(paren
id|pdev
comma
id|dev
)paren
suffix:semicolon
multiline_comment|/* Now that we have fully setup the chip, save away a snapshot&n;&t; * of the PCI config space.  We need to restore this after&n;&t; * GRC_MISC_CFG core clock resets and some resume events.&n;&t; */
id|pci_save_state
c_func
(paren
id|tp-&gt;pdev
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;%s: Tigon3 [partno(%s) rev %04x PHY(%s)] (PCI%s:%s:%s) %sBaseT Ethernet &quot;
comma
id|dev-&gt;name
comma
id|tp-&gt;board_part_number
comma
id|tp-&gt;pci_chip_rev_id
comma
id|tg3_phy_string
c_func
(paren
id|tp
)paren
comma
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_MODE
)paren
ques
c_cond
l_string|&quot;X&quot;
suffix:colon
l_string|&quot;&quot;
)paren
comma
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCI_HIGH_SPEED
)paren
ques
c_cond
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_MODE
)paren
ques
c_cond
l_string|&quot;133MHz&quot;
suffix:colon
l_string|&quot;66MHz&quot;
)paren
suffix:colon
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCIX_MODE
)paren
ques
c_cond
l_string|&quot;100MHz&quot;
suffix:colon
l_string|&quot;33MHz&quot;
)paren
)paren
comma
(paren
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_PCI_32BIT
)paren
ques
c_cond
l_string|&quot;32-bit&quot;
suffix:colon
l_string|&quot;64-bit&quot;
)paren
comma
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_10_100_ONLY
)paren
ques
c_cond
l_string|&quot;10/100&quot;
suffix:colon
l_string|&quot;10/100/1000&quot;
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
id|i
op_increment
)paren
id|printk
c_func
(paren
l_string|&quot;%2.2x%c&quot;
comma
id|dev-&gt;dev_addr
(braket
id|i
)braket
comma
id|i
op_eq
l_int|5
ques
c_cond
l_char|&squot;&bslash;n&squot;
suffix:colon
l_char|&squot;:&squot;
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;%s: RXcsums[%d] LinkChgREG[%d] &quot;
l_string|&quot;MIirq[%d] ASF[%d] Split[%d] WireSpeed[%d] &quot;
l_string|&quot;TSOcap[%d] &bslash;n&quot;
comma
id|dev-&gt;name
comma
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_RX_CHECKSUMS
)paren
op_ne
l_int|0
comma
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_USE_LINKCHG_REG
)paren
op_ne
l_int|0
comma
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_USE_MI_INTERRUPT
)paren
op_ne
l_int|0
comma
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_ENABLE_ASF
)paren
op_ne
l_int|0
comma
(paren
id|tp-&gt;tg3_flags
op_amp
id|TG3_FLAG_SPLIT_MODE
)paren
op_ne
l_int|0
comma
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_NO_ETH_WIRE_SPEED
)paren
op_eq
l_int|0
comma
(paren
id|tp-&gt;tg3_flags2
op_amp
id|TG3_FLG2_TSO_CAPABLE
)paren
op_ne
l_int|0
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
id|err_out_iounmap
suffix:colon
id|iounmap
c_func
(paren
id|tp-&gt;regs
)paren
suffix:semicolon
id|err_out_free_dev
suffix:colon
id|free_netdev
c_func
(paren
id|dev
)paren
suffix:semicolon
id|err_out_free_res
suffix:colon
id|pci_release_regions
c_func
(paren
id|pdev
)paren
suffix:semicolon
id|err_out_disable_pdev
suffix:colon
id|pci_disable_device
c_func
(paren
id|pdev
)paren
suffix:semicolon
id|pci_set_drvdata
c_func
(paren
id|pdev
comma
l_int|NULL
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
DECL|function|tg3_remove_one
r_static
r_void
id|__devexit
id|tg3_remove_one
c_func
(paren
r_struct
id|pci_dev
op_star
id|pdev
)paren
(brace
r_struct
id|net_device
op_star
id|dev
op_assign
id|pci_get_drvdata
c_func
(paren
id|pdev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|dev
)paren
(brace
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
id|unregister_netdev
c_func
(paren
id|dev
)paren
suffix:semicolon
id|iounmap
c_func
(paren
id|tp-&gt;regs
)paren
suffix:semicolon
id|free_netdev
c_func
(paren
id|dev
)paren
suffix:semicolon
id|pci_release_regions
c_func
(paren
id|pdev
)paren
suffix:semicolon
id|pci_disable_device
c_func
(paren
id|pdev
)paren
suffix:semicolon
id|pci_set_drvdata
c_func
(paren
id|pdev
comma
l_int|NULL
)paren
suffix:semicolon
)brace
)brace
DECL|function|tg3_suspend
r_static
r_int
id|tg3_suspend
c_func
(paren
r_struct
id|pci_dev
op_star
id|pdev
comma
id|u32
id|state
)paren
(brace
r_struct
id|net_device
op_star
id|dev
op_assign
id|pci_get_drvdata
c_func
(paren
id|pdev
)paren
suffix:semicolon
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_int
id|err
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|netif_running
c_func
(paren
id|dev
)paren
)paren
r_return
l_int|0
suffix:semicolon
id|tg3_netif_stop
c_func
(paren
id|tp
)paren
suffix:semicolon
id|del_timer_sync
c_func
(paren
op_amp
id|tp-&gt;timer
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|tg3_disable_ints
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|netif_device_detach
c_func
(paren
id|dev
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|tg3_halt
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|err
op_assign
id|tg3_set_power_state
c_func
(paren
id|tp
comma
id|state
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|tg3_init_hw
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tp-&gt;timer.expires
op_assign
id|jiffies
op_plus
id|tp-&gt;timer_offset
suffix:semicolon
id|add_timer
c_func
(paren
op_amp
id|tp-&gt;timer
)paren
suffix:semicolon
id|netif_device_attach
c_func
(paren
id|dev
)paren
suffix:semicolon
id|tg3_netif_start
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
)brace
r_return
id|err
suffix:semicolon
)brace
DECL|function|tg3_resume
r_static
r_int
id|tg3_resume
c_func
(paren
r_struct
id|pci_dev
op_star
id|pdev
)paren
(brace
r_struct
id|net_device
op_star
id|dev
op_assign
id|pci_get_drvdata
c_func
(paren
id|pdev
)paren
suffix:semicolon
r_struct
id|tg3
op_star
id|tp
op_assign
id|netdev_priv
c_func
(paren
id|dev
)paren
suffix:semicolon
r_int
id|err
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|netif_running
c_func
(paren
id|dev
)paren
)paren
r_return
l_int|0
suffix:semicolon
id|pci_restore_state
c_func
(paren
id|tp-&gt;pdev
)paren
suffix:semicolon
id|err
op_assign
id|tg3_set_power_state
c_func
(paren
id|tp
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
r_return
id|err
suffix:semicolon
id|netif_device_attach
c_func
(paren
id|dev
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|tg3_init_hw
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tp-&gt;timer.expires
op_assign
id|jiffies
op_plus
id|tp-&gt;timer_offset
suffix:semicolon
id|add_timer
c_func
(paren
op_amp
id|tp-&gt;timer
)paren
suffix:semicolon
id|tg3_enable_ints
c_func
(paren
id|tp
)paren
suffix:semicolon
id|tg3_netif_start
c_func
(paren
id|tp
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|tp-&gt;tx_lock
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|tp-&gt;lock
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|tg3_driver
r_static
r_struct
id|pci_driver
id|tg3_driver
op_assign
(brace
dot
id|name
op_assign
id|DRV_MODULE_NAME
comma
dot
id|id_table
op_assign
id|tg3_pci_tbl
comma
dot
id|probe
op_assign
id|tg3_init_one
comma
dot
id|remove
op_assign
id|__devexit_p
c_func
(paren
id|tg3_remove_one
)paren
comma
dot
id|suspend
op_assign
id|tg3_suspend
comma
dot
id|resume
op_assign
id|tg3_resume
)brace
suffix:semicolon
DECL|function|tg3_init
r_static
r_int
id|__init
id|tg3_init
c_func
(paren
r_void
)paren
(brace
r_return
id|pci_module_init
c_func
(paren
op_amp
id|tg3_driver
)paren
suffix:semicolon
)brace
DECL|function|tg3_cleanup
r_static
r_void
id|__exit
id|tg3_cleanup
c_func
(paren
r_void
)paren
(brace
id|pci_unregister_driver
c_func
(paren
op_amp
id|tg3_driver
)paren
suffix:semicolon
)brace
DECL|variable|tg3_init
id|module_init
c_func
(paren
id|tg3_init
)paren
suffix:semicolon
DECL|variable|tg3_cleanup
id|module_exit
c_func
(paren
id|tg3_cleanup
)paren
suffix:semicolon
eof
