;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 906
	SUB 72, @17
	JMP 20, 6
	CMP #12, @10
	SUB 25, 400
	MOV 0, <0
	ADD #270, <1
	SLT 121, -966
	MOV -7, <-20
	MOV #12, @10
	MOV -7, -29
	SLT 121, -966
	MOV -7, <-20
	ADD #270, <1
	MOV #12, @10
	SPL <107, 106
	SUB @127, 106
	SUB @127, 106
	SUB -1, <-109
	JMP 72, #17
	SUB #0, -33
	MOV #12, @10
	SUB 20, 6
	SPL -1, @-109
	SUB #12, @96
	JMP 25, 400
	JMP 25, 480
	SUB @121, 106
	ADD <-30, 9
	MOV #12, @10
	SUB 12, @12
	JMP @12, #96
	SUB #12, @96
	JMZ 12, #910
	CMP 121, -966
	SUB 0, <0
	SPL 0, <332
	SUB <-30, 9
	SPL 0, <332
	SUB @121, 106
	MOV #12, @10
	MOV -1, <-20
	SPL 0, <332
	CMP -207, <-126
	SUB #72, @260
	SLT -1, <-109
	MOV -7, <-20
