vendor_name = ModelSim
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_3to8Decoder.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_3to8Decoder.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.bsf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_DLatch/Arena_DLatch.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_DLatch/Arena_DLatch.bsf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_DLatch/Arena_DLatch.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRLatch/Arena_SRLatch.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRLatch/Arena_SRLatch.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_Control_SRLatch/Arena_Control_SRLatch.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_Control_SRLatch/Arena_Control_SRLatch.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/db/Arena_16x4_SRAM.cbx.xml
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Arena_16x4_SRAM
instance = comp, \inst14|inst2|inst~1 , inst14|inst2|inst~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst31|inst~0 , inst14|inst31|inst~0, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|inst~2 , inst13|inst2|inst~2, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst29|inst~0 , inst13|inst29|inst~0, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|inst~2 , inst12|inst2|inst~2, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst33|inst~0 , inst12|inst33|inst~0, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|inst~5 , inst11|inst2|inst~5, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|DLatch1|inst1~2 , inst14|inst2|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst23|DLatch1|inst1~2 , inst14|inst23|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst24|DLatch1|inst1~2 , inst14|inst24|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst31|DLatch1|inst1~2 , inst14|inst31|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst33|DLatch1|inst1~2 , inst14|inst33|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|DLatch1|inst1~1 , inst13|inst2|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst24|DLatch1|inst1~1 , inst13|inst24|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst25|DLatch1|inst1~1 , inst13|inst25|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst26|DLatch1|inst1~1 , inst13|inst26|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst27|DLatch1|inst1~1 , inst13|inst27|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst29|DLatch1|inst1~1 , inst13|inst29|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst32|DLatch1|inst1~1 , inst13|inst32|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst22|DLatch1|inst1~1 , inst12|inst22|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst24|DLatch1|inst1~1 , inst12|inst24|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst25|DLatch1|inst1~1 , inst12|inst25|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst26|DLatch1|inst1~1 , inst12|inst26|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst33|DLatch1|inst1~1 , inst12|inst33|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst35|DLatch1|inst1~1 , inst12|inst35|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|DLatch1|inst1~1 , inst11|inst2|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst23|DLatch1|inst1~1 , inst11|inst23|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst25|DLatch1|inst1~1 , inst11|inst25|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst31|DLatch1|inst1~1 , inst11|inst31|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst32|DLatch1|inst1~1 , inst11|inst32|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst33|DLatch1|inst1~1 , inst11|inst33|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst35|DLatch1|inst1~1 , inst11|inst35|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|DLatch0|inst1~1 , inst14|inst2|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst23|DLatch0|inst1~1 , inst14|inst23|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst24|DLatch0|inst1~1 , inst14|inst24|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst31|DLatch0|inst1~1 , inst14|inst31|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst33|DLatch0|inst1~1 , inst14|inst33|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|DLatch0|inst1~1 , inst13|inst2|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst24|DLatch0|inst1~1 , inst13|inst24|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst25|DLatch0|inst1~1 , inst13|inst25|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst26|DLatch0|inst1~1 , inst13|inst26|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst27|DLatch0|inst1~1 , inst13|inst27|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst29|DLatch0|inst1~1 , inst13|inst29|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst32|DLatch0|inst1~1 , inst13|inst32|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst22|DLatch0|inst1~1 , inst12|inst22|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst24|DLatch0|inst1~1 , inst12|inst24|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst25|DLatch0|inst1~1 , inst12|inst25|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst26|DLatch0|inst1~1 , inst12|inst26|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst33|DLatch0|inst1~1 , inst12|inst33|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst35|DLatch0|inst1~1 , inst12|inst35|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|DLatch0|inst1~1 , inst11|inst2|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst23|DLatch0|inst1~1 , inst11|inst23|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst25|DLatch0|inst1~1 , inst11|inst25|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst31|DLatch0|inst1~1 , inst11|inst31|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst32|DLatch0|inst1~1 , inst11|inst32|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst33|DLatch0|inst1~1 , inst11|inst33|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst35|DLatch0|inst1~1 , inst11|inst35|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \Arena_Address[1]~I , Arena_Address[1], Arena_16x4_SRAM, 1
instance = comp, \Arena_Address[3]~I , Arena_Address[3], Arena_16x4_SRAM, 1
instance = comp, \Arena_Address[0]~I , Arena_Address[0], Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~11 , inst10|Mux15~11, Arena_16x4_SRAM, 1
instance = comp, \Arena_CS~I , Arena_CS, Arena_16x4_SRAM, 1
instance = comp, \Arena_WE~I , Arena_WE, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst32|DLatch1|inst1~1 , inst14|inst32|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst32|DLatch1|inst1~1clkctrl , inst14|inst32|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \Arena_DataIn[3]~I , Arena_DataIn[3], Arena_16x4_SRAM, 1
instance = comp, \inst14|inst32|DLatch0|inst1~1 , inst14|inst32|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst32|DLatch1|inst1~2 , inst14|inst32|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~8 , inst10|Mux15~8, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst29|DLatch1|inst1~1 , inst14|inst29|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst29|DLatch1|inst1~1clkctrl , inst14|inst29|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst29|DLatch0|inst1~1 , inst14|inst29|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst29|DLatch1|inst1~2 , inst14|inst29|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \Arena_Address[2]~I , Arena_Address[2], Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~9 , inst10|Mux15~9, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst30|DLatch1|inst1~1 , inst14|inst30|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst30|DLatch1|inst1~1clkctrl , inst14|inst30|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst30|DLatch0|inst1~1 , inst14|inst30|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst30|DLatch1|inst1~2 , inst14|inst30|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|inst~5 , inst14|inst2|inst~5, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|inst~6 , inst14|inst2|inst~6, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~12 , inst10|Mux15~12, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~13 , inst10|Mux15~13, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst34|DLatch1|inst1~1 , inst14|inst34|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst34|DLatch1|inst1~1clkctrl , inst14|inst34|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst34|DLatch0|inst1~1 , inst14|inst34|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst34|DLatch1|inst1~2 , inst14|inst34|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|inst~7 , inst14|inst2|inst~7, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~15 , inst10|Mux15~15, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~14 , inst10|Mux15~14, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst35|DLatch1|inst1~1 , inst14|inst35|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst35|DLatch1|inst1~1clkctrl , inst14|inst35|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst35|DLatch0|inst1~1 , inst14|inst35|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst35|DLatch1|inst1~2 , inst14|inst35|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst|DLatch1|inst1~1 , inst14|inst|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst|DLatch1|inst1~1clkctrl , inst14|inst|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst|DLatch0|inst1~1 , inst14|inst|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst|DLatch1|inst1~2 , inst14|inst|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|inst~8 , inst14|inst2|inst~8, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~1 , inst10|Mux15~1, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~0 , inst10|Mux15~0, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst22|DLatch1|inst1~1 , inst14|inst22|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst22|DLatch1|inst1~1clkctrl , inst14|inst22|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst22|DLatch0|inst1~1 , inst14|inst22|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst22|DLatch1|inst1~2 , inst14|inst22|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|inst~0 , inst14|inst2|inst~0, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~5 , inst10|Mux15~5, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst26|DLatch1|inst1~1 , inst14|inst26|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst26|DLatch1|inst1~1clkctrl , inst14|inst26|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst26|DLatch0|inst1~1 , inst14|inst26|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst26|DLatch1|inst1~2 , inst14|inst26|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~4 , inst10|Mux15~4, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst25|DLatch1|inst1~1 , inst14|inst25|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst25|DLatch1|inst1~1clkctrl , inst14|inst25|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst25|DLatch0|inst1~1 , inst14|inst25|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst25|DLatch1|inst1~2 , inst14|inst25|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|inst~2 , inst14|inst2|inst~2, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~6 , inst10|Mux15~6, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst27|DLatch1|inst1~1 , inst14|inst27|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst27|DLatch1|inst1~1clkctrl , inst14|inst27|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst27|DLatch0|inst1~1 , inst14|inst27|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst27|DLatch1|inst1~2 , inst14|inst27|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~7 , inst10|Mux15~7, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst28|DLatch1|inst1~1 , inst14|inst28|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst28|DLatch1|inst1~1clkctrl , inst14|inst28|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst28|DLatch0|inst1~1 , inst14|inst28|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst28|DLatch1|inst1~2 , inst14|inst28|DLatch1|inst1~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|inst~3 , inst14|inst2|inst~3, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|inst~4 , inst14|inst2|inst~4, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|inst~9 , inst14|inst2|inst~9, Arena_16x4_SRAM, 1
instance = comp, \Arena_OE~I , Arena_OE, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|inst~10 , inst14|inst2|inst~10, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~10 , inst10|Mux15~10, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst31|DLatch1|inst1~1 , inst14|inst31|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst31|DLatch1|inst1~1clkctrl , inst14|inst31|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \Arena_DataIn[2]~I , Arena_DataIn[2], Arena_16x4_SRAM, 1
instance = comp, \inst13|inst31|DLatch0|inst1~1 , inst13|inst31|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst31|DLatch1|inst1~1 , inst13|inst31|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|inst~5 , inst13|inst2|inst~5, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst30|DLatch0|inst1~1 , inst13|inst30|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst30|DLatch1|inst1~1 , inst13|inst30|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|inst~6 , inst13|inst2|inst~6, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst33|DLatch1|inst1~1 , inst14|inst33|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst33|DLatch1|inst1~1clkctrl , inst14|inst33|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst33|DLatch0|inst1~1 , inst13|inst33|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst33|DLatch1|inst1~1 , inst13|inst33|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst34|DLatch0|inst1~1 , inst13|inst34|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst34|DLatch1|inst1~1 , inst13|inst34|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|inst~7 , inst13|inst2|inst~7, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst35|DLatch0|inst1~1 , inst13|inst35|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst35|DLatch1|inst1~1 , inst13|inst35|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst|DLatch0|inst1~1 , inst13|inst|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst|DLatch1|inst1~1 , inst13|inst|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|inst~8 , inst13|inst2|inst~8, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst22|DLatch0|inst1~1 , inst13|inst22|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst22|DLatch1|inst1~1 , inst13|inst22|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|inst~0 , inst13|inst2|inst~0, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~2 , inst10|Mux15~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst23|DLatch1|inst1~1 , inst14|inst23|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst23|DLatch1|inst1~1clkctrl , inst14|inst23|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst23|DLatch0|inst1~1 , inst13|inst23|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst23|DLatch1|inst1~1 , inst13|inst23|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst10|Mux15~3 , inst10|Mux15~3, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|inst~1 , inst13|inst2|inst~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst28|DLatch0|inst1~1 , inst13|inst28|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst28|DLatch1|inst1~1 , inst13|inst28|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|inst~3 , inst13|inst2|inst~3, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|inst~4 , inst13|inst2|inst~4, Arena_16x4_SRAM, 1
instance = comp, \inst13|inst2|inst~9 , inst13|inst2|inst~9, Arena_16x4_SRAM, 1
instance = comp, \Arena_DataIn[1]~I , Arena_DataIn[1], Arena_16x4_SRAM, 1
instance = comp, \inst12|inst31|DLatch0|inst1~1 , inst12|inst31|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst31|DLatch1|inst1~1 , inst12|inst31|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst32|DLatch0|inst1~1 , inst12|inst32|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst32|DLatch1|inst1~1 , inst12|inst32|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|inst~6 , inst12|inst2|inst~6, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst|DLatch0|inst1~1 , inst12|inst|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst|DLatch1|inst1~1 , inst12|inst|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|inst~7 , inst12|inst2|inst~7, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst34|DLatch0|inst1~1 , inst12|inst34|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst34|DLatch1|inst1~1 , inst12|inst34|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|inst~8 , inst12|inst2|inst~8, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst23|DLatch0|inst1~1 , inst12|inst23|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst23|DLatch1|inst1~1 , inst12|inst23|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|inst~1 , inst12|inst2|inst~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|DLatch1|inst1~1 , inst14|inst2|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst2|DLatch1|inst1~1clkctrl , inst14|inst2|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|DLatch0|inst1~1 , inst12|inst2|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|DLatch1|inst1~1 , inst12|inst2|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|inst~0 , inst12|inst2|inst~0, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst27|DLatch0|inst1~1 , inst12|inst27|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst27|DLatch1|inst1~1 , inst12|inst27|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst28|DLatch0|inst1~1 , inst12|inst28|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst28|DLatch1|inst1~1 , inst12|inst28|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|inst~3 , inst12|inst2|inst~3, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|inst~4 , inst12|inst2|inst~4, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst29|DLatch0|inst1~1 , inst12|inst29|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst29|DLatch1|inst1~1 , inst12|inst29|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst30|DLatch0|inst1~1 , inst12|inst30|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst30|DLatch1|inst1~1 , inst12|inst30|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|inst~5 , inst12|inst2|inst~5, Arena_16x4_SRAM, 1
instance = comp, \inst12|inst2|inst~9 , inst12|inst2|inst~9, Arena_16x4_SRAM, 1
instance = comp, \Arena_DataIn[0]~I , Arena_DataIn[0], Arena_16x4_SRAM, 1
instance = comp, \inst11|inst26|DLatch0|inst1~1 , inst11|inst26|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst26|DLatch1|inst1~1 , inst11|inst26|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|inst~2 , inst11|inst2|inst~2, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst24|DLatch1|inst1~1 , inst14|inst24|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst14|inst24|DLatch1|inst1~1clkctrl , inst14|inst24|DLatch1|inst1~1clkctrl, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst24|DLatch0|inst1~1 , inst11|inst24|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst24|DLatch1|inst1~1 , inst11|inst24|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst24|inst~0 , inst11|inst24|inst~0, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst22|DLatch0|inst1~1 , inst11|inst22|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst22|DLatch1|inst1~1 , inst11|inst22|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|inst~0 , inst11|inst2|inst~0, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|inst~1 , inst11|inst2|inst~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst34|DLatch0|inst1~1 , inst11|inst34|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst34|DLatch1|inst1~1 , inst11|inst34|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|inst~6 , inst11|inst2|inst~6, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst|DLatch0|inst1~1 , inst11|inst|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst|DLatch1|inst1~1 , inst11|inst|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|inst~7 , inst11|inst2|inst~7, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst30|DLatch0|inst1~1 , inst11|inst30|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst30|DLatch1|inst1~1 , inst11|inst30|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst29|DLatch0|inst1~1 , inst11|inst29|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst29|DLatch1|inst1~1 , inst11|inst29|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|inst~4 , inst11|inst2|inst~4, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|inst~8 , inst11|inst2|inst~8, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst28|DLatch0|inst1~1 , inst11|inst28|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst28|DLatch1|inst1~1 , inst11|inst28|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst27|DLatch0|inst1~1 , inst11|inst27|DLatch0|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst27|DLatch1|inst1~1 , inst11|inst27|DLatch1|inst1~1, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|inst~3 , inst11|inst2|inst~3, Arena_16x4_SRAM, 1
instance = comp, \inst11|inst2|inst~9 , inst11|inst2|inst~9, Arena_16x4_SRAM, 1
instance = comp, \Arena_OUT[3]~I , Arena_OUT[3], Arena_16x4_SRAM, 1
instance = comp, \Arena_OUT[2]~I , Arena_OUT[2], Arena_16x4_SRAM, 1
instance = comp, \Arena_OUT[1]~I , Arena_OUT[1], Arena_16x4_SRAM, 1
instance = comp, \Arena_OUT[0]~I , Arena_OUT[0], Arena_16x4_SRAM, 1
