$comment
	File created using the following command:
		vcd file Outputs_Ports1.msim.vcd -direction
$end
$date
	Thu Nov 03 10:51:10 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Outputs_Ports1_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clock $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ reset $end
$var reg 1 % writen $end
$var wire 1 & port_out_00 [7] $end
$var wire 1 ' port_out_00 [6] $end
$var wire 1 ( port_out_00 [5] $end
$var wire 1 ) port_out_00 [4] $end
$var wire 1 * port_out_00 [3] $end
$var wire 1 + port_out_00 [2] $end
$var wire 1 , port_out_00 [1] $end
$var wire 1 - port_out_00 [0] $end
$var wire 1 . port_out_01 [7] $end
$var wire 1 / port_out_01 [6] $end
$var wire 1 0 port_out_01 [5] $end
$var wire 1 1 port_out_01 [4] $end
$var wire 1 2 port_out_01 [3] $end
$var wire 1 3 port_out_01 [2] $end
$var wire 1 4 port_out_01 [1] $end
$var wire 1 5 port_out_01 [0] $end
$var wire 1 6 port_out_02 [7] $end
$var wire 1 7 port_out_02 [6] $end
$var wire 1 8 port_out_02 [5] $end
$var wire 1 9 port_out_02 [4] $end
$var wire 1 : port_out_02 [3] $end
$var wire 1 ; port_out_02 [2] $end
$var wire 1 < port_out_02 [1] $end
$var wire 1 = port_out_02 [0] $end
$var wire 1 > port_out_03 [7] $end
$var wire 1 ? port_out_03 [6] $end
$var wire 1 @ port_out_03 [5] $end
$var wire 1 A port_out_03 [4] $end
$var wire 1 B port_out_03 [3] $end
$var wire 1 C port_out_03 [2] $end
$var wire 1 D port_out_03 [1] $end
$var wire 1 E port_out_03 [0] $end
$var wire 1 F sampler $end
$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var tri1 1 J devclrn $end
$var tri1 1 K devpor $end
$var tri1 1 L devoe $end
$var wire 1 M port_out_00[0]~output_o $end
$var wire 1 N port_out_00[1]~output_o $end
$var wire 1 O port_out_00[2]~output_o $end
$var wire 1 P port_out_00[3]~output_o $end
$var wire 1 Q port_out_00[4]~output_o $end
$var wire 1 R port_out_00[5]~output_o $end
$var wire 1 S port_out_00[6]~output_o $end
$var wire 1 T port_out_00[7]~output_o $end
$var wire 1 U port_out_01[0]~output_o $end
$var wire 1 V port_out_01[1]~output_o $end
$var wire 1 W port_out_01[2]~output_o $end
$var wire 1 X port_out_01[3]~output_o $end
$var wire 1 Y port_out_01[4]~output_o $end
$var wire 1 Z port_out_01[5]~output_o $end
$var wire 1 [ port_out_01[6]~output_o $end
$var wire 1 \ port_out_01[7]~output_o $end
$var wire 1 ] port_out_02[0]~output_o $end
$var wire 1 ^ port_out_02[1]~output_o $end
$var wire 1 _ port_out_02[2]~output_o $end
$var wire 1 ` port_out_02[3]~output_o $end
$var wire 1 a port_out_02[4]~output_o $end
$var wire 1 b port_out_02[5]~output_o $end
$var wire 1 c port_out_02[6]~output_o $end
$var wire 1 d port_out_02[7]~output_o $end
$var wire 1 e port_out_03[0]~output_o $end
$var wire 1 f port_out_03[1]~output_o $end
$var wire 1 g port_out_03[2]~output_o $end
$var wire 1 h port_out_03[3]~output_o $end
$var wire 1 i port_out_03[4]~output_o $end
$var wire 1 j port_out_03[5]~output_o $end
$var wire 1 k port_out_03[6]~output_o $end
$var wire 1 l port_out_03[7]~output_o $end
$var wire 1 m clock~input_o $end
$var wire 1 n clock~inputclkctrl_outclk $end
$var wire 1 o data_in[0]~input_o $end
$var wire 1 p reset~input_o $end
$var wire 1 q reset~inputclkctrl_outclk $end
$var wire 1 r address[1]~input_o $end
$var wire 1 s address[7]~input_o $end
$var wire 1 t writen~input_o $end
$var wire 1 u address[6]~input_o $end
$var wire 1 v address[2]~input_o $end
$var wire 1 w address[3]~input_o $end
$var wire 1 x address[5]~input_o $end
$var wire 1 y address[4]~input_o $end
$var wire 1 z U1~0_combout $end
$var wire 1 { U1~1_combout $end
$var wire 1 | address[0]~input_o $end
$var wire 1 } U1~2_combout $end
$var wire 1 ~ port_out_00[0]~reg0_q $end
$var wire 1 !! data_in[1]~input_o $end
$var wire 1 "! port_out_00[1]~reg0_q $end
$var wire 1 #! data_in[2]~input_o $end
$var wire 1 $! port_out_00[2]~reg0feeder_combout $end
$var wire 1 %! port_out_00[2]~reg0_q $end
$var wire 1 &! data_in[3]~input_o $end
$var wire 1 '! port_out_00[3]~reg0feeder_combout $end
$var wire 1 (! port_out_00[3]~reg0_q $end
$var wire 1 )! data_in[4]~input_o $end
$var wire 1 *! port_out_00[4]~reg0feeder_combout $end
$var wire 1 +! port_out_00[4]~reg0_q $end
$var wire 1 ,! data_in[5]~input_o $end
$var wire 1 -! port_out_00[5]~reg0feeder_combout $end
$var wire 1 .! port_out_00[5]~reg0_q $end
$var wire 1 /! data_in[6]~input_o $end
$var wire 1 0! port_out_00[6]~reg0feeder_combout $end
$var wire 1 1! port_out_00[6]~reg0_q $end
$var wire 1 2! data_in[7]~input_o $end
$var wire 1 3! port_out_00[7]~reg0feeder_combout $end
$var wire 1 4! port_out_00[7]~reg0_q $end
$var wire 1 5! port_out_01[0]~reg0_q $end
$var wire 1 6! port_out_01[1]~reg0_q $end
$var wire 1 7! port_out_01[2]~reg0feeder_combout $end
$var wire 1 8! port_out_01[2]~reg0_q $end
$var wire 1 9! port_out_01[3]~reg0feeder_combout $end
$var wire 1 :! port_out_01[3]~reg0_q $end
$var wire 1 ;! port_out_01[4]~reg0feeder_combout $end
$var wire 1 <! port_out_01[4]~reg0_q $end
$var wire 1 =! port_out_01[5]~reg0feeder_combout $end
$var wire 1 >! port_out_01[5]~reg0_q $end
$var wire 1 ?! port_out_01[6]~reg0feeder_combout $end
$var wire 1 @! port_out_01[6]~reg0_q $end
$var wire 1 A! port_out_01[7]~reg0feeder_combout $end
$var wire 1 B! port_out_01[7]~reg0_q $end
$var wire 1 C! U3~0_combout $end
$var wire 1 D! port_out_02[0]~reg0_q $end
$var wire 1 E! port_out_02[1]~reg0_q $end
$var wire 1 F! port_out_02[2]~reg0feeder_combout $end
$var wire 1 G! port_out_02[2]~reg0_q $end
$var wire 1 H! port_out_02[3]~reg0feeder_combout $end
$var wire 1 I! port_out_02[3]~reg0_q $end
$var wire 1 J! port_out_02[4]~reg0feeder_combout $end
$var wire 1 K! port_out_02[4]~reg0_q $end
$var wire 1 L! port_out_02[5]~reg0feeder_combout $end
$var wire 1 M! port_out_02[5]~reg0_q $end
$var wire 1 N! port_out_02[6]~reg0feeder_combout $end
$var wire 1 O! port_out_02[6]~reg0_q $end
$var wire 1 P! port_out_02[7]~reg0feeder_combout $end
$var wire 1 Q! port_out_02[7]~reg0_q $end
$var wire 1 R! U4~0_combout $end
$var wire 1 S! port_out_03[0]~reg0_q $end
$var wire 1 T! port_out_03[1]~reg0_q $end
$var wire 1 U! port_out_03[2]~reg0_q $end
$var wire 1 V! port_out_03[3]~reg0feeder_combout $end
$var wire 1 W! port_out_03[3]~reg0_q $end
$var wire 1 X! port_out_03[4]~reg0feeder_combout $end
$var wire 1 Y! port_out_03[4]~reg0_q $end
$var wire 1 Z! port_out_03[5]~reg0feeder_combout $end
$var wire 1 [! port_out_03[5]~reg0_q $end
$var wire 1 \! port_out_03[6]~reg0feeder_combout $end
$var wire 1 ]! port_out_03[6]~reg0_q $end
$var wire 1 ^! port_out_03[7]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11011111 !
0"
b101 #
1$
1%
0-
0,
0+
0*
0)
0(
0'
0&
05
04
03
02
01
00
0/
0.
0=
0<
0;
0:
09
08
07
06
0E
0D
0C
0B
0A
0@
0?
0>
xF
0G
1H
xI
1J
1K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
1o
1p
1q
1r
1s
1t
1u
1v
1w
0x
1y
0z
0{
1|
0}
0~
0!!
0"!
1#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
$end
#25000
1"
1m
1n
0F
#50000
b11111111 !
b11101111 !
b11100111 !
b11100011 !
b11100001 !
b11100000 !
0"
0|
0r
0v
0w
0y
1x
0m
0n
1F
1z
1{
#75000
1"
1m
1n
0F
#100000
b11100001 !
0"
1|
0m
0n
1F
1}
#125000
1"
1m
1n
0F
18!
15!
1%!
1~
1W
1U
1O
1M
13
15
1+
1-
#150000
b11100011 !
b11100010 !
0"
0|
1r
0m
0n
1F
1C!
0}
#175000
1"
1m
1n
0F
1G!
1D!
1_
1]
1;
1=
#200000
b11100011 !
0"
1|
0m
0n
1F
1R!
0C!
#225000
1"
1m
1n
0F
1U!
1S!
1g
1e
1C
1E
#250000
b11100111 !
b11100101 !
b11100100 !
0"
0|
0r
1v
0m
0n
1F
0R!
0z
0{
#275000
1"
1m
1n
0F
#300000
b11100101 !
0"
1|
0m
0n
1F
#325000
1"
1m
1n
0F
#350000
b11100111 !
b11100110 !
0"
0|
1r
0m
0n
1F
#375000
1"
1m
1n
0F
#400000
b11100111 !
0"
1|
0m
0n
1F
#425000
1"
1m
1n
0F
#450000
b11101111 !
b11101011 !
b11101001 !
b11101000 !
0"
0|
0r
0v
1w
0m
0n
1F
#475000
1"
1m
1n
0F
#500000
b11101001 !
0"
1|
0m
0n
1F
#525000
1"
1m
1n
0F
#550000
b11101011 !
b11101010 !
0"
0|
1r
0m
0n
1F
#575000
1"
1m
1n
0F
#600000
b11101011 !
0"
1|
0m
0n
1F
#625000
1"
1m
1n
0F
#650000
b11101111 !
b11101101 !
b11101100 !
0"
0|
0r
1v
0m
0n
1F
#675000
1"
1m
1n
0F
#700000
b11101101 !
0"
1|
0m
0n
1F
#725000
1"
1m
1n
0F
#750000
b11101111 !
b11101110 !
0"
0|
1r
0m
0n
1F
#775000
1"
1m
1n
0F
#800000
b11101111 !
0"
1|
0m
0n
1F
#825000
1"
1m
1n
0F
#850000
b11111111 !
b11110111 !
b11110011 !
b11110001 !
b11110000 !
0"
0|
0r
0v
0w
1y
0m
0n
1F
#875000
1"
1m
1n
0F
#900000
b11110001 !
0"
1|
0m
0n
1F
#925000
1"
1m
1n
0F
#950000
b11110011 !
b11110010 !
0"
0|
1r
0m
0n
1F
#975000
1"
1m
1n
0F
#1000000
