{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 31 14:20:46 2019 " "Info: Processing started: Tue Dec 31 14:20:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 6 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_slow " "Info: Detected ripple clock \"clk_slow\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_slow" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter\[0\] register counter\[24\] 271.08 MHz 3.689 ns Internal " "Info: Clock \"clk\" has Internal fmax of 271.08 MHz between source register \"counter\[0\]\" and destination register \"counter\[24\]\" (period= 3.689 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.482 ns + Longest register register " "Info: + Longest register to register delay is 3.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[0\] 1 REG LCFF_X25_Y25_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y25_N5; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.393 ns) 0.711 ns Add0~313 2 COMB LCCOMB_X25_Y25_N6 2 " "Info: 2: + IC(0.318 ns) + CELL(0.393 ns) = 0.711 ns; Loc. = LCCOMB_X25_Y25_N6; Fanout = 2; COMB Node = 'Add0~313'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { counter[0] Add0~313 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.782 ns Add0~315 3 COMB LCCOMB_X25_Y25_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.782 ns; Loc. = LCCOMB_X25_Y25_N8; Fanout = 2; COMB Node = 'Add0~315'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~313 Add0~315 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.853 ns Add0~317 4 COMB LCCOMB_X25_Y25_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.853 ns; Loc. = LCCOMB_X25_Y25_N10; Fanout = 2; COMB Node = 'Add0~317'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~315 Add0~317 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.924 ns Add0~319 5 COMB LCCOMB_X25_Y25_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.924 ns; Loc. = LCCOMB_X25_Y25_N12; Fanout = 2; COMB Node = 'Add0~319'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~317 Add0~319 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.083 ns Add0~321 6 COMB LCCOMB_X25_Y25_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.083 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 2; COMB Node = 'Add0~321'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~319 Add0~321 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.154 ns Add0~323 7 COMB LCCOMB_X25_Y25_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.154 ns; Loc. = LCCOMB_X25_Y25_N16; Fanout = 2; COMB Node = 'Add0~323'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~321 Add0~323 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.225 ns Add0~325 8 COMB LCCOMB_X25_Y25_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.225 ns; Loc. = LCCOMB_X25_Y25_N18; Fanout = 2; COMB Node = 'Add0~325'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~323 Add0~325 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.296 ns Add0~327 9 COMB LCCOMB_X25_Y25_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.296 ns; Loc. = LCCOMB_X25_Y25_N20; Fanout = 2; COMB Node = 'Add0~327'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~325 Add0~327 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.367 ns Add0~329 10 COMB LCCOMB_X25_Y25_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.367 ns; Loc. = LCCOMB_X25_Y25_N22; Fanout = 2; COMB Node = 'Add0~329'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~327 Add0~329 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.438 ns Add0~331 11 COMB LCCOMB_X25_Y25_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.438 ns; Loc. = LCCOMB_X25_Y25_N24; Fanout = 2; COMB Node = 'Add0~331'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~329 Add0~331 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.509 ns Add0~333 12 COMB LCCOMB_X25_Y25_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.509 ns; Loc. = LCCOMB_X25_Y25_N26; Fanout = 2; COMB Node = 'Add0~333'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~331 Add0~333 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.580 ns Add0~335 13 COMB LCCOMB_X25_Y25_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.580 ns; Loc. = LCCOMB_X25_Y25_N28; Fanout = 2; COMB Node = 'Add0~335'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~333 Add0~335 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.726 ns Add0~337 14 COMB LCCOMB_X25_Y25_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 1.726 ns; Loc. = LCCOMB_X25_Y25_N30; Fanout = 2; COMB Node = 'Add0~337'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add0~335 Add0~337 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.797 ns Add0~339 15 COMB LCCOMB_X25_Y24_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.797 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 2; COMB Node = 'Add0~339'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~337 Add0~339 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.868 ns Add0~341 16 COMB LCCOMB_X25_Y24_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.868 ns; Loc. = LCCOMB_X25_Y24_N2; Fanout = 2; COMB Node = 'Add0~341'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~339 Add0~341 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.939 ns Add0~343 17 COMB LCCOMB_X25_Y24_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.939 ns; Loc. = LCCOMB_X25_Y24_N4; Fanout = 2; COMB Node = 'Add0~343'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~341 Add0~343 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.010 ns Add0~345 18 COMB LCCOMB_X25_Y24_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.010 ns; Loc. = LCCOMB_X25_Y24_N6; Fanout = 2; COMB Node = 'Add0~345'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~343 Add0~345 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.081 ns Add0~347 19 COMB LCCOMB_X25_Y24_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.081 ns; Loc. = LCCOMB_X25_Y24_N8; Fanout = 2; COMB Node = 'Add0~347'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~345 Add0~347 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.152 ns Add0~349 20 COMB LCCOMB_X25_Y24_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.152 ns; Loc. = LCCOMB_X25_Y24_N10; Fanout = 2; COMB Node = 'Add0~349'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~347 Add0~349 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.223 ns Add0~351 21 COMB LCCOMB_X25_Y24_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.223 ns; Loc. = LCCOMB_X25_Y24_N12; Fanout = 2; COMB Node = 'Add0~351'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~349 Add0~351 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.382 ns Add0~353 22 COMB LCCOMB_X25_Y24_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.382 ns; Loc. = LCCOMB_X25_Y24_N14; Fanout = 2; COMB Node = 'Add0~353'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~351 Add0~353 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.453 ns Add0~355 23 COMB LCCOMB_X25_Y24_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.453 ns; Loc. = LCCOMB_X25_Y24_N16; Fanout = 2; COMB Node = 'Add0~355'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~353 Add0~355 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.524 ns Add0~357 24 COMB LCCOMB_X25_Y24_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.524 ns; Loc. = LCCOMB_X25_Y24_N18; Fanout = 2; COMB Node = 'Add0~357'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~355 Add0~357 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.595 ns Add0~359 25 COMB LCCOMB_X25_Y24_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.595 ns; Loc. = LCCOMB_X25_Y24_N20; Fanout = 2; COMB Node = 'Add0~359'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~357 Add0~359 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.005 ns Add0~360 26 COMB LCCOMB_X25_Y24_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.005 ns; Loc. = LCCOMB_X25_Y24_N22; Fanout = 1; COMB Node = 'Add0~360'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~359 Add0~360 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.398 ns counter~236 27 COMB LCCOMB_X25_Y24_N26 1 " "Info: 27: + IC(0.243 ns) + CELL(0.150 ns) = 3.398 ns; Loc. = LCCOMB_X25_Y24_N26; Fanout = 1; COMB Node = 'counter~236'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Add0~360 counter~236 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.482 ns counter\[24\] 28 REG LCFF_X25_Y24_N27 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 3.482 ns; Loc. = LCFF_X25_Y24_N27; Fanout = 3; REG Node = 'counter\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter~236 counter[24] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.921 ns ( 83.89 % ) " "Info: Total cell delay = 2.921 ns ( 83.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 16.11 % ) " "Info: Total interconnect delay = 0.561 ns ( 16.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { counter[0] Add0~313 Add0~315 Add0~317 Add0~319 Add0~321 Add0~323 Add0~325 Add0~327 Add0~329 Add0~331 Add0~333 Add0~335 Add0~337 Add0~339 Add0~341 Add0~343 Add0~345 Add0~347 Add0~349 Add0~351 Add0~353 Add0~355 Add0~357 Add0~359 Add0~360 counter~236 counter[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { counter[0] {} Add0~313 {} Add0~315 {} Add0~317 {} Add0~319 {} Add0~321 {} Add0~323 {} Add0~325 {} Add0~327 {} Add0~329 {} Add0~331 {} Add0~333 {} Add0~335 {} Add0~337 {} Add0~339 {} Add0~341 {} Add0~343 {} Add0~345 {} Add0~347 {} Add0~349 {} Add0~351 {} Add0~353 {} Add0~355 {} Add0~357 {} Add0~359 {} Add0~360 {} counter~236 {} counter[24] {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.243ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.676 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns counter\[24\] 3 REG LCFF_X25_Y24_N27 3 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X25_Y24_N27; Fanout = 3; REG Node = 'counter\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk~clkctrl counter[24] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} counter[24] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.669 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns counter\[0\] 3 REG LCFF_X25_Y25_N5 3 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X25_Y25_N5; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clk~clkctrl counter[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk {} clk~combout {} clk~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} counter[24] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk {} clk~combout {} clk~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { counter[0] Add0~313 Add0~315 Add0~317 Add0~319 Add0~321 Add0~323 Add0~325 Add0~327 Add0~329 Add0~331 Add0~333 Add0~335 Add0~337 Add0~339 Add0~341 Add0~343 Add0~345 Add0~347 Add0~349 Add0~351 Add0~353 Add0~355 Add0~357 Add0~359 Add0~360 counter~236 counter[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { counter[0] {} Add0~313 {} Add0~315 {} Add0~317 {} Add0~319 {} Add0~321 {} Add0~323 {} Add0~325 {} Add0~327 {} Add0~329 {} Add0~331 {} Add0~333 {} Add0~335 {} Add0~337 {} Add0~339 {} Add0~341 {} Add0~343 {} Add0~345 {} Add0~347 {} Add0~349 {} Add0~351 {} Add0~353 {} Add0~355 {} Add0~357 {} Add0~359 {} Add0~360 {} counter~236 {} counter[24] {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.243ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} counter[24] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk {} clk~combout {} clk~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ps.off ENA clk -2.034 ns register " "Info: tsu for register \"ps.off\" (data pin = \"ENA\", clock pin = \"clk\") is -2.034 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.803 ns + Longest pin register " "Info: + Longest pin to register delay is 4.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ENA 1 PIN PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; PIN Node = 'ENA'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.438 ns) 3.624 ns Selector0~487 2 COMB LCCOMB_X1_Y24_N2 1 " "Info: 2: + IC(2.207 ns) + CELL(0.438 ns) = 3.624 ns; Loc. = LCCOMB_X1_Y24_N2; Fanout = 1; COMB Node = 'Selector0~487'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ENA Selector0~487 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.416 ns) 4.295 ns Selector0~488 3 COMB LCCOMB_X1_Y24_N28 3 " "Info: 3: + IC(0.255 ns) + CELL(0.416 ns) = 4.295 ns; Loc. = LCCOMB_X1_Y24_N28; Fanout = 3; COMB Node = 'Selector0~488'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { Selector0~487 Selector0~488 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.150 ns) 4.719 ns Selector2~74 4 COMB LCCOMB_X1_Y24_N8 1 " "Info: 4: + IC(0.274 ns) + CELL(0.150 ns) = 4.719 ns; Loc. = LCCOMB_X1_Y24_N8; Fanout = 1; COMB Node = 'Selector2~74'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector0~488 Selector2~74 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.803 ns ps.off 5 REG LCFF_X1_Y24_N9 8 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.803 ns; Loc. = LCFF_X1_Y24_N9; Fanout = 8; REG Node = 'ps.off'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector2~74 ps.off } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.067 ns ( 43.04 % ) " "Info: Total cell delay = 2.067 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.736 ns ( 56.96 % ) " "Info: Total interconnect delay = 2.736 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { ENA Selector0~487 Selector0~488 Selector2~74 ps.off } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.803 ns" { ENA {} ENA~combout {} Selector0~487 {} Selector0~488 {} Selector2~74 {} ps.off {} } { 0.000ns 0.000ns 2.207ns 0.255ns 0.274ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.801 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.787 ns) 3.374 ns clk_slow 2 REG LCFF_X24_Y24_N1 2 " "Info: 2: + IC(1.588 ns) + CELL(0.787 ns) = 3.374 ns; Loc. = LCFF_X24_Y24_N1; Fanout = 2; REG Node = 'clk_slow'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { clk clk_slow } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.000 ns) 5.267 ns clk_slow~clkctrl 3 COMB CLKCTRL_G10 6 " "Info: 3: + IC(1.893 ns) + CELL(0.000 ns) = 5.267 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'clk_slow~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { clk_slow clk_slow~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.801 ns ps.off 4 REG LCFF_X1_Y24_N9 8 " "Info: 4: + IC(0.997 ns) + CELL(0.537 ns) = 6.801 ns; Loc. = LCFF_X1_Y24_N9; Fanout = 8; REG Node = 'ps.off'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clk_slow~clkctrl ps.off } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.16 % ) " "Info: Total cell delay = 2.323 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.478 ns ( 65.84 % ) " "Info: Total interconnect delay = 4.478 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.801 ns" { clk clk_slow clk_slow~clkctrl ps.off } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.801 ns" { clk {} clk~combout {} clk_slow {} clk_slow~clkctrl {} ps.off {} } { 0.000ns 0.000ns 1.588ns 1.893ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { ENA Selector0~487 Selector0~488 Selector2~74 ps.off } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.803 ns" { ENA {} ENA~combout {} Selector0~487 {} Selector0~488 {} Selector2~74 {} ps.off {} } { 0.000ns 0.000ns 2.207ns 0.255ns 0.274ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.416ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.801 ns" { clk clk_slow clk_slow~clkctrl ps.off } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.801 ns" { clk {} clk~combout {} clk_slow {} clk_slow~clkctrl {} ps.off {} } { 0.000ns 0.000ns 1.588ns 1.893ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk light ps.off 10.206 ns register " "Info: tco from clock \"clk\" to destination pin \"light\" through register \"ps.off\" is 10.206 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.801 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.787 ns) 3.374 ns clk_slow 2 REG LCFF_X24_Y24_N1 2 " "Info: 2: + IC(1.588 ns) + CELL(0.787 ns) = 3.374 ns; Loc. = LCFF_X24_Y24_N1; Fanout = 2; REG Node = 'clk_slow'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { clk clk_slow } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.000 ns) 5.267 ns clk_slow~clkctrl 3 COMB CLKCTRL_G10 6 " "Info: 3: + IC(1.893 ns) + CELL(0.000 ns) = 5.267 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'clk_slow~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { clk_slow clk_slow~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.801 ns ps.off 4 REG LCFF_X1_Y24_N9 8 " "Info: 4: + IC(0.997 ns) + CELL(0.537 ns) = 6.801 ns; Loc. = LCFF_X1_Y24_N9; Fanout = 8; REG Node = 'ps.off'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clk_slow~clkctrl ps.off } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.16 % ) " "Info: Total cell delay = 2.323 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.478 ns ( 65.84 % ) " "Info: Total interconnect delay = 4.478 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.801 ns" { clk clk_slow clk_slow~clkctrl ps.off } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.801 ns" { clk {} clk~combout {} clk_slow {} clk_slow~clkctrl {} ps.off {} } { 0.000ns 0.000ns 1.588ns 1.893ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.155 ns + Longest register pin " "Info: + Longest register to pin delay is 3.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps.off 1 REG LCFF_X1_Y24_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N9; Fanout = 8; REG Node = 'ps.off'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps.off } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(2.622 ns) 3.155 ns light 2 PIN PIN_L9 0 " "Info: 2: + IC(0.533 ns) + CELL(2.622 ns) = 3.155 ns; Loc. = PIN_L9; Fanout = 0; PIN Node = 'light'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { ps.off light } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 83.11 % ) " "Info: Total cell delay = 2.622 ns ( 83.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.533 ns ( 16.89 % ) " "Info: Total interconnect delay = 0.533 ns ( 16.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { ps.off light } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.155 ns" { ps.off {} light {} } { 0.000ns 0.533ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.801 ns" { clk clk_slow clk_slow~clkctrl ps.off } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.801 ns" { clk {} clk~combout {} clk_slow {} clk_slow~clkctrl {} ps.off {} } { 0.000ns 0.000ns 1.588ns 1.893ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { ps.off light } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.155 ns" { ps.off {} light {} } { 0.000ns 0.533ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "count\[2\] rst clk 3.812 ns register " "Info: th for register \"count\[2\]\" (data pin = \"rst\", clock pin = \"clk\") is 3.812 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.801 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.787 ns) 3.374 ns clk_slow 2 REG LCFF_X24_Y24_N1 2 " "Info: 2: + IC(1.588 ns) + CELL(0.787 ns) = 3.374 ns; Loc. = LCFF_X24_Y24_N1; Fanout = 2; REG Node = 'clk_slow'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { clk clk_slow } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.000 ns) 5.267 ns clk_slow~clkctrl 3 COMB CLKCTRL_G10 6 " "Info: 3: + IC(1.893 ns) + CELL(0.000 ns) = 5.267 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'clk_slow~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { clk_slow clk_slow~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.801 ns count\[2\] 4 REG LCFF_X1_Y24_N27 5 " "Info: 4: + IC(0.997 ns) + CELL(0.537 ns) = 6.801 ns; Loc. = LCFF_X1_Y24_N27; Fanout = 5; REG Node = 'count\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clk_slow~clkctrl count[2] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.16 % ) " "Info: Total cell delay = 2.323 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.478 ns ( 65.84 % ) " "Info: Total interconnect delay = 4.478 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.801 ns" { clk clk_slow clk_slow~clkctrl count[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.801 ns" { clk {} clk~combout {} clk_slow {} clk_slow~clkctrl {} count[2] {} } { 0.000ns 0.000ns 1.588ns 1.893ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.255 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'rst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.398 ns) 2.348 ns count\[0\]~125 2 COMB LCCOMB_X1_Y24_N24 3 " "Info: 2: + IC(0.951 ns) + CELL(0.398 ns) = 2.348 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 3; COMB Node = 'count\[0\]~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { rst count[0]~125 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.660 ns) 3.255 ns count\[2\] 3 REG LCFF_X1_Y24_N27 5 " "Info: 3: + IC(0.247 ns) + CELL(0.660 ns) = 3.255 ns; Loc. = LCFF_X1_Y24_N27; Fanout = 5; REG Node = 'count\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { count[0]~125 count[2] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part3/part3.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.057 ns ( 63.20 % ) " "Info: Total cell delay = 2.057 ns ( 63.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.198 ns ( 36.80 % ) " "Info: Total interconnect delay = 1.198 ns ( 36.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { rst count[0]~125 count[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.255 ns" { rst {} rst~combout {} count[0]~125 {} count[2] {} } { 0.000ns 0.000ns 0.951ns 0.247ns } { 0.000ns 0.999ns 0.398ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.801 ns" { clk clk_slow clk_slow~clkctrl count[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.801 ns" { clk {} clk~combout {} clk_slow {} clk_slow~clkctrl {} count[2] {} } { 0.000ns 0.000ns 1.588ns 1.893ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { rst count[0]~125 count[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.255 ns" { rst {} rst~combout {} count[0]~125 {} count[2] {} } { 0.000ns 0.000ns 0.951ns 0.247ns } { 0.000ns 0.999ns 0.398ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 31 14:20:47 2019 " "Info: Processing ended: Tue Dec 31 14:20:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
