// Seed: 1651626251
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_7, id_8;
  genvar id_9;
  assign id_8 = id_7 + id_7 ? id_1 : id_9;
  assign module_1.id_18 = 0;
  assign id_4 = -1;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri id_4,
    input supply1 id_5,
    output tri id_6,
    input supply1 id_7,
    output uwire id_8,
    output uwire id_9,
    input wor id_10,
    input wire id_11,
    input uwire id_12,
    input supply0 id_13,
    input wire id_14,
    output wand id_15,
    output supply0 id_16,
    output tri0 id_17,
    input supply0 id_18,
    input uwire id_19,
    input wand id_20,
    input tri0 id_21
);
  wire id_23, id_24;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24
  );
endmodule
