{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523826893586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523826893589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 14:14:53 2018 " "Processing started: Sun Apr 15 14:14:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523826893589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1523826893589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3 --analyze_file=\"C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW1/Part3/Mux_3w_5_to_1.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3 --analyze_file=\"C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW1/Part3/Mux_3w_5_to_1.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1523826893589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1523826893980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1523826893980 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \")\" mux_3w_5_to_1.sv(1) " "Verilog HDL syntax error at mux_3w_5_to_1.sv(1) near text: \"wire\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mux_3w_5_to_1.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW1/Part3/mux_3w_5_to_1.sv" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1523826904245 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mux_3w_5_to_1 mux_3w_5_to_1.sv(1) " "Ignored design unit \"Mux_3w_5_to_1\" at mux_3w_5_to_1.sv(1) due to previous errors" {  } { { "mux_3w_5_to_1.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW1/Part3/mux_3w_5_to_1.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1523826904246 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mux_3w_5_to_1testbench mux_3w_5_to_1.sv(21) " "Ignored design unit \"Mux_3w_5_to_1testbench\" at mux_3w_5_to_1.sv(21) due to previous errors" {  } { { "mux_3w_5_to_1.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW1/Part3/mux_3w_5_to_1.sv" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1523826904246 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 3 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523826904248 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 15 14:15:04 2018 " "Processing ended: Sun Apr 15 14:15:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523826904248 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523826904248 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523826904248 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1523826904248 ""}
