{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Fitter" 0 -1 1400314925979 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDRAM_CONTROL EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SDRAM_CONTROL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1400314926088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400314926181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400314926181 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] -108.0 degrees -110.0 degrees " "Can't achieve requested value -108.0 degrees for clock output Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -110.0 degrees" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1400314926337 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 100 27 0 0 " "Implementing clock multiplication of 100, clock division of 27, and phase shift of 0 degrees (0 ps) for Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400314926337 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 100 27 -110 -3056 " "Implementing clock multiplication of 100, clock division of 27, and phase shift of -110 degrees (-3056 ps) for Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400314926337 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1400314926337 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_27:pll_27_inst\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"pll_27:pll_27_inst\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 27 50 0 0 " "Implementing clock multiplication of 27, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400314926353 ""}  } { { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1400314926353 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1400314926447 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400314927164 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400314927164 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400314927164 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400314927164 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400314927164 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400314927164 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400314927164 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400314927164 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400314927164 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1400314927164 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 4924 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400314927180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 4926 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400314927180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 4928 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400314927180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 4930 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400314927180 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1400314927180 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1400314927180 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1400314927195 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_27:pll_27_inst\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"pll_27:pll_27_inst\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 27 50 0 0 " "Implementing clock multiplication of 27, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400314929738 ""}  } { { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1400314929738 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] -108.0 degrees -110.0 degrees " "Can't achieve requested value -108.0 degrees for clock output Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -110.0 degrees" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1400314929738 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 100 27 0 0 " "Implementing clock multiplication of 100, clock division of 27, and phase shift of 0 degrees (0 ps) for Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400314929738 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 100 27 -110 -3056 " "Implementing clock multiplication of 100, clock division of 27, and phase shift of -110 degrees (-3056 ps) for Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400314929738 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1400314929738 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5kp1 " "Entity dcfifo_5kp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930487 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930487 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400314930487 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7ip1 " "Entity dcfifo_7ip1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930487 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930487 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400314930487 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930487 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930487 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400314930487 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1400314930487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDRAM_CONTROL.sdc " "Synopsys Design Constraints File file not found: 'SDRAM_CONTROL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1400314930518 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1400314930518 "|SDRAM_CONTROL|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: u1\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930534 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: u1\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930534 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_27_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_27_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930534 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1400314930534 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1400314930534 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1400314930534 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1400314930534 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1400314930534 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400314930534 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1400314930534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400314930706 ""}  } { { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_27:pll_27_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400314930706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400314930706 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 77 -1 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400314930706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400314930706 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 77 -1 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400314930706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400314930706 ""}  } { { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 1941 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400314930706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400314930706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 3654 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400314930706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 2457 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400314930706 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400314930706 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 3052 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400314930706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400314930706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|rRD1_ADDR\[21\]~28 " "Destination node Sdram_Control:u1\|rRD1_ADDR\[21\]~28" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Control.v" 308 -1 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u1|rRD1_ADDR[21]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 1358 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400314930706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|rRD1_ADDR\[21\]~29 " "Destination node Sdram_Control:u1\|rRD1_ADDR\[21\]~29" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Control.v" 308 -1 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u1|rRD1_ADDR[21]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 1359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400314930706 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400314930706 ""}  } { { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 1078 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400314930706 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1400314931642 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400314931642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400314931642 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400314931657 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400314931657 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1400314931673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1400314931673 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1400314931673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1400314932515 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1400314932531 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1400314932531 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 0 " "PLL \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 driven by pll_27:pll_27_inst\|altpll:altpll_component\|_clk0~clkctrl which is OUTCLK output port of Clock control block type node pll_27:pll_27_inst\|altpll:altpll_component\|_clk0~clkctrl " "Input port INCLK\[0\] of node \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" is driven by pll_27:pll_27_inst\|altpll:altpll_component\|_clk0~clkctrl which is OUTCLK output port of Clock control block type node pll_27:pll_27_inst\|altpll:altpll_component\|_clk0~clkctrl" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Sdram_Control/Sdram_PLL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_PLL.v" 94 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Control.v" 128 0 0 } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 141 0 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll_27.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/pll_27.v" 90 0 0 } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 83 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1400314932624 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Sdram_Control/Sdram_PLL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_PLL.v" 94 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Control.v" 128 0 0 } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 141 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1400314932624 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Sdram_Control/Sdram_PLL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_PLL.v" 94 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Control.v" 128 0 0 } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 141 0 0 } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 53 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1400314932624 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50 " "Node \"OSC_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1400314932702 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1400314932702 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400314932702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1400314941282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400314942484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1400314942515 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1400314944200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400314944200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1400314945260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1400314951391 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1400314951391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400314952234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1400314952234 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1400314952234 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1400314952234 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1400314952358 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400314952452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400314953450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400314953544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400314954511 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400314955634 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1400314957647 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "37 Cyclone IV E " "37 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { KEY[3] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 40 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 40 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 37 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { KEY[2] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 40 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "SDRAM_CONTROL.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 40 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400314957678 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1400314957678 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.fit.smsg " "Generated suppressed messages file C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1400314958084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400314959113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 17 16:22:39 2014 " "Processing ended: Sat May 17 16:22:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400314959113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400314959113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400314959113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1400314959113 ""}
