Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Aug 23 21:16:50 2017
| Host         : sefo-MS-7641 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_timing_summary_routed.rpt -rpx system_top_timing_summary_routed.rpx
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.387        0.000                      0               101232        0.009        0.000                      0               101232        1.100        0.000                       0                 46770  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk_fpga_0       {0.000 5.000}        10.000          100.000         
clk_fpga_1       {0.000 2.500}        5.000           200.000         
  mmcm_clk_0_s   {0.000 3.367}        6.735           148.485         
  mmcm_fb_clk_s  {0.000 27.500}       55.000          18.182          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0             0.532        0.000                      0                98282        0.009        0.000                      0                98282        2.500        0.000                       0                 45678  
clk_fpga_1                                                                                                                                                         1.100        0.000                       0                     2  
  mmcm_clk_0_s         0.387        0.000                      0                 1448        0.074        0.000                      0                 1448        2.387        0.000                       0                  1087  
  mmcm_fb_clk_s                                                                                                                                                   45.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.292        0.000                      0                 1274        0.209        0.000                      0                 1274  
**async_default**  mmcm_clk_0_s       mmcm_clk_0_s             1.418        0.000                      0                  228        0.307        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/tmp_100_reg_10183_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 7.887ns (85.084%)  route 1.383ns (14.916%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.882     3.176    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    DSP48_X3Y6           DSP48E1                                      r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.382 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.384    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1_n_107
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.902 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2/P[0]
                         net (fo=2, routed)           1.381    10.282    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2_n_106
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.406 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4/O
                         net (fo=1, routed)           0.000    10.406    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4_n_1
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.939 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1_n_1
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.056 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1_n_1
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.173 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.173    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1_n_1
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.290 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.290    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1_n_1
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.407 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1_n_1
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.524 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2_n_1
    SLICE_X94Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.641    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1_n_1
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.758    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1_n_1
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1_n_1
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1_n_1
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1_n_1
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.226 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.226    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[60]_i_1_n_1
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.445 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/tmp_100_reg_10183_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.445    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__3[64]
    SLICE_X94Y19         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/tmp_100_reg_10183_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.613    12.792    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    SLICE_X94Y19         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/tmp_100_reg_10183_reg[25]/C
                         clock pessimism              0.230    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X94Y19         FDRE (Setup_fdre_C_D)        0.109    12.977    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/tmp_100_reg_10183_reg[25]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 7.874ns (85.063%)  route 1.383ns (14.937%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.882     3.176    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    DSP48_X3Y6           DSP48E1                                      r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.382 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.384    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1_n_107
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.902 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2/P[0]
                         net (fo=2, routed)           1.381    10.282    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2_n_106
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.406 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4/O
                         net (fo=1, routed)           0.000    10.406    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4_n_1
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.939 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1_n_1
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.056 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1_n_1
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.173 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.173    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1_n_1
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.290 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.290    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1_n_1
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.407 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1_n_1
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.524 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2_n_1
    SLICE_X94Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.641    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1_n_1
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.758    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1_n_1
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1_n_1
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1_n_1
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1_n_1
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.432 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.432    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__3[61]
    SLICE_X94Y18         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.614    12.793    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    SLICE_X94Y18         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[61]/C
                         clock pessimism              0.230    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X94Y18         FDRE (Setup_fdre_C_D)        0.109    12.978    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[61]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 7.866ns (85.050%)  route 1.383ns (14.950%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.882     3.176    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    DSP48_X3Y6           DSP48E1                                      r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.382 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.384    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1_n_107
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.902 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2/P[0]
                         net (fo=2, routed)           1.381    10.282    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2_n_106
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.406 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4/O
                         net (fo=1, routed)           0.000    10.406    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4_n_1
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.939 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1_n_1
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.056 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1_n_1
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.173 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.173    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1_n_1
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.290 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.290    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1_n_1
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.407 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1_n_1
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.524 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2_n_1
    SLICE_X94Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.641    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1_n_1
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.758    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1_n_1
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1_n_1
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1_n_1
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1_n_1
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.424 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.424    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__3[63]
    SLICE_X94Y18         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.614    12.793    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    SLICE_X94Y18         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[63]/C
                         clock pessimism              0.230    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X94Y18         FDRE (Setup_fdre_C_D)        0.109    12.978    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[63]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 7.790ns (84.926%)  route 1.383ns (15.074%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.882     3.176    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    DSP48_X3Y6           DSP48E1                                      r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.382 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.384    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1_n_107
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.902 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2/P[0]
                         net (fo=2, routed)           1.381    10.282    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2_n_106
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.406 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4/O
                         net (fo=1, routed)           0.000    10.406    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4_n_1
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.939 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1_n_1
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.056 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1_n_1
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.173 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.173    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1_n_1
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.290 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.290    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1_n_1
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.407 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1_n_1
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.524 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2_n_1
    SLICE_X94Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.641    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1_n_1
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.758    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1_n_1
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1_n_1
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1_n_1
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1_n_1
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.348 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.348    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__3[62]
    SLICE_X94Y18         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.614    12.793    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    SLICE_X94Y18         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[62]/C
                         clock pessimism              0.230    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X94Y18         FDRE (Setup_fdre_C_D)        0.109    12.978    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[62]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 7.770ns (84.894%)  route 1.383ns (15.106%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.882     3.176    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    DSP48_X3Y6           DSP48E1                                      r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.382 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.384    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1_n_107
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.902 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2/P[0]
                         net (fo=2, routed)           1.381    10.282    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2_n_106
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.406 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4/O
                         net (fo=1, routed)           0.000    10.406    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4_n_1
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.939 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1_n_1
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.056 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1_n_1
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.173 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.173    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1_n_1
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.290 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.290    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1_n_1
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.407 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1_n_1
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.524 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2_n_1
    SLICE_X94Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.641    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1_n_1
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.758    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1_n_1
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1_n_1
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1_n_1
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1_n_1
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.328 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.328    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__3[60]
    SLICE_X94Y18         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.614    12.793    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    SLICE_X94Y18         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[60]/C
                         clock pessimism              0.230    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X94Y18         FDRE (Setup_fdre_C_D)        0.109    12.978    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[60]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 7.757ns (84.872%)  route 1.383ns (15.128%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.882     3.176    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    DSP48_X3Y6           DSP48E1                                      r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.382 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.384    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1_n_107
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.902 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2/P[0]
                         net (fo=2, routed)           1.381    10.282    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2_n_106
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.406 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4/O
                         net (fo=1, routed)           0.000    10.406    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4_n_1
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.939 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1_n_1
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.056 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1_n_1
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.173 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.173    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1_n_1
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.290 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.290    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1_n_1
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.407 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1_n_1
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.524 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2_n_1
    SLICE_X94Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.641    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1_n_1
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.758    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1_n_1
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1_n_1
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1_n_1
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.315 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.315    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__3[57]
    SLICE_X94Y17         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.616    12.795    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    SLICE_X94Y17         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[57]/C
                         clock pessimism              0.230    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X94Y17         FDRE (Setup_fdre_C_D)        0.109    12.980    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[57]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 7.749ns (84.859%)  route 1.383ns (15.141%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.882     3.176    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    DSP48_X3Y6           DSP48E1                                      r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.382 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.384    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__1_n_107
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.902 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2/P[0]
                         net (fo=2, routed)           1.381    10.282    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__2_n_106
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.406 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4/O
                         net (fo=1, routed)           0.000    10.406    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178[19]_i_4_n_1
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.939 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[19]_i_1_n_1
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.056 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[23]_i_1_n_1
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.173 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.173    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[27]_i_1_n_1
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.290 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.290    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[31]_i_1_n_1
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.407 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[35]_i_1_n_1
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.524 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[38]_i_2_n_1
    SLICE_X94Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.641    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[40]_i_1_n_1
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.758    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[44]_i_1_n_1
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[48]_i_1_n_1
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[52]_i_1_n_1
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.307 r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.307    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_fu_7292_p2__3[59]
    SLICE_X94Y17         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.616    12.795    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/ap_clk
    SLICE_X94Y17         FDRE                                         r  i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[59]/C
                         clock pessimism              0.230    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X94Y17         FDRE (Setup_fdre_C_D)        0.109    12.980    i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/mul2_reg_10178_reg[59]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 1.070ns (12.242%)  route 7.670ns (87.758%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.707     3.001    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X59Y64         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/int_ap_start_reg/Q
                         net (fo=19, routed)          2.168     5.625    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_0_loc_channel28173_U/morphological_filter_Loop_loop_height_proc_U0_ap_start
    SLICE_X58Y112        LUT4 (Prop_lut4_I2_O)        0.124     5.749 f  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_0_loc_channel28173_U/mOutPtr[1]_i_33/O
                         net (fo=1, routed)           0.563     6.312    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_1_2_loc_channel_U/internal_full_n_reg_0
    SLICE_X50Y112        LUT5 (Prop_lut5_I4_O)        0.124     6.436 f  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_1_2_loc_channel_U/mOutPtr[1]_i_11/O
                         net (fo=1, routed)           0.921     7.357    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_9_4_loc_channel_U/internal_empty_n_reg_1
    SLICE_X51Y108        LUT5 (Prop_lut5_I3_O)        0.124     7.481 f  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_9_4_loc_channel_U/mOutPtr[1]_i_3__1/O
                         net (fo=10, routed)          1.141     8.622    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/internal_empty_n_reg_3
    SLICE_X48Y104        LUT6 (Prop_lut6_I1_O)        0.124     8.746 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/SRL_SIG[0][7]_i_2__103/O
                         net (fo=112, routed)         1.326    10.072    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/SRL_SIG_reg[1][0]_2
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.118    10.190 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/SRL_SIG[0][7]_i_1__252/O
                         net (fo=16, routed)          1.551    11.741    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/E[0]
    SLICE_X65Y135        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.710    12.889    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/ap_clk
    SLICE_X65Y135        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[0][5]/C
                         clock pessimism              0.129    13.018    
                         clock uncertainty           -0.154    12.864    
    SLICE_X65Y135        FDRE (Setup_fdre_C_CE)      -0.407    12.457    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 1.070ns (12.242%)  route 7.670ns (87.758%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.707     3.001    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X59Y64         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/int_ap_start_reg/Q
                         net (fo=19, routed)          2.168     5.625    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_0_loc_channel28173_U/morphological_filter_Loop_loop_height_proc_U0_ap_start
    SLICE_X58Y112        LUT4 (Prop_lut4_I2_O)        0.124     5.749 f  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_0_loc_channel28173_U/mOutPtr[1]_i_33/O
                         net (fo=1, routed)           0.563     6.312    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_1_2_loc_channel_U/internal_full_n_reg_0
    SLICE_X50Y112        LUT5 (Prop_lut5_I4_O)        0.124     6.436 f  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_1_2_loc_channel_U/mOutPtr[1]_i_11/O
                         net (fo=1, routed)           0.921     7.357    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_9_4_loc_channel_U/internal_empty_n_reg_1
    SLICE_X51Y108        LUT5 (Prop_lut5_I3_O)        0.124     7.481 f  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_9_4_loc_channel_U/mOutPtr[1]_i_3__1/O
                         net (fo=10, routed)          1.141     8.622    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/internal_empty_n_reg_3
    SLICE_X48Y104        LUT6 (Prop_lut6_I1_O)        0.124     8.746 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/SRL_SIG[0][7]_i_2__103/O
                         net (fo=112, routed)         1.326    10.072    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/SRL_SIG_reg[1][0]_2
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.118    10.190 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/SRL_SIG[0][7]_i_1__252/O
                         net (fo=16, routed)          1.551    11.741    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/E[0]
    SLICE_X65Y135        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.710    12.889    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/ap_clk
    SLICE_X65Y135        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[1][1]/C
                         clock pessimism              0.129    13.018    
                         clock uncertainty           -0.154    12.864    
    SLICE_X65Y135        FDRE (Setup_fdre_C_CE)      -0.407    12.457    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[1][1]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 1.070ns (12.242%)  route 7.670ns (87.758%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.707     3.001    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X59Y64         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/int_ap_start_reg/Q
                         net (fo=19, routed)          2.168     5.625    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_0_loc_channel28173_U/morphological_filter_Loop_loop_height_proc_U0_ap_start
    SLICE_X58Y112        LUT4 (Prop_lut4_I2_O)        0.124     5.749 f  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_0_loc_channel28173_U/mOutPtr[1]_i_33/O
                         net (fo=1, routed)           0.563     6.312    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_1_2_loc_channel_U/internal_full_n_reg_0
    SLICE_X50Y112        LUT5 (Prop_lut5_I4_O)        0.124     6.436 f  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_1_2_loc_channel_U/mOutPtr[1]_i_11/O
                         net (fo=1, routed)           0.921     7.357    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_9_4_loc_channel_U/internal_empty_n_reg_1
    SLICE_X51Y108        LUT5 (Prop_lut5_I3_O)        0.124     7.481 f  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_9_4_loc_channel_U/mOutPtr[1]_i_3__1/O
                         net (fo=10, routed)          1.141     8.622    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/internal_empty_n_reg_3
    SLICE_X48Y104        LUT6 (Prop_lut6_I1_O)        0.124     8.746 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/SRL_SIG[0][7]_i_2__103/O
                         net (fo=112, routed)         1.326    10.072    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/SRL_SIG_reg[1][0]_2
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.118    10.190 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/SRL_SIG[0][7]_i_1__252/O
                         net (fo=16, routed)          1.551    11.741    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/E[0]
    SLICE_X65Y135        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.710    12.889    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/ap_clk
    SLICE_X65Y135        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[1][4]/C
                         clock pessimism              0.129    13.018    
                         clock uncertainty           -0.154    12.864    
    SLICE_X65Y135        FDRE (Setup_fdre_C_CE)      -0.407    12.457    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_5_0_loc_channel28143_U/U_FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_ram/SRL_SIG_reg[1][4]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  0.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_5_lo_2_reg_9581_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_2_reg_9581_pp0_it57_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.324%)  route 0.200ns (58.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.547     0.883    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/ap_clk
    SLICE_X49Y80         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_5_lo_2_reg_9581_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_5_lo_2_reg_9581_reg[1]/Q
                         net (fo=1, routed)           0.200     1.224    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_5_lo_2_reg_9581[1]
    SLICE_X52Y79         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_2_reg_9581_pp0_it57_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.809     1.175    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/ap_clk
    SLICE_X52Y79         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_2_reg_9581_pp0_it57_reg[1]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.075     1.215    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_2_reg_9581_pp0_it57_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_4_7_loc_channel28248_U/U_FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_ram/SRL_SIG_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_4_7_loc_channel28248_U/U_FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_ram/SRL_SIG_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.323%)  route 0.209ns (59.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.633     0.969    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_4_7_loc_channel28248_U/U_FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_ram/ap_clk
    SLICE_X49Y134        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_4_7_loc_channel28248_U/U_FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_ram/SRL_SIG_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y134        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_4_7_loc_channel28248_U/U_FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_ram/SRL_SIG_reg[0][5]/Q
                         net (fo=2, routed)           0.209     1.319    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_4_7_loc_channel28248_U/U_FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_ram/SRL_SIG_reg_n_1_[0][5]
    SLICE_X53Y132        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_4_7_loc_channel28248_U/U_FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_ram/SRL_SIG_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.898     1.264    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_4_7_loc_channel28248_U/U_FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_ram/ap_clk
    SLICE_X53Y132        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_4_7_loc_channel28248_U/U_FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_ram/SRL_SIG_reg[1][5]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X53Y132        FDRE (Hold_fdre_C_D)         0.070     1.295    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_4_7_loc_channel28248_U/U_FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_ram/SRL_SIG_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_9_loc_channel28182_U/U_FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_ram/SRL_SIG_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_9_loc_channel28182_U/U_FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_ram/SRL_SIG_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.965%)  route 0.157ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.636     0.972    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_9_loc_channel28182_U/U_FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_ram/ap_clk
    SLICE_X48Y109        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_9_loc_channel28182_U/U_FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_ram/SRL_SIG_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_9_loc_channel28182_U/U_FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_ram/SRL_SIG_reg[0][7]/Q
                         net (fo=2, routed)           0.157     1.257    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_9_loc_channel28182_U/U_FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_ram/SRL_SIG_reg[0]_0[7]
    SLICE_X50Y108        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_9_loc_channel28182_U/U_FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_ram/SRL_SIG_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.905     1.271    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_9_loc_channel28182_U/U_FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_ram/ap_clk
    SLICE_X50Y108        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_9_loc_channel28182_U/U_FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_ram/SRL_SIG_reg[1][7]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)        -0.002     1.230    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/wdw_val_8_9_loc_channel28182_U/U_FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_ram/SRL_SIG_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_6_fu_544_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_6_lo_2_reg_9587_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.470%)  route 0.173ns (57.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.546     0.882    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/ap_clk
    SLICE_X49Y79         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_6_fu_544_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_6_fu_544_reg[5]/Q
                         net (fo=2, routed)           0.173     1.183    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_6_fu_544[5]
    SLICE_X50Y81         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_6_lo_2_reg_9587_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.811     1.177    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/ap_clk
    SLICE_X50Y81         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_6_lo_2_reg_9587_reg[5]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.010     1.152    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/src_kernel_win_0_val_0_6_lo_2_reg_9587_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.169%)  route 0.169ns (56.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.560     0.896    i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X49Y40         FDRE                                         r  i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8]/Q
                         net (fo=2, routed)           0.169     1.192    i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31][8]
    SLICE_X50Y38         FDRE                                         r  i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.823     1.189    i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X50Y38         FDRE                                         r  i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.006     1.160    i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/image_processing/sbm_vdma_left_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/sbm_vdma_left_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.843%)  route 0.219ns (57.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.588     0.924    i_system_wrapper/system_i/image_processing/sbm_vdma_left_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X8Y30          FDRE                                         r  i_system_wrapper/system_i/image_processing/sbm_vdma_left_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.088 r  i_system_wrapper/system_i/image_processing/sbm_vdma_left_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]/Q
                         net (fo=1, routed)           0.219     1.306    i_system_wrapper/system_i/image_processing/sbm_vdma_left_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[1]
    RAMB18_X0Y11         RAMB18E1                                     r  i_system_wrapper/system_i/image_processing/sbm_vdma_left_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.895     1.261    i_system_wrapper/system_i/image_processing/sbm_vdma_left_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB18_X0Y11         RAMB18E1                                     r  i_system_wrapper/system_i/image_processing/sbm_vdma_left_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.283     0.978    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.274    i_system_wrapper/system_i/image_processing/sbm_vdma_left_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/image_processing/mf_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly14_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/mf_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly15_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.786%)  route 0.171ns (57.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.580     0.916    i_system_wrapper/system_i/image_processing/mf_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X63Y50         FDRE                                         r  i_system_wrapper/system_i/image_processing/mf_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  i_system_wrapper/system_i/image_processing/mf_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly14_reg/Q
                         net (fo=1, routed)           0.171     1.215    i_system_wrapper/system_i/image_processing/mf_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly14_reg_n_1
    SLICE_X63Y49         FDRE                                         r  i_system_wrapper/system_i/image_processing/mf_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.854     1.220    i_system_wrapper/system_i/image_processing/mf_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X63Y49         FDRE                                         r  i_system_wrapper/system_i/image_processing/mf_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly15_reg/C
                         clock pessimism             -0.030     1.190    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)        -0.008     1.182    i_system_wrapper/system_i/image_processing/mf_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly15_reg
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.679%)  route 0.233ns (62.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.558     0.894    i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X52Y45         FDRE                                         r  i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address_reg[10]/Q
                         net (fo=2, routed)           0.233     1.268    i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0[10]
    SLICE_X49Y47         FDRE                                         r  i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.830     1.196    i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y47         FDRE                                         r  i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.071     1.232    i_system_wrapper/system_i/image_processing/mf_dma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/src_kernel_win_0_val_0_6_lo_4_reg_9719_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_4_reg_9719_pp0_it57_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.466%)  route 0.235ns (62.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.590     0.926    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/ap_clk
    SLICE_X85Y49         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/src_kernel_win_0_val_0_6_lo_4_reg_9719_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/src_kernel_win_0_val_0_6_lo_4_reg_9719_reg[4]/Q
                         net (fo=3, routed)           0.235     1.302    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/src_kernel_win_0_val_0_6_lo_4_reg_9719[4]
    SLICE_X84Y50         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_4_reg_9719_pp0_it57_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.853     1.219    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/ap_clk
    SLICE_X84Y50         FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_4_reg_9719_pp0_it57_reg[4]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X84Y50         FDRE (Hold_fdre_C_D)         0.072     1.261    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_4_reg_9719_pp0_it57_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/src_kernel_win_0_val_8_7_fu_900_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/src_kernel_win_0_val_8_7_lo_3_reg_8945_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.377%)  route 0.132ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.691     1.027    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/ap_clk
    SLICE_X104Y100       FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/src_kernel_win_0_val_8_7_fu_900_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.164     1.191 r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/src_kernel_win_0_val_8_7_fu_900_reg[6]/Q
                         net (fo=2, routed)           0.132     1.323    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/src_kernel_win_0_val_8_7_fu_900[6]
    SLICE_X103Y99        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/src_kernel_win_0_val_8_7_lo_3_reg_8945_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.879     1.245    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/ap_clk
    SLICE_X103Y99        FDRE                                         r  i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/src_kernel_win_0_val_8_7_lo_3_reg_8945_reg[6]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X103Y99        FDRE (Hold_fdre_C_D)         0.072     1.282    i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/src_kernel_win_0_val_8_7_lo_3_reg_8945_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X4Y14      i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc_U0/morphological_filter_dmul_64ns_64ns_64_6_max_dsp_U1/morphological_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X4Y18      i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc_U0/morphological_filter_dmul_64ns_64ns_64_6_max_dsp_U1/morphological_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y5      i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/r_buff_val_0_U/SADBlockMatching_g8j_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9      i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/r_buff_val_10_U/SADBlockMatching_g8j_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y9      i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/r_buff_val_11_U/SADBlockMatching_g8j_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y1      i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/r_buff_val_12_U/SADBlockMatching_g8j_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6      i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/r_buff_val_1_U/SADBlockMatching_g8j_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2      i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/r_buff_val_2_U/SADBlockMatching_g8j_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3      i_system_wrapper/system_i/image_processing/stereo_matcher_1/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/r_buff_val_3_U/SADBlockMatching_g8j_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71     i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71     i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46      i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46      i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46      i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46      i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46      i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46      i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y39      i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y39      i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71     i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71     i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y75     i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y75     i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y75     i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y75     i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.494ns (43.648%)  route 3.220ns (56.352%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.459 - 6.735 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.715     3.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X64Y21         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.456     3.468 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/Q
                         net (fo=2, routed)           0.601     4.069    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[1]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.193 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42/O
                         net (fo=1, routed)           0.000     4.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42_n_1
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.726 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_1
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.843    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_1
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.960 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.960    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25_n_1
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.275 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.878     6.152    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.307     6.459 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8/O
                         net (fo=1, routed)           0.000     6.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8_n_1
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.091     7.951    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_1
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.075 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.651     8.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X61Y20         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.542     9.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X61Y20         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/C
                         clock pessimism              0.229     9.689    
                         clock uncertainty           -0.147     9.541    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     9.112    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.494ns (43.648%)  route 3.220ns (56.352%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.459 - 6.735 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.715     3.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X64Y21         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.456     3.468 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/Q
                         net (fo=2, routed)           0.601     4.069    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[1]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.193 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42/O
                         net (fo=1, routed)           0.000     4.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42_n_1
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.726 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_1
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.843    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_1
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.960 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.960    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25_n_1
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.275 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.878     6.152    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.307     6.459 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8/O
                         net (fo=1, routed)           0.000     6.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8_n_1
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.091     7.951    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_1
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.075 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.651     8.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X61Y20         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.542     9.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X61Y20         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/C
                         clock pessimism              0.229     9.689    
                         clock uncertainty           -0.147     9.541    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     9.112    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.494ns (43.648%)  route 3.220ns (56.352%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.459 - 6.735 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.715     3.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X64Y21         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.456     3.468 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/Q
                         net (fo=2, routed)           0.601     4.069    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[1]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.193 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42/O
                         net (fo=1, routed)           0.000     4.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42_n_1
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.726 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_1
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.843    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_1
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.960 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.960    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25_n_1
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.275 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.878     6.152    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.307     6.459 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8/O
                         net (fo=1, routed)           0.000     6.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8_n_1
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.091     7.951    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_1
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.075 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.651     8.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X61Y20         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.542     9.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X61Y20         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]/C
                         clock pessimism              0.229     9.689    
                         clock uncertainty           -0.147     9.541    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     9.112    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.494ns (43.648%)  route 3.220ns (56.352%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.459 - 6.735 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.715     3.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X64Y21         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.456     3.468 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/Q
                         net (fo=2, routed)           0.601     4.069    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[1]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.193 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42/O
                         net (fo=1, routed)           0.000     4.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42_n_1
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.726 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_1
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.843    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_1
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.960 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.960    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25_n_1
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.275 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.878     6.152    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.307     6.459 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8/O
                         net (fo=1, routed)           0.000     6.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8_n_1
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.091     7.951    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_1
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.075 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.651     8.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X61Y20         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.542     9.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X61Y20         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]/C
                         clock pessimism              0.229     9.689    
                         clock uncertainty           -0.147     9.541    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     9.112    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.494ns (44.420%)  route 3.121ns (55.580%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.460 - 6.735 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.715     3.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X64Y21         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.456     3.468 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/Q
                         net (fo=2, routed)           0.601     4.069    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[1]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.193 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42/O
                         net (fo=1, routed)           0.000     4.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42_n_1
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.726 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_1
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.843    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_1
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.960 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.960    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25_n_1
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.275 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.878     6.152    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.307     6.459 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8/O
                         net (fo=1, routed)           0.000     6.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8_n_1
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.091     7.951    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_1
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.075 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.551     8.627    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X61Y18         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.543     9.460    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X61Y18         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/C
                         clock pessimism              0.229     9.690    
                         clock uncertainty           -0.147     9.542    
    SLICE_X61Y18         FDRE (Setup_fdre_C_R)       -0.429     9.113    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.494ns (44.420%)  route 3.121ns (55.580%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.460 - 6.735 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.715     3.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X64Y21         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.456     3.468 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/Q
                         net (fo=2, routed)           0.601     4.069    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[1]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.193 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42/O
                         net (fo=1, routed)           0.000     4.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42_n_1
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.726 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_1
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.843    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_1
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.960 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.960    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25_n_1
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.275 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.878     6.152    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.307     6.459 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8/O
                         net (fo=1, routed)           0.000     6.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8_n_1
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.091     7.951    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_1
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.075 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.551     8.627    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X61Y18         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.543     9.460    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X61Y18         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/C
                         clock pessimism              0.229     9.690    
                         clock uncertainty           -0.147     9.542    
    SLICE_X61Y18         FDRE (Setup_fdre_C_R)       -0.429     9.113    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.494ns (44.420%)  route 3.121ns (55.580%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.460 - 6.735 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.715     3.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X64Y21         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.456     3.468 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/Q
                         net (fo=2, routed)           0.601     4.069    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[1]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.193 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42/O
                         net (fo=1, routed)           0.000     4.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42_n_1
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.726 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_1
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.843    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_1
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.960 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.960    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25_n_1
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.275 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.878     6.152    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.307     6.459 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8/O
                         net (fo=1, routed)           0.000     6.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8_n_1
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.091     7.951    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_1
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.075 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.551     8.627    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X61Y18         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.543     9.460    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X61Y18         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[2]/C
                         clock pessimism              0.229     9.690    
                         clock uncertainty           -0.147     9.542    
    SLICE_X61Y18         FDRE (Setup_fdre_C_R)       -0.429     9.113    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.494ns (44.420%)  route 3.121ns (55.580%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.460 - 6.735 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.715     3.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X64Y21         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.456     3.468 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/Q
                         net (fo=2, routed)           0.601     4.069    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[1]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.193 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42/O
                         net (fo=1, routed)           0.000     4.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42_n_1
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.726 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_1
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.843    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_1
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.960 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.960    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25_n_1
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.275 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.878     6.152    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.307     6.459 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8/O
                         net (fo=1, routed)           0.000     6.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8_n_1
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.091     7.951    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_1
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.075 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.551     8.627    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X61Y18         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.543     9.460    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X61Y18         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[3]/C
                         clock pessimism              0.229     9.690    
                         clock uncertainty           -0.147     9.542    
    SLICE_X61Y18         FDRE (Setup_fdre_C_R)       -0.429     9.113    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 2.494ns (44.732%)  route 3.081ns (55.268%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.459 - 6.735 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.715     3.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X64Y21         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.456     3.468 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/Q
                         net (fo=2, routed)           0.601     4.069    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[1]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.193 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42/O
                         net (fo=1, routed)           0.000     4.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42_n_1
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.726 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_1
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.843    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_1
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.960 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.960    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25_n_1
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.275 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.878     6.152    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.307     6.459 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8/O
                         net (fo=1, routed)           0.000     6.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8_n_1
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.091     7.951    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_1
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.075 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.512     8.587    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X61Y19         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.542     9.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X61Y19         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]/C
                         clock pessimism              0.229     9.689    
                         clock uncertainty           -0.147     9.541    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429     9.112    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 2.494ns (44.732%)  route 3.081ns (55.268%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.459 - 6.735 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.715     3.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X64Y21         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.456     3.468 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/Q
                         net (fo=2, routed)           0.601     4.069    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[1]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.193 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42/O
                         net (fo=1, routed)           0.000     4.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_42_n_1
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.726 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_1
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.843    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_1
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.960 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.960    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25_n_1
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.275 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.878     6.152    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.307     6.459 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8/O
                         net (fo=1, routed)           0.000     6.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_8_n_1
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.091     7.951    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_1
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.075 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.512     8.587    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X61Y19         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.542     9.459    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X61Y19         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]/C
                         clock pessimism              0.229     9.689    
                         clock uncertainty           -0.147     9.541    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429     9.112    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  0.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.779%)  route 0.239ns (56.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.555     0.893    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y13         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_reg[0]/Q
                         net (fo=1, routed)           0.239     1.272    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr[0]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.317 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.317    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data[8]_i_1_n_1
    SLICE_X52Y13         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.818     1.186    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X52Y13         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[8]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y13         FDRE (Hold_fdre_C_D)         0.092     1.243    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.183ns (40.378%)  route 0.270ns (59.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.555     0.893    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y14         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_reg[5]/Q
                         net (fo=1, routed)           0.270     1.304    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr[5]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.042     1.346 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.346    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data[13]_i_1_n_1
    SLICE_X52Y13         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.818     1.186    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X52Y13         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[13]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y13         FDRE (Hold_fdre_C_D)         0.107     1.258    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.802%)  route 0.270ns (59.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.555     0.893    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y15         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_reg[6]/Q
                         net (fo=1, routed)           0.270     1.303    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr[6]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.045     1.348 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.348    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data[14]_i_1_n_1
    SLICE_X53Y14         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.818     1.186    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X53Y14         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[14]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y14         FDRE (Hold_fdre_C_D)         0.092     1.243    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_3d_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.255%)  route 0.296ns (67.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.555     0.893    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y13         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/Q
                         net (fo=25, routed)          0.296     1.330    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d
    SLICE_X52Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_3d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.821     1.189    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X52Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_3d_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X52Y11         FDRE (Hold_fdre_C_D)         0.066     1.220    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_3d_reg
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[233]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.024%)  route 0.266ns (55.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.552     0.890    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X50Y15         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[233]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.164     1.054 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[233]/Q
                         net (fo=25, routed)          0.266     1.319    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_srcsel_s[1]
    SLICE_X44Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.364 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.364    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/D[0]
    SLICE_X44Y16         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.820     1.188    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X44Y16         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[0]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X44Y16         FDRE (Hold_fdre_C_D)         0.092     1.245    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.623%)  route 0.234ns (62.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.555     0.893    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y13         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/Q
                         net (fo=25, routed)          0.234     1.267    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d
    SLICE_X50Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.821     1.189    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X50Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y11         FDRE (Hold_fdre_C_CE)       -0.016     1.138    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.623%)  route 0.234ns (62.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.555     0.893    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y13         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/Q
                         net (fo=25, routed)          0.234     1.267    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d
    SLICE_X50Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.821     1.189    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X50Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y11         FDRE (Hold_fdre_C_CE)       -0.016     1.138    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.623%)  route 0.234ns (62.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.555     0.893    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y13         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/Q
                         net (fo=25, routed)          0.234     1.267    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d
    SLICE_X50Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.821     1.189    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X50Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[2]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y11         FDRE (Hold_fdre_C_CE)       -0.016     1.138    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.623%)  route 0.234ns (62.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.555     0.893    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y13         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/Q
                         net (fo=25, routed)          0.234     1.267    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d
    SLICE_X50Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.821     1.189    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X50Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y11         FDRE (Hold_fdre_C_CE)       -0.016     1.138    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.623%)  route 0.234ns (62.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.555     0.893    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y13         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg/Q
                         net (fo=25, routed)          0.234     1.267    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d
    SLICE_X50Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.821     1.189    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X50Y11         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[4]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y11         FDRE (Hold_fdre_C_CE)       -0.016     1.138    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.735       4.159      RAMB36_X1Y2      i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.735       4.579      BUFGCTRL_X0Y0    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y8       i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y7       i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y11      i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y13      i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y9       i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y12      i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y6       i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y9       i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X18Y24     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X18Y24     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y18     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y19     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y19     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y19     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y19     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y18     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y18     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y17     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y18     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y18     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y18     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X18Y24     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y17     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y17     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y17     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y19     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y19     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X18Y24     i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 27.500 }
Period(ns):         55.000
Sources:            { i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         55.000      52.845     BUFGCTRL_X0Y1    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         55.000      53.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         55.000      53.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       55.000      45.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       55.000      158.360    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 0.580ns (7.283%)  route 7.384ns (92.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.749     3.043    i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y46         FDRE                                         r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1019, routed)        4.326     7.825    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X92Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.949 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr[4]_i_1/O
                         net (fo=93, routed)          3.058    11.007    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y33         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.549    12.729    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X60Y33         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[22]/C
                         clock pessimism              0.129    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X60Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.298    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[22]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 0.580ns (7.283%)  route 7.384ns (92.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.749     3.043    i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y46         FDRE                                         r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1019, routed)        4.326     7.825    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X92Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.949 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr[4]_i_1/O
                         net (fo=93, routed)          3.058    11.007    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y33         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.549    12.729    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X60Y33         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[23]/C
                         clock pessimism              0.129    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X60Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.298    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[23]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 0.580ns (7.283%)  route 7.384ns (92.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.749     3.043    i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y46         FDRE                                         r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1019, routed)        4.326     7.825    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X92Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.949 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr[4]_i_1/O
                         net (fo=93, routed)          3.058    11.007    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y33         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.549    12.729    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X60Y33         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[27]/C
                         clock pessimism              0.129    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X60Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.298    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_scratch_reg[27]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 0.580ns (7.538%)  route 7.114ns (92.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.749     3.043    i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y46         FDRE                                         r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1019, routed)        4.950     8.449    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X68Y30         LUT1 (Prop_lut1_I0_O)        0.124     8.573 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_axi_arready_i_2/O
                         net (fo=93, routed)          2.164    10.737    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[0]_0
    SLICE_X53Y33         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.475    12.655    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X53Y33         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[11]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X53Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.224    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 0.580ns (7.538%)  route 7.114ns (92.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.749     3.043    i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y46         FDRE                                         r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1019, routed)        4.950     8.449    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X68Y30         LUT1 (Prop_lut1_I0_O)        0.124     8.573 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_axi_arready_i_2/O
                         net (fo=93, routed)          2.164    10.737    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[0]_0
    SLICE_X53Y33         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.475    12.655    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X53Y33         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[8]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X53Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.224    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 0.580ns (7.538%)  route 7.114ns (92.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.749     3.043    i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y46         FDRE                                         r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1019, routed)        4.950     8.449    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X68Y30         LUT1 (Prop_lut1_I0_O)        0.124     8.573 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_axi_arready_i_2/O
                         net (fo=93, routed)          2.164    10.737    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[0]_0
    SLICE_X53Y33         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.475    12.655    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X53Y33         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[9]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X53Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.224    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 0.580ns (7.555%)  route 7.097ns (92.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.749     3.043    i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y46         FDRE                                         r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1019, routed)        4.326     7.825    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X92Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.949 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr[4]_i_1/O
                         net (fo=93, routed)          2.771    10.720    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y31         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.546    12.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X60Y31         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[10]/C
                         clock pessimism              0.129    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X60Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 0.580ns (7.555%)  route 7.097ns (92.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.749     3.043    i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y46         FDRE                                         r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1019, routed)        4.326     7.825    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X92Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.949 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr[4]_i_1/O
                         net (fo=93, routed)          2.771    10.720    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y31         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.546    12.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X60Y31         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[11]/C
                         clock pessimism              0.129    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X60Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 0.580ns (7.555%)  route 7.097ns (92.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.749     3.043    i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y46         FDRE                                         r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1019, routed)        4.326     7.825    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X92Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.949 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr[4]_i_1/O
                         net (fo=93, routed)          2.771    10.720    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y31         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.546    12.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X60Y31         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[7]/C
                         clock pessimism              0.129    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X60Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 0.580ns (7.555%)  route 7.097ns (92.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.749     3.043    i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y46         FDRE                                         r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1019, routed)        4.326     7.825    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X92Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.949 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_axi/up_raddr[4]_i_1/O
                         net (fo=93, routed)          2.771    10.720    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y31         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       1.546    12.726    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X60Y31         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[8]/C
                         clock pessimism              0.129    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X60Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.770%)  route 0.202ns (61.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.556     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X53Y10         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.202     1.222    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/AR[0]
    SLICE_X49Y10         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.827     1.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/vdma_clk
    SLICE_X49Y10         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X49Y10         FDCE (Remov_fdce_C_CLR)     -0.145     1.013    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.882%)  route 0.250ns (66.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.556     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X53Y10         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.250     1.269    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/AR[0]
    SLICE_X49Y12         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.825     1.191    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/vdma_clk
    SLICE_X49Y12         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y12         FDCE (Remov_fdce_C_CLR)     -0.145     1.011    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.882%)  route 0.250ns (66.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.556     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X53Y10         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.250     1.269    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/AR[0]
    SLICE_X49Y12         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.825     1.191    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/vdma_clk
    SLICE_X49Y12         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y12         FDCE (Remov_fdce_C_CLR)     -0.145     1.011    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.882%)  route 0.250ns (66.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.556     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X53Y10         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.250     1.269    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/AR[0]
    SLICE_X49Y12         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.825     1.191    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/vdma_clk
    SLICE_X49Y12         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y12         FDCE (Remov_fdce_C_CLR)     -0.145     1.011    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.882%)  route 0.250ns (66.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.556     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X53Y10         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.250     1.269    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/AR[0]
    SLICE_X49Y12         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.825     1.191    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/vdma_clk
    SLICE_X49Y12         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y12         FDCE (Remov_fdce_C_CLR)     -0.145     1.011    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.496%)  route 0.254ns (66.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.556     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X53Y10         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.254     1.274    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/AR[0]
    SLICE_X48Y12         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.825     1.191    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/vdma_clk
    SLICE_X48Y12         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y12         FDCE (Remov_fdce_C_CLR)     -0.145     1.011    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.496%)  route 0.254ns (66.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.556     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X53Y10         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.254     1.274    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/AR[0]
    SLICE_X48Y12         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.825     1.191    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/vdma_clk
    SLICE_X48Y12         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y12         FDCE (Remov_fdce_C_CLR)     -0.145     1.011    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.496%)  route 0.254ns (66.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.556     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X53Y10         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.254     1.274    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/AR[0]
    SLICE_X48Y12         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.825     1.191    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/vdma_clk
    SLICE_X48Y12         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y12         FDCE (Remov_fdce_C_CLR)     -0.145     1.011    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.496%)  route 0.254ns (66.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.556     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X53Y10         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.254     1.274    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/AR[0]
    SLICE_X48Y12         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.825     1.191    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/vdma_clk
    SLICE_X48Y12         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y12         FDCE (Remov_fdce_C_CLR)     -0.145     1.011    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.496%)  route 0.254ns (66.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.556     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X53Y10         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.254     1.274    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/AR[0]
    SLICE_X48Y12         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=45697, routed)       0.825     1.191    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/vdma_clk
    SLICE_X48Y12         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y12         FDCE (Remov_fdce_C_CLR)     -0.145     1.011    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        1.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[21]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.419ns (9.450%)  route 4.015ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.649     2.946    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.015     7.380    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y19         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.479     9.396    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y19         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[21]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.580     8.798    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[21]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[228]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.419ns (9.450%)  route 4.015ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.649     2.946    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.015     7.380    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y19         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[228]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.479     9.396    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y19         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[228]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.580     8.798    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[228]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.419ns (9.450%)  route 4.015ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.649     2.946    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.015     7.380    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y19         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.479     9.396    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y19         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.580     8.798    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[234]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.419ns (9.450%)  route 4.015ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.649     2.946    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.015     7.380    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y19         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[234]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.479     9.396    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y19         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[234]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.580     8.798    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[234]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[23]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.419ns (9.450%)  route 4.015ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.649     2.946    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.015     7.380    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y19         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.479     9.396    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y19         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[23]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.580     8.798    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[23]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[44]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.419ns (9.450%)  route 4.015ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.649     2.946    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.015     7.380    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y19         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.479     9.396    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y19         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[44]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.580     8.798    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[44]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[45]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.419ns (9.450%)  route 4.015ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.649     2.946    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.015     7.380    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y19         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.479     9.396    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y19         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[45]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.580     8.798    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[45]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[47]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.419ns (9.450%)  route 4.015ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.396 - 6.735 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.649     2.946    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.015     7.380    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y19         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.479     9.396    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y19         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[47]/C
                         clock pessimism              0.129     9.525    
                         clock uncertainty           -0.147     9.378    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.580     8.798    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[47]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[179]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.419ns (10.053%)  route 3.749ns (89.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 9.456 - 6.735 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.649     2.946    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         3.749     7.114    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X63Y22         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[179]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.539     9.456    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X63Y22         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[179]/C
                         clock pessimism              0.229     9.686    
                         clock uncertainty           -0.147     9.538    
    SLICE_X63Y22         FDCE (Recov_fdce_C_CLR)     -0.580     8.958    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[179]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[180]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.419ns (10.053%)  route 3.749ns (89.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 9.456 - 6.735 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     3.100    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.649     2.946    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         3.749     7.114    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X63Y22         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[180]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     9.526    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.101 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     7.826    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.539     9.456    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X63Y22         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[180]/C
                         clock pessimism              0.229     9.686    
                         clock uncertainty           -0.147     9.538    
    SLICE_X63Y22         FDCE (Recov_fdce_C_CLR)     -0.580     8.958    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[180]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  1.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.909%)  route 0.300ns (70.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.553     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.300     1.318    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_rst
    SLICE_X40Y11         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.825     1.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X40Y11         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/C
                         clock pessimism             -0.035     1.158    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.146     1.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.909%)  route 0.300ns (70.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.553     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.300     1.318    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_rst
    SLICE_X40Y11         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.825     1.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X40Y11         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/C
                         clock pessimism             -0.035     1.158    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.146     1.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.909%)  route 0.300ns (70.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.553     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.300     1.318    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_rst
    SLICE_X40Y11         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.825     1.193    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X40Y11         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg/C
                         clock pessimism             -0.035     1.158    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.146     1.012    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[210]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.128ns (25.799%)  route 0.368ns (74.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.553     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.368     1.387    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X46Y17         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[210]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.819     1.187    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X46Y17         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[210]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.121     1.031    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[210]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[211]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.128ns (25.799%)  route 0.368ns (74.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.553     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.368     1.387    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X46Y17         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[211]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.819     1.187    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X46Y17         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[211]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.121     1.031    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[211]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[219]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.128ns (25.799%)  route 0.368ns (74.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.553     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.368     1.387    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X46Y17         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[219]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.819     1.187    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X46Y17         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[219]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.121     1.031    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[219]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[224]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.128ns (25.799%)  route 0.368ns (74.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.553     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.368     1.387    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X46Y17         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[224]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.819     1.187    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X46Y17         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[224]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.121     1.031    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[224]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[17]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.128ns (23.292%)  route 0.422ns (76.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.553     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.422     1.440    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X47Y18         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.818     1.186    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X47Y18         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[17]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X47Y18         FDCE (Remov_fdce_C_CLR)     -0.146     1.005    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.128ns (23.292%)  route 0.422ns (76.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.553     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.422     1.440    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X47Y18         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.818     1.186    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X47Y18         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X47Y18         FDCE (Remov_fdce_C_CLR)     -0.146     1.005    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[19]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.128ns (23.292%)  route 0.422ns (76.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.553     0.891    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X51Y12         FDRE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.422     1.440    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X47Y18         FDCE                                         f  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.818     1.186    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X47Y18         FDCE                                         r  i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[19]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X47Y18         FDCE (Remov_fdce_C_CLR)     -0.146     1.005    i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.435    





