Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug  7 14:14:22 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/kernel_jacobi_1d_imper_timing_routed.rpt
| Design       : kernel_jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 114 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.210        0.000                      0                 2507        0.084        0.000                      0                 2507        4.220        0.000                       0                  2036  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.210        0.000                      0                 2507        0.084        0.000                      0                 2507        4.220        0.000                       0                  2036  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 4.155ns (47.188%)  route 4.650ns (52.812%))
  Logic Levels:           40  (CARRY4=39 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2037, unset)         0.672     0.672    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X36Y140        FDRE                                         r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y140        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          2.072     3.013    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X22Y126        LUT2 (Prop_lut2_I0_O)        0.053     3.066 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[13].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000     3.066    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][13]
    SLICE_X22Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.376 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.376    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X22Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.436 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.436    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.496 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.496    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.556 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.556    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.616 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.616    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.676 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.676    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.736 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.736    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.796 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.796    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.856 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.856    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X22Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.916 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.916    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X22Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.128 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          0.963     5.091    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[0]
    SLICE_X23Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.468     5.559 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.559    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.617 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.617    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.675 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     5.682    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.740 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.740    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.798 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.798    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.856 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.856    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.914 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.914    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.972 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.972    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.030 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.030    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.088 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.088    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.146 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.146    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.204 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.204    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.262 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.262    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X23Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.475 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.600     8.075    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X42Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.462     8.537 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.537    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.597 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.597    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.657 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     8.665    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.725 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.725    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.785 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.785    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.845 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.845    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.905 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.905    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.965 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.965    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.025 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.025    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.085 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.085    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.145 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.145    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.205 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.205    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.265 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.265    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     9.477 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.477    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X42Y135        FDRE                                         r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2037, unset)         0.638    10.638    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y135        FDRE                                         r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X42Y135        FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  1.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.722%)  route 0.101ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2037, unset)         0.283     0.283    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/aclk
    SLICE_X5Y134         FDRE                                         r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.101     0.484    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/first_q
    SLICE_X6Y133         SRL16E                                       r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2037, unset)         0.298     0.298    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/aclk
    SLICE_X6Y133         SRL16E                                       r  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X6Y133         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.400    kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y44   kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y125  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y125  kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl18/CLK



