{"url": "https://www.ics.uci.edu/~amrm/slides/amrm_structure/pta/sld005.htm", "content": "\n<!--  Presentation generated by Internet Assistant for Microsoft PowerPoint 97 -->\n\n<HTML>\n<HEAD>\n\n<meta name=\"GENERATOR\" content=\"Microsoft Internet Assistant for Microsoft PowerPoint 97\">\n <TITLE>Rethinking Circuits </TITLE> \n</HEAD>\n\n<BODY     >\n\n<CENTER>\n<TABLE WIDTH=100%> \n     <TR> <TD WIDTH=100% ALIGN=CENTER>\n         <IMG SRC=\"img005.gif\" usemap=\"#Objmap\" WIDTH=640 HEIGHT=480 BORDER=0>\n     </TD> </TR>\n     <TR> <TD WIDTH=100% ALIGN=CENTER>\n         <A HREF=\"sld001.htm\"><IMG SRC=\"first.gif\" BORDER=0 ALT=\"First\"></A>\n         <A HREF=\"sld004.htm\"><IMG SRC=\"prev.gif\" BORDER=0 ALT=\"Previous\"></A>\n         <A HREF=\"sld006.htm\"><IMG SRC=\"next.gif\" BORDER=0 ALT=\"Next\"></A>\n         <A HREF=\"sld063.htm\"><IMG SRC=\"last.gif\" BORDER=0 ALT=\"Last\"></A>\n         <IMG SRC=\"space.gif\" BORDER=0>\n         <A HREF=\"index.htm\"><IMG SRC=\"info.gif\" BORDER=0 ALT=\"Index\"></A>\n         <A HREF=\"http://www.ics.uci.edu/~rgupta\"><IMG SRC=\"home.gif\" BORDER=0 ALT=\"Home\"></A>\n         <A HREF=\"tsld005.htm\"><IMG SRC=\"text.gif\" BORDER=0 ALT=\"Text\"></A>\n     </TD> </TR>\n</TABLE>\n<P>Slide 5 of 63</P>\n</CENTER>\n<!-- <UL>\n<H2>Rethinking Circuits \u000bWhen Interconnect Dominates</H2>\n</UL></P>\n<P><UL>\n<LI><H2>DEVICE: Choose better interconnect\n</H2>\n<UL>\n<LI>Copper, low temperature interconnect\n</UL></UL><UL>\n<LI><H2>CAD: Choose better interconnect topology, sizes\n</H2>\n<UL>\n<LI>Minimize path from driver gate to each receiver gate\n<UL>\n<LI>e.g., A-tree algorithm yields about 12% reduction in delay\n</UL><LI>Select wire sizes to minimize net delays\n<UL>\n<LI>e.g., upto 35% reduction in delay by optimal sizing algorithms\n</UL></UL></UL><UL>\n<LI><H2>CKT: Use more signal repeaters in block-level designs\n</H2>\n<UL>\n<LI>longest interconnect=2000 mu for 350nm process \n</UL></UL><UL>\n<LI><H2>u-ARCH: A storage element no longer defines a clock boundary\n</H2>\n<UL>\n<LI>Multiple storage elements in a single clock\n<LI>Multiple state transitions in a clock period\n<LI>Storage-controlled routing\n<LI>Reduced marginal cost of logic</UL></UL></P>\n<P>  -->\n</Body>\n</HTML>\n", "encoding": "ascii"}