var structstm32_1_1registers_1_1adc_1_1ADCRegDef =
[
    [ "CR1", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR1.html", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR1" ],
    [ "CR2", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR2.html", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR2" ],
    [ "DR", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1DR.html", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1DR" ],
    [ "JDR1", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JDR1.html", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JDR1" ],
    [ "JSQR", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JSQR.html", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JSQR" ],
    [ "SMPR1", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR1.html", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR1" ],
    [ "SMPR2", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR2.html", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR2" ],
    [ "SQR1", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SQR1.html", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SQR1" ],
    [ "SR", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SR.html", "unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SR" ],
    [ "CR1", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#af3189b4945ee146501b6b0df15f958e1", null ],
    [ "CR2", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#a100d3ad53ccad06b7e53ec92b82e4ed5", null ],
    [ "DR", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#a8a4d2b88173ff00855c640be4b69779b", null ],
    [ "HTR", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#a410563bf0c86802cfaf5855cd8b087a2", null ],
    [ "JDR1", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#aae3a796eccea0fe88e3f7a54e52bfbac", null ],
    [ "JDR2", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#ab4724d9eb29451d88a2a0cff735421de", null ],
    [ "JDR3", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#a59114636d0a7dd6cd4077c3f44c64763", null ],
    [ "JDR4", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#a66db8b3837a2a7e2e1ab0e29761c7d7f", null ],
    [ "JOFR1", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#af7a2114d5a15c9b1b54d7048406b07f1", null ],
    [ "JOFR2", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#af3acfdf4f31af1cb3f824a39b31ae26b", null ],
    [ "JOFR3", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#afa889bf59d9d65f2fa34e9981894a5d8", null ],
    [ "JOFR4", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#ad0246a9093b2f3892bc59e555b1e6ea9", null ],
    [ "JSQR", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#acb706e31d52a518756c3532b71870259", null ],
    [ "LTR", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#a7e77f0942dd1d17dc5d07f39b6831c78", null ],
    [ "SMPR1", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#aea884ee736b233189a27c29ab14de9b5", null ],
    [ "SMPR2", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#a6d26b7cc26fe5b5100f5cb2ac5f0fd0a", null ],
    [ "SQR1", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#a0a85dba23cea6cacb05b016c098ab30a", null ],
    [ "SQR2", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#aa090fb3726f382065212a25627157e90", null ],
    [ "SQR3", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#ab095dd8c6cb3ba3a22b87b1fbce2518a", null ],
    [ "SR", "structstm32_1_1registers_1_1adc_1_1ADCRegDef.html#ab5eadd0b218d6f06a9db4f9d272ef66c", null ]
];