<html><body><samp><pre>
<!@TC:1641832730>

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2020.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro
OS: Windows 6.2

Hostname: DS-PC02

Implementation : synthesis
<a name=compilerReport21></a>Synopsys HDL Compiler, Version comp202009synp2, Build 102R, Built Feb 17 2021 10:19:36, @</a>

@N: : <!@TM:1641832730> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2020.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro
OS: Windows 6.2

Hostname: DS-PC02

Implementation : synthesis
<a name=compilerReport22></a>Synopsys VHDL Compiler, Version comp202009synp2, Build 107R, Built Feb 19 2021 02:50:50, @</a>

@N: : <!@TM:1641832730> | Running in 64-bit mode 
@N: : <a href="C:\Users\ds-02\Documents\DISY\aufgabe2\aufgabe2.vhd:5:7:5:15:@N::@XP_MSG">aufgabe2.vhd(5)</a><!@TM:1641832730> | Top entity is set to aufgabe2.
File C:\Users\ds-02\Documents\DISY\aufgabe2\hex4x7seg.vhd changed - recompiling
File C:\Users\ds-02\Documents\DISY\aufgabe2\sync_module.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\vhd2008\std1164.vhd:888:16:888:18:@N:CD231:@XP_MSG">std1164.vhd(888)</a><!@TM:1641832730> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ds-02\Documents\DISY\aufgabe2\aufgabe2.vhd:5:7:5:15:@N:CD630:@XP_MSG">aufgabe2.vhd(5)</a><!@TM:1641832730> | Synthesizing work.aufgabe2.structure.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ds-02\Documents\DISY\aufgabe2\hex4x7seg.vhd:6:7:6:16:@N:CD630:@XP_MSG">hex4x7seg.vhd(6)</a><!@TM:1641832730> | Synthesizing work.hex4x7seg.struktur.
Post processing for work.hex4x7seg.struktur
Running optimization stage 1 on hex4x7seg .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ds-02\Documents\DISY\aufgabe2\hex4x7seg.vhd:15:2:15:4:@W:CL240:@XP_MSG">hex4x7seg.vhd(15)</a><!@TM:1641832730> | Signal dp is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on hex4x7seg (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ds-02\Documents\DISY\aufgabe2\std_counter.vhd:7:7:7:18:@N:CD630:@XP_MSG">std_counter.vhd(7)</a><!@TM:1641832730> | Synthesizing work.std_counter.verhalten.
Post processing for work.std_counter.verhalten
Running optimization stage 1 on std_counter .......
Finished optimization stage 1 on std_counter (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ds-02\Documents\DISY\aufgabe2\sync_module.vhd:6:7:6:18:@N:CD630:@XP_MSG">sync_module.vhd(6)</a><!@TM:1641832730> | Synthesizing work.sync_module.structure.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ds-02\Documents\DISY\aufgabe2\sync_module.vhd:44:8:44:14:@W:CD638:@XP_MSG">sync_module.vhd(44)</a><!@TM:1641832730> | Signal load_t is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ds-02\Documents\DISY\aufgabe2\sync_buffer.vhd:6:7:6:18:@N:CD630:@XP_MSG">sync_buffer.vhd(6)</a><!@TM:1641832730> | Synthesizing work.sync_buffer.verhalten.
Post processing for work.sync_buffer.verhalten
Running optimization stage 1 on sync_buffer .......
Finished optimization stage 1 on sync_buffer (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
Post processing for work.sync_module.structure
Running optimization stage 1 on sync_module .......
Finished optimization stage 1 on sync_module (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
Post processing for work.aufgabe2.structure
Running optimization stage 1 on aufgabe2 .......
Finished optimization stage 1 on aufgabe2 (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
Running optimization stage 2 on sync_buffer .......
Finished optimization stage 2 on sync_buffer (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 95MB)
Running optimization stage 2 on sync_module .......
Finished optimization stage 2 on sync_module (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 95MB)
Running optimization stage 2 on std_counter .......
Finished optimization stage 2 on std_counter (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 96MB)
Running optimization stage 2 on hex4x7seg .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ds-02\Documents\DISY\aufgabe2\hex4x7seg.vhd:12:2:12:6:@N:CL159:@XP_MSG">hex4x7seg.vhd(12)</a><!@TM:1641832730> | Input dpin is unused.
Finished optimization stage 2 on hex4x7seg (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 96MB)
Running optimization stage 2 on aufgabe2 .......
Finished optimization stage 2 on aufgabe2 (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 96MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 10 17:38:50 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2020.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro
OS: Windows 6.2

Hostname: DS-PC02

Implementation : synthesis
<a name=compilerReport23></a>Synopsys Synopsys Netlist Linker, Version comp202009synp2, Build 102R, Built Feb 17 2021 10:19:36, @</a>

@N: : <!@TM:1641832730> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 10 17:38:50 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synwork\aufgabe2_comp.rt.csv:@XP_FILE">aufgabe2_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 22MB peak: 23MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 10 17:38:50 2022

###########################################################]

</pre></samp></body></html>
