--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 250605 paths analyzed, 30119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.988ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk00000116 (SLICE_X71Y180.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000116 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.988ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/inst_divfp/blk00000116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.YQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_run
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X44Y107.G4     net (fanout=399)      1.253   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X44Y107.Y      Tilo                  0.195   tfm_inst/divfpa<23>55
                                                       tfm_inst/addfpa<0>112
    SLICE_X52Y112.F2     net (fanout=35)       1.368   tfm_inst/N282
    SLICE_X52Y112.X      Tilo                  0.195   tfm_inst/divfpce55
                                                       tfm_inst/divfpce55
    SLICE_X50Y123.F1     net (fanout=3)        1.215   tfm_inst/divfpce55
    SLICE_X50Y123.X      Tilo                  0.195   tfm_inst/divfpce
                                                       tfm_inst/divfpce73
    SLICE_X71Y180.CE     net (fanout=148)      4.674   tfm_inst/divfpce
    SLICE_X71Y180.CLK    Tceck                 0.553   tfm_inst/inst_divfp/sig0000004b
                                                       tfm_inst/inst_divfp/blk00000116
    -------------------------------------------------  ---------------------------
    Total                                      9.988ns (1.478ns logic, 8.510ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000116 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.921ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_divfp/blk00000116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y107.G1     net (fanout=622)      1.166   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y107.Y      Tilo                  0.195   tfm_inst/divfpa<23>55
                                                       tfm_inst/addfpa<0>112
    SLICE_X52Y112.F2     net (fanout=35)       1.368   tfm_inst/N282
    SLICE_X52Y112.X      Tilo                  0.195   tfm_inst/divfpce55
                                                       tfm_inst/divfpce55
    SLICE_X50Y123.F1     net (fanout=3)        1.215   tfm_inst/divfpce55
    SLICE_X50Y123.X      Tilo                  0.195   tfm_inst/divfpce
                                                       tfm_inst/divfpce73
    SLICE_X71Y180.CE     net (fanout=148)      4.674   tfm_inst/divfpce
    SLICE_X71Y180.CLK    Tceck                 0.553   tfm_inst/inst_divfp/sig0000004b
                                                       tfm_inst/inst_divfp/blk00000116
    -------------------------------------------------  ---------------------------
    Total                                      9.921ns (1.498ns logic, 8.423ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000116 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.811ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to tfm_inst/inst_divfp/blk00000116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.XQ     Tcko                  0.340   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X37Y121.F2     net (fanout=621)      1.254   tfm_inst/CalculateVdd_mux
    SLICE_X37Y121.X      Tilo                  0.194   tfm_inst/divfpce4
                                                       tfm_inst/divfpce4
    SLICE_X41Y119.G2     net (fanout=2)        1.174   tfm_inst/divfpce4
    SLICE_X41Y119.XMUX   Tif5x                 0.574   tfm_inst/divfpce33
                                                       tfm_inst/divfpce33_F
                                                       tfm_inst/divfpce33
    SLICE_X50Y123.F4     net (fanout=3)        0.853   tfm_inst/divfpce33
    SLICE_X50Y123.X      Tilo                  0.195   tfm_inst/divfpce
                                                       tfm_inst/divfpce73
    SLICE_X71Y180.CE     net (fanout=148)      4.674   tfm_inst/divfpce
    SLICE_X71Y180.CLK    Tceck                 0.553   tfm_inst/inst_divfp/sig0000004b
                                                       tfm_inst/inst_divfp/blk00000116
    -------------------------------------------------  ---------------------------
    Total                                      9.811ns (1.856ns logic, 7.955ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk00000242 (SLICE_X70Y179.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000242 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.981ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/inst_divfp/blk00000242
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.YQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_run
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X44Y107.G4     net (fanout=399)      1.253   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X44Y107.Y      Tilo                  0.195   tfm_inst/divfpa<23>55
                                                       tfm_inst/addfpa<0>112
    SLICE_X52Y112.F2     net (fanout=35)       1.368   tfm_inst/N282
    SLICE_X52Y112.X      Tilo                  0.195   tfm_inst/divfpce55
                                                       tfm_inst/divfpce55
    SLICE_X50Y123.F1     net (fanout=3)        1.215   tfm_inst/divfpce55
    SLICE_X50Y123.X      Tilo                  0.195   tfm_inst/divfpce
                                                       tfm_inst/divfpce73
    SLICE_X70Y179.CE     net (fanout=148)      4.666   tfm_inst/divfpce
    SLICE_X70Y179.CLK    Tceck                 0.554   tfm_inst/inst_divfp/sig0000004a
                                                       tfm_inst/inst_divfp/blk00000242
    -------------------------------------------------  ---------------------------
    Total                                      9.981ns (1.479ns logic, 8.502ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000242 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.914ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_divfp/blk00000242
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y107.G1     net (fanout=622)      1.166   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y107.Y      Tilo                  0.195   tfm_inst/divfpa<23>55
                                                       tfm_inst/addfpa<0>112
    SLICE_X52Y112.F2     net (fanout=35)       1.368   tfm_inst/N282
    SLICE_X52Y112.X      Tilo                  0.195   tfm_inst/divfpce55
                                                       tfm_inst/divfpce55
    SLICE_X50Y123.F1     net (fanout=3)        1.215   tfm_inst/divfpce55
    SLICE_X50Y123.X      Tilo                  0.195   tfm_inst/divfpce
                                                       tfm_inst/divfpce73
    SLICE_X70Y179.CE     net (fanout=148)      4.666   tfm_inst/divfpce
    SLICE_X70Y179.CLK    Tceck                 0.554   tfm_inst/inst_divfp/sig0000004a
                                                       tfm_inst/inst_divfp/blk00000242
    -------------------------------------------------  ---------------------------
    Total                                      9.914ns (1.499ns logic, 8.415ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000242 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.804ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to tfm_inst/inst_divfp/blk00000242
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.XQ     Tcko                  0.340   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X37Y121.F2     net (fanout=621)      1.254   tfm_inst/CalculateVdd_mux
    SLICE_X37Y121.X      Tilo                  0.194   tfm_inst/divfpce4
                                                       tfm_inst/divfpce4
    SLICE_X41Y119.G2     net (fanout=2)        1.174   tfm_inst/divfpce4
    SLICE_X41Y119.XMUX   Tif5x                 0.574   tfm_inst/divfpce33
                                                       tfm_inst/divfpce33_F
                                                       tfm_inst/divfpce33
    SLICE_X50Y123.F4     net (fanout=3)        0.853   tfm_inst/divfpce33
    SLICE_X50Y123.X      Tilo                  0.195   tfm_inst/divfpce
                                                       tfm_inst/divfpce73
    SLICE_X70Y179.CE     net (fanout=148)      4.666   tfm_inst/divfpce
    SLICE_X70Y179.CLK    Tceck                 0.554   tfm_inst/inst_divfp/sig0000004a
                                                       tfm_inst/inst_divfp/blk00000242
    -------------------------------------------------  ---------------------------
    Total                                      9.804ns (1.857ns logic, 7.947ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk00000115 (SLICE_X69Y180.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000115 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.981ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/inst_divfp/blk00000115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.YQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_run
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X44Y107.G4     net (fanout=399)      1.253   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X44Y107.Y      Tilo                  0.195   tfm_inst/divfpa<23>55
                                                       tfm_inst/addfpa<0>112
    SLICE_X52Y112.F2     net (fanout=35)       1.368   tfm_inst/N282
    SLICE_X52Y112.X      Tilo                  0.195   tfm_inst/divfpce55
                                                       tfm_inst/divfpce55
    SLICE_X50Y123.F1     net (fanout=3)        1.215   tfm_inst/divfpce55
    SLICE_X50Y123.X      Tilo                  0.195   tfm_inst/divfpce
                                                       tfm_inst/divfpce73
    SLICE_X69Y180.CE     net (fanout=148)      4.667   tfm_inst/divfpce
    SLICE_X69Y180.CLK    Tceck                 0.553   tfm_inst/inst_divfp/sig0000007b
                                                       tfm_inst/inst_divfp/blk00000115
    -------------------------------------------------  ---------------------------
    Total                                      9.981ns (1.478ns logic, 8.503ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000115 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.914ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_divfp/blk00000115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y107.G1     net (fanout=622)      1.166   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y107.Y      Tilo                  0.195   tfm_inst/divfpa<23>55
                                                       tfm_inst/addfpa<0>112
    SLICE_X52Y112.F2     net (fanout=35)       1.368   tfm_inst/N282
    SLICE_X52Y112.X      Tilo                  0.195   tfm_inst/divfpce55
                                                       tfm_inst/divfpce55
    SLICE_X50Y123.F1     net (fanout=3)        1.215   tfm_inst/divfpce55
    SLICE_X50Y123.X      Tilo                  0.195   tfm_inst/divfpce
                                                       tfm_inst/divfpce73
    SLICE_X69Y180.CE     net (fanout=148)      4.667   tfm_inst/divfpce
    SLICE_X69Y180.CLK    Tceck                 0.553   tfm_inst/inst_divfp/sig0000007b
                                                       tfm_inst/inst_divfp/blk00000115
    -------------------------------------------------  ---------------------------
    Total                                      9.914ns (1.498ns logic, 8.416ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000115 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.804ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to tfm_inst/inst_divfp/blk00000115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.XQ     Tcko                  0.340   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X37Y121.F2     net (fanout=621)      1.254   tfm_inst/CalculateVdd_mux
    SLICE_X37Y121.X      Tilo                  0.194   tfm_inst/divfpce4
                                                       tfm_inst/divfpce4
    SLICE_X41Y119.G2     net (fanout=2)        1.174   tfm_inst/divfpce4
    SLICE_X41Y119.XMUX   Tif5x                 0.574   tfm_inst/divfpce33
                                                       tfm_inst/divfpce33_F
                                                       tfm_inst/divfpce33
    SLICE_X50Y123.F4     net (fanout=3)        0.853   tfm_inst/divfpce33
    SLICE_X50Y123.X      Tilo                  0.195   tfm_inst/divfpce
                                                       tfm_inst/divfpce73
    SLICE_X69Y180.CE     net (fanout=148)      4.667   tfm_inst/divfpce
    SLICE_X69Y180.CLK    Tceck                 0.553   tfm_inst/inst_divfp/sig0000007b
                                                       tfm_inst/inst_divfp/blk00000115
    -------------------------------------------------  ---------------------------
    Total                                      9.804ns (1.856ns logic, 7.948ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X2Y15.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.130 - 0.131)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y14.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X2Y15.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000e8
    DSP48_X2Y15.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X2Y15.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.130 - 0.131)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y14.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X2Y15.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000f1
    DSP48_X2Y15.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X2Y15.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.130 - 0.131)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y14.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X2Y15.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000e9
    DSP48_X2Y15.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X4Y6.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X4Y7.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X2Y17.CLK
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.988|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 250605 paths, 0 nets, and 56652 connections

Design statistics:
   Minimum period:   9.988ns{1}   (Maximum frequency: 100.120MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 12 23:11:35 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 686 MB



