v 20060906 1
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=54
T 300 3250 5 8 0 1 0 8 1
pinseq=1
T 525 3300 9 8 1 1 0 0 1
pinlabel=SCLK
T 525 3300 5 8 0 1 0 2 1
pintype=clk
}
L 500 3300 400 3375 3 0 0 0 -1 -1
L 500 3300 400 3225 3 0 0 0 -1 -1
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=55
T 300 2850 5 8 0 1 0 8 1
pinseq=2
T 450 2900 9 8 1 1 0 0 1
pinlabel=SDO
T 450 2900 5 8 0 1 0 2 1
pintype=out
}
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=56
T 300 2450 5 8 0 1 0 8 1
pinseq=3
T 450 2500 9 8 1 1 0 0 1
pinlabel=SDIO
T 450 2500 5 8 0 1 0 2 1
pintype=io
}
P 100 2100 300 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=57
T 300 2050 5 8 0 1 0 8 1
pinseq=4
T 450 2100 9 8 1 1 0 0 1
pinlabel=\_SEN\_
T 450 2100 5 8 0 1 0 2 1
pintype=in
}
V 350 2100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=63
T 300 1650 5 8 0 1 0 8 1
pinseq=5
T 450 1700 9 8 1 1 0 0 1
pinlabel=RESETB
T 450 1700 5 8 0 1 0 2 1
pintype=in
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=95
T 300 1250 5 8 0 1 0 8 1
pinseq=6
T 450 1300 9 8 1 1 0 0 1
pinlabel=AUX_SPI_do
T 450 1300 5 8 0 1 0 2 1
pintype=out
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=96
T 300 850 5 8 0 1 0 8 1
pinseq=7
T 525 900 9 8 1 1 0 0 1
pinlabel=AUX_SPI_clk
T 525 900 5 8 0 1 0 2 1
pintype=clk
}
L 500 900 400 975 3 0 0 0 -1 -1
L 500 900 400 825 3 0 0 0 -1 -1
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=97
T 300 450 5 8 0 1 0 8 1
pinseq=8
T 450 500 9 8 1 1 0 0 1
pinlabel=AUX_SPI_csb
T 450 500 5 8 0 1 0 2 1
pintype=in
}
B 400 100 1400 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 3800 8 10 1 1 0 6 1
refdes=U?
T 400 3800 9 10 1 0 0 0 1
AD986X-CTRL
T 400 4000 5 10 0 0 0 0 1
device=AD986X
T 400 4200 5 10 0 0 0 0 1
footprint=LQFP128
T 400 4400 5 10 0 0 0 0 1
author=mettus
T 400 4600 5 10 0 0 0 0 1
documentation=http://www.analog.com
T 400 4800 5 10 0 0 0 0 1
description=MxFE
T 400 5000 5 10 0 0 0 0 1
numslots=0
T 400 5200 5 10 0 0 0 0 1
comment=Part 4 of 7
