#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 29 19:14:19 2024
# Process ID: 331296
# Current directory: C:/Users/14435/Desktop/ECE385/Final Project/Final Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent169208 C:\Users\14435\Desktop\ECE385\Final Project\Final Project\Final Project.xpr
# Log file: C:/Users/14435/Desktop/ECE385/Final Project/Final Project/vivado.log
# Journal file: C:/Users/14435/Desktop/ECE385/Final Project/Final Project\vivado.jou
# Running On: BOOK-SIO57HHSUH, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16706 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.xpr}
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_ME
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/14435/Desktop/ECE385/Final Project/ME.coe} \
  CONFIG.Component_Name {blk_mem_gen_ME} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {3072} \
  CONFIG.Write_Width_A {24} \
] [get_ips blk_mem_gen_ME]
generate_target {instantiation_template} [get_files {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_ME/blk_mem_gen_ME.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_ME/blk_mem_gen_ME.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_ME] }
export_ip_user_files -of_objects [get_files {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_ME/blk_mem_gen_ME.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_ME/blk_mem_gen_ME.xci}}]
launch_runs blk_mem_gen_ME_synth_1 -jobs 8
wait_on_run blk_mem_gen_ME_synth_1
export_simulation -of_objects [get_files {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_ME/blk_mem_gen_ME.xci}}] -directory {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.ip_user_files} -ipstatic_source_dir {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/modelsim} {questa=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/questa} {riviera=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/riviera} {activehdl=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_OV
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/14435/Desktop/ECE385/Final Project/OV.coe} \
  CONFIG.Component_Name {blk_mem_gen_OV} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {3072} \
  CONFIG.Write_Width_A {24} \
] [get_ips blk_mem_gen_OV]
generate_target {instantiation_template} [get_files {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_OV/blk_mem_gen_OV.xci}}]
generate_target all [get_files  {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_OV/blk_mem_gen_OV.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_OV] }
export_ip_user_files -of_objects [get_files {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_OV/blk_mem_gen_OV.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_OV/blk_mem_gen_OV.xci}}]
launch_runs blk_mem_gen_OV_synth_1 -jobs 8
wait_on_run blk_mem_gen_OV_synth_1
export_simulation -of_objects [get_files {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_OV/blk_mem_gen_OV.xci}}] -directory {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.ip_user_files} -ipstatic_source_dir {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/modelsim} {questa=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/questa} {riviera=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/riviera} {activehdl=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_ER
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/14435/Desktop/ECE385/Final Project/ER.coe} \
  CONFIG.Component_Name {blk_mem_gen_ER} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {3072} \
  CONFIG.Write_Width_A {24} \
] [get_ips blk_mem_gen_ER]
generate_target {instantiation_template} [get_files {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_ER/blk_mem_gen_ER.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_ER/blk_mem_gen_ER.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_ER] }
export_ip_user_files -of_objects [get_files {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_ER/blk_mem_gen_ER.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_ER/blk_mem_gen_ER.xci}}]
launch_runs blk_mem_gen_ER_synth_1 -jobs 8
wait_on_run blk_mem_gen_ER_synth_1
export_simulation -of_objects [get_files {{c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/ip/blk_mem_gen_ER/blk_mem_gen_ER.xci}}] -directory {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.ip_user_files} -ipstatic_source_dir {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/modelsim} {questa=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/questa} {riviera=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/riviera} {activehdl=C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force -file {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/mb_usb_hdmi_top.xsa}
open_project {C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.xpr}
update_compile_order -fileset sources_1
current_project {Final Project}
write_hw_platform -fixed -include_bit -force -file {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/mb_usb_hdmi_top.xsa}
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/beep_music.sv} w ]
add_files {{C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/beep_music.sv}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property CONFIG.Coe_File {C:/Users/14435/Desktop/ECE385/Final Project/OV.coe} [get_ips blk_mem_gen_OV]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/mb_usb_hdmi_top.xsa}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/mb_usb_hdmi_top.xsa}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/mb_usb_hdmi_top.xsa}
