INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank_ram/sim/data_bank_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_bank_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/tagv_ram/sim/tagv_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tagv_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/rtl/xilinx_ip/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/rtl/xilinx_ip/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aaa/UCAS_CAlab_19/exp20/myCPU/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2458] undeclared symbol lookup_en, assumed default net type wire [D:/aaa/UCAS_CAlab_19/exp20/myCPU/cache.v:389]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/rtl/cache_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_top
INFO: [VRFC 10-2458] undeclared symbol clk_g, assumed default net type wire [D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/rtl/cache_top.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aaa/UCAS_CAlab_19/exp20/mycpu_env/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
