Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full_clock_expanded
        -delay max
        -group reg2reg
        -slack_lesser_than 0.00
        -max_paths 1000
Design : riscv_core
Version: U-2022.12-SP6
Date   : Mon Apr 14 15:59:55 2025
****************************************

Operating Conditions: ss0p72v125c   Library: saed14rvt_base_ss0p72v125c
Wire Load Model Mode: top
No paths.

1
