 
****************************************
Report : clock tree
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Tue Dec 27 20:12:16 2022
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk_p"
Clock Period                   : 40.00000       
Clock Tree root pin            : "clk_p"
Number of Levels               : 6
Number of Sinks                : 783
Number of CT Buffers           : 15
Number of CTS added gates      : 0
Number of Preexisting Gates    : 1
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 16
Total Area of CT Buffers       : 436.84485      
Total Area of CT cells         : 10036.84668    
Max Global Skew                : 0.03677   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.037
Longest path delay                16.379
Shortest path delay               16.343

The longest path delay end pin: SA_A_2_shift_reg_reg_5__6_/CP
The shortest path delay end pin: SA_A_3_shift_reg_reg_0__1_/CP

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  18.053    9.917     9.917     r
u_pad_clk/PAD                               2.305            1  18.053    0.079     9.996     r
u_pad_clk/C                                 0.047            1  0.267     5.756     15.752    r
CTSCKND12BWP7T_G2B4I1/I                     0.047            1  0.193     0.005     15.756    r
CTSCKND12BWP7T_G2B4I1/ZN                    0.104            1  0.123     0.105     15.862    f
CTSCKND3BWP7T_G2B3I1/I                      0.104            1  0.132     0.018     15.880    f
CTSCKND3BWP7T_G2B3I1/ZN                     0.110            2  0.106     0.090     15.970    r
CTSCKND12BWP7T_G2B2I2/I                     0.110            1  0.109     0.008     15.978    r
CTSCKND12BWP7T_G2B2I2/ZN                    0.422            7  0.165     0.117     16.095    f
CTSCKND12BWP7T_G2B1I10/I                    0.422            1  0.171     0.015     16.110    f
CTSCKND12BWP7T_G2B1I10/ZN                   0.549           98  0.404     0.247     16.358    r
SA_A_2_shift_reg_reg_5__6_/CP               0.549            0  0.419     0.022     16.379    r
[clock delay]                                                                       16.379
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  18.053    9.917     9.917     r
u_pad_clk/PAD                               2.305            1  18.053    0.079     9.996     r
u_pad_clk/C                                 0.047            1  0.267     5.756     15.752    r
CTSCKND12BWP7T_G2B4I1/I                     0.047            1  0.193     0.005     15.756    r
CTSCKND12BWP7T_G2B4I1/ZN                    0.104            1  0.123     0.105     15.862    f
CTSCKND3BWP7T_G2B3I1/I                      0.104            1  0.132     0.018     15.880    f
CTSCKND3BWP7T_G2B3I1/ZN                     0.110            2  0.106     0.090     15.970    r
CTSCKND12BWP7T_G2B2I2/I                     0.110            1  0.109     0.008     15.978    r
CTSCKND12BWP7T_G2B2I2/ZN                    0.422            7  0.165     0.117     16.095    f
CTSCKND12BWP7T_G2B1I9/I                     0.422            1  0.169     0.008     16.103    f
CTSCKND12BWP7T_G2B1I9/ZN                    0.423           79  0.385     0.234     16.337    r
SA_A_3_shift_reg_reg_0__1_/CP               0.423            0  0.390     0.005     16.343    r
[clock delay]                                                                       16.343
----------------------------------------------------------------------------------------------------

1
