

================================================================
== Vitis HLS Report for 'A_IO_L3_in_serialize_x1'
================================================================
* Date:           Sun Sep 18 13:59:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.645 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3073|     3073|  10.242 us|  10.242 us|  3073|  3073|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L3_in_serialize_x1_loop_1  |     3072|     3072|         3|          -|          -|  1024|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       32|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       53|     -|
|Register             |        -|      -|      146|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      146|       85|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_V_6_fu_61_p2       |         +|   0|  0|  18|          11|           1|
    |icmp_ln878_fu_67_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          23|          14|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  26|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |fifo_A_A_IO_L3_in_serialize_x11_blk_n  |   9|          2|    1|          2|
    |i_V_reg_50                             |   9|          2|   11|         22|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  53|         11|   14|         31|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+-----+----+-----+-----------+
    |      Name     |  FF | LUT| Bits| Const Bits|
    +---------------+-----+----+-----+-----------+
    |A_load_reg_95  |  119|   0|  119|          0|
    |ap_CS_fsm      |    4|   0|    4|          0|
    |ap_done_reg    |    1|   0|    1|          0|
    |i_V_6_reg_82   |   11|   0|   11|          0|
    |i_V_reg_50     |   11|   0|   11|          0|
    +---------------+-----+----+-----+-----------+
    |Total          |  146|   0|  146|          0|
    +---------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+---------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|          A_IO_L3_in_serialize_x1|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|          A_IO_L3_in_serialize_x1|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|          A_IO_L3_in_serialize_x1|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|          A_IO_L3_in_serialize_x1|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|          A_IO_L3_in_serialize_x1|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|          A_IO_L3_in_serialize_x1|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|          A_IO_L3_in_serialize_x1|  return value|
|fifo_A_A_IO_L3_in_serialize_x11_din     |  out|  512|     ap_fifo|  fifo_A_A_IO_L3_in_serialize_x11|       pointer|
|fifo_A_A_IO_L3_in_serialize_x11_full_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L3_in_serialize_x11|       pointer|
|fifo_A_A_IO_L3_in_serialize_x11_write   |  out|    1|     ap_fifo|  fifo_A_A_IO_L3_in_serialize_x11|       pointer|
|A_address0                              |  out|   12|   ap_memory|                                A|         array|
|A_ce0                                   |  out|    1|   ap_memory|                                A|         array|
|A_q0                                    |   in|  119|   ap_memory|                                A|         array|
+----------------------------------------+-----+-----+------------+---------------------------------+--------------+

