---
title: "[ğŸ‘Š] CXL 3.0 Introduction"
excerpt: "CXL ìŠ¤í„°ë””"

categories:
  - CXL
tags:
  - [ê³¼ì œ]

permalink: /categories10/cxl2/

use_math: true
toc: true
toc_sticky: true

date: 2023-05-15
last_modified_at: 2023-05-15
---

# CXL
 
Bandwidthê°€ í¬ë©´ accelerators, system memory, smartNICs, Leading-edge networkingë¶€ë¶„ì—ì„œ ì„±ëŠ¥ì´ ë†’ì•„ì§. 

CXL 3.0ì€ memory-centric fabric architecturesì´ì capabilitiesê°€ í–¥ìƒë¨. ì´ì— ë”°ë¼ scalabilityì™€ resource utilizationì´ ì¢‹ì•„ì§.

1. Fabric capabilities and management
2. Improved memory sharing and pooling
3. Enhanced coherency
4. Efficient peer-to-peer

ìœ¼ë¡œ ì„±ëŠ¥ì„ í¬ê²Œ ë‚˜ëˆŒ ìˆ˜ ìˆìŒ

---

CXL 3.0ì€ data rateë¥¼ 64G transfer per secondë¡œ 2ë°° ê°€ëŸ‰ ëŠ˜ë¦¼. ì¶”ê°€ì ì¸ latencyì™€ device typeì—†ì´ ì§€ì› ê°€ëŠ¥í•¨. 

CXL 3.0ì€ CXL 2.0ì™€ ë‹¤ë¥´ê²Œ dynamic capacity deviceì— ì§€ì›ê°€ëŠ¥í•¨. cascadeì™€ fanoutì—ì„œ multiple switch levelì´ ê°€ëŠ¥í•¨. 

CXL 3.0ì€ CXL fabric í˜•íƒœì—ì„œ ì§€ëŠ¥ì ì¸ ì—°ê²°ì´ ê°€ëŠ¥í•˜ê³  ì–´ë–¤ í˜•íƒœë¡œë“  ì‚¬ìš© ê°€ëŠ¥í•¨. 

<p align="center"><img src="../../assets/images/051501.png" width="500px" height="500px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

type 1, 2, 3ì„ ì–´ëŠ ê³³ì—ì„œë“  ì‚¬ìš© ê°€ëŠ¥í•¨. Dynamic, Flexible, Intelligentí•œ ê²ƒì´ í° íŠ¹ì§•ì„. 

ë˜í•œ CXL 3.0ì€ 2.0, 1.0 ë²„ì ¼ê³¼ í˜¸í™˜ì´ ì˜ ë§ìŒ. ì¦‰ ì—­í˜¸í™˜ì„±ì´ ì¢‹ìŒ. 

---

## ì •ë¦¬

CXL (Compute Express Link)ëŠ” host processorê³¼ ê°€ì†ê¸°, memory buffer, I/O devicesì™€ ê°™ì€ devices ì‚¬ì´ì— ë†’ì€ bandwidthì™€ ë‚®ì€ latency connectivityë¥¼ ì œê³µí•˜ëŠ” open industry standardì´ë‹¤. AI, Machine Learning, ë°ì´í„° ë¶„ì„ ë“±ì˜ applicationsì—ì„œì˜ computational workloadsì„ í•´ê²°í•´ì¤€ë‹¤. ì´ëŸ° applicationsë“¤ì„ í†µí•©í•˜ë©´ì„œë„ dataë¥¼ ì²˜ë¦¬í•´ì•¼í•˜ëŠ” ì¤‘ìš”ì„± ë•Œë¬¸ì—, CPU, GPU, FPGA, smart NICsì™€ ë‹¤ë¥¸ ê°€ì†ê¸°ì—ì„œ scalar, vector, matrix ê·¸ë¦¬ê³  spatial architecturesì˜ ë‹¤ì–‘í•œ í˜¼í•©ì´ ìš”êµ¬ëœë‹¤. 

<p align="center"><img src="../../assets/images/051601.jpg" width="700px" height="700px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>
<center><ê·¸ë¦¼ 1. CXL version ì„±ëŠ¥></center>

CXL 3.0ì€ PCle 6.0 ê¸°ìˆ ì„ ê¸°ë°˜ìœ¼ë¡œ ì¶”ê°€ì ì¸ latency ì—†ì´ 64GT/sì˜ ì†ë„ë¥¼ ê°€ì§€ê³  ìˆë‹¤. ë˜í•œ Coherencyë¥¼ ì´ì „ ë²„ì ¼ë³´ë‹¤ ë†’ì˜€ëŠ”ë°, Host cachesë¥¼ back invalidateí•˜ë¯€ë¡œ ê°€ëŠ¥í–ˆë‹¤. 

2.0 ë²„ì ¼ì—ì„œ memory poolingì„ ë„ì…í–ˆì—ˆëŠ”ë° memory poolingìœ¼ë¡œ ì¸í•´ ë‹¤ë¥¸ ì„œë²„ì—ì„œì˜ ìœ ì—°í•œ allocatingê³¼ deallocatingì´ ê°€ëŠ¥í–ˆë‹¤. 

<p align="center"><img src="../../assets/images/051602.jpg" width="700px" height="700px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>
<center><ê·¸ë¦¼ 2. 2.0 ë²„ì ¼ì—ì„œì˜ Pooling></center>

3.0 ë²„ì ¼ì—ì„œëŠ” memory sharingì„ ë„ì…í•˜ë ¤ê³  í•œë‹¤. memory sharingì€ CXLì— ë¶™ì¸ memory ì—­í• ì´ë‹¤. í•˜ë‚˜ì˜ hostë³´ë‹¤ ë” ë§ì€ memory ê³µê°„ì„ ì¦‰ì‹œ ì¤„ ìˆ˜ ìˆì–´ memory poolingë³´ë‹¤ ì„±ëŠ¥ì´ ì¢‹ë‹¤. ì´ ì‹œìŠ¤í…œì€ memory êµ¬ì¡°ë¥¼ ê³µìœ í•œ ë„“ì€ ë¬¸ì œë¥¼ í•´ê²°í•  ìˆ˜ ìˆë‹¤. 

<p align="center"><img src="../../assets/images/051603.jpg" width="700px" height="700px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>
<center><ê·¸ë¦¼ 3. Fabric></center>

3.0 ë²„ì ¼ì—ì„œëŠ” fabricì„ ë„ì…í•˜ëŠ”ë°, PCleì™€ ì´ì „ CXL ì„¸ëŒ€ì˜ íŠ¸ë¦¬ ê¸°ë°˜ êµ¬ì¡°ë¥¼ ë„˜ì–´ì„  ëª¨ë¸ì´ë‹¤. CXL fabricì€ *Port Based Routing (PBR)*ì´ë¼ ë¶ˆë¦¬ëŠ” ìƒˆë¡œìš´ scalable addressing mechanismì„ ì‚¬ìš©í•˜ì—¬ ì„œë¡œ ì†Œí†µí•˜ë„ë¡ 4096ê¹Œì§€ì˜ ë…¸ë“œë¥¼ ì§€ì›í•œë‹¤. 

<p align="center"><img src="../../assets/images/051604.jpg" width="700px" height="700px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>
<center><ê·¸ë¦¼ 4. GFAM, Shared memory and NIC></center>

