Restore Archived Project report for ghrd_10as066n2
Fri Dec 21 01:03:08 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Fri Dec 21 01:03:08 2018 ;
; Revision Name                   ; ghrd_10as066n2                        ;
; Top-level Entity Name           ; ghrd_10as066n2_top                    ;
; Family                          ; Arria 10                              ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'D:/AQC/aqc_upto_Q50_18122018/ghrd_10as066n2.qar' into the 'D:\\AQC\\aqc_upto_Q50_18122018\\AQC_upto_Q50/' directory
Info: Generated report 'ghrd_10as066n2.restore.rpt'
Info (23030): Evaluation of Tcl script c:/intelfpga/17.0/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Fri Dec 21 01:03:08 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------------------------------------------------------------------------------------------+
; Files Restored                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------+
; qar_info.json                                                                                                                ;
; SFPA.sopcinfo                                                                                                                ;
; cti_tapping.stp                                                                                                              ;
; db/cti_tapping_auto_stripped.stp                                                                                             ;
; en_gen.vhd                                                                                                                   ;
; fpga_dp.sdc                                                                                                                  ;
; fpga_pcie.sdc                                                                                                                ;
; ghrd_10as066n2.qpf                                                                                                           ;
; ghrd_10as066n2.qsf                                                                                                           ;
; ghrd_10as066n2.qsys                                                                                                          ;
; ghrd_10as066n2.sopcinfo                                                                                                      ;
; ghrd_10as066n2/altera_arria10_hps_170/synth/ghrd_10as066n2_altera_arria10_hps_170_lsdsoua.v                                  ;
; ghrd_10as066n2/altera_arria10_hps_170/synth/ghrd_10as066n2_altera_arria10_hps_170_lsdsoua_cfg.v                              ;
; ghrd_10as066n2/altera_arria10_hps_170/synth/ghrd_10as066n2_pkg.vhd                                                           ;
; ghrd_10as066n2/altera_arria10_hps_io_170/synth/ghrd_10as066n2_altera_arria10_hps_io_170_tqzfqlq.v                            ;
; ghrd_10as066n2/altera_arria10_hps_io_170/synth/ghrd_10as066n2_altera_arria10_hps_io_170_tqzfqlq_cfg.v                        ;
; ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_b7ehpni.sv ;
; ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_ju4sb3q.sv ;
; ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps.pre.xml                                                      ;
; ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v                                                    ;
; ghrd_10as066n2/altera_avalon_onchip_memory2_170/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_170_li6t3zi.v              ;
; ghrd_10as066n2/altera_avalon_onchip_memory2_170/synth/ghrd_10as066n2_onchip_memory2_0.hex                                    ;
; ghrd_10as066n2/altera_avalon_onchip_memory2_170/synth/ghrd_10as066n2_pkg.vhd                                                 ;
; ghrd_10as066n2/altera_avalon_pio_170/synth/ghrd_10as066n2_altera_avalon_pio_170_a2viywy.v                                    ;
; ghrd_10as066n2/altera_avalon_pio_170/synth/ghrd_10as066n2_altera_avalon_pio_170_ehyr22q.v                                    ;
; ghrd_10as066n2/altera_avalon_pio_170/synth/ghrd_10as066n2_altera_avalon_pio_170_uuuiwwi.v                                    ;
; ghrd_10as066n2/altera_avalon_pio_170/synth/ghrd_10as066n2_altera_avalon_pio_170_v2szj3q.v                                    ;
; ghrd_10as066n2/altera_avalon_pio_170/synth/ghrd_10as066n2_pkg.vhd                                                            ;
; ghrd_10as066n2/altera_avalon_sc_fifo_170/synth/altera_avalon_sc_fifo.v                                                       ;
; ghrd_10as066n2/altera_avalon_st_adapter_170/synth/ghrd_10as066n2_altera_avalon_st_adapter_170_7hitmty.v                      ;
; ghrd_10as066n2/altera_avalon_st_adapter_170/synth/ghrd_10as066n2_altera_avalon_st_adapter_170_7hitmty_cfg.v                  ;
; ghrd_10as066n2/altera_avalon_st_adapter_170/synth/ghrd_10as066n2_altera_avalon_st_adapter_170_bmmfnpi.v                      ;
; ghrd_10as066n2/altera_avalon_st_adapter_170/synth/ghrd_10as066n2_altera_avalon_st_adapter_170_bmmfnpi_cfg.v                  ;
; ghrd_10as066n2/altera_avalon_st_pipeline_stage_170/synth/altera_avalon_st_pipeline_base.v                                    ;
; ghrd_10as066n2/altera_avalon_st_pipeline_stage_170/synth/altera_avalon_st_pipeline_stage.sv                                  ;
; ghrd_10as066n2/altera_emif_a10_hps_170/synth/ghrd_10as066n2_altera_emif_a10_hps_170_4jrdhwy.v                                ;
; ghrd_10as066n2/altera_emif_a10_hps_170/synth/ghrd_10as066n2_altera_emif_a10_hps_170_4jrdhwy_cfg.v                            ;
; ghrd_10as066n2/altera_emif_a10_hps_170/synth/ghrd_10as066n2_pkg.vhd                                                          ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_abphy_mux.sv                                                ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_afi_if.sv                                                   ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_buf_bdir_df.sv                                              ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_buf_bdir_se.sv                                              ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_buf_udir_cp_i.sv                                            ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_buf_udir_df_i.sv                                            ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_buf_udir_df_o.sv                                            ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_buf_udir_se_i.sv                                            ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_buf_udir_se_o.sv                                            ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_buf_unused.sv                                               ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_bufs.sv                                                     ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_core_clks_rsts.sv                                           ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_hmc_amm_data_if.sv                                          ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_hmc_ast_data_if.sv                                          ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_hmc_avl_if.sv                                               ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_hmc_mmr_if.sv                                               ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_hmc_sideband_if.sv                                          ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_hps_clks_rsts.sv                                            ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_io_tiles.sv                                                 ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_io_tiles_abphy.sv                                           ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_io_tiles_wrap.sv                                            ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_oct.sv                                                      ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_pll.sv                                                      ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_pll_extra_clks.sv                                           ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_pll_fast_sim.sv                                             ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_regs.sv                                                     ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_emif_arch_nf_seq_if.sv                                                   ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_oct.sv                                                                   ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/altera_oct_um_fsm.sv                                                            ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/emif.pre.xml                                                                    ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq.sdc                              ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq.sv                               ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_io_aux.sv                        ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_ip_parameters.tcl                ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_parameters.tcl                   ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_pin_map.tcl                      ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_readme.txt                       ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_report_io_timing.tcl             ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_report_timing.tcl                ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_report_timing_core.tcl           ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_seq_cal.hex                      ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_seq_params_sim.hex               ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_seq_params_sim.txt               ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_seq_params_synth.hex             ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_seq_params_synth.txt             ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_top.sv                           ;
; ghrd_10as066n2/altera_emif_arch_nf_170/synth/ghrd_10as066n2_altera_emif_arch_nf_170_rzkooxq_utils.tcl                        ;
; ghrd_10as066n2/altera_merlin_axi_master_ni_170/synth/altera_merlin_address_alignment.sv                                      ;
; ghrd_10as066n2/altera_merlin_axi_master_ni_170/synth/altera_merlin_axi_master_ni.sv                                          ;
; ghrd_10as066n2/altera_merlin_burst_adapter_170/synth/altera_avalon_st_pipeline_base.v                                        ;
; ghrd_10as066n2/altera_merlin_burst_adapter_170/synth/altera_avalon_st_pipeline_stage.sv                                      ;
; ghrd_10as066n2/altera_merlin_burst_adapter_170/synth/altera_default_burst_converter.sv                                       ;
; ghrd_10as066n2/altera_merlin_burst_adapter_170/synth/altera_incr_burst_converter.sv                                          ;
; ghrd_10as066n2/altera_merlin_burst_adapter_170/synth/altera_merlin_address_alignment.sv                                      ;
; ghrd_10as066n2/altera_merlin_burst_adapter_170/synth/altera_merlin_burst_adapter.sv                                          ;
; ghrd_10as066n2/altera_merlin_burst_adapter_170/synth/altera_merlin_burst_adapter_13_1.sv                                     ;
; ghrd_10as066n2/altera_merlin_burst_adapter_170/synth/altera_merlin_burst_adapter_new.sv                                      ;
; ghrd_10as066n2/altera_merlin_burst_adapter_170/synth/altera_merlin_burst_adapter_uncmpr.sv                                   ;
; ghrd_10as066n2/altera_merlin_burst_adapter_170/synth/altera_wrap_burst_converter.sv                                          ;
; ghrd_10as066n2/altera_merlin_demultiplexer_170/synth/ghrd_10as066n2_altera_merlin_demultiplexer_170_a2ankka.sv               ;
; ghrd_10as066n2/altera_merlin_demultiplexer_170/synth/ghrd_10as066n2_altera_merlin_demultiplexer_170_aikqkqa.sv               ;
; ghrd_10as066n2/altera_merlin_multiplexer_170/synth/altera_merlin_arbitrator.sv                                               ;
; ghrd_10as066n2/altera_merlin_multiplexer_170/synth/ghrd_10as066n2_altera_merlin_multiplexer_170_4yxiski.sv                   ;
; ghrd_10as066n2/altera_merlin_multiplexer_170/synth/ghrd_10as066n2_altera_merlin_multiplexer_170_izca4uy.sv                   ;
; ghrd_10as066n2/altera_merlin_router_170/synth/ghrd_10as066n2_altera_merlin_router_170_dyoklpq.sv                             ;
; ghrd_10as066n2/altera_merlin_router_170/synth/ghrd_10as066n2_altera_merlin_router_170_mgj6tiy.sv                             ;
; ghrd_10as066n2/altera_merlin_router_170/synth/ghrd_10as066n2_altera_merlin_router_170_w6lunxi.sv                             ;
; ghrd_10as066n2/altera_merlin_slave_agent_170/synth/altera_merlin_burst_uncompressor.sv                                       ;
; ghrd_10as066n2/altera_merlin_slave_agent_170/synth/altera_merlin_slave_agent.sv                                              ;
; ghrd_10as066n2/altera_merlin_slave_translator_170/synth/altera_merlin_slave_translator.sv                                    ;
; ghrd_10as066n2/altera_merlin_traffic_limiter_170/synth/altera_avalon_sc_fifo.v                                               ;
; ghrd_10as066n2/altera_merlin_traffic_limiter_170/synth/altera_avalon_st_pipeline_base.v                                      ;
; ghrd_10as066n2/altera_merlin_traffic_limiter_170/synth/altera_merlin_reorder_memory.sv                                       ;
; ghrd_10as066n2/altera_merlin_traffic_limiter_170/synth/altera_merlin_traffic_limiter.sv                                      ;
; ghrd_10as066n2/altera_merlin_width_adapter_170/synth/altera_merlin_address_alignment.sv                                      ;
; ghrd_10as066n2/altera_merlin_width_adapter_170/synth/altera_merlin_burst_uncompressor.sv                                     ;
; ghrd_10as066n2/altera_merlin_width_adapter_170/synth/altera_merlin_width_adapter.sv                                          ;
; ghrd_10as066n2/altera_mm_interconnect_170/synth/ghrd_10as066n2_altera_mm_interconnect_170_eulsxuy.v                          ;
; ghrd_10as066n2/altera_mm_interconnect_170/synth/ghrd_10as066n2_altera_mm_interconnect_170_eulsxuy_cfg.v                      ;
; ghrd_10as066n2/altera_mm_interconnect_170/synth/ghrd_10as066n2_pkg.vhd                                                       ;
; ghrd_10as066n2/altera_reset_controller_170/synth/altera_reset_controller.sdc                                                 ;
; ghrd_10as066n2/altera_reset_controller_170/synth/altera_reset_controller.v                                                   ;
; ghrd_10as066n2/altera_reset_controller_170/synth/altera_reset_synchronizer.v                                                 ;
; ghrd_10as066n2/altera_reset_controller_170/synth/ghrd_10as066n2_rst_controller_001_pkg.vhd                                   ;
; ghrd_10as066n2/altera_reset_controller_170/synth/ghrd_10as066n2_rst_controller_pkg.vhd                                       ;
; ghrd_10as066n2/error_adapter_170/synth/ghrd_10as066n2_error_adapter_170_7nlkpjq.sv                                           ;
; ghrd_10as066n2/error_adapter_170/synth/ghrd_10as066n2_error_adapter_170_mtlhioy.sv                                           ;
; ghrd_10as066n2/ghrd_10as066n2.bsf                                                                                            ;
; ghrd_10as066n2/ghrd_10as066n2.cmp                                                                                            ;
; ghrd_10as066n2/ghrd_10as066n2.debuginfo                                                                                      ;
; ghrd_10as066n2/ghrd_10as066n2.html                                                                                           ;
; ghrd_10as066n2/ghrd_10as066n2.qip                                                                                            ;
; ghrd_10as066n2/ghrd_10as066n2.regmap                                                                                         ;
; ghrd_10as066n2/ghrd_10as066n2.xml                                                                                            ;
; ghrd_10as066n2/ghrd_10as066n2_arria10_hps_0_hps.svd                                                                          ;
; ghrd_10as066n2/ghrd_10as066n2_bb.v                                                                                           ;
; ghrd_10as066n2/ghrd_10as066n2_generation.rpt                                                                                 ;
; ghrd_10as066n2/ghrd_10as066n2_generation_previous.rpt                                                                        ;
; ghrd_10as066n2/ghrd_10as066n2_inst.v                                                                                         ;
; ghrd_10as066n2/ghrd_10as066n2_inst.vhd                                                                                       ;
; ghrd_10as066n2/synth/ghrd_10as066n2.qicache                                                                                  ;
; ghrd_10as066n2/synth/ghrd_10as066n2.vhd                                                                                      ;
; ghrd_10as066n2/synth/ghrd_10as066n2_rst_controller.vhd                                                                       ;
; ghrd_10as066n2/synth/ghrd_10as066n2_rst_controller_001.vhd                                                                   ;
; ghrd_10as066n2_assignment_defaults.qdf                                                                                       ;
; ghrd_10as066n2_top.vhd                                                                                                       ;
; ghrd_timing.sdc                                                                                                              ;
; hps_sgmii.sdc                                                                                                                ;
; i2c_opencores_hw.tcl                                                                                                         ;
; i2c_opencores_sw.tcl                                                                                                         ;
; ip/debounce/debounce.v                                                                                                       ;
; ip/edge_detect/altera_edge_detector.v                                                                                        ;
; jtag.sdc                                                                                                                     ;
; mgmt_pll.qsys                                                                                                                ;
; mgmt_pll.sopcinfo                                                                                                            ;
; mgmt_pll/altera_iopll_170/sim/mgmt_pll_altera_iopll_170_y7qnkdy.vo                                                           ;
; mgmt_pll/altera_iopll_170/synth/mgmt_pll_altera_iopll_170_y7qnkdy.v                                                          ;
; mgmt_pll/altera_iopll_170/synth/mgmt_pll_pkg.vhd                                                                             ;
; mgmt_pll/mgmt_pll.bsf                                                                                                        ;
; mgmt_pll/mgmt_pll.cmp                                                                                                        ;
; mgmt_pll/mgmt_pll.csv                                                                                                        ;
; mgmt_pll/mgmt_pll.debuginfo                                                                                                  ;
; mgmt_pll/mgmt_pll.html                                                                                                       ;
; mgmt_pll/mgmt_pll.ppf                                                                                                        ;
; mgmt_pll/mgmt_pll.qip                                                                                                        ;
; mgmt_pll/mgmt_pll.sip                                                                                                        ;
; mgmt_pll/mgmt_pll.spd                                                                                                        ;
; mgmt_pll/mgmt_pll.xml                                                                                                        ;
; mgmt_pll/mgmt_pll_bb.v                                                                                                       ;
; mgmt_pll/mgmt_pll_generation.rpt                                                                                             ;
; mgmt_pll/mgmt_pll_generation_previous.rpt                                                                                    ;
; mgmt_pll/mgmt_pll_inst.v                                                                                                     ;
; mgmt_pll/mgmt_pll_inst.vhd                                                                                                   ;
; mgmt_pll/sim/aldec/rivierapro_setup.tcl                                                                                      ;
; mgmt_pll/sim/cadence/cds.lib                                                                                                 ;
; mgmt_pll/sim/cadence/cds_libs/mgmt_pll_altera_iopll_170.cds.lib                                                              ;
; mgmt_pll/sim/cadence/hdl.var                                                                                                 ;
; mgmt_pll/sim/cadence/ncsim_setup.sh                                                                                          ;
; mgmt_pll/sim/mentor/msim_setup.tcl                                                                                           ;
; mgmt_pll/sim/mgmt_pll.vhd                                                                                                    ;
; mgmt_pll/sim/synopsys/vcsmx/synopsys_sim.setup                                                                               ;
; mgmt_pll/sim/synopsys/vcsmx/vcsmx_setup.sh                                                                                   ;
; mgmt_pll/synth/mgmt_pll.qicache                                                                                              ;
; mgmt_pll/synth/mgmt_pll.vhd                                                                                                  ;
; nios_dbf.sopcinfo                                                                                                            ;
; pll_10g.qsys                                                                                                                 ;
; pll_10g.sopcinfo                                                                                                             ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/a10_avmm_h.sv                                                                        ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/a10_xcvr_atx_pll.sv                                                                  ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/aldec_files.txt                                                                      ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/alt_xcvr_arbiter.sv                                                                  ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/alt_xcvr_atx_pll_rcfg_arb.sv                                                         ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/alt_xcvr_atx_pll_rcfg_opt_logic_jldrabi.sv                                           ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/alt_xcvr_pll_avmm_csr.sv                                                             ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/alt_xcvr_pll_embedded_debug.sv                                                       ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/alt_xcvr_resync.sv                                                                   ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/altera_xcvr_native_a10_functions_h.sv                                                ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/cadence_files.txt                                                                    ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/mentor/a10_xcvr_atx_pll.sv                                                           ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/mentor/alt_xcvr_arbiter.sv                                                           ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv                                                  ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/mentor/alt_xcvr_pll_avmm_csr.sv                                                      ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/mentor/alt_xcvr_pll_embedded_debug.sv                                                ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/mentor/alt_xcvr_resync.sv                                                            ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/mentor/twentynm_xcvr_avmm.sv                                                         ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/mentor_files.txt                                                                     ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/plain_files.txt                                                                      ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/pll_10g_altera_xcvr_atx_pll_a10_170_jldrabi.sv                                       ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/synopsys_files.txt                                                                   ;
; pll_10g/altera_xcvr_atx_pll_a10_170/sim/twentynm_xcvr_avmm.sv                                                                ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/a10_avmm_h.sv                                                                      ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/a10_xcvr_atx_pll.sv                                                                ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/alt_xcvr_arbiter.sv                                                                ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/alt_xcvr_atx_pll_rcfg_arb.sv                                                       ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/alt_xcvr_atx_pll_rcfg_opt_logic_jldrabi.sv                                         ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/alt_xcvr_pll_avmm_csr.sv                                                           ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/alt_xcvr_pll_embedded_debug.sv                                                     ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/alt_xcvr_resync.sv                                                                 ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/altera_xcvr_native_a10_functions_h.sv                                              ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/plain_files.txt                                                                    ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/pll_10g_altera_xcvr_atx_pll_a10_170_jldrabi.sv                                     ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/pll_10g_pkg.vhd                                                                    ;
; pll_10g/altera_xcvr_atx_pll_a10_170/synth/twentynm_xcvr_avmm.sv                                                              ;
; pll_10g/pll_10g.bsf                                                                                                          ;
; pll_10g/pll_10g.cmp                                                                                                          ;
; pll_10g/pll_10g.csv                                                                                                          ;
; pll_10g/pll_10g.debuginfo                                                                                                    ;
; pll_10g/pll_10g.html                                                                                                         ;
; pll_10g/pll_10g.qip                                                                                                          ;
; pll_10g/pll_10g.sip                                                                                                          ;
; pll_10g/pll_10g.spd                                                                                                          ;
; pll_10g/pll_10g.xml                                                                                                          ;
; pll_10g/pll_10g_bb.v                                                                                                         ;
; pll_10g/pll_10g_generation.rpt                                                                                               ;
; pll_10g/pll_10g_generation_previous.rpt                                                                                      ;
; pll_10g/pll_10g_inst.v                                                                                                       ;
; pll_10g/pll_10g_inst.vhd                                                                                                     ;
; pll_10g/sim/aldec/rivierapro_setup.tcl                                                                                       ;
; pll_10g/sim/cadence/cds.lib                                                                                                  ;
; pll_10g/sim/cadence/cds_libs/altera_common_sv_packages.cds.lib                                                               ;
; pll_10g/sim/cadence/cds_libs/pll_10g_altera_xcvr_atx_pll_a10_170.cds.lib                                                     ;
; pll_10g/sim/cadence/hdl.var                                                                                                  ;
; pll_10g/sim/cadence/ncsim_setup.sh                                                                                           ;
; pll_10g/sim/mentor/msim_setup.tcl                                                                                            ;
; pll_10g/sim/pll_10g.vhd                                                                                                      ;
; pll_10g/sim/synopsys/vcsmx/synopsys_sim.setup                                                                                ;
; pll_10g/sim/synopsys/vcsmx/vcsmx_setup.sh                                                                                    ;
; pll_10g/synth/pll_10g.qicache                                                                                                ;
; pll_10g/synth/pll_10g.vhd                                                                                                    ;
; pll_clks.qsys                                                                                                                ;
; pll_clks.sopcinfo                                                                                                            ;
; pll_clks/altera_iopll_170/sim/pll_clks_altera_iopll_170_zmdydgy.vo                                                           ;
; pll_clks/altera_iopll_170/synth/pll_clks_altera_iopll_170_zmdydgy.v                                                          ;
; pll_clks/altera_iopll_170/synth/pll_clks_pkg.vhd                                                                             ;
; pll_clks/pll_clks.bsf                                                                                                        ;
; pll_clks/pll_clks.cmp                                                                                                        ;
; pll_clks/pll_clks.csv                                                                                                        ;
; pll_clks/pll_clks.debuginfo                                                                                                  ;
; pll_clks/pll_clks.html                                                                                                       ;
; pll_clks/pll_clks.ppf                                                                                                        ;
; pll_clks/pll_clks.qip                                                                                                        ;
; pll_clks/pll_clks.sip                                                                                                        ;
; pll_clks/pll_clks.spd                                                                                                        ;
; pll_clks/pll_clks.xml                                                                                                        ;
; pll_clks/pll_clks__report.html                                                                                               ;
; pll_clks/pll_clks__report.xml                                                                                                ;
; pll_clks/pll_clks__talkback.xml                                                                                              ;
; pll_clks/pll_clks_bb.v                                                                                                       ;
; pll_clks/pll_clks_generation.rpt                                                                                             ;
; pll_clks/pll_clks_generation_previous.rpt                                                                                    ;
; pll_clks/pll_clks_inst.v                                                                                                     ;
; pll_clks/pll_clks_inst.vhd                                                                                                   ;
; pll_clks/sim/aldec/rivierapro_setup.tcl                                                                                      ;
; pll_clks/sim/cadence/cds.lib                                                                                                 ;
; pll_clks/sim/cadence/cds_libs/pll_clks_altera_iopll_170.cds.lib                                                              ;
; pll_clks/sim/cadence/hdl.var                                                                                                 ;
; pll_clks/sim/cadence/ncsim_setup.sh                                                                                          ;
; pll_clks/sim/mentor/msim_setup.tcl                                                                                           ;
; pll_clks/sim/pll_clks.vhd                                                                                                    ;
; pll_clks/sim/synopsys/vcsmx/synopsys_sim.setup                                                                               ;
; pll_clks/sim/synopsys/vcsmx/vcsmx_setup.sh                                                                                   ;
; pll_clks/synth/pll_clks.qicache                                                                                              ;
; pll_clks/synth/pll_clks.vhd                                                                                                  ;
; pll_xgmii.qsys                                                                                                               ;
; pll_xgmii.sopcinfo                                                                                                           ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/a10_avmm_h.sv                                                                         ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/aldec_files.txt                                                                       ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/alt_xcvr_native_avmm_nf.sv                                                            ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/alt_xcvr_pll_avmm_csr.sv                                                              ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/alt_xcvr_pll_embedded_debug.sv                                                        ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/alt_xcvr_resync.sv                                                                    ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/altera_xcvr_fpll_a10.sv                                                               ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/cadence_files.txt                                                                     ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/docs/altera_xcvr_fpll_a10_parameters.csv                                              ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/mentor/alt_xcvr_pll_avmm_csr.sv                                                       ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/mentor/alt_xcvr_pll_embedded_debug.sv                                                 ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/mentor/alt_xcvr_resync.sv                                                             ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/mentor/altera_xcvr_fpll_a10.sv                                                        ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/mentor/twentynm_xcvr_avmm.sv                                                          ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/mentor_files.txt                                                                      ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/plain_files.txt                                                                       ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/synopsys_files.txt                                                                    ;
; pll_xgmii/altera_xcvr_fpll_a10_170/sim/twentynm_xcvr_avmm.sv                                                                 ;
; pll_xgmii/altera_xcvr_fpll_a10_170/synth/a10_avmm_h.sv                                                                       ;
; pll_xgmii/altera_xcvr_fpll_a10_170/synth/alt_xcvr_native_avmm_nf.sv                                                          ;
; pll_xgmii/altera_xcvr_fpll_a10_170/synth/alt_xcvr_pll_avmm_csr.sv                                                            ;
; pll_xgmii/altera_xcvr_fpll_a10_170/synth/alt_xcvr_pll_embedded_debug.sv                                                      ;
; pll_xgmii/altera_xcvr_fpll_a10_170/synth/alt_xcvr_resync.sv                                                                  ;
; pll_xgmii/altera_xcvr_fpll_a10_170/synth/altera_xcvr_fpll_a10.sv                                                             ;
; pll_xgmii/altera_xcvr_fpll_a10_170/synth/docs/altera_xcvr_fpll_a10_parameters.csv                                            ;
; pll_xgmii/altera_xcvr_fpll_a10_170/synth/plain_files.txt                                                                     ;
; pll_xgmii/altera_xcvr_fpll_a10_170/synth/pll_xgmii_pkg.vhd                                                                   ;
; pll_xgmii/altera_xcvr_fpll_a10_170/synth/twentynm_xcvr_avmm.sv                                                               ;
; pll_xgmii/pll_xgmii.bsf                                                                                                      ;
; pll_xgmii/pll_xgmii.cmp                                                                                                      ;
; pll_xgmii/pll_xgmii.csv                                                                                                      ;
; pll_xgmii/pll_xgmii.debuginfo                                                                                                ;
; pll_xgmii/pll_xgmii.html                                                                                                     ;
; pll_xgmii/pll_xgmii.qip                                                                                                      ;
; pll_xgmii/pll_xgmii.sip                                                                                                      ;
; pll_xgmii/pll_xgmii.spd                                                                                                      ;
; pll_xgmii/pll_xgmii.xml                                                                                                      ;
; pll_xgmii/pll_xgmii_generation.rpt                                                                                           ;
; pll_xgmii/pll_xgmii_generation_previous.rpt                                                                                  ;
; pll_xgmii/sim/aldec/rivierapro_setup.tcl                                                                                     ;
; pll_xgmii/sim/cadence/cds.lib                                                                                                ;
; pll_xgmii/sim/cadence/cds_libs/pll_xgmii_altera_xcvr_fpll_a10_170.cds.lib                                                    ;
; pll_xgmii/sim/cadence/hdl.var                                                                                                ;
; pll_xgmii/sim/cadence/ncsim_setup.sh                                                                                         ;
; pll_xgmii/sim/mentor/msim_setup.tcl                                                                                          ;
; pll_xgmii/sim/pll_xgmii.vhd                                                                                                  ;
; pll_xgmii/sim/synopsys/vcsmx/synopsys_sim.setup                                                                              ;
; pll_xgmii/sim/synopsys/vcsmx/vcsmx_setup.sh                                                                                  ;
; pll_xgmii/synth/pll_xgmii.qicache                                                                                            ;
; pll_xgmii/synth/pll_xgmii.vhd                                                                                                ;
; reset_ctrl.sopcinfo                                                                                                          ;
; sdi_fifo.qsys                                                                                                                ;
; sdi_fifo.sopcinfo                                                                                                            ;
; sdi_fifo/fifo_170/synth/sdi_fifo_fifo_170_gxs7coi.v                                                                          ;
; sdi_fifo/fifo_170/synth/sdi_fifo_pkg.vhd                                                                                     ;
; sdi_fifo/sdi_fifo.bsf                                                                                                        ;
; sdi_fifo/sdi_fifo.cmp                                                                                                        ;
; sdi_fifo/sdi_fifo.debuginfo                                                                                                  ;
; sdi_fifo/sdi_fifo.html                                                                                                       ;
; sdi_fifo/sdi_fifo.ppf                                                                                                        ;
; sdi_fifo/sdi_fifo.qip                                                                                                        ;
; sdi_fifo/sdi_fifo.xml                                                                                                        ;
; sdi_fifo/sdi_fifo_bb.v                                                                                                       ;
; sdi_fifo/sdi_fifo_generation.rpt                                                                                             ;
; sdi_fifo/sdi_fifo_inst.v                                                                                                     ;
; sdi_fifo/sdi_fifo_inst.vhd                                                                                                   ;
; sdi_fifo/synth/sdi_fifo.qicache                                                                                              ;
; sdi_fifo/synth/sdi_fifo.vhd                                                                                                  ;
; sdi_module_aqc.vhd                                                                                                           ;
; sdo_fifo.qsys                                                                                                                ;
; sdo_fifo.sopcinfo                                                                                                            ;
; sdo_fifo/fifo_170/synth/sdo_fifo_fifo_170_7iavbla.v                                                                          ;
; sdo_fifo/fifo_170/synth/sdo_fifo_pkg.vhd                                                                                     ;
; sdo_fifo/sdo_fifo.bsf                                                                                                        ;
; sdo_fifo/sdo_fifo.cmp                                                                                                        ;
; sdo_fifo/sdo_fifo.debuginfo                                                                                                  ;
; sdo_fifo/sdo_fifo.html                                                                                                       ;
; sdo_fifo/sdo_fifo.ppf                                                                                                        ;
; sdo_fifo/sdo_fifo.qip                                                                                                        ;
; sdo_fifo/sdo_fifo.xml                                                                                                        ;
; sdo_fifo/sdo_fifo_bb.v                                                                                                       ;
; sdo_fifo/sdo_fifo_generation.rpt                                                                                             ;
; sdo_fifo/sdo_fifo_generation_previous.rpt                                                                                    ;
; sdo_fifo/sdo_fifo_inst.v                                                                                                     ;
; sdo_fifo/sdo_fifo_inst.vhd                                                                                                   ;
; sdo_fifo/synth/sdo_fifo.qicache                                                                                              ;
; sdo_fifo/synth/sdo_fifo.vhd                                                                                                  ;
; sdo_module_aqc.vhd                                                                                                           ;
; sub_tse_w_dma.sopcinfo                                                                                                       ;
; synchronizer.vhd                                                                                                             ;
; timer_aqc.vhd                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


