// Seed: 3192277802
module module_0 (
    output wand id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply1 id_4
    , id_8,
    input supply1 id_5,
    output wand id_6
);
  wire id_9 = 1;
endmodule
module module_1 (
    input  logic id_0
    , id_5,
    input  tri1  id_1,
    input  uwire id_2,
    output tri1  id_3
);
  module_0(
      id_3, id_3, id_2, id_3, id_2, id_1, id_3
  );
  logic id_6;
  initial @(negedge 1 or posedge 1 or posedge id_6 or negedge id_0.id_5.sum) id_5 <= 1;
  supply0 id_7 = 1, id_8, id_9, id_10;
  assign id_8 = id_10;
endmodule
