
---------- Begin Simulation Statistics ----------
final_tick                               5455503338000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43406                       # Simulator instruction rate (inst/s)
host_mem_usage                                4544128                       # Number of bytes of host memory used
host_op_rate                                    77896                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47228.21                       # Real time elapsed on the host
host_tick_rate                               82607292                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3678885925                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.901394                       # Number of seconds simulated
sim_ticks                                3901394306500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     62302470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     124604660                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           58                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     84200128                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted   1043502422                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    280293074                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    569728260                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    289435186                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups    1124723860                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      47514244                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     39457759                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      2116884950                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1360633875                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     84200135                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        255668228                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     79079438                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   3627449612                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1749224775                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   7209588225                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.242625                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.086991                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   6676957885     92.61%     92.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    191294107      2.65%     95.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     52669410      0.73%     96.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    112529328      1.56%     97.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32344567      0.45%     98.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     39324057      0.55%     98.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     21356224      0.30%     98.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4033209      0.06%     98.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     79079438      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   7209588225                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1517455                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1743711707                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           368401121                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      3172259      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1306730757     74.70%     74.88% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        52880      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    368401121     21.06%     95.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     70867758      4.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1749224775                       # Class of committed instruction
system.switch_cpus_1.commit.refs            439268879                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1749224775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.802789                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.802789                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   6451456724                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   6520291674                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      369647200                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       710995136                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     84519418                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    186170122                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         789059206                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            92137244                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         162119221                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses             1303445                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches        1124723860                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       476049239                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          7187062345                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     14060228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           4555407521                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          163                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     169038836                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.144144                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    531206680                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    327807318                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.583818                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   7802788613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.029490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.517288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     6542185080     83.84%     83.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       52752914      0.68%     84.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       84198891      1.08%     85.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       64958988      0.83%     86.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       86906744      1.11%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5      111089048      1.42%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       32137460      0.41%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7      107509091      1.38%     90.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      721050397      9.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   7802788613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts    116110809                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      493098324                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.562113                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs         1220929722                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        162119221                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    3703110687                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts   1026981576                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      7542889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    281084545                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   5370563856                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts   1058810501                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    173272210                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   4386045898                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     32337226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    519472330                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     84519418                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    574003122                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     41090853                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     17704918                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       211684                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       382694                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    658580437                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    210216783                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       382694                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    103932224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     12178585                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      4278966051                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3947134646                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.670040                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2867078136                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.505862                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3985297983                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     5599617263                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    3267461776                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.128159                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.128159                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     36888073      0.81%      0.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   3253712596     71.36%     72.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        91680      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead   1091884946     23.95%     96.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    176740814      3.88%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   4559318109                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         110404227                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.024215                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      49933741     45.23%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     45.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     57297934     51.90%     97.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3172552      2.87%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   4632834263                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads  17105784089                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3947134646                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   8992236490                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       5370563856                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      4559318109                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined   3621338988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     73955032                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   4959668246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   7802788613                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.584319                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.506753                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   6376307198     81.72%     81.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    402077048      5.15%     86.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    248545944      3.19%     90.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    207928193      2.66%     92.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    185450447      2.38%     95.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    146723859      1.88%     96.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    132034178      1.69%     98.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     61035525      0.78%     99.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     42686221      0.55%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   7802788613                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.584319                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         476049294                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  59                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads    101703149                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores    101604610                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads   1026981576                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    281084545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2444774649                       # number of misc regfile reads
system.switch_cpus_1.numCycles             7802788613                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    5485644988                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2122994459                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    409494398                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      461507794                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    639580628                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     58205168                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  15602572036                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   6057873629                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   7108433913                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       766764542                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     47840141                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     84519418                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles   1004351859                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     4985439333                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   8460558755                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       972815128                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads        12507183174                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes       11352103357                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests           99                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    124844497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       251089                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    229004454                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         251089                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests    104839526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      2124757                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests    194887146                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        2124757                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           61161314                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     15670048                       # Transaction distribution
system.membus.trans_dist::CleanEvict         46630764                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1559                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1140975                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1140975                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      61161314                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port    186906949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total    186906949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              186906949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   4990229568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   4990229568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4990229568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          62303848                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                62303848    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            62303848                       # Request fanout histogram
system.membus.reqLayer2.occupancy        203435935000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy       340737541750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 5455503338000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 5455503338000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          99874735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     41276999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        81314278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        20684540                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       20684540                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4285222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4285222                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      99874735                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    353848939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             353848951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   8264285120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8264285632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18431324                       # Total snoops (count)
system.tol2bus.snoopTraffic                1043679808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        143275821                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001753                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041834                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              143024633     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 251188      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          143275821                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139471733000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      166582199500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     14112237                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14112238                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     14112237                       # number of overall hits
system.l2.overall_hits::total                14112238                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     90047716                       # number of demand (read+write) misses
system.l2.demand_misses::total               90047719                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     90047716                       # number of overall misses
system.l2.overall_misses::total              90047719                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       286000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 7917704758500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7917705044500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       286000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 7917704758500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7917705044500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data    104159953                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            104159957                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data    104159953                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           104159957                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.864514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.864514                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.864514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.864514                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 95333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87927.879909                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87927.880155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 95333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87927.879909                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87927.880155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            16306597                       # number of writebacks
system.l2.writebacks::total                  16306597                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     90047716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          90047719                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     90047716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         90047719                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       256000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 7017227598500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 7017227854500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       256000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 7017227598500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7017227854500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.750000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.864514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.864514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.750000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.864514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.864514                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77927.879909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77927.880155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77927.879909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77927.880155                       # average overall mshr miss latency
system.l2.replacements                       16306601                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24969502                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24969502                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24969502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24969502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            4                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                4                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            4                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     73743123                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      73743123                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      5894837                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              5894837                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data     14789703                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           14789703                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data     20684540                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         20684540                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.715012                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.715012                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data     14789703                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      14789703                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data 244151549000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 244151549000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.715012                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.715012                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16508.211761                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16508.211761                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data      2768048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2768048                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1517174                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1517174                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 123083304500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  123083304500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4285222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4285222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.354048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.354048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81126.689819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81126.689819                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1517174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1517174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 107911564500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 107911564500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.354048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.354048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71126.689819                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71126.689819                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data     11344189                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11344190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     88530542                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         88530545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       286000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 7794621454000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 7794621740000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     99874731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       99874735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.750000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.886416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.886416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88044.433908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88044.434155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     88530542                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     88530545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       256000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 6909316034000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 6909316290000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.886416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.886416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78044.433908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78044.434155                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4055.797753                       # Cycle average of tags in use
system.l2.tags.total_refs                    50429318                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24973520                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.019312                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4055.797753                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.990185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990185                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984863                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1857004346                       # Number of tag accesses
system.l2.tags.data_accesses               1857004346                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data     27745430                       # number of demand (read+write) hits
system.l3.demand_hits::total                 27745430                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data     27745430                       # number of overall hits
system.l3.overall_hits::total                27745430                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     62302286                       # number of demand (read+write) misses
system.l3.demand_misses::total               62302289                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     62302286                       # number of overall misses
system.l3.overall_misses::total              62302289                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       238000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 6127544782000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     6127545020000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       238000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 6127544782000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    6127545020000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     90047716                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             90047719                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     90047716                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            90047719                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.691881                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.691881                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.691881                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.691881                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 79333.333333                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 98351.845099                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 98351.844183                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 79333.333333                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 98351.845099                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 98351.844183                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks            15670048                       # number of writebacks
system.l3.writebacks::total                  15670048                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     62302286                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          62302289                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     62302286                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         62302289                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       208000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 5504521921501                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 5504522129501                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       208000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 5504521921501                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 5504522129501                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.691881                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.691881                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.691881                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.691881                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 69333.333333                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 88351.845091                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 88351.844175                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 69333.333333                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 88351.845091                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 88351.844175                       # average overall mshr miss latency
system.l3.replacements                       64222791                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks     16306597                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         16306597                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks     16306597                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     16306597                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       201878                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        201878                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data     14788144                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             14788144                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data         1559                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total               1559                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data     14789703                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         14789703                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000105                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000105                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data         1559                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total          1559                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     29481500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total     29481500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000105                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000105                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18910.519564                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18910.519564                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       376199                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                376199                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1140975                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1140975                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  94096352000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   94096352000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1517174                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1517174                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.752040                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.752040                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82470.125989                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82470.125989                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1140975                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1140975                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  82686602000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  82686602000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.752040                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.752040                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72470.125989                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72470.125989                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data     27369231                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total           27369231                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     61161311                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         61161314                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       238000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 6033448430000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 6033448668000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     88530542                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       88530545                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.690850                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.690850                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 79333.333333                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 98648.121359                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 98648.120412                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     61161311                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     61161314                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       208000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 5421835319501                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 5421835527501                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.690850                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.690850                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 69333.333333                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 88648.121351                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 88648.120403                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                   194777452                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  64255559                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.031293                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     945.196168                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    10.264164                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.001375                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 31812.538294                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.028845                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000313                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.970842                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1270                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        14714                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        16637                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                3182417127                       # Number of tag accesses
system.l3.tags.data_accesses               3182417127                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          88530545                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     31976645                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict       122295870                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        14789703                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       14789703                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1517174                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1517174                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      88530545                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side    299724568                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   6806676224                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        64222791                       # Total snoops (count)
system.tol3bus.snoopTraffic                1002883072                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples        169060213                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.012568                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.111401                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0              166935456     98.74%     98.74% # Request fanout histogram
system.tol3bus.snoop_fanout::1                2124757      1.26%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total          169060213                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy       113750170000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy      142466430000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   3987346304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3987346496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1002883072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1002883072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     62302286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            62302289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     15670048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15670048                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst           49                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1022031097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1022031146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst           49                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               49                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      257057604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            257057604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      257057604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst           49                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1022031097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1279088750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  15670048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  62291000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000455104250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       971811                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       971811                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           129783723                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           14728076                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    62302289                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   15670048                       # Number of write requests accepted
system.mem_ctrls.readBursts                  62302289                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 15670048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3884424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3866546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3904418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3930225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3939044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3917379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3901552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3887564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3885972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3933838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3925038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3905876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3852106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3854189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3869237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3833595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            992866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            976709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            991877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1009079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            969717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            966675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            971286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            966950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            968789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            979810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           979679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           977346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           988341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           971409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           990024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           969468                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1753114091500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               311455015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2921070397750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28143.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46893.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20152325                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1080576                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 6.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              62302289                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             15670048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                28166087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                22530543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9936754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1657619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  43805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  54520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 727394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 936775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 973262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 982378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 989095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 988063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 986618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 987450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 990641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 991677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 994877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1004565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1034440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1014230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 994227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 973585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     56728124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.954707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.564102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    86.699270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     45676082     80.52%     80.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9749371     17.19%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       645443      1.14%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       130297      0.23%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        92354      0.16%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        72878      0.13%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61515      0.11%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52417      0.09%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       247767      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     56728124                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       971811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.097780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.619526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         781889     80.46%     80.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       104719     10.78%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        37238      3.83%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        21782      2.24%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        12299      1.27%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         6660      0.69%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         3548      0.37%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1800      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          915      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          508      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          241      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          114      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           49      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           23      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        971811                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       971811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.124560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.116923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.518744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           912512     93.90%     93.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11075      1.14%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            36863      3.79%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9478      0.98%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1639      0.17%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              214      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               22      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        971811                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3986624192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  722304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1002881600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3987346496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1002883072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1021.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       257.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1022.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    257.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3901414866500                       # Total gap between requests
system.mem_ctrls.avgGap                      50035.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   3986624000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1002881600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 49.213174807815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1021845957.317875146866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 257057226.522612214088                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     62302286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     15670048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 2921070314000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 96104749315250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     46885.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6133022.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         202473592440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         107617262775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        221767336140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        40845800520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     307972747680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1660963760700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      99429088800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2641069589055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.955309                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 242960483250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 130276120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3528157703250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         202565234340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         107665967805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        222990425280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        40951729980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     307972747680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1664321749830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      96601308480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2643069163395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        677.467837                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 235608874250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 130276120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3535509312250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    476049234                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1836709429                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625093                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035102                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    476049234                       # number of overall hits
system.cpu.icache.overall_hits::total      1836709429                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1086                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1091                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1086                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::total          1091                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       343000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       343000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       343000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       343000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    476049239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1836710520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    476049239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1836710520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        68600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   314.390467                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        68600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   314.390467                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          581                       # number of writebacks
system.cpu.icache.writebacks::total               581                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       302500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       302500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       302500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       302500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        75625                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        75625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        75625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        75625                       # average overall mshr miss latency
system.cpu.icache.replacements                    581                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    476049234                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1836709429                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1086                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1091                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       343000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       343000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    476049239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1836710520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        68600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   314.390467                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       302500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       302500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        75625                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        75625                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.802895                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1836710519                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1090                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1685055.522018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.133154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.669741                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.003261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7346843170                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7346843170                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317878711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594344                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    501949061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        835422116                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317878711                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594344                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    501949061                       # number of overall hits
system.cpu.dcache.overall_hits::total       835422116                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65290463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6137823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    295637139                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      367065425                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65290463                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6137823                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    295637139                       # number of overall misses
system.cpu.dcache.overall_misses::total     367065425                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 406218245500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 20831730389200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 21237948634700                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 406218245500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 20831730389200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 21237948634700                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732167                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    797586200                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1202487541                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    797586200                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1202487541                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170396                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282430                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.370665                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.305255                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170396                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282430                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.370665                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.305255                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66182.789158                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70463.847877                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57858.755383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66182.789158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70463.847877                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57858.755383                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1676507107                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      8425784                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          44297509                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           73133                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.846532                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   115.211792                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     38656519                       # number of writebacks
system.cpu.dcache.writebacks::total          38656519                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    170800845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    170800845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    170800845                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    170800845                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6137823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data    124836294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    130974117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6137823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data    124836294                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    130974117                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 400080422500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 8687983077201                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 9088063499701                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 400080422500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 8687983077201                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9088063499701                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.156518                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.108919                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.156518                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.108919                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65182.789158                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69595.009583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69388.240271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65182.789158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69595.009583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69388.240271                       # average overall mshr miss latency
system.cpu.dcache.replacements              164100642                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231980023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404047                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    456051066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       701435136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4898100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data    270667377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     328408562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 375259274000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 20191285661500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 20566544935500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    726718443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1029843698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.372452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.318892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76613.232478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 74598.150266                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62624.874365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data    170782065                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    170782065                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4898100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     99885312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    104783412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 370361174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 8072644412500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 8443005586500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.137447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.101747                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75613.232478                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 80819.133973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80575.784137                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85898688                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2190297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     45897995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      133986980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12447378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1239723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     24969762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     38656863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  30958971500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 640444727700                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 671403699200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     70867757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    172643843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.352343                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.223911                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24972.491032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25648.811859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17368.292383                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        18780                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18780                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1239723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data     24950982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     26190705                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29719248500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 615338664701                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 645057913201                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.352078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.151704                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23972.491032                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24661.901672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24629.268788                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.998643                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1041800309                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         164101154                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.348525                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   100.445220                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    45.407779                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   366.145643                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.196182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.088687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.715128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4974051318                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4974051318                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5455503338000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247824000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 4385255514000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
