\hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source}{}\doxysection{RCCEx UART8 Clock Source}
\label{group___r_c_c_ex___u_a_r_t8___clock___source}\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_gad515e2b34b0e80f3e7b158e900da57d1}{RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+D2\+PCLK1}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga305a64a4b87606c75227e9d90ea31df2}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+D2\+PCLK1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_ga09d1753cfa6c1d452d5f0b78122d2eeb}{RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+PLL2}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gad3d143447de46a306282b7f1c2b5c680}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_gaec8e0f9c0e9be444ca220a34ed126a84}{RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+PLL3}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga3ec34de2376f899e2cf8e686641db386}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL3}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_ga76309a914b9bde64d471c5bc0c227d46}{RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga6de28a2265e45e2b754ea7ca398fc087}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_ga04dcc1b2317a90dfc908c0f2274c26a4}{RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+CSI}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga4dd0846b76200dbd72e1d734caa861aa}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+CSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_gaea73a8609e9c51acce01c6980623bfde}{RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gacae24e07e782d267e97c2944bc118ece}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+LSE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source_ga04dcc1b2317a90dfc908c0f2274c26a4}\label{group___r_c_c_ex___u_a_r_t8___clock___source_ga04dcc1b2317a90dfc908c0f2274c26a4}} 
\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}!RCC\_UART8CLKSOURCE\_CSI@{RCC\_UART8CLKSOURCE\_CSI}}
\index{RCC\_UART8CLKSOURCE\_CSI@{RCC\_UART8CLKSOURCE\_CSI}!RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART8CLKSOURCE\_CSI}{RCC\_UART8CLKSOURCE\_CSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+CSI~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga4dd0846b76200dbd72e1d734caa861aa}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+CSI}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00746}{746}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source_gad515e2b34b0e80f3e7b158e900da57d1}\label{group___r_c_c_ex___u_a_r_t8___clock___source_gad515e2b34b0e80f3e7b158e900da57d1}} 
\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}!RCC\_UART8CLKSOURCE\_D2PCLK1@{RCC\_UART8CLKSOURCE\_D2PCLK1}}
\index{RCC\_UART8CLKSOURCE\_D2PCLK1@{RCC\_UART8CLKSOURCE\_D2PCLK1}!RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART8CLKSOURCE\_D2PCLK1}{RCC\_UART8CLKSOURCE\_D2PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+D2\+PCLK1~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga305a64a4b87606c75227e9d90ea31df2}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+D2\+PCLK1}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00742}{742}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source_ga76309a914b9bde64d471c5bc0c227d46}\label{group___r_c_c_ex___u_a_r_t8___clock___source_ga76309a914b9bde64d471c5bc0c227d46}} 
\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}!RCC\_UART8CLKSOURCE\_HSI@{RCC\_UART8CLKSOURCE\_HSI}}
\index{RCC\_UART8CLKSOURCE\_HSI@{RCC\_UART8CLKSOURCE\_HSI}!RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART8CLKSOURCE\_HSI}{RCC\_UART8CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga6de28a2265e45e2b754ea7ca398fc087}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+HSI}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00745}{745}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source_gaea73a8609e9c51acce01c6980623bfde}\label{group___r_c_c_ex___u_a_r_t8___clock___source_gaea73a8609e9c51acce01c6980623bfde}} 
\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}!RCC\_UART8CLKSOURCE\_LSE@{RCC\_UART8CLKSOURCE\_LSE}}
\index{RCC\_UART8CLKSOURCE\_LSE@{RCC\_UART8CLKSOURCE\_LSE}!RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART8CLKSOURCE\_LSE}{RCC\_UART8CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gacae24e07e782d267e97c2944bc118ece}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+LSE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00747}{747}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source_ga09d1753cfa6c1d452d5f0b78122d2eeb}\label{group___r_c_c_ex___u_a_r_t8___clock___source_ga09d1753cfa6c1d452d5f0b78122d2eeb}} 
\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}!RCC\_UART8CLKSOURCE\_PLL2@{RCC\_UART8CLKSOURCE\_PLL2}}
\index{RCC\_UART8CLKSOURCE\_PLL2@{RCC\_UART8CLKSOURCE\_PLL2}!RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART8CLKSOURCE\_PLL2}{RCC\_UART8CLKSOURCE\_PLL2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+PLL2~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gad3d143447de46a306282b7f1c2b5c680}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL2}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00743}{743}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source_gaec8e0f9c0e9be444ca220a34ed126a84}\label{group___r_c_c_ex___u_a_r_t8___clock___source_gaec8e0f9c0e9be444ca220a34ed126a84}} 
\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}!RCC\_UART8CLKSOURCE\_PLL3@{RCC\_UART8CLKSOURCE\_PLL3}}
\index{RCC\_UART8CLKSOURCE\_PLL3@{RCC\_UART8CLKSOURCE\_PLL3}!RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART8CLKSOURCE\_PLL3}{RCC\_UART8CLKSOURCE\_PLL3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+PLL3~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga3ec34de2376f899e2cf8e686641db386}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL3}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00744}{744}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

