#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 15 17:43:53 2020
# Process ID: 14815
# Current directory: /home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.runs/synth_1
# Command line: vivado -log and_gate.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source and_gate.tcl
# Log file: /home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.runs/synth_1/and_gate.vds
# Journal file: /home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source and_gate.tcl -notrace
Command: synth_design -top and_gate -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15170
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2039.535 ; gain = 0.000 ; free physical = 684 ; free virtual = 2930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'and_gate' [/home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.srcs/sources_1/new/and_gate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'and_gate' (1#1) [/home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.srcs/sources_1/new/and_gate.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2039.535 ; gain = 0.000 ; free physical = 687 ; free virtual = 2934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2039.535 ; gain = 0.000 ; free physical = 684 ; free virtual = 2930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2039.535 ; gain = 0.000 ; free physical = 684 ; free virtual = 2930
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.535 ; gain = 0.000 ; free physical = 677 ; free virtual = 2923
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.srcs/constrs_1/new/and_gate.xdc]
Finished Parsing XDC File [/home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.srcs/constrs_1/new/and_gate.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.srcs/constrs_1/new/and_gate.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/and_gate_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/and_gate_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.312 ; gain = 0.000 ; free physical = 567 ; free virtual = 2839
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.312 ; gain = 0.000 ; free physical = 567 ; free virtual = 2839
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2086.312 ; gain = 46.777 ; free physical = 645 ; free virtual = 2906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2086.312 ; gain = 46.777 ; free physical = 645 ; free virtual = 2906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2086.312 ; gain = 46.777 ; free physical = 648 ; free virtual = 2909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2086.312 ; gain = 46.777 ; free physical = 648 ; free virtual = 2909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2086.312 ; gain = 46.777 ; free physical = 624 ; free virtual = 2897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:14 . Memory (MB): peak = 2119.312 ; gain = 79.777 ; free physical = 477 ; free virtual = 2776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:14 . Memory (MB): peak = 2119.312 ; gain = 79.777 ; free physical = 477 ; free virtual = 2776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:14 . Memory (MB): peak = 2138.344 ; gain = 98.809 ; free physical = 475 ; free virtual = 2775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 2144.281 ; gain = 104.746 ; free physical = 476 ; free virtual = 2776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 2144.281 ; gain = 104.746 ; free physical = 476 ; free virtual = 2776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 2144.281 ; gain = 104.746 ; free physical = 476 ; free virtual = 2776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 2144.281 ; gain = 104.746 ; free physical = 476 ; free virtual = 2776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 2144.281 ; gain = 104.746 ; free physical = 476 ; free virtual = 2776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 2144.281 ; gain = 104.746 ; free physical = 477 ; free virtual = 2776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     2|
|3     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 2144.281 ; gain = 104.746 ; free physical = 477 ; free virtual = 2776
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:15 . Memory (MB): peak = 2144.281 ; gain = 57.969 ; free physical = 532 ; free virtual = 2831
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 2144.289 ; gain = 104.746 ; free physical = 532 ; free virtual = 2831
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.289 ; gain = 0.000 ; free physical = 523 ; free virtual = 2826
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.219 ; gain = 0.000 ; free physical = 542 ; free virtual = 2848
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 2150.219 ; gain = 110.797 ; free physical = 675 ; free virtual = 2981
INFO: [Common 17-1381] The checkpoint '/home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.runs/synth_1/and_gate.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file and_gate_utilization_synth.rpt -pb and_gate_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:46:17 2020...
