<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p62" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_62{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_62{left:475px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t3_62{left:152px;bottom:1065px;letter-spacing:0.03px;word-spacing:2.79px;}
#t4_62{left:152px;bottom:1046px;letter-spacing:0.05px;word-spacing:2.9px;}
#t5_62{left:152px;bottom:1028px;word-spacing:1.83px;}
#t6_62{left:110px;bottom:992px;letter-spacing:-0.22px;word-spacing:1.36px;}
#t7_62{left:110px;bottom:971px;letter-spacing:-0.16px;word-spacing:1.44px;}
#t8_62{left:152px;bottom:926px;letter-spacing:-0.04px;word-spacing:0.76px;}
#t9_62{left:152px;bottom:908px;letter-spacing:-0.01px;word-spacing:2.05px;}
#ta_62{left:152px;bottom:890px;letter-spacing:0.01px;word-spacing:1.23px;}
#tb_62{left:152px;bottom:871px;letter-spacing:0.08px;word-spacing:1.69px;}
#tc_62{left:110px;bottom:801px;letter-spacing:-0.04px;}
#td_62{left:166px;bottom:801px;word-spacing:2.65px;}
#te_62{left:127px;bottom:754px;letter-spacing:0.09px;}
#tf_62{left:227px;bottom:754px;letter-spacing:0.09px;word-spacing:2.51px;}
#tg_62{left:326px;bottom:754px;letter-spacing:0.09px;word-spacing:2.51px;}
#th_62{left:425px;bottom:754px;letter-spacing:0.09px;word-spacing:2.52px;}
#ti_62{left:563px;bottom:754px;letter-spacing:0.09px;word-spacing:2.51px;}
#tj_62{left:669px;bottom:754px;letter-spacing:5.69px;}
#tk_62{left:808px;bottom:754px;}
#tl_62{left:153px;bottom:731px;letter-spacing:-0.15px;}
#tm_62{left:278px;bottom:731px;letter-spacing:-0.14px;}
#tn_62{left:377px;bottom:731px;letter-spacing:-0.14px;}
#to_62{left:484px;bottom:731px;letter-spacing:-0.15px;}
#tp_62{left:618px;bottom:731px;letter-spacing:-0.16px;}
#tq_62{left:723px;bottom:731px;letter-spacing:0.02px;}
#tr_62{left:176px;bottom:710px;}
#ts_62{left:285px;bottom:710px;}
#tt_62{left:384px;bottom:710px;}
#tu_62{left:503px;bottom:710px;}
#tv_62{left:622px;bottom:710px;}
#tw_62{left:741px;bottom:710px;}
#tx_62{left:146px;bottom:689px;letter-spacing:-0.23px;}
#ty_62{left:265px;bottom:689px;letter-spacing:-0.14px;}
#tz_62{left:357px;bottom:689px;letter-spacing:-0.16px;}
#t10_62{left:446px;bottom:689px;letter-spacing:-0.19px;}
#t11_62{left:611px;bottom:689px;letter-spacing:-0.15px;}
#t12_62{left:733px;bottom:689px;letter-spacing:-0.24px;}
#t13_62{left:146px;bottom:668px;letter-spacing:-0.23px;}
#t14_62{left:265px;bottom:668px;letter-spacing:-0.14px;}
#t15_62{left:357px;bottom:668px;letter-spacing:-0.16px;}
#t16_62{left:438px;bottom:668px;letter-spacing:-0.21px;}
#t17_62{left:611px;bottom:668px;letter-spacing:-0.15px;}
#t18_62{left:721px;bottom:668px;letter-spacing:-0.19px;}
#t19_62{left:110px;bottom:616px;letter-spacing:-0.16px;word-spacing:0.42px;}
#t1a_62{left:780px;bottom:616px;letter-spacing:-0.15px;}
#t1b_62{left:807px;bottom:616px;letter-spacing:-0.64px;}
#t1c_62{left:110px;bottom:595px;letter-spacing:-0.15px;}
#t1d_62{left:132px;bottom:595px;letter-spacing:-0.17px;word-spacing:1.3px;}
#t1e_62{left:110px;bottom:574px;letter-spacing:-0.16px;word-spacing:1.57px;}
#t1f_62{left:152px;bottom:530px;letter-spacing:0.01px;word-spacing:1.81px;}
#t1g_62{left:557px;bottom:530px;}
#t1h_62{left:573px;bottom:530px;letter-spacing:0.09px;}
#t1i_62{left:621px;bottom:530px;}
#t1j_62{left:636px;bottom:530px;letter-spacing:0.1px;}
#t1k_62{left:692px;bottom:530px;}
#t1l_62{left:708px;bottom:530px;letter-spacing:0.02px;}
#t1m_62{left:110px;bottom:493px;letter-spacing:-0.15px;word-spacing:2.58px;}
#t1n_62{left:110px;bottom:472px;letter-spacing:-0.16px;word-spacing:3.8px;}
#t1o_62{left:265px;bottom:472px;letter-spacing:-0.25px;word-spacing:3.15px;}
#t1p_62{left:356px;bottom:472px;letter-spacing:-0.18px;word-spacing:2.89px;}
#t1q_62{left:435px;bottom:472px;letter-spacing:-0.25px;word-spacing:3.15px;}
#t1r_62{left:533px;bottom:472px;}
#t1s_62{left:539px;bottom:472px;letter-spacing:-0.57px;}
#t1t_62{left:568px;bottom:472px;letter-spacing:-0.12px;word-spacing:2.31px;}
#t1u_62{left:741px;bottom:472px;letter-spacing:-0.15px;}
#t1v_62{left:770px;bottom:472px;letter-spacing:-0.15px;}
#t1w_62{left:792px;bottom:472px;letter-spacing:-0.15px;}
#t1x_62{left:814px;bottom:472px;letter-spacing:-0.11px;}
#t1y_62{left:110px;bottom:452px;letter-spacing:-0.16px;word-spacing:3.19px;}
#t1z_62{left:110px;bottom:431px;letter-spacing:-0.14px;word-spacing:1.38px;}
#t20_62{left:110px;bottom:395px;letter-spacing:-0.23px;word-spacing:3.08px;}
#t21_62{left:679px;bottom:395px;letter-spacing:-0.15px;}
#t22_62{left:708px;bottom:395px;letter-spacing:-0.33px;word-spacing:3.3px;}
#t23_62{left:110px;bottom:374px;letter-spacing:-0.13px;word-spacing:1.5px;}
#t24_62{left:162px;bottom:374px;letter-spacing:-0.15px;}
#t25_62{left:184px;bottom:374px;letter-spacing:-0.18px;word-spacing:1.58px;}
#t26_62{left:110px;bottom:354px;letter-spacing:-0.14px;}
#t27_62{left:131px;bottom:354px;letter-spacing:-1px;}
#t28_62{left:146px;bottom:354px;letter-spacing:-0.15px;word-spacing:3.57px;}
#t29_62{left:358px;bottom:354px;letter-spacing:-0.24px;word-spacing:3.57px;}
#t2a_62{left:110px;bottom:333px;letter-spacing:-0.17px;word-spacing:1.09px;}
#t2b_62{left:110px;bottom:312px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t2c_62{left:110px;bottom:276px;letter-spacing:-0.22px;word-spacing:0.62px;}
#t2d_62{left:698px;bottom:276px;letter-spacing:-0.14px;}
#t2e_62{left:720px;bottom:276px;letter-spacing:-0.2px;word-spacing:1.81px;}
#t2f_62{left:110px;bottom:256px;letter-spacing:-0.15px;word-spacing:0.36px;}
#t2g_62{left:110px;bottom:235px;letter-spacing:-0.19px;word-spacing:1.89px;}
#t2h_62{left:662px;bottom:235px;}
#t2i_62{left:675px;bottom:235px;letter-spacing:-0.19px;word-spacing:2.56px;}
#t2j_62{left:110px;bottom:214px;letter-spacing:-0.17px;word-spacing:0.87px;}
#t2k_62{left:110px;bottom:193px;letter-spacing:-0.21px;word-spacing:1.5px;}
#t2l_62{left:152px;bottom:149px;letter-spacing:-0.02px;word-spacing:0.42px;}
#t2m_62{left:152px;bottom:131px;letter-spacing:0.04px;word-spacing:2.34px;}
#t2n_62{left:152px;bottom:112px;letter-spacing:0.04px;word-spacing:3.09px;}

.s1_62{font-size:17px;font-family:CMR10_270;color:#000;}
.s2_62{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s3_62{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s4_62{font-size:22px;font-family:CMBX12_26j;color:#000;}
.s5_62{font-size:12px;font-family:CMR8_278;color:#000;}
.s6_62{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s7_62{font-size:15px;font-family:CMR10_270;color:#000;}
.s8_62{font-size:15px;font-family:CMSY10_27j;color:#000;}
.s9_62{font-size:17px;font-family:CMR10_270;color:#000080;}
.sa_62{font-size:17px;font-family:CMSY10_27j;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts62" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMR8_278;
	src: url("fonts/CMR8_278.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMSY10_27j;
	src: url("fonts/CMSY10_27j.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg62Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg62" style="-webkit-user-select: none;"><object width="935" height="1210" data="62/62.svg" type="image/svg+xml" id="pdf62" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_62" class="t s1_62">44 </span><span id="t2_62" class="t s2_62">Volume I: RISC-V Unprivileged ISA V20191213 </span>
<span id="t3_62" class="t s3_62" data-mappings='[[77,"fi"]]'>MULHSU is used in multi-word signed multiplication to multiply the most-signiﬁcant word of </span>
<span id="t4_62" class="t s3_62" data-mappings='[[66,"fi"]]'>the multiplicand (which contains the sign bit) with the less-signiﬁcant words of the multiplier </span>
<span id="t5_62" class="t s3_62">(which are unsigned). </span>
<span id="t6_62" class="t s1_62">MULW is an RV64 instruction that multiplies the lower 32 bits of the source registers, placing the </span>
<span id="t7_62" class="t s1_62">sign-extension of the lower 32 bits of the result into the destination register. </span>
<span id="t8_62" class="t s3_62">In RV64, MUL can be used to obtain the upper 32 bits of the 64-bit product, but signed arguments </span>
<span id="t9_62" class="t s3_62">must be proper 32-bit signed values, whereas unsigned arguments must have their upper 32 bits </span>
<span id="ta_62" class="t s3_62">clear. If the arguments are not known to be sign- or zero-extended, an alternative is to shift both </span>
<span id="tb_62" class="t s3_62">arguments left by 32 bits, then use MULH[[S]U]. </span>
<span id="tc_62" class="t s4_62">7.2 </span><span id="td_62" class="t s4_62">Division Operations </span>
<span id="te_62" class="t s5_62">31 </span><span id="tf_62" class="t s5_62">25 24 </span><span id="tg_62" class="t s5_62">20 19 </span><span id="th_62" class="t s5_62">15 14 </span><span id="ti_62" class="t s5_62">12 11 </span><span id="tj_62" class="t s5_62">76 </span><span id="tk_62" class="t s5_62">0 </span>
<span id="tl_62" class="t s1_62">funct7 </span><span id="tm_62" class="t s1_62">rs2 </span><span id="tn_62" class="t s1_62">rs1 </span><span id="to_62" class="t s1_62">funct3 </span><span id="tp_62" class="t s1_62">rd </span><span id="tq_62" class="t s1_62">opcode </span>
<span id="tr_62" class="t s1_62">7 </span><span id="ts_62" class="t s1_62">5 </span><span id="tt_62" class="t s1_62">5 </span><span id="tu_62" class="t s1_62">3 </span><span id="tv_62" class="t s1_62">5 </span><span id="tw_62" class="t s1_62">7 </span>
<span id="tx_62" class="t s1_62">MULDIV </span><span id="ty_62" class="t s1_62">divisor </span><span id="tz_62" class="t s1_62">dividend </span><span id="t10_62" class="t s1_62">DIV[U]/REM[U] </span><span id="t11_62" class="t s1_62">dest </span><span id="t12_62" class="t s1_62">OP </span>
<span id="t13_62" class="t s1_62">MULDIV </span><span id="t14_62" class="t s1_62">divisor </span><span id="t15_62" class="t s1_62">dividend </span><span id="t16_62" class="t s1_62">DIV[U]W/REM[U]W </span><span id="t17_62" class="t s1_62">dest </span><span id="t18_62" class="t s1_62">OP-32 </span>
<span id="t19_62" class="t s1_62">DIV and DIVU perform an XLEN bits by XLEN bits signed and unsigned integer division of </span><span id="t1a_62" class="t s6_62">rs1 </span><span id="t1b_62" class="t s1_62">by </span>
<span id="t1c_62" class="t s6_62">rs2</span><span id="t1d_62" class="t s1_62">, rounding towards zero. REM and REMU provide the remainder of the corresponding division </span>
<span id="t1e_62" class="t s1_62">operation. For REM, the sign of the result equals the sign of the dividend. </span>
<span id="t1f_62" class="t s3_62">For both signed and unsigned division, it holds that dividend </span><span id="t1g_62" class="t s7_62">= </span><span id="t1h_62" class="t s3_62">divisor </span><span id="t1i_62" class="t s8_62">× </span><span id="t1j_62" class="t s3_62">quotient </span><span id="t1k_62" class="t s7_62">+ </span><span id="t1l_62" class="t s3_62">remainder. </span>
<span id="t1m_62" class="t s1_62">If both the quotient and remainder are required from the same division, the recommended code </span>
<span id="t1n_62" class="t s1_62">sequence is: DIV[U] </span><span id="t1o_62" class="t s6_62">rdq, rs1, rs2</span><span id="t1p_62" class="t s1_62">; REM[U] </span><span id="t1q_62" class="t s6_62">rdr, rs1, rs2 </span><span id="t1r_62" class="t s1_62">(</span><span id="t1s_62" class="t s6_62">rdq </span><span id="t1t_62" class="t s1_62">cannot be the same as </span><span id="t1u_62" class="t s6_62">rs1 </span><span id="t1v_62" class="t s1_62">or </span><span id="t1w_62" class="t s6_62">rs2</span><span id="t1x_62" class="t s1_62">). </span>
<span id="t1y_62" class="t s1_62">Microarchitectures can then fuse these into a single divide operation instead of performing two </span>
<span id="t1z_62" class="t s1_62">separate divides. </span>
<span id="t20_62" class="t s1_62">DIVW and DIVUW are RV64 instructions that divide the lower 32 bits of </span><span id="t21_62" class="t s6_62">rs1 </span><span id="t22_62" class="t s1_62">by the lower 32 </span>
<span id="t23_62" class="t s1_62">bits of </span><span id="t24_62" class="t s6_62">rs2</span><span id="t25_62" class="t s1_62">, treating them as signed and unsigned integers respectively, placing the 32-bit quotient </span>
<span id="t26_62" class="t s1_62">in </span><span id="t27_62" class="t s6_62">rd</span><span id="t28_62" class="t s1_62">, sign-extended to 64 bits. </span><span id="t29_62" class="t s1_62">REMW and REMUW are RV64 instructions that provide the </span>
<span id="t2a_62" class="t s1_62">corresponding signed and unsigned remainder operations respectively. Both REMW and REMUW </span>
<span id="t2b_62" class="t s1_62">always sign-extend the 32-bit result to 64 bits, including on a divide by zero. </span>
<span id="t2c_62" class="t s1_62" data-mappings='[[52,"fl"]]'>The semantics for division by zero and division overﬂow are summarized in Table </span><span id="t2d_62" class="t s9_62">7.1</span><span id="t2e_62" class="t s1_62">. The quotient </span>
<span id="t2f_62" class="t s1_62">of division by zero has all bits set, and the remainder of division by zero equals the dividend. Signed </span>
<span id="t2g_62" class="t s1_62" data-mappings='[[13,"fl"]]'>division overﬂow occurs only when the most-negative integer is divided by </span><span id="t2h_62" class="t sa_62">−</span><span id="t2i_62" class="t s1_62">1. The quotient of a </span>
<span id="t2j_62" class="t s1_62" data-mappings='[[25,"fl"]]'>signed division with overﬂow is equal to the dividend, and the remainder is zero. Unsigned division </span>
<span id="t2k_62" class="t s1_62" data-mappings='[[4,"fl"]]'>overﬂow cannot occur. </span>
<span id="t2l_62" class="t s3_62">We considered raising exceptions on integer divide by zero, with these exceptions causing a trap in </span>
<span id="t2m_62" class="t s3_62">most execution environments. However, this would be the only arithmetic trap in the standard </span>
<span id="t2n_62" class="t s3_62" data-mappings='[[5,"fl"],[34,"fl"]]'>ISA (ﬂoating-point exceptions set ﬂags and write default values, but do not cause traps) and </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
