#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 19 19:11:22 2021
# Process ID: 15336
# Current directory: C:/Users/12204/Desktop/Verilog_project/lab3_7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24192 C:\Users\12204\Desktop\Verilog_project\lab3_7\lab3_7.xpr
# Log file: C:/Users/12204/Desktop/Verilog_project/lab3_7/vivado.log
# Journal file: C:/Users/12204/Desktop/Verilog_project/lab3_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 717.273 ; gain = 135.445
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dynamic_scan
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 810.961 ; gain = 61.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dynamic_scan' [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/lab3_7.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/others.v:22]
	Parameter N bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/others.v:22]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/others.v:52]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/others.v:52]
INFO: [Synth 8-6157] synthesizing module 'decoder3_8' [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/others.v:82]
INFO: [Synth 8-6155] done synthesizing module 'decoder3_8' (3#1) [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/others.v:82]
INFO: [Synth 8-6157] synthesizing module 'rom8x4' [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/others.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rom8x4' (4#1) [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/others.v:64]
INFO: [Synth 8-6157] synthesizing module 'pattern' [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/others.v:98]
INFO: [Synth 8-6155] done synthesizing module 'pattern' (5#1) [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/others.v:98]
WARNING: [Synth 8-3848] Net BTN_count in module/entity dynamic_scan does not have driver. [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/lab3_7.v:30]
INFO: [Synth 8-6155] done synthesizing module 'dynamic_scan' (6#1) [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/lab3_7.v:23]
WARNING: [Synth 8-3331] design dynamic_scan has unconnected port BTN[2]
WARNING: [Synth 8-3331] design dynamic_scan has unconnected port BTN[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 851.910 ; gain = 102.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line44:BTN to constant 0 [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/sources_1/new/lab3_7.v:44]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 851.910 ; gain = 102.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 851.910 ; gain = 102.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/constrs_1/new/3_7_ddr.xdc]
Finished Parsing XDC File [C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.srcs/constrs_1/new/3_7_ddr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1251.516 ; gain = 502.289
16 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1251.516 ; gain = 502.289
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 19 19:31:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/synth_1/runme.log
[Wed May 19 19:31:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 19 19:56:53 2021] Launched synth_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/synth_1/runme.log
[Wed May 19 19:56:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 19 19:58:36 2021] Launched synth_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/synth_1/runme.log
[Wed May 19 19:58:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1815.738 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E600A
set_property PROGRAM.FILE {C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/dynamic_scan.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/dynamic_scan.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 19 20:08:54 2021] Launched synth_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/synth_1/runme.log
[Wed May 19 20:08:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2995.852 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2995.852 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2995.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3081.844 ; gain = 728.207
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/dynamic_scan.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 19 20:15:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/synth_1/runme.log
[Wed May 19 20:15:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 19 20:17:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/synth_1/runme.log
[Wed May 19 20:17:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/dynamic_scan.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/dynamic_scan.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 19 20:23:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/synth_1/runme.log
[Wed May 19 20:23:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/dynamic_scan.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12204/Desktop/Verilog_project/lab3_7/lab3_7.runs/impl_1/dynamic_scan.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6E600A
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 19 20:31:39 2021...
