#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Jun 02 23:51:21 2024
# Process ID: 18456
# Current directory: D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.runs/synth_1/TOP.vds
# Journal file: D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 283.156 ; gain = 72.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/TOP.vhd:15]
INFO: [Synth 8-3491] module 'CommandUnit' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CommandUnit.vhd:4' bound to instance 'CU' of component 'CommandUnit' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/TOP.vhd:52]
INFO: [Synth 8-638] synthesizing module 'CommandUnit' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CommandUnit.vhd:19]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/Debouncer.vhd:5' bound to instance 'DBEN' of component 'Debouncer' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CommandUnit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/Debouncer.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/Debouncer.vhd:11]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/Debouncer.vhd:5' bound to instance 'DBMIN' of component 'Debouncer' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CommandUnit.vhd:50]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/Debouncer.vhd:5' bound to instance 'DBSEC' of component 'Debouncer' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CommandUnit.vhd:51]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/Debouncer.vhd:5' bound to instance 'DBSTOP' of component 'Debouncer' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CommandUnit.vhd:52]
INFO: [Synth 8-3491] module 'TFlipFlop' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/TFlipFlop.vhd:4' bound to instance 'TFFEN' of component 'TFlipFlop' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CommandUnit.vhd:53]
INFO: [Synth 8-638] synthesizing module 'TFlipFlop' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/TFlipFlop.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'TFlipFlop' (2#1) [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/TFlipFlop.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'CommandUnit' (3#1) [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CommandUnit.vhd:19]
INFO: [Synth 8-3491] module 'ExecutionUnit' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/ExecutionUnit.vhd:4' bound to instance 'EU' of component 'ExecutionUnit' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/TOP.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ExecutionUnit' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/ExecutionUnit.vhd:16]
INFO: [Synth 8-3491] module 'FreqDiv' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/FreqDiv.vhd:5' bound to instance 'FD1' of component 'FreqDiv' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/ExecutionUnit.vhd:61]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/FreqDiv.vhd:10]
WARNING: [Synth 8-614] signal 'TEMP' is read in the process but is not in the sensitivity list [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/FreqDiv.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (4#1) [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/FreqDiv.vhd:10]
INFO: [Synth 8-3491] module 'CountingUnit' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CountingUnit.vhd:4' bound to instance 'CU' of component 'CountingUnit' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/ExecutionUnit.vhd:62]
INFO: [Synth 8-638] synthesizing module 'CountingUnit' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CountingUnit.vhd:17]
INFO: [Synth 8-3491] module 'CounterDigit' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CounterDigit.vhd:5' bound to instance 'CS01' of component 'CounterDigit' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CountingUnit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'CounterDigit' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CounterDigit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'CounterDigit' (5#1) [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CounterDigit.vhd:14]
INFO: [Synth 8-3491] module 'CounterDigit5' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CounterDigit5.vhd:5' bound to instance 'CS10' of component 'CounterDigit5' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CountingUnit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'CounterDigit5' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CounterDigit5.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'CounterDigit5' (6#1) [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CounterDigit5.vhd:14]
INFO: [Synth 8-3491] module 'CounterDigit' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CounterDigit.vhd:5' bound to instance 'CM01' of component 'CounterDigit' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CountingUnit.vhd:58]
INFO: [Synth 8-3491] module 'CounterDigit' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CounterDigit.vhd:5' bound to instance 'CM10' of component 'CounterDigit' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CountingUnit.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'CountingUnit' (7#1) [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CountingUnit.vhd:17]
INFO: [Synth 8-3491] module 'SevenSegmentDisplay' declared at 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/SevenSegmentDisplay.vhd:5' bound to instance 'SSD' of component 'SevenSegmentDisplay' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/ExecutionUnit.vhd:63]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentDisplay' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/SevenSegmentDisplay.vhd:15]
INFO: [Synth 8-226] default block is never used [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/SevenSegmentDisplay.vhd:47]
WARNING: [Synth 8-614] signal 'displayed_minutes10_ssd' is read in the process but is not in the sensitivity list [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/SevenSegmentDisplay.vhd:45]
WARNING: [Synth 8-614] signal 'displayed_minutes01_ssd' is read in the process but is not in the sensitivity list [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/SevenSegmentDisplay.vhd:45]
WARNING: [Synth 8-614] signal 'displayed_seconds10_ssd' is read in the process but is not in the sensitivity list [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/SevenSegmentDisplay.vhd:45]
WARNING: [Synth 8-614] signal 'displayed_seconds01_ssd' is read in the process but is not in the sensitivity list [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/SevenSegmentDisplay.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentDisplay' (8#1) [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/SevenSegmentDisplay.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ExecutionUnit' (9#1) [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/ExecutionUnit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TOP' (10#1) [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/TOP.vhd:15]
WARNING: [Synth 8-3331] design TFlipFlop has unconnected port T
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 320.531 ; gain = 110.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 320.531 ; gain = 110.141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/constrs_1/imports/Constraint files/Basys3_Master.xdc]
Finished Parsing XDC File [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/constrs_1/imports/Constraint files/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/constrs_1/imports/Constraint files/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 615.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CounterDigit.vhd:23]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/CounterDigit5.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'LED_out_reg' [D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.srcs/sources_1/new/SevenSegmentDisplay.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module TFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FreqDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CounterDigit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module CounterDigit5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module CountingUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module SevenSegmentDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |    60|
|4     |LUT2   |    24|
|5     |LUT3   |     1|
|6     |LUT4   |    16|
|7     |LUT5   |    20|
|8     |LUT6   |     9|
|9     |FDCE   |    16|
|10    |FDRE   |    73|
|11    |LD     |     7|
|12    |IBUF   |     5|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------------------+------+
|      |Instance   |Module              |Cells |
+------+-----------+--------------------+------+
|1     |top        |                    |   264|
|2     |  CU       |CommandUnit         |    61|
|3     |    DBEN   |Debouncer           |    45|
|4     |    DBMIN  |Debouncer_2         |     4|
|5     |    DBSEC  |Debouncer_3         |     6|
|6     |    DBSTOP |Debouncer_4         |     4|
|7     |    TFFEN  |TFlipFlop           |     2|
|8     |  EU       |ExecutionUnit       |   185|
|9     |    CU     |CountingUnit        |    52|
|10    |      CM01 |CounterDigit        |    23|
|11    |      CM10 |CounterDigit_0      |    10|
|12    |      CS01 |CounterDigit_1      |     9|
|13    |      CS10 |CounterDigit5       |    10|
|14    |    FD1    |FreqDiv             |    83|
|15    |    SSD    |SevenSegmentDisplay |    50|
+------+-----------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 615.824 ; gain = 405.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 615.824 ; gain = 110.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 615.824 ; gain = 405.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 615.824 ; gain = 405.434
INFO: [Common 17-1381] The checkpoint 'D:/UTCN/Sem2/DSD/Labs/Digital_Timer_Mocian_Andrei/Digital_Timer/ProjectCounter.runs/synth_1/TOP.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 615.824 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 02 23:52:02 2024...
