// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "07/13/2017 18:34:56"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	rs232_rx,
	BusA,
	BusB,
	BusC,
	BusD,
	led);
input 	clk;
input 	rst_n;
input 	rs232_rx;
inout 	[21:2] BusA;
inout 	[40:40] BusB;
inout 	[50:50] BusC;
inout 	[99:64] BusD;
output 	led;

// Design Ports Information
// led	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[4]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[5]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[6]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[7]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[9]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[10]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[11]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[12]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[13]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[14]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[65]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[67]	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[71]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[72]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[73]	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[75]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[76]	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[77]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[79]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[80]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[82]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[84]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[86]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[88]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[89]	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[90]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[92]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[93]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[94]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[95]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[96]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[98]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[2]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[3]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[8]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[15]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[16]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[17]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[18]	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[19]	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[20]	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[21]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[40]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[50]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[64]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[66]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[68]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[69]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[70]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[74]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[78]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[81]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[83]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[85]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[87]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[91]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[97]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[99]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \BusA[3]~13 ;
wire \BusA[16]~16 ;
wire \BusA[18]~18 ;
wire \BusA[20]~20 ;
wire \BusA[21]~21 ;
wire \BusC[50]~0 ;
wire \BusD[64]~26 ;
wire \BusD[66]~27 ;
wire \BusD[68]~28 ;
wire \BusD[70]~30 ;
wire \BusD[74]~31 ;
wire \BusD[81]~33 ;
wire \BusD[83]~34 ;
wire \BusD[85]~35 ;
wire \BusD[87]~36 ;
wire \BusD[91]~37 ;
wire \BusD[97]~38 ;
wire \BusD[99]~39 ;
wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_37 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_39 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_41 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_43 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_45 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_47 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_49 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_51 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_53 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|rx_data_temp[1]~4_combout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|rx_data_temp[7]~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~1_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \my_uart_rx|Mux6~2_combout ;
wire \Equal1~0 ;
wire \flag_reg~regout ;
wire \Current.WAIT~regout ;
wire \Flag_temp~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Equal0~2 ;
wire \Current.IDLE~regout ;
wire \Selector1~0 ;
wire \Current.S1~regout ;
wire \Equal10~1 ;
wire \Equal5~0 ;
wire \Equal2~0 ;
wire \Equal6~0 ;
wire \Equal21~1 ;
wire \Equal21~2 ;
wire \Equal21~0 ;
wire \Equal5~1 ;
wire \Equal5~2_combout ;
wire \Equal21~3 ;
wire \Equal23~0_combout ;
wire \Equal4~0 ;
wire \Equal23~1_combout ;
wire \Equal23~2_combout ;
wire \Equal13~0 ;
wire \Equal13~1_combout ;
wire \Equal15~0_combout ;
wire \Equal22~0_combout ;
wire \Equal21~4_combout ;
wire \Equal5~3 ;
wire \Equal21~5_combout ;
wire \WideNor1~4_combout ;
wire \Equal19~1_combout ;
wire \Equal19~0 ;
wire \Equal6~1 ;
wire \Equal19~2_combout ;
wire \Equal4~1_combout ;
wire \Equal14~0_combout ;
wire \Equal13~2_combout ;
wire \Equal13~3_combout ;
wire \Equal15~1_combout ;
wire \Equal6~2_combout ;
wire \Equal12~0 ;
wire \Equal18~0_combout ;
wire \WideOr17~0_combout ;
wire \WideNor1~0_combout ;
wire \Equal5~4 ;
wire \Equal5~5_combout ;
wire \Equal5~6_combout ;
wire \Equal6~3_combout ;
wire \Equal6~4_combout ;
wire \WideOr2~0_combout ;
wire \Equal4~2_combout ;
wire \Equal2~1_combout ;
wire \Equal2~2_combout ;
wire \Equal2~3_combout ;
wire \Equal12~1_combout ;
wire \Equal3~2 ;
wire \Equal3~3_combout ;
wire \Equal3~5_combout ;
wire \Equal8~0_combout ;
wire \Equal3~4_combout ;
wire \Equal7~0_combout ;
wire \WideOr0~0_combout ;
wire \Equal10~0_combout ;
wire \Equal9~0_combout ;
wire \Equal10~2 ;
wire \Equal10~3_combout ;
wire \Equal11~0_combout ;
wire \WideOr9~0_combout ;
wire \WideOr0~1_combout ;
wire \WideNor1~1_combout ;
wire \WideNor1~2_combout ;
wire \Equal20~0_combout ;
wire \WideNor1~3_combout ;
wire \led~reg0_regout ;
wire \Equal14~1_combout ;
wire \Equal13~4_combout ;
wire \WideOr0~2_combout ;
wire \WideOr21~0_combout ;
wire \Equal5~7_combout ;
wire \WideOr1~0_combout ;
wire \WideOr1~1_combout ;
wire \WideOr13~0_combout ;
wire \linkPMH~regout ;
wire \WideOr0~3_combout ;
wire \linkGLO~regout ;
wire \Equal16~0_combout ;
wire \Equal4~3_combout ;
wire \WideOr16~0_combout ;
wire \WideOr16~1_combout ;
wire \linkTPT~regout ;
wire \WideOr8~0_combout ;
wire \linkTSP~regout ;
wire \WideOr5~0_combout ;
wire \linkTOC~regout ;
wire \BusA[15]~42_combout ;
wire \WideOr14~0_combout ;
wire \WideOr1~2_combout ;
wire \WideOr15~0_combout ;
wire \linkFPM~regout ;
wire \BusA[15]~49_combout ;
wire \linkMCG~regout ;
wire \BusA[15]~50_combout ;
wire \BusA[8]~48_combout ;
wire \WideOr14~1_combout ;
wire \linkESS~regout ;
wire \WideOr2~1_combout ;
wire \tx_start_f~regout ;
wire \uart_instance1|Add0~65_combout ;
wire \uart_instance1|Add0~67 ;
wire \uart_instance1|Add0~67COUT1_82 ;
wire \uart_instance1|Add0~60_combout ;
wire \uart_instance1|Add0~62 ;
wire \uart_instance1|Add0~55_combout ;
wire \uart_instance1|Add0~57 ;
wire \uart_instance1|Add0~57COUT1_84 ;
wire \uart_instance1|Add0~50_combout ;
wire \uart_instance1|Add0~52 ;
wire \uart_instance1|Add0~52COUT1_86 ;
wire \uart_instance1|Add0~45_combout ;
wire \uart_instance1|Add0~47 ;
wire \uart_instance1|Add0~47COUT1_88 ;
wire \uart_instance1|Add0~40_combout ;
wire \uart_instance1|Add0~42 ;
wire \uart_instance1|Add0~42COUT1_90 ;
wire \uart_instance1|Add0~35_combout ;
wire \uart_instance1|Add0~37 ;
wire \uart_instance1|Add0~30_combout ;
wire \uart_instance1|Add0~32 ;
wire \uart_instance1|Add0~32COUT1_92 ;
wire \uart_instance1|Add0~25_combout ;
wire \uart_instance1|Add0~27 ;
wire \uart_instance1|Add0~27COUT1_94 ;
wire \uart_instance1|Add0~20_combout ;
wire \uart_instance1|Add0~22 ;
wire \uart_instance1|Add0~22COUT1_96 ;
wire \uart_instance1|Add0~15_combout ;
wire \uart_instance1|Add0~17 ;
wire \uart_instance1|Add0~17COUT1_98 ;
wire \uart_instance1|Add0~10_combout ;
wire \uart_instance1|Add0~12 ;
wire \uart_instance1|Add0~5_combout ;
wire \uart_instance1|Add0~7 ;
wire \uart_instance1|Add0~7COUT1_100 ;
wire \uart_instance1|Add0~0_combout ;
wire \uart_instance1|rx_inst|cnt[0]~6 ;
wire \uart_instance1|rx_inst|cnt[1]~2 ;
wire \uart_instance1|rx_inst|cnt[1]~2COUT1_38 ;
wire \uart_instance1|rx_inst|cnt[2]~4 ;
wire \uart_instance1|rx_inst|cnt[2]~4COUT1_40 ;
wire \uart_instance1|rx_inst|cnt[3]~8 ;
wire \uart_instance1|rx_inst|cnt[3]~8COUT1_42 ;
wire \uart_instance1|rx_inst|cnt[4]~12 ;
wire \uart_instance1|rx_inst|cnt[4]~12COUT1_44 ;
wire \uart_instance1|rx_inst|cnt[5]~10 ;
wire \uart_instance1|rx_inst|cnt[6]~14 ;
wire \uart_instance1|rx_inst|cnt[6]~14COUT1_46 ;
wire \uart_instance1|rx_inst|Equal4~1_combout ;
wire \uart_instance1|rx_inst|Equal4~0_combout ;
wire \uart_instance1|rx_inst|cnt[7]~16 ;
wire \uart_instance1|rx_inst|cnt[7]~16COUT1_48 ;
wire \uart_instance1|rx_inst|cnt[8]~20 ;
wire \uart_instance1|rx_inst|cnt[8]~20COUT1_50 ;
wire \uart_instance1|rx_inst|cnt[9]~22 ;
wire \uart_instance1|rx_inst|cnt[9]~22COUT1_52 ;
wire \uart_instance1|rx_inst|cnt[10]~24 ;
wire \uart_instance1|rx_inst|cnt[11]~26 ;
wire \uart_instance1|rx_inst|cnt[11]~26COUT1_54 ;
wire \uart_instance1|rx_inst|Equal4~2_combout ;
wire \uart_instance1|rx_inst|Equal4~3_combout ;
wire \uart_instance1|rx_inst|tran_cnt[3]~10_combout ;
wire \uart_instance1|rx_inst|tran_cnt[0]~7 ;
wire \uart_instance1|rx_inst|tran_cnt[0]~7COUT1_17 ;
wire \uart_instance1|rx_inst|tran_cnt[1]~9 ;
wire \uart_instance1|rx_inst|tran_cnt[1]~9COUT1_19 ;
wire \uart_instance1|rx_inst|tran_cnt[2]~3 ;
wire \uart_instance1|rx_inst|tran_cnt[2]~3COUT1_21 ;
wire \uart_instance1|rx_inst|tran_cnt[3]~5 ;
wire \uart_instance1|rx_inst|tran_cnt[3]~5COUT1_23 ;
wire \uart_instance1|rx_inst|bps_sel~regout ;
wire \uart_instance1|rx_inst|data_sign~0_combout ;
wire \uart_instance1|rx_inst|data_sign~1 ;
wire \WideNor1~5_combout ;
wire \linkURT~regout ;
wire \linkUST~regout ;
wire \rs232_rx8to8~0_combout ;
wire \uart_instance1|rx_inst|state.TRAN~regout ;
wire \uart_instance1|rx_inst|Decoder0~3_combout ;
wire \uart_instance1|rx_inst|data_sign~regout ;
wire \uart_instance1|data_deal|data_regnum[1]~0_combout ;
wire \uart_instance1|data_deal|data_reg[7]~16_combout ;
wire \uart_instance1|rx_inst|Decoder0~1_combout ;
wire \uart_instance1|rx_inst|Decoder0~4_combout ;
wire \uart_instance1|rx_inst|Decoder0~0_combout ;
wire \uart_instance1|rx_inst|Decoder0~2_combout ;
wire \uart_instance1|data_deal|data_reg[0]~3 ;
wire \uart_instance1|data_deal|data_reg[0]~3COUT1_25 ;
wire \uart_instance1|data_deal|data_reg[1]~5 ;
wire \uart_instance1|data_deal|data_reg[1]~5COUT1_27 ;
wire \uart_instance1|data_deal|data_reg[2]~1 ;
wire \uart_instance1|data_deal|data_reg[2]~1COUT1_29 ;
wire \uart_instance1|data_deal|data_reg[3]~9 ;
wire \uart_instance1|data_deal|data_reg[3]~9COUT1_31 ;
wire \uart_instance1|data_deal|data_reg[4]~11 ;
wire \uart_instance1|data_deal|data_reg[5]~13 ;
wire \uart_instance1|data_deal|data_reg[5]~13COUT1_33 ;
wire \uart_instance1|data_deal|data_reg[6]~7 ;
wire \uart_instance1|data_deal|data_reg[6]~7COUT1_35 ;
wire \uart_instance1|data_deal|data_ok~1_combout ;
wire \uart_instance1|data_deal|Equal0~0_combout ;
wire \uart_instance1|data_deal|data_ok~0_combout ;
wire \uart_instance1|data_deal|data_ok~regout ;
wire \WideOr16~2_combout ;
wire \linkSHL~regout ;
wire \WideOr9~1_combout ;
wire \WideOr1~3_combout ;
wire \WideOr9~2_combout ;
wire \linkCMP~regout ;
wire \BusA[17]~43_combout ;
wire \BusA[17]~44_combout ;
wire \BusA[17]~45_combout ;
wire \WideOr18~combout ;
wire \linkESC~regout ;
wire \BusA[19]~46_combout ;
wire \BusA[19]~47_combout ;
wire \Equal9~1_combout ;
wire \WideOr10~0_combout ;
wire \linkTIC~regout ;
wire \WideOr1~4_combout ;
wire \linkFSM~regout ;
wire \BusD[68]~76_combout ;
wire \BusD[68]~77_combout ;
wire \WideOr20~0_combout ;
wire \linkGII~regout ;
wire \linkFSS~regout ;
wire \Selector41~0_combout ;
wire \Selector41~1_combout ;
wire \linkSPI~regout ;
wire \linkSPS~regout ;
wire \linkFRS~regout ;
wire \spi_slave_rst_cpha0~regout ;
wire \BusD[70]~78 ;
wire \BusD[70]~89_combout ;
wire \BusD[70]~80_combout ;
wire \spi_rst~regout ;
wire \spi_ctrl_instance|clk_count[0]~15 ;
wire \spi_ctrl_instance|clk_count[0]~15COUT1_24 ;
wire \spi_ctrl_instance|clk_count[1]~1 ;
wire \spi_ctrl_instance|clk_count[1]~1COUT1_26 ;
wire \spi_ctrl_instance|clk_count[2]~3 ;
wire \spi_ctrl_instance|clk_count[2]~3COUT1_28 ;
wire \spi_ctrl_instance|clk_count[3]~5 ;
wire \spi_ctrl_instance|clk_count[3]~5COUT1_30 ;
wire \spi_ctrl_instance|clk_count[4]~7 ;
wire \spi_ctrl_instance|clk_count[5]~9 ;
wire \spi_ctrl_instance|clk_count[5]~9COUT1_32 ;
wire \spi_ctrl_instance|clk_count[6]~11 ;
wire \spi_ctrl_instance|clk_count[6]~11COUT1_34 ;
wire \spi_ctrl_instance|LessThan0~0_combout ;
wire \spi_ctrl_instance|LessThan0~1_combout ;
wire \spi_ctrl_instance|spi_clk~regout ;
wire \spi_ctrl_instance|rst_count[1]~13 ;
wire \spi_ctrl_instance|rst_count[1]~13COUT1_22 ;
wire \spi_ctrl_instance|rst_count[2]~1 ;
wire \spi_ctrl_instance|rst_count[2]~1COUT1_24 ;
wire \spi_ctrl_instance|rst_count[3]~3 ;
wire \spi_ctrl_instance|rst_count[3]~3COUT1_26 ;
wire \spi_ctrl_instance|rst_count[4]~5 ;
wire \spi_ctrl_instance|rst_count[5]~7 ;
wire \spi_ctrl_instance|rst_count[5]~7COUT1_28 ;
wire \spi_ctrl_instance|rst_count[6]~9 ;
wire \spi_ctrl_instance|rst_count[6]~9COUT1_30 ;
wire \spi_ctrl_instance|LessThan1~0_combout ;
wire \spi_ctrl_instance|LessThan1~1_combout ;
wire \spi_ctrl_instance|rst_flag~regout ;
wire \spi_ctrl_instance|spi_master_instance|Add2~35_combout ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0]~15 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0]~15COUT1_24 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1]~1 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1]~1COUT1_26 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2]~3 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2]~3COUT1_28 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3]~5 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3]~5COUT1_30 ;
wire \spi_ctrl_instance|spi_master_instance|always2~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13COUT1_32 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6]~9 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6]~9COUT1_34 ;
wire \spi_ctrl_instance|spi_master_instance|always2~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|always2~2 ;
wire \spi_ctrl_instance|spi_master_instance|frame_delay~regout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[1]~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|Add0~22 ;
wire \spi_ctrl_instance|spi_master_instance|Add0~22COUT1_31 ;
wire \spi_ctrl_instance|spi_master_instance|Add0~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Add0~2 ;
wire \spi_ctrl_instance|spi_master_instance|Add0~2COUT1_33 ;
wire \spi_ctrl_instance|spi_master_instance|Add0~5_combout ;
wire \spi_ctrl_instance|spi_master_instance|LessThan4~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ;
wire \linkSIO~regout ;
wire \sm_miso~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Add2~37 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~37COUT1_48 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~32COUT1_50 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~27COUT1_52 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~20_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~30_combout ;
wire \spi_ctrl_instance|spi_master_instance|Equal0~0 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~32 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~27 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~22COUT1_54 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~17 ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ;
wire \spi_ctrl_instance|spi_master_instance|Add2~10_combout ;
wire \spi_ctrl_instance|spi_master_instance|Add2~12 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~12COUT1_56 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~2 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~2COUT1_58 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~5_combout ;
wire \spi_ctrl_instance|spi_master_instance|start_delay_cnt[1]~1 ;
wire \spi_ctrl_instance|spi_master_instance|start_delay_cnt[1]~1COUT1_22 ;
wire \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2]~3 ;
wire \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2]~3COUT1_24 ;
wire \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3]~5 ;
wire \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3]~5COUT1_26 ;
wire \spi_ctrl_instance|spi_master_instance|always1~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7 ;
wire \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13 ;
wire \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13COUT1_28 ;
wire \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6]~9 ;
wire \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6]~9COUT1_30 ;
wire \spi_ctrl_instance|spi_master_instance|always1~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|always1~2_combout ;
wire \spi_ctrl_instance|spi_master_instance|start_delay~regout ;
wire \spi_ctrl_instance|spi_master_instance|always0~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[3]~4_combout ;
wire \spi_ctrl_instance|spi_master_instance|Add0~7 ;
wire \spi_ctrl_instance|spi_master_instance|Add0~7COUT1_35 ;
wire \spi_ctrl_instance|spi_master_instance|Add0~10_combout ;
wire \spi_ctrl_instance|spi_master_instance|Add0~12 ;
wire \spi_ctrl_instance|spi_master_instance|Add0~12COUT1_37 ;
wire \spi_ctrl_instance|spi_master_instance|Add0~15_combout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[4]~6_combout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Add0~20_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|Add2~25_combout ;
wire \spi_ctrl_instance|spi_master_instance|Add2~22 ;
wire \spi_ctrl_instance|spi_master_instance|Add2~15_combout ;
wire \spi_ctrl_instance|spi_master_instance|Add2~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_29 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_31 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_33 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_35 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_37 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_39 ;
wire \spi_ctrl_instance|spi_master_instance|Equal2~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|Equal2~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|receive_status~regout ;
wire \uart_instance1|tx_inst|Add0~50_combout ;
wire \uart_instance1|tx_inst|Add0~2 ;
wire \uart_instance1|tx_inst|Add0~2COUT1_76 ;
wire \uart_instance1|tx_inst|Add0~45_combout ;
wire \uart_instance1|tx_inst|Add0~47 ;
wire \uart_instance1|tx_inst|Add0~47COUT1_78 ;
wire \uart_instance1|tx_inst|Add0~40_combout ;
wire \uart_instance1|tx_inst|Add0~42 ;
wire \uart_instance1|tx_inst|Add0~42COUT1_80 ;
wire \uart_instance1|tx_inst|Add0~20_combout ;
wire \uart_instance1|tx_inst|Add0~22 ;
wire \uart_instance1|tx_inst|Add0~22COUT1_82 ;
wire \uart_instance1|tx_inst|Add0~17 ;
wire \uart_instance1|tx_inst|Add0~35_combout ;
wire \uart_instance1|tx_inst|Equal3~1 ;
wire \uart_instance1|tx_inst|Add0~37 ;
wire \uart_instance1|tx_inst|Add0~37COUT1_84 ;
wire \uart_instance1|tx_inst|Add0~10_combout ;
wire \uart_instance1|tx_inst|Add0~12 ;
wire \uart_instance1|tx_inst|Add0~12COUT1_86 ;
wire \uart_instance1|tx_inst|Add0~5_combout ;
wire \uart_instance1|tx_inst|Add0~7 ;
wire \uart_instance1|tx_inst|Add0~7COUT1_88 ;
wire \uart_instance1|tx_inst|Add0~60_combout ;
wire \uart_instance1|tx_inst|Add0~62 ;
wire \uart_instance1|tx_inst|Add0~62COUT1_90 ;
wire \uart_instance1|tx_inst|Add0~57 ;
wire \uart_instance1|tx_inst|Add0~30_combout ;
wire \uart_instance1|tx_inst|Add0~32 ;
wire \uart_instance1|tx_inst|Add0~32COUT1_92 ;
wire \uart_instance1|tx_inst|Add0~25_combout ;
wire \uart_instance1|tx_inst|Equal3~0 ;
wire \uart_instance1|tx_inst|Add0~55_combout ;
wire \uart_instance1|tx_inst|Equal3~2 ;
wire \uart_instance1|tx_inst|Add0~52 ;
wire \uart_instance1|tx_inst|Add0~15_combout ;
wire \uart_instance1|tx_inst|Equal3~3_combout ;
wire \uart_instance1|tx_inst|Add0~0_combout ;
wire \uart_instance1|tx_inst|WideNor0~0_combout ;
wire \uart_instance1|tx_inst|bps_sel~regout ;
wire \uart_instance1|tx_inst|data_valid~regout ;
wire \uart_instance1|data_deal|data_out_sign~regout ;
wire \uart_instance1|tx_inst|sign_delay~regout ;
wire \uart_instance1|tx_inst|data_valid~0_combout ;
wire \uart_instance1|tx_inst|tran_cnt[3]~2_combout ;
wire \uart_instance1|tx_inst|Add1~1_combout ;
wire \uart_instance1|tx_inst|tran_cnt[0]~5_combout ;
wire \uart_instance1|tx_inst|Equal6~0_combout ;
wire \uart_instance1|tx_inst|rs_tx~0_combout ;
wire \uart_instance1|data_deal|data_out~14 ;
wire \uart_instance1|data_deal|data_out[1]~1 ;
wire \uart_instance1|data_deal|data_out[1]~1COUT1_23 ;
wire \uart_instance1|data_deal|data_out[2]~13 ;
wire \uart_instance1|data_deal|data_out[2]~13COUT1_25 ;
wire \uart_instance1|tx_inst|Mux13~0_combout ;
wire \uart_instance1|tx_inst|Add2~0_combout ;
wire \uart_instance1|data_deal|data_out[3]~3 ;
wire \uart_instance1|data_deal|data_out[3]~3COUT1_27 ;
wire \uart_instance1|data_deal|data_out[4]~7 ;
wire \uart_instance1|data_deal|data_out[5]~11 ;
wire \uart_instance1|data_deal|data_out[5]~11COUT1_29 ;
wire \uart_instance1|data_deal|data_out[6]~9 ;
wire \uart_instance1|data_deal|data_out[6]~9COUT1_31 ;
wire \uart_instance1|tx_inst|Mux13~1_combout ;
wire \uart_instance1|tx_inst|Mux13~2_combout ;
wire \uart_instance1|tx_inst|Mux13~3_combout ;
wire \uart_instance1|tx_inst|Mux13~4_combout ;
wire \uart_instance1|tx_inst|Add1~0_combout ;
wire \uart_instance1|tx_inst|Mux13~5_combout ;
wire \uart_instance1|tx_inst|Mux13~6_combout ;
wire \uart_instance1|tx_inst|rs_tx~regout ;
wire \BusD[83]~81_combout ;
wire \spi_ctrl_instance|spi_master_instance|cs~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|cs~regout ;
wire \spi_ctrl_instance|spi_master_instance|Equal1~0 ;
wire \spi_ctrl_instance|spi_master_instance|Equal1~1 ;
wire \spi_ctrl_instance|cs_n~regout ;
wire \BusD[83]~82_combout ;
wire \BusD[70]~79_combout ;
wire \BusD[83]~83_combout ;
wire \BusD[83]~84_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_25 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_27 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_29 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_31 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_33 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_35 ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~2_combout ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~3_combout ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_mosir~regout ;
wire \BusD[85]~85_combout ;
wire \BusD[83]~86_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_clkr~regout ;
wire \BusD[91]~87_combout ;
wire \BusD[91]~90_combout ;
wire \BusD[83]~88_combout ;
wire [4:0] \spi_ctrl_instance|spi_master_instance|cnt8 ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [31:0] Buff_temp;
wire [1:0] \spi_slave_cpha0_instance|mosir ;
wire [7:0] \uart_instance1|rx_inst|data_in ;
wire [3:0] \uart_instance1|data_deal|data_regnum ;
wire [3:0] \my_uart_rx|rx_count ;
wire [14:0] \uart_instance1|rst_cnt ;
wire [12:0] \speed_select|cnt_rx ;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|recv_detect ;
wire [7:0] \uart_instance1|data_deal|data_reg ;
wire [7:0] \uart_instance1|data_deal|data_out ;
wire [23:0] Rx_cmd;
wire [7:0] \spi_ctrl_instance|spi_master_instance|data_count ;
wire [7:0] \spi_ctrl_instance|rst_count ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|spi_rx_dbr ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|frame_delay_cnt ;
wire [4:0] \uart_instance1|rx_inst|tran_cnt ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|spi_tx_db ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|start_delay_cnt ;
wire [12:0] \uart_instance1|tx_inst|cnt ;
wire [3:0] \uart_instance1|tx_inst|tran_cnt ;
wire [7:0] \spi_ctrl_instance|clk_count ;
wire [12:0] \uart_instance1|rx_inst|cnt ;


// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[3]~13 ),
	.padio(BusA[3]));
// synopsys translate_off
defparam \BusA[3]~I .open_drain_output = "true";
defparam \BusA[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[16]~I (
	.datain(\BusC[50]~0 ),
	.oe(\linkESS~regout ),
	.combout(\BusA[16]~16 ),
	.padio(BusA[16]));
// synopsys translate_off
defparam \BusA[16]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[18]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[18]~18 ),
	.padio(BusA[18]));
// synopsys translate_off
defparam \BusA[18]~I .open_drain_output = "true";
defparam \BusA[18]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[20]~I (
	.datain(\BusD[83]~34 ),
	.oe(\linkESC~regout ),
	.combout(\BusA[20]~20 ),
	.padio(BusA[20]));
// synopsys translate_off
defparam \BusA[20]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[21]~I (
	.datain(\BusD[91]~37 ),
	.oe(\linkESC~regout ),
	.combout(\BusA[21]~21 ),
	.padio(BusA[21]));
// synopsys translate_off
defparam \BusA[21]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[50]~I (
	.datain(\BusA[16]~16 ),
	.oe(\linkESC~regout ),
	.combout(\BusC[50]~0 ),
	.padio(BusC[50]));
// synopsys translate_off
defparam \BusC[50]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[64]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusD[64]~26 ),
	.padio(BusD[64]));
// synopsys translate_off
defparam \BusD[64]~I .open_drain_output = "true";
defparam \BusD[64]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[66]~I (
	.datain(\BusD[83]~34 ),
	.oe(\linkFSM~regout ),
	.combout(\BusD[66]~27 ),
	.padio(BusD[66]));
// synopsys translate_off
defparam \BusD[66]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[68]~I (
	.datain(\BusD[68]~76_combout ),
	.oe(\BusD[68]~77_combout ),
	.combout(\BusD[68]~28 ),
	.padio(BusD[68]));
// synopsys translate_off
defparam \BusD[68]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[70]~I (
	.datain(\BusD[70]~89_combout ),
	.oe(\BusD[70]~80_combout ),
	.combout(\BusD[70]~30 ),
	.padio(BusD[70]));
// synopsys translate_off
defparam \BusD[70]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[74]~I (
	.datain(\BusD[91]~37 ),
	.oe(\linkFSM~regout ),
	.combout(\BusD[74]~31 ),
	.padio(BusD[74]));
// synopsys translate_off
defparam \BusD[74]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[81]~I (
	.datain(!\uart_instance1|tx_inst|rs_tx~regout ),
	.oe(\linkURT~regout ),
	.combout(\BusD[81]~33 ),
	.padio(BusD[81]));
// synopsys translate_off
defparam \BusD[81]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[83]~I (
	.datain(\BusD[83]~83_combout ),
	.oe(\BusD[83]~84_combout ),
	.combout(\BusD[83]~34 ),
	.padio(BusD[83]));
// synopsys translate_off
defparam \BusD[83]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[85]~I (
	.datain(\BusD[85]~85_combout ),
	.oe(\BusD[83]~86_combout ),
	.combout(\BusD[85]~35 ),
	.padio(BusD[85]));
// synopsys translate_off
defparam \BusD[85]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[87]~I (
	.datain(\BusD[70]~30 ),
	.oe(\linkFSM~regout ),
	.combout(\BusD[87]~36 ),
	.padio(BusD[87]));
// synopsys translate_off
defparam \BusD[87]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[91]~I (
	.datain(\BusD[91]~90_combout ),
	.oe(\BusD[83]~88_combout ),
	.combout(\BusD[91]~37 ),
	.padio(BusD[91]));
// synopsys translate_off
defparam \BusD[91]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[97]~I (
	.datain(\BusA[18]~18 ),
	.oe(\linkESS~regout ),
	.combout(\BusD[97]~38 ),
	.padio(BusD[97]));
// synopsys translate_off
defparam \BusD[97]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[99]~I (
	.datain(\BusA[18]~18 ),
	.oe(\linkESC~regout ),
	.combout(\BusD[99]~39 ),
	.padio(BusD[99]));
// synopsys translate_off
defparam \BusD[99]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y1_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_37  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_37 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_37 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_39  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_37 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_39 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS((\speed_select|cnt_rx [3] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_39 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 ) # (!\speed_select|cnt_rx [3])))
// \speed_select|cnt_rx[3]~17COUT1_41  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_39 ) # (!\speed_select|cnt_rx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_41 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_41 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_43  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_41 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_43 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_43 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_43 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_45  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_45 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_45 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_47  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_45 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_47 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N3
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N0
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & ((\speed_select|LessThan0~0_combout ) # ((!\speed_select|cnt_rx [4]) # (!\speed_select|cnt_rx [5]))))

	.clk(gnd),
	.dataa(\speed_select|LessThan0~0_combout ),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|cnt_rx [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "0b0f";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_47 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_49  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_47 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_49 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_49 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_51  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_49 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_51 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS(\speed_select|cnt_rx [10] $ ((((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_51 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY((\speed_select|cnt_rx [10] & ((!\speed_select|cnt_rx[9]~1COUT1_51 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_53  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_53 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS((((!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_53 ) $ (!\speed_select|cnt_rx [12]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\speed_select|cnt_rx [12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "f00f";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y2_N3
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [1] & \my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "bf40";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N1
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "a857";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N7
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [1]) # ((\my_uart_rx|rx_count [2]) # (!\my_uart_rx|rx_count [0])))) # (!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_count [0] & 
// \my_uart_rx|rx_count [2]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "ea8a";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N2
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS(\my_uart_rx|rx_count [1] $ (((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "9c9c";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N4
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [3] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\my_uart_rx|rx_enable_reg~regout )) # (!\rst_n~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_n~combout ),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "3f3f";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N1
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & \my_uart_rx|rx_data_reg[7]~0_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_complete_reg~regout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "abaa";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout )) # (!\rst_n~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_n~combout ),
	.datac(vcc),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff33";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (!\speed_select|cnt_rx [9] & (((\my_uart_rx|rx_enable_reg~regout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "5050";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N1
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [12] & (!\speed_select|cnt_rx [10] & (!\speed_select|cnt_rx [11] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [12]),
	.datab(\speed_select|cnt_rx [10]),
	.datac(\speed_select|cnt_rx [11]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N2
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N8
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [0]) # (\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [0] & \speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [0]),
	.datac(\speed_select|cnt_rx [2]),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "fef8";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N9
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [4] & (((\speed_select|cnt_rx [3] & \speed_select|always2~2_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [4] & (!\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [3] & 
// \speed_select|always2~2_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [7]),
	.datac(\speed_select|cnt_rx [3]),
	.datad(\speed_select|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "b222";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N7
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [7] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [6]))) # (!\speed_select|cnt_rx [7] & ((\speed_select|cnt_rx [5]) # ((\speed_select|cnt_rx [6]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [5]),
	.datab(\speed_select|cnt_rx [7]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "3f7e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS((!\speed_select|cnt_rx [8] & (((\speed_select|always2~1_combout  & \speed_select|always2~4_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [8]),
	.datab(vcc),
	.datac(\speed_select|always2~1_combout ),
	.datad(\speed_select|always2~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "5000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \my_uart_rx|rx_data_temp[1]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~4_combout  = (((\rs232_rx~combout  & \my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232_rx~combout ),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~4 .lut_mask = "f000";
defparam \my_uart_rx|rx_data_temp[1]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [1] $ (!\my_uart_rx|rx_count [0])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_data_temp [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "82aa";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~6_combout ) # ((!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp[1]~4_combout  & \my_uart_rx|rx_data_reg[7]~0_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "ff40";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N5
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_enable_reg~regout  & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N7
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \my_uart_rx|rx_data_reg [0] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [0], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N6
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "0f00";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N0
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = ((!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_count [2] & \rs232_rx~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "3000";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_data_temp [3] & \my_uart_rx|rx_count [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [3]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|Mux2~0_combout ),
	.datad(\my_uart_rx|Mux8~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "f080";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [2] & ((\rs232_rx~combout ))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_data_temp [4])))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_data_temp [4] & 
// (\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_data_temp [4]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "e828";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = ((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "003c";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N9
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux7~3_combout  & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|Mux7~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "0600";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N6
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [4], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_data_temp[1]~4_combout ))) # (!\my_uart_rx|rx_data_reg[7]~0_combout  & (\my_uart_rx|rx_data_temp [1])))) # (!\my_uart_rx|rx_count 
// [0] & (\my_uart_rx|rx_data_temp [1])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp [1]),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "ec4c";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N2
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [1], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N8
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~2_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_data_temp [2] & \my_uart_rx|rx_count [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [2]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|Mux7~2_combout ),
	.datad(\my_uart_rx|Mux8~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "f080";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \my_uart_rx|rx_data_temp[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~0_combout  = (\rs232_rx~combout  & (!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [2] & \my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~0 .lut_mask = "0200";
defparam \my_uart_rx|rx_data_temp[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \my_uart_rx|rx_data_temp[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~1_combout  = ((!\my_uart_rx|rx_count [2] & ((!\my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~1 .lut_mask = "0033";
defparam \my_uart_rx|rx_data_temp[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [7] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp [7])), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp [7]),
	.datac(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "e4ec";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = ((\my_uart_rx|rx_count [0] $ (\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "0ff0";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [6] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|Mux5~0_combout  & (((\my_uart_rx|rx_data_temp 
// [6])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datab(\my_uart_rx|rx_data_temp [6]),
	.datac(\my_uart_rx|Mux5~0_combout ),
	.datad(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "acec";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N8
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS((((\my_uart_rx|rx_data_temp [6]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N3
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!B1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N4
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [4] & (!\my_uart_rx|rx_data_reg [1] & (B1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [4]),
	.datab(\my_uart_rx|rx_data_reg [1]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N5
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \Equal1~0  = (\my_uart_rx|rx_data_reg [0] & (!\my_uart_rx|rx_data_reg [5] & (B1_rx_data_reg[3] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [3] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [0]),
	.datab(\my_uart_rx|rx_data_reg [5]),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "2000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_data_temp [5]))))) # (!\my_uart_rx|rx_count [2] & (((\my_uart_rx|rx_data_temp [5] & 
// \my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_data_temp [5]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "acc0";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS((!\my_uart_rx|rx_count [3] & (((\my_uart_rx|rx_count [0] & \my_uart_rx|Mux6~2_combout )))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|Mux6~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "5000";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N0
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [3] & (!\my_uart_rx|rx_data_reg [0] & (B1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [3]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((\Current.IDLE~regout  & (!\Current.SAVE~regout  & (\flag_reg~regout  $ (!\Flag_temp~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\flag_reg~regout ),
	.datad(\Flag_temp~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "2002";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.S1~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = (\flag_reg~regout  $ (((\Flag_temp~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\flag_reg~regout ),
	.datac(vcc),
	.datad(\Flag_temp~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "33cc";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((\Current.IDLE~regout  & (!\Current.SAVE~regout  & (\always2~0_combout  & \Equal1~0 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\always2~0_combout ),
	.datad(\Equal1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "2000";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N9
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # ((\Equal0~2 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Current.IDLE~regout ),
	.datac(\Equal0~2 ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "5454";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N1
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Equal1~0  & (!\Current.IDLE~regout  & (\Equal0~2 ))) # (!\Equal1~0  & ((\Selector1~0 ) # ((!\Current.IDLE~regout  & \Equal0~2 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal1~0 ),
	.datab(\Current.IDLE~regout ),
	.datac(\Equal0~2 ),
	.datad(\Selector1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "7530";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((Buff_temp[3] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [3])))) # (!Buff_temp[3] & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [3])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "eca0";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((Buff_temp[3] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[11])))) # (!Buff_temp[3] & (((\Current.WAIT~regout  & Buff_temp[11])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "f888";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [4]) # ((Buff_temp[4] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[4] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[4]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "eac0";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((\Current.S1~regout  & ((Buff_temp[4]) # ((Buff_temp[12] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[12] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[12]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "eac0";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// \Equal3~2  = (((Rx_cmd[12] & !Rx_cmd[19])))
// Rx_cmd[12] = DFFEAS(\Equal3~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[12]),
	.datad(Rx_cmd[19]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~2 ),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "00f0";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_and_comb";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [0]) # ((\Current.WAIT~regout  & Buff_temp[0])))) # (!\Current.S1~regout  & (((\Current.WAIT~regout  & Buff_temp[0])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "f888";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((\Current.S1~regout  & ((Buff_temp[0]) # ((Buff_temp[8] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[8] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[8]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "eac0";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((\Current.S1~regout  & ((Buff_temp[8]) # ((Buff_temp[16] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[16] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[16]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "eac0";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[2]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [2])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [2])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[2]),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "f888";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[10]) # ((\Current.S1~regout  & Buff_temp[2])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & Buff_temp[2])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[10]),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "f888";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((Buff_temp[18] & ((\Current.WAIT~regout ) # ((Buff_temp[10] & \Current.S1~regout )))) # (!Buff_temp[18] & (Buff_temp[10] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[18]),
	.datab(Buff_temp[10]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "eac0";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [1]) # ((Buff_temp[1] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[1] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[1]),
	.datac(\my_uart_rx|rx_data_reg [1]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "eca0";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal5~0  = (!Rx_cmd[3] & (Rx_cmd[0] & (Rx_cmd[1] & Rx_cmd[18])))
// Rx_cmd[1] = DFFEAS(\Equal5~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[3]),
	.datab(Rx_cmd[0]),
	.datac(Buff_temp[1]),
	.datad(Rx_cmd[18]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~0 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "4000";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "reg_and_comb";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// \Equal12~0  = ((!Rx_cmd[0] & (!Rx_cmd[18] & !Rx_cmd[1])))
// Rx_cmd[18] = DFFEAS(\Equal12~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[0]),
	.datac(Buff_temp[18]),
	.datad(Rx_cmd[1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~0 ),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "0003";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "reg_and_comb";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// \Equal2~0  = ((!Rx_cmd[12] & (Rx_cmd[16] & !Rx_cmd[9])))
// Rx_cmd[16] = DFFEAS(\Equal2~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[12]),
	.datac(Buff_temp[16]),
	.datad(Rx_cmd[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "0030";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_and_comb";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[1] & ((\Current.S1~regout ) # ((Buff_temp[9] & \Current.WAIT~regout )))) # (!Buff_temp[1] & (Buff_temp[9] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[1]),
	.datab(Buff_temp[9]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "eac0";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[9] & ((\Current.S1~regout ) # ((Buff_temp[17] & \Current.WAIT~regout )))) # (!Buff_temp[9] & (Buff_temp[17] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(Buff_temp[17]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "eca0";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((\Current.S1~regout  & ((Buff_temp[12]) # ((\Current.WAIT~regout  & Buff_temp[20])))) # (!\Current.S1~regout  & (((\Current.WAIT~regout  & Buff_temp[20])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[12]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[20]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "f888";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// \Equal10~1  = (!Rx_cmd[8] & (!Rx_cmd[18] & (Rx_cmd[20] & !Rx_cmd[9])))
// Rx_cmd[20] = DFFEAS(\Equal10~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[18]),
	.datac(Buff_temp[20]),
	.datad(Rx_cmd[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~1 ),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "0010";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_and_comb";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// \Equal10~2  = (Rx_cmd[0] & (Rx_cmd[16] & (Rx_cmd[17] & \Equal10~1 )))
// Rx_cmd[17] = DFFEAS(\Equal10~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[16]),
	.datac(Buff_temp[17]),
	.datad(\Equal10~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~2 ),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "8000";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_and_comb";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// \Equal5~3  = (!Rx_cmd[4] & (!Rx_cmd[17] & (Rx_cmd[8] & !Rx_cmd[12])))
// Rx_cmd[8] = DFFEAS(\Equal5~3 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[17]),
	.datac(Buff_temp[8]),
	.datad(Rx_cmd[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~3 ),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "0010";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_and_comb";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// \Equal19~0  = ((Rx_cmd[18] & (Rx_cmd[0] & !Rx_cmd[20])))
// Rx_cmd[0] = DFFEAS(\Equal19~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[18]),
	.datac(Buff_temp[0]),
	.datad(Rx_cmd[20]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal19~0 ),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "00c0";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_and_comb";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// \Equal4~0  = (!Rx_cmd[3] & (!Rx_cmd[0] & (Rx_cmd[4] & !Rx_cmd[1])))
// Rx_cmd[4] = DFFEAS(\Equal4~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[3]),
	.datab(Rx_cmd[0]),
	.datac(Buff_temp[4]),
	.datad(Rx_cmd[1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~0 ),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "0010";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_and_comb";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// \Equal6~0  = (!Rx_cmd[4] & (Rx_cmd[17] & (Rx_cmd[3])))
// Rx_cmd[3] = DFFEAS(\Equal6~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[17]),
	.datac(Buff_temp[3]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~0 ),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "4040";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_and_comb";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// \Equal13~0  = ((\Equal5~0  & (Rx_cmd[9] & !Rx_cmd[20])))
// Rx_cmd[9] = DFFEAS(\Equal13~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal5~0 ),
	.datac(Buff_temp[9]),
	.datad(Rx_cmd[20]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~0 ),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "00c0";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_and_comb";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[7]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [7])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [7])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[7]),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "f888";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS((((Buff_temp[7]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "ff00";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [5]) # ((Buff_temp[5] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[5] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[5]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "eac0";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((\Current.S1~regout  & ((Buff_temp[5]) # ((Buff_temp[13] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[13] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[13]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "eac0";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS((((Buff_temp[13]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "ff00";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[6]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [6])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [6])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[6]),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "f888";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((Buff_temp[14] & ((\Current.WAIT~regout ) # ((Buff_temp[6] & \Current.S1~regout )))) # (!Buff_temp[14] & (Buff_temp[6] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[14]),
	.datab(Buff_temp[6]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "eac0";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// Rx_cmd[6] = DFFEAS((((Buff_temp[6]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "ff00";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "reg_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "datac";
defparam \Rx_cmd[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal21~1  = (!Rx_cmd[7] & (!Rx_cmd[13] & (Rx_cmd[14] & Rx_cmd[6])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[7]),
	.datab(Rx_cmd[13]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~1 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "1000";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// \Equal21~2  = (((!Rx_cmd[11] & !Rx_cmd[10])))
// Rx_cmd[11] = DFFEAS(\Equal21~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[11]),
	.datad(Rx_cmd[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~2 ),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "000f";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "reg_and_comb";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((Buff_temp[15] & ((\Current.WAIT~regout ) # ((Buff_temp[7] & \Current.S1~regout )))) # (!Buff_temp[15] & (Buff_temp[7] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[15]),
	.datab(Buff_temp[7]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "eac0";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((Buff_temp[23] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[15])))) # (!Buff_temp[23] & (((\Current.S1~regout  & Buff_temp[15])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[23]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "f888";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS((((Buff_temp[23]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "ff00";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS((((Buff_temp[15]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "ff00";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((Buff_temp[22] & ((\Current.WAIT~regout ) # ((Buff_temp[14] & \Current.S1~regout )))) # (!Buff_temp[22] & (Buff_temp[14] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[22]),
	.datab(Buff_temp[14]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "eac0";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((\Current.S1~regout  & ((Buff_temp[13]) # ((Buff_temp[21] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[21] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[13]),
	.datac(Buff_temp[21]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "f888";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[21], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[21]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "0000";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal21~0  = (!Rx_cmd[23] & (!Rx_cmd[15] & (Rx_cmd[22] & !Rx_cmd[21])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[23]),
	.datab(Rx_cmd[15]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[21]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~0 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// \Equal21~3  = (\Equal21~1  & (\Equal21~2  & (!Rx_cmd[5] & \Equal21~0 )))
// Rx_cmd[5] = DFFEAS(\Equal21~3 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal21~1 ),
	.datab(\Equal21~2 ),
	.datac(Buff_temp[5]),
	.datad(\Equal21~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~3 ),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "0800";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_and_comb";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((\Current.S1~regout  & ((Buff_temp[11]) # ((\Current.WAIT~regout  & Buff_temp[19])))) # (!\Current.S1~regout  & (((\Current.WAIT~regout  & Buff_temp[19])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[11]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[19]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "f888";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// \Equal5~1  = (Rx_cmd[11] & (((!Rx_cmd[19]))))
// Rx_cmd[19] = DFFEAS(\Equal5~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[11]),
	.datab(vcc),
	.datac(Buff_temp[19]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~1 ),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "0a0a";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_and_comb";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (!Rx_cmd[5] & (\Equal21~0  & (\Equal5~1  & \Equal21~1 )))

	.clk(gnd),
	.dataa(Rx_cmd[5]),
	.datab(\Equal21~0 ),
	.datac(\Equal5~1 ),
	.datad(\Equal21~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = "4000";
defparam \Equal5~2 .operation_mode = "normal";
defparam \Equal5~2 .output_mode = "comb_only";
defparam \Equal5~2 .register_cascade_mode = "off";
defparam \Equal5~2 .sum_lutc_input = "datac";
defparam \Equal5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// \Equal6~1  = (\Equal2~0  & (\Equal6~0  & (!Rx_cmd[10] & \Equal5~2_combout )))
// Rx_cmd[10] = DFFEAS(\Equal6~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal2~0 ),
	.datab(\Equal6~0 ),
	.datac(Buff_temp[10]),
	.datad(\Equal5~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~1 ),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "0800";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_and_comb";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \Equal23~0 (
// Equation(s):
// \Equal23~0_combout  = (!Rx_cmd[19] & (Rx_cmd[12] & (Rx_cmd[20] & \Equal21~3 )))

	.clk(gnd),
	.dataa(Rx_cmd[19]),
	.datab(Rx_cmd[12]),
	.datac(Rx_cmd[20]),
	.datad(\Equal21~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal23~0 .lut_mask = "4000";
defparam \Equal23~0 .operation_mode = "normal";
defparam \Equal23~0 .output_mode = "comb_only";
defparam \Equal23~0 .register_cascade_mode = "off";
defparam \Equal23~0 .sum_lutc_input = "datac";
defparam \Equal23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// \Equal5~4  = (!Rx_cmd[16] & (((!Rx_cmd[2]))))
// Rx_cmd[2] = DFFEAS(\Equal5~4 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[16]),
	.datab(vcc),
	.datac(Buff_temp[2]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~4 ),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "0505";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_and_comb";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \Equal23~1 (
// Equation(s):
// \Equal23~1_combout  = (Rx_cmd[8] & (Rx_cmd[17] & (!Rx_cmd[18] & \Equal4~0 )))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[17]),
	.datac(Rx_cmd[18]),
	.datad(\Equal4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal23~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal23~1 .lut_mask = "0800";
defparam \Equal23~1 .operation_mode = "normal";
defparam \Equal23~1 .output_mode = "comb_only";
defparam \Equal23~1 .register_cascade_mode = "off";
defparam \Equal23~1 .sum_lutc_input = "datac";
defparam \Equal23~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \Equal23~2 (
// Equation(s):
// \Equal23~2_combout  = (Rx_cmd[2] & (!Rx_cmd[16] & (\Equal23~1_combout  & Rx_cmd[9])))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[16]),
	.datac(\Equal23~1_combout ),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal23~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal23~2 .lut_mask = "2000";
defparam \Equal23~2 .operation_mode = "normal";
defparam \Equal23~2 .output_mode = "comb_only";
defparam \Equal23~2 .register_cascade_mode = "off";
defparam \Equal23~2 .sum_lutc_input = "datac";
defparam \Equal23~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \Equal13~1 (
// Equation(s):
// \Equal13~1_combout  = (!Rx_cmd[19] & (Rx_cmd[12] & (!Rx_cmd[2] & \Equal21~3 )))

	.clk(gnd),
	.dataa(Rx_cmd[19]),
	.datab(Rx_cmd[12]),
	.datac(Rx_cmd[2]),
	.datad(\Equal21~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~1 .lut_mask = "0400";
defparam \Equal13~1 .operation_mode = "normal";
defparam \Equal13~1 .output_mode = "comb_only";
defparam \Equal13~1 .register_cascade_mode = "off";
defparam \Equal13~1 .sum_lutc_input = "datac";
defparam \Equal13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \Equal15~0 (
// Equation(s):
// \Equal15~0_combout  = ((Rx_cmd[4] & (!Rx_cmd[16] & Rx_cmd[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[4]),
	.datac(Rx_cmd[16]),
	.datad(Rx_cmd[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal15~0 .lut_mask = "0c00";
defparam \Equal15~0 .operation_mode = "normal";
defparam \Equal15~0 .output_mode = "comb_only";
defparam \Equal15~0 .register_cascade_mode = "off";
defparam \Equal15~0 .sum_lutc_input = "datac";
defparam \Equal15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \Equal22~0 (
// Equation(s):
// \Equal22~0_combout  = (Rx_cmd[8] & (\Equal13~0  & (\Equal13~1_combout  & \Equal15~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(\Equal13~0 ),
	.datac(\Equal13~1_combout ),
	.datad(\Equal15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal22~0 .lut_mask = "8000";
defparam \Equal22~0 .operation_mode = "normal";
defparam \Equal22~0 .output_mode = "comb_only";
defparam \Equal22~0 .register_cascade_mode = "off";
defparam \Equal22~0 .sum_lutc_input = "datac";
defparam \Equal22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \Equal21~4 (
// Equation(s):
// \Equal21~4_combout  = ((Rx_cmd[16] & (Rx_cmd[2] & Rx_cmd[19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[16]),
	.datac(Rx_cmd[2]),
	.datad(Rx_cmd[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal21~4 .lut_mask = "c000";
defparam \Equal21~4 .operation_mode = "normal";
defparam \Equal21~4 .output_mode = "comb_only";
defparam \Equal21~4 .register_cascade_mode = "off";
defparam \Equal21~4 .sum_lutc_input = "datac";
defparam \Equal21~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \Equal21~5 (
// Equation(s):
// \Equal21~5_combout  = (\Equal21~4_combout  & (\Equal5~3  & (\Equal13~0  & \Equal21~3 )))

	.clk(gnd),
	.dataa(\Equal21~4_combout ),
	.datab(\Equal5~3 ),
	.datac(\Equal13~0 ),
	.datad(\Equal21~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal21~5 .lut_mask = "8000";
defparam \Equal21~5 .operation_mode = "normal";
defparam \Equal21~5 .output_mode = "comb_only";
defparam \Equal21~5 .register_cascade_mode = "off";
defparam \Equal21~5 .sum_lutc_input = "datac";
defparam \Equal21~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \WideNor1~4 (
// Equation(s):
// \WideNor1~4_combout  = (((!\Equal22~0_combout  & !\Equal21~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal22~0_combout ),
	.datad(\Equal21~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~4 .lut_mask = "000f";
defparam \WideNor1~4 .operation_mode = "normal";
defparam \WideNor1~4 .output_mode = "comb_only";
defparam \WideNor1~4 .register_cascade_mode = "off";
defparam \WideNor1~4 .sum_lutc_input = "datac";
defparam \WideNor1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \Equal19~1 (
// Equation(s):
// \Equal19~1_combout  = (!Rx_cmd[1] & (((!Rx_cmd[2]))))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(vcc),
	.datac(Rx_cmd[2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal19~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal19~1 .lut_mask = "0505";
defparam \Equal19~1 .operation_mode = "normal";
defparam \Equal19~1 .output_mode = "comb_only";
defparam \Equal19~1 .register_cascade_mode = "off";
defparam \Equal19~1 .sum_lutc_input = "datac";
defparam \Equal19~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \Equal19~2 (
// Equation(s):
// \Equal19~2_combout  = (\Equal19~1_combout  & (Rx_cmd[8] & (\Equal19~0  & \Equal6~1 )))

	.clk(gnd),
	.dataa(\Equal19~1_combout ),
	.datab(Rx_cmd[8]),
	.datac(\Equal19~0 ),
	.datad(\Equal6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal19~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal19~2 .lut_mask = "8000";
defparam \Equal19~2 .operation_mode = "normal";
defparam \Equal19~2 .output_mode = "comb_only";
defparam \Equal19~2 .register_cascade_mode = "off";
defparam \Equal19~2 .sum_lutc_input = "datac";
defparam \Equal19~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (!Rx_cmd[17] & (Rx_cmd[18] & (\Equal4~0  & \Equal23~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[17]),
	.datab(Rx_cmd[18]),
	.datac(\Equal4~0 ),
	.datad(\Equal23~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = "4000";
defparam \Equal4~1 .operation_mode = "normal";
defparam \Equal4~1 .output_mode = "comb_only";
defparam \Equal4~1 .register_cascade_mode = "off";
defparam \Equal4~1 .sum_lutc_input = "datac";
defparam \Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \Equal14~0 (
// Equation(s):
// \Equal14~0_combout  = (!Rx_cmd[9] & (((!Rx_cmd[16] & !Rx_cmd[8]))))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(vcc),
	.datac(Rx_cmd[16]),
	.datad(Rx_cmd[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~0 .lut_mask = "0005";
defparam \Equal14~0 .operation_mode = "normal";
defparam \Equal14~0 .output_mode = "comb_only";
defparam \Equal14~0 .register_cascade_mode = "off";
defparam \Equal14~0 .sum_lutc_input = "datac";
defparam \Equal14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \Equal13~2 (
// Equation(s):
// \Equal13~2_combout  = (!Rx_cmd[17] & (((Rx_cmd[16] & Rx_cmd[8]))))

	.clk(gnd),
	.dataa(Rx_cmd[17]),
	.datab(vcc),
	.datac(Rx_cmd[16]),
	.datad(Rx_cmd[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~2 .lut_mask = "5000";
defparam \Equal13~2 .operation_mode = "normal";
defparam \Equal13~2 .output_mode = "comb_only";
defparam \Equal13~2 .register_cascade_mode = "off";
defparam \Equal13~2 .sum_lutc_input = "datac";
defparam \Equal13~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \Equal13~3 (
// Equation(s):
// \Equal13~3_combout  = (\Equal13~2_combout  & (((\Equal13~1_combout  & \Equal13~0 ))))

	.clk(gnd),
	.dataa(\Equal13~2_combout ),
	.datab(vcc),
	.datac(\Equal13~1_combout ),
	.datad(\Equal13~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~3 .lut_mask = "a000";
defparam \Equal13~3 .operation_mode = "normal";
defparam \Equal13~3 .output_mode = "comb_only";
defparam \Equal13~3 .register_cascade_mode = "off";
defparam \Equal13~3 .sum_lutc_input = "datac";
defparam \Equal13~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \Equal15~1 (
// Equation(s):
// \Equal15~1_combout  = (!Rx_cmd[8] & (\Equal13~0  & (\Equal13~1_combout  & \Equal15~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(\Equal13~0 ),
	.datac(\Equal13~1_combout ),
	.datad(\Equal15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal15~1 .lut_mask = "4000";
defparam \Equal15~1 .operation_mode = "normal";
defparam \Equal15~1 .output_mode = "comb_only";
defparam \Equal15~1 .register_cascade_mode = "off";
defparam \Equal15~1 .sum_lutc_input = "datac";
defparam \Equal15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = (((Rx_cmd[2] & Rx_cmd[20])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[2]),
	.datad(Rx_cmd[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~2 .lut_mask = "f000";
defparam \Equal6~2 .operation_mode = "normal";
defparam \Equal6~2 .output_mode = "comb_only";
defparam \Equal6~2 .register_cascade_mode = "off";
defparam \Equal6~2 .sum_lutc_input = "datac";
defparam \Equal6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \Equal18~0 (
// Equation(s):
// \Equal18~0_combout  = (\Equal6~2_combout  & (!Rx_cmd[8] & (\Equal6~1  & \Equal12~0 )))

	.clk(gnd),
	.dataa(\Equal6~2_combout ),
	.datab(Rx_cmd[8]),
	.datac(\Equal6~1 ),
	.datad(\Equal12~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal18~0 .lut_mask = "2000";
defparam \Equal18~0 .operation_mode = "normal";
defparam \Equal18~0 .output_mode = "comb_only";
defparam \Equal18~0 .register_cascade_mode = "off";
defparam \Equal18~0 .sum_lutc_input = "datac";
defparam \Equal18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \WideOr17~0 (
// Equation(s):
// \WideOr17~0_combout  = (!\Equal15~1_combout  & (!\Equal18~0_combout  & ((Rx_cmd[4]) # (!\Equal13~3_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[4]),
	.datab(\Equal13~3_combout ),
	.datac(\Equal15~1_combout ),
	.datad(\Equal18~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr17~0 .lut_mask = "000b";
defparam \WideOr17~0 .operation_mode = "normal";
defparam \WideOr17~0 .output_mode = "comb_only";
defparam \WideOr17~0 .register_cascade_mode = "off";
defparam \WideOr17~0 .sum_lutc_input = "datac";
defparam \WideOr17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (\WideOr17~0_combout  & (((!\Equal14~0_combout ) # (!\Equal4~1_combout )) # (!Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(\Equal4~1_combout ),
	.datac(\Equal14~0_combout ),
	.datad(\WideOr17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = "7f00";
defparam \WideNor1~0 .operation_mode = "normal";
defparam \WideNor1~0 .output_mode = "comb_only";
defparam \WideNor1~0 .register_cascade_mode = "off";
defparam \WideNor1~0 .sum_lutc_input = "datac";
defparam \WideNor1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \Equal5~5 (
// Equation(s):
// \Equal5~5_combout  = (Rx_cmd[20] & (\Equal5~3  & (\Equal5~4  & \Equal5~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(\Equal5~3 ),
	.datac(\Equal5~4 ),
	.datad(\Equal5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~5 .lut_mask = "8000";
defparam \Equal5~5 .operation_mode = "normal";
defparam \Equal5~5 .output_mode = "comb_only";
defparam \Equal5~5 .register_cascade_mode = "off";
defparam \Equal5~5 .sum_lutc_input = "datac";
defparam \Equal5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \Equal5~6 (
// Equation(s):
// \Equal5~6_combout  = (((\Equal5~5_combout  & Rx_cmd[10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal5~5_combout ),
	.datad(Rx_cmd[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~6 .lut_mask = "f000";
defparam \Equal5~6 .operation_mode = "normal";
defparam \Equal5~6 .output_mode = "comb_only";
defparam \Equal5~6 .register_cascade_mode = "off";
defparam \Equal5~6 .sum_lutc_input = "datac";
defparam \Equal5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = ((Rx_cmd[0] & (!Rx_cmd[18] & Rx_cmd[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[0]),
	.datac(Rx_cmd[18]),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~3 .lut_mask = "0c00";
defparam \Equal6~3 .operation_mode = "normal";
defparam \Equal6~3 .output_mode = "comb_only";
defparam \Equal6~3 .register_cascade_mode = "off";
defparam \Equal6~3 .sum_lutc_input = "datac";
defparam \Equal6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = (\Equal6~2_combout  & (Rx_cmd[8] & (\Equal6~3_combout  & \Equal6~1 )))

	.clk(gnd),
	.dataa(\Equal6~2_combout ),
	.datab(Rx_cmd[8]),
	.datac(\Equal6~3_combout ),
	.datad(\Equal6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~4 .lut_mask = "8000";
defparam \Equal6~4 .operation_mode = "normal";
defparam \Equal6~4 .output_mode = "comb_only";
defparam \Equal6~4 .register_cascade_mode = "off";
defparam \Equal6~4 .sum_lutc_input = "datac";
defparam \Equal6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (!\Equal6~4_combout  & (((!\Equal5~0 ) # (!\Equal5~6_combout )) # (!Rx_cmd[9])))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(\Equal5~6_combout ),
	.datac(\Equal5~0 ),
	.datad(\Equal6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = "007f";
defparam \WideOr2~0 .operation_mode = "normal";
defparam \WideOr2~0 .output_mode = "comb_only";
defparam \WideOr2~0 .register_cascade_mode = "off";
defparam \WideOr2~0 .sum_lutc_input = "datac";
defparam \WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = (Rx_cmd[2] & (Rx_cmd[16] & (Rx_cmd[9] & \Equal4~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[16]),
	.datac(Rx_cmd[9]),
	.datad(\Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~2 .lut_mask = "8000";
defparam \Equal4~2 .operation_mode = "normal";
defparam \Equal4~2 .output_mode = "comb_only";
defparam \Equal4~2 .register_cascade_mode = "off";
defparam \Equal4~2 .sum_lutc_input = "datac";
defparam \Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ((\Equal19~0  & (Rx_cmd[2] & \Equal6~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal19~0 ),
	.datac(Rx_cmd[2]),
	.datad(\Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = "c000";
defparam \Equal2~1 .operation_mode = "normal";
defparam \Equal2~1 .output_mode = "comb_only";
defparam \Equal2~1 .register_cascade_mode = "off";
defparam \Equal2~1 .sum_lutc_input = "datac";
defparam \Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ((Rx_cmd[10] & (\Equal5~2_combout  & \Equal2~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[10]),
	.datac(\Equal5~2_combout ),
	.datad(\Equal2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = "c000";
defparam \Equal2~2 .operation_mode = "normal";
defparam \Equal2~2 .output_mode = "comb_only";
defparam \Equal2~2 .register_cascade_mode = "off";
defparam \Equal2~2 .sum_lutc_input = "datac";
defparam \Equal2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (Rx_cmd[1] & (\Equal2~1_combout  & (!Rx_cmd[8] & \Equal2~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(\Equal2~1_combout ),
	.datac(Rx_cmd[8]),
	.datad(\Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = "0800";
defparam \Equal2~3 .operation_mode = "normal";
defparam \Equal2~3 .output_mode = "comb_only";
defparam \Equal2~3 .register_cascade_mode = "off";
defparam \Equal2~3 .sum_lutc_input = "datac";
defparam \Equal2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \Equal12~1 (
// Equation(s):
// \Equal12~1_combout  = (!Rx_cmd[9] & (Rx_cmd[3] & (\Equal12~0  & \Equal5~6_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[3]),
	.datac(\Equal12~0 ),
	.datad(\Equal5~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~1 .lut_mask = "4000";
defparam \Equal12~1 .operation_mode = "normal";
defparam \Equal12~1 .output_mode = "comb_only";
defparam \Equal12~1 .register_cascade_mode = "off";
defparam \Equal12~1 .sum_lutc_input = "datac";
defparam \Equal12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (\Equal3~2  & (!Rx_cmd[1] & (\Equal21~3  & \Equal2~1_combout )))

	.clk(gnd),
	.dataa(\Equal3~2 ),
	.datab(Rx_cmd[1]),
	.datac(\Equal21~3 ),
	.datad(\Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = "2000";
defparam \Equal3~3 .operation_mode = "normal";
defparam \Equal3~3 .output_mode = "comb_only";
defparam \Equal3~3 .register_cascade_mode = "off";
defparam \Equal3~3 .sum_lutc_input = "datac";
defparam \Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \Equal3~5 (
// Equation(s):
// \Equal3~5_combout  = (Rx_cmd[8] & (!Rx_cmd[16] & (\Equal3~3_combout  & Rx_cmd[9])))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[16]),
	.datac(\Equal3~3_combout ),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~5 .lut_mask = "2000";
defparam \Equal3~5 .operation_mode = "normal";
defparam \Equal3~5 .output_mode = "comb_only";
defparam \Equal3~5 .register_cascade_mode = "off";
defparam \Equal3~5 .sum_lutc_input = "datac";
defparam \Equal3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (!Rx_cmd[20] & (!Rx_cmd[2] & (\Equal23~1_combout  & \Equal2~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[2]),
	.datac(\Equal23~1_combout ),
	.datad(\Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = "1000";
defparam \Equal8~0 .operation_mode = "normal";
defparam \Equal8~0 .output_mode = "comb_only";
defparam \Equal8~0 .register_cascade_mode = "off";
defparam \Equal8~0 .sum_lutc_input = "datac";
defparam \Equal8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \Equal3~4 (
// Equation(s):
// \Equal3~4_combout  = ((!Rx_cmd[16] & (Rx_cmd[8] & Rx_cmd[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[16]),
	.datac(Rx_cmd[8]),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~4 .lut_mask = "3000";
defparam \Equal3~4 .operation_mode = "normal";
defparam \Equal3~4 .output_mode = "comb_only";
defparam \Equal3~4 .register_cascade_mode = "off";
defparam \Equal3~4 .sum_lutc_input = "datac";
defparam \Equal3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = ((\Equal3~4_combout  & (!Rx_cmd[2] & \Equal4~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal3~4_combout ),
	.datac(Rx_cmd[2]),
	.datad(\Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = "0c00";
defparam \Equal7~0 .operation_mode = "normal";
defparam \Equal7~0 .output_mode = "comb_only";
defparam \Equal7~0 .register_cascade_mode = "off";
defparam \Equal7~0 .sum_lutc_input = "datac";
defparam \Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (Rx_cmd[4] & (!\Equal13~3_combout  & ((!\Equal3~3_combout ) # (!\Equal14~0_combout )))) # (!Rx_cmd[4] & (((!\Equal3~3_combout )) # (!\Equal14~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[4]),
	.datab(\Equal14~0_combout ),
	.datac(\Equal3~3_combout ),
	.datad(\Equal13~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = "153f";
defparam \WideOr0~0 .operation_mode = "normal";
defparam \WideOr0~0 .output_mode = "comb_only";
defparam \WideOr0~0 .register_cascade_mode = "off";
defparam \WideOr0~0 .sum_lutc_input = "datac";
defparam \WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = (Rx_cmd[3] & (((!Rx_cmd[1] & !Rx_cmd[4]))))

	.clk(gnd),
	.dataa(Rx_cmd[3]),
	.datab(vcc),
	.datac(Rx_cmd[1]),
	.datad(Rx_cmd[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~0 .lut_mask = "000a";
defparam \Equal10~0 .operation_mode = "normal";
defparam \Equal10~0 .output_mode = "comb_only";
defparam \Equal10~0 .register_cascade_mode = "off";
defparam \Equal10~0 .sum_lutc_input = "datac";
defparam \Equal10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (!Rx_cmd[3] & (((Rx_cmd[1] & Rx_cmd[4]))))

	.clk(gnd),
	.dataa(Rx_cmd[3]),
	.datab(vcc),
	.datac(Rx_cmd[1]),
	.datad(Rx_cmd[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = "5000";
defparam \Equal9~0 .operation_mode = "normal";
defparam \Equal9~0 .output_mode = "comb_only";
defparam \Equal9~0 .register_cascade_mode = "off";
defparam \Equal9~0 .sum_lutc_input = "datac";
defparam \Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \Equal10~3 (
// Equation(s):
// \Equal10~3_combout  = (!Rx_cmd[2] & (\Equal21~3  & (\Equal3~2  & \Equal10~2 )))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(\Equal21~3 ),
	.datac(\Equal3~2 ),
	.datad(\Equal10~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~3 .lut_mask = "4000";
defparam \Equal10~3 .operation_mode = "normal";
defparam \Equal10~3 .output_mode = "comb_only";
defparam \Equal10~3 .register_cascade_mode = "off";
defparam \Equal10~3 .sum_lutc_input = "datac";
defparam \Equal10~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = (\Equal5~0  & (!Rx_cmd[10] & (!Rx_cmd[9] & \Equal5~5_combout )))

	.clk(gnd),
	.dataa(\Equal5~0 ),
	.datab(Rx_cmd[10]),
	.datac(Rx_cmd[9]),
	.datad(\Equal5~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal11~0 .lut_mask = "0200";
defparam \Equal11~0 .operation_mode = "normal";
defparam \Equal11~0 .output_mode = "comb_only";
defparam \Equal11~0 .register_cascade_mode = "off";
defparam \Equal11~0 .sum_lutc_input = "datac";
defparam \Equal11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = (!\Equal11~0_combout  & (((!\Equal10~0_combout  & !\Equal9~0_combout )) # (!\Equal10~3_combout )))

	.clk(gnd),
	.dataa(\Equal10~0_combout ),
	.datab(\Equal9~0_combout ),
	.datac(\Equal10~3_combout ),
	.datad(\Equal11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr9~0 .lut_mask = "001f";
defparam \WideOr9~0 .operation_mode = "normal";
defparam \WideOr9~0 .output_mode = "comb_only";
defparam \WideOr9~0 .register_cascade_mode = "off";
defparam \WideOr9~0 .sum_lutc_input = "datac";
defparam \WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (!\Equal8~0_combout  & (!\Equal7~0_combout  & (\WideOr0~0_combout  & \WideOr9~0_combout )))

	.clk(gnd),
	.dataa(\Equal8~0_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\WideOr0~0_combout ),
	.datad(\WideOr9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = "1000";
defparam \WideOr0~1 .operation_mode = "normal";
defparam \WideOr0~1 .output_mode = "comb_only";
defparam \WideOr0~1 .register_cascade_mode = "off";
defparam \WideOr0~1 .sum_lutc_input = "datac";
defparam \WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = (!\Equal2~3_combout  & (!\Equal12~1_combout  & (!\Equal3~5_combout  & \WideOr0~1_combout )))

	.clk(gnd),
	.dataa(\Equal2~3_combout ),
	.datab(\Equal12~1_combout ),
	.datac(\Equal3~5_combout ),
	.datad(\WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~1 .lut_mask = "0100";
defparam \WideNor1~1 .operation_mode = "normal";
defparam \WideNor1~1 .output_mode = "comb_only";
defparam \WideNor1~1 .register_cascade_mode = "off";
defparam \WideNor1~1 .sum_lutc_input = "datac";
defparam \WideNor1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \WideNor1~2 (
// Equation(s):
// \WideNor1~2_combout  = (\WideOr2~0_combout  & (\WideNor1~1_combout  & ((!\Equal4~2_combout ) # (!Rx_cmd[8]))))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(\WideOr2~0_combout ),
	.datac(\Equal4~2_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~2 .lut_mask = "4c00";
defparam \WideNor1~2 .operation_mode = "normal";
defparam \WideNor1~2 .output_mode = "comb_only";
defparam \WideNor1~2 .register_cascade_mode = "off";
defparam \WideNor1~2 .sum_lutc_input = "datac";
defparam \WideNor1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \Equal20~0 (
// Equation(s):
// \Equal20~0_combout  = (((!Rx_cmd[8] & \Equal4~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[8]),
	.datad(\Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal20~0 .lut_mask = "0f00";
defparam \Equal20~0 .operation_mode = "normal";
defparam \Equal20~0 .output_mode = "comb_only";
defparam \Equal20~0 .register_cascade_mode = "off";
defparam \Equal20~0 .sum_lutc_input = "datac";
defparam \Equal20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \WideNor1~3 (
// Equation(s):
// \WideNor1~3_combout  = (!\Equal19~2_combout  & (\WideNor1~0_combout  & (\WideNor1~2_combout  & !\Equal20~0_combout )))

	.clk(gnd),
	.dataa(\Equal19~2_combout ),
	.datab(\WideNor1~0_combout ),
	.datac(\WideNor1~2_combout ),
	.datad(\Equal20~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~3 .lut_mask = "0040";
defparam \WideNor1~3 .operation_mode = "normal";
defparam \WideNor1~3 .output_mode = "comb_only";
defparam \WideNor1~3 .register_cascade_mode = "off";
defparam \WideNor1~3 .sum_lutc_input = "datac";
defparam \WideNor1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \led~reg0 (
// Equation(s):
// \led~reg0_regout  = DFFEAS((\Equal23~0_combout  & (!\Equal23~2_combout  & ((!\WideNor1~3_combout ) # (!\WideNor1~4_combout )))) # (!\Equal23~0_combout  & (((!\WideNor1~3_combout ) # (!\WideNor1~4_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout 
// ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal23~0_combout ),
	.datab(\Equal23~2_combout ),
	.datac(\WideNor1~4_combout ),
	.datad(\WideNor1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "0777";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_only";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \Equal14~1 (
// Equation(s):
// \Equal14~1_combout  = (!Rx_cmd[9] & (!Rx_cmd[16] & (\Equal3~3_combout  & !Rx_cmd[8])))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[16]),
	.datac(\Equal3~3_combout ),
	.datad(Rx_cmd[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~1 .lut_mask = "0010";
defparam \Equal14~1 .operation_mode = "normal";
defparam \Equal14~1 .output_mode = "comb_only";
defparam \Equal14~1 .register_cascade_mode = "off";
defparam \Equal14~1 .sum_lutc_input = "datac";
defparam \Equal14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \Equal13~4 (
// Equation(s):
// \Equal13~4_combout  = (\Equal13~1_combout  & (Rx_cmd[4] & (\Equal13~0  & \Equal13~2_combout )))

	.clk(gnd),
	.dataa(\Equal13~1_combout ),
	.datab(Rx_cmd[4]),
	.datac(\Equal13~0 ),
	.datad(\Equal13~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~4 .lut_mask = "8000";
defparam \Equal13~4 .operation_mode = "normal";
defparam \Equal13~4 .output_mode = "comb_only";
defparam \Equal13~4 .register_cascade_mode = "off";
defparam \Equal13~4 .sum_lutc_input = "datac";
defparam \Equal13~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \WideOr0~2 (
// Equation(s):
// \WideOr0~2_combout  = (!\Equal14~1_combout  & (\WideOr9~0_combout  & (!\Equal8~0_combout  & !\Equal13~4_combout )))

	.clk(gnd),
	.dataa(\Equal14~1_combout ),
	.datab(\WideOr9~0_combout ),
	.datac(\Equal8~0_combout ),
	.datad(\Equal13~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~2 .lut_mask = "0004";
defparam \WideOr0~2 .operation_mode = "normal";
defparam \WideOr0~2 .output_mode = "comb_only";
defparam \WideOr0~2 .register_cascade_mode = "off";
defparam \WideOr0~2 .sum_lutc_input = "datac";
defparam \WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \WideOr21~0 (
// Equation(s):
// \WideOr21~0_combout  = ((!\Equal21~5_combout  & (!\Equal22~0_combout  & !\Equal19~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal21~5_combout ),
	.datac(\Equal22~0_combout ),
	.datad(\Equal19~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr21~0 .lut_mask = "0003";
defparam \WideOr21~0 .operation_mode = "normal";
defparam \WideOr21~0 .output_mode = "comb_only";
defparam \WideOr21~0 .register_cascade_mode = "off";
defparam \WideOr21~0 .sum_lutc_input = "datac";
defparam \WideOr21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \Equal5~7 (
// Equation(s):
// \Equal5~7_combout  = (\Equal5~5_combout  & (Rx_cmd[10] & (\Equal5~0  & Rx_cmd[9])))

	.clk(gnd),
	.dataa(\Equal5~5_combout ),
	.datab(Rx_cmd[10]),
	.datac(\Equal5~0 ),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~7 .lut_mask = "8000";
defparam \Equal5~7 .operation_mode = "normal";
defparam \Equal5~7 .output_mode = "comb_only";
defparam \Equal5~7 .register_cascade_mode = "off";
defparam \Equal5~7 .sum_lutc_input = "datac";
defparam \Equal5~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ((!\Equal5~7_combout  & (!\Equal6~4_combout  & !\Equal4~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal5~7_combout ),
	.datac(\Equal6~4_combout ),
	.datad(\Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = "0003";
defparam \WideOr1~0 .operation_mode = "normal";
defparam \WideOr1~0 .output_mode = "comb_only";
defparam \WideOr1~0 .register_cascade_mode = "off";
defparam \WideOr1~0 .sum_lutc_input = "datac";
defparam \WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = ((\WideOr21~0_combout  & (\WideOr1~0_combout  & \WideNor1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\WideOr21~0_combout ),
	.datac(\WideOr1~0_combout ),
	.datad(\WideNor1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = "c000";
defparam \WideOr1~1 .operation_mode = "normal";
defparam \WideOr1~1 .output_mode = "comb_only";
defparam \WideOr1~1 .register_cascade_mode = "off";
defparam \WideOr1~1 .sum_lutc_input = "datac";
defparam \WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (!\Equal3~5_combout  & (!\Equal2~3_combout  & (!\Equal7~0_combout  & \WideOr1~1_combout )))

	.clk(gnd),
	.dataa(\Equal3~5_combout ),
	.datab(\Equal2~3_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = "0100";
defparam \WideOr13~0 .operation_mode = "normal";
defparam \WideOr13~0 .output_mode = "comb_only";
defparam \WideOr13~0 .register_cascade_mode = "off";
defparam \WideOr13~0 .sum_lutc_input = "datac";
defparam \WideOr13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell linkPMH(
// Equation(s):
// \linkPMH~regout  = DFFEAS((\Equal12~1_combout ) # ((\linkPMH~regout  & ((!\WideOr13~0_combout ) # (!\WideOr0~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkPMH~regout ),
	.datab(\WideOr0~2_combout ),
	.datac(\Equal12~1_combout ),
	.datad(\WideOr13~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkPMH~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkPMH.lut_mask = "f2fa";
defparam linkPMH.operation_mode = "normal";
defparam linkPMH.output_mode = "reg_only";
defparam linkPMH.register_cascade_mode = "off";
defparam linkPMH.sum_lutc_input = "datac";
defparam linkPMH.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \WideOr0~3 (
// Equation(s):
// \WideOr0~3_combout  = ((!\Equal3~5_combout  & (!\Equal12~1_combout  & \WideOr1~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal3~5_combout ),
	.datac(\Equal12~1_combout ),
	.datad(\WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~3 .lut_mask = "0300";
defparam \WideOr0~3 .operation_mode = "normal";
defparam \WideOr0~3 .output_mode = "comb_only";
defparam \WideOr0~3 .register_cascade_mode = "off";
defparam \WideOr0~3 .sum_lutc_input = "datac";
defparam \WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell linkGLO(
// Equation(s):
// \linkGLO~regout  = DFFEAS((\Equal2~3_combout ) # ((\linkGLO~regout  & ((!\WideOr0~3_combout ) # (!\WideOr0~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkGLO~regout ),
	.datab(\Equal2~3_combout ),
	.datac(\WideOr0~1_combout ),
	.datad(\WideOr0~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGLO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGLO.lut_mask = "ceee";
defparam linkGLO.operation_mode = "normal";
defparam linkGLO.output_mode = "reg_only";
defparam linkGLO.register_cascade_mode = "off";
defparam linkGLO.sum_lutc_input = "datac";
defparam linkGLO.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \Equal16~0 (
// Equation(s):
// \Equal16~0_combout  = (Rx_cmd[2] & (\Equal14~0_combout  & ((\Equal4~1_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(\Equal14~0_combout ),
	.datac(vcc),
	.datad(\Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal16~0 .lut_mask = "8800";
defparam \Equal16~0 .operation_mode = "normal";
defparam \Equal16~0 .output_mode = "comb_only";
defparam \Equal16~0 .register_cascade_mode = "off";
defparam \Equal16~0 .sum_lutc_input = "datac";
defparam \Equal16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = (Rx_cmd[8] & (((\Equal4~2_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~3 .lut_mask = "aa00";
defparam \Equal4~3 .operation_mode = "normal";
defparam \Equal4~3 .output_mode = "comb_only";
defparam \Equal4~3 .register_cascade_mode = "off";
defparam \Equal4~3 .sum_lutc_input = "datac";
defparam \Equal4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = ((\WideOr21~0_combout  & ((Rx_cmd[8]) # (!\Equal4~2_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(\Equal4~2_combout ),
	.datac(vcc),
	.datad(\WideOr21~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr16~0 .lut_mask = "bb00";
defparam \WideOr16~0 .operation_mode = "normal";
defparam \WideOr16~0 .output_mode = "comb_only";
defparam \WideOr16~0 .register_cascade_mode = "off";
defparam \WideOr16~0 .sum_lutc_input = "datac";
defparam \WideOr16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \WideOr16~1 (
// Equation(s):
// \WideOr16~1_combout  = (!\Equal4~3_combout  & (\WideOr2~0_combout  & (\WideOr16~0_combout  & \WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\Equal4~3_combout ),
	.datab(\WideOr2~0_combout ),
	.datac(\WideOr16~0_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr16~1 .lut_mask = "4000";
defparam \WideOr16~1 .operation_mode = "normal";
defparam \WideOr16~1 .output_mode = "comb_only";
defparam \WideOr16~1 .register_cascade_mode = "off";
defparam \WideOr16~1 .sum_lutc_input = "datac";
defparam \WideOr16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell linkTPT(
// Equation(s):
// \linkTPT~regout  = DFFEAS((\Equal16~0_combout ) # ((\linkTPT~regout  & ((!\WideOr16~1_combout ) # (!\WideOr17~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr17~0_combout ),
	.datab(\linkTPT~regout ),
	.datac(\Equal16~0_combout ),
	.datad(\WideOr16~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTPT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTPT.lut_mask = "f4fc";
defparam linkTPT.operation_mode = "normal";
defparam linkTPT.output_mode = "reg_only";
defparam linkTPT.register_cascade_mode = "off";
defparam linkTPT.sum_lutc_input = "datac";
defparam linkTPT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = (\Equal2~3_combout ) # (((\Equal8~0_combout ) # (!\WideOr9~0_combout )) # (!\WideOr0~0_combout ))

	.clk(gnd),
	.dataa(\Equal2~3_combout ),
	.datab(\WideOr0~0_combout ),
	.datac(\Equal8~0_combout ),
	.datad(\WideOr9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr8~0 .lut_mask = "fbff";
defparam \WideOr8~0 .operation_mode = "normal";
defparam \WideOr8~0 .output_mode = "comb_only";
defparam \WideOr8~0 .register_cascade_mode = "off";
defparam \WideOr8~0 .sum_lutc_input = "datac";
defparam \WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell linkTSP(
// Equation(s):
// \linkTSP~regout  = DFFEAS((\Equal7~0_combout ) # ((\linkTSP~regout  & ((\WideOr8~0_combout ) # (!\WideOr0~3_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal7~0_combout ),
	.datab(\WideOr8~0_combout ),
	.datac(\WideOr0~3_combout ),
	.datad(\linkTSP~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTSP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTSP.lut_mask = "efaa";
defparam linkTSP.operation_mode = "normal";
defparam linkTSP.output_mode = "reg_only";
defparam linkTSP.register_cascade_mode = "off";
defparam linkTSP.sum_lutc_input = "datac";
defparam linkTSP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (\WideOr21~0_combout  & (!\Equal4~2_combout  & (\WideNor1~0_combout  & \WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\WideOr21~0_combout ),
	.datab(\Equal4~2_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = "2000";
defparam \WideOr5~0 .operation_mode = "normal";
defparam \WideOr5~0 .output_mode = "comb_only";
defparam \WideOr5~0 .register_cascade_mode = "off";
defparam \WideOr5~0 .sum_lutc_input = "datac";
defparam \WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell linkTOC(
// Equation(s):
// \linkTOC~regout  = DFFEAS((\Equal5~7_combout ) # ((\linkTOC~regout  & ((\Equal6~4_combout ) # (!\WideOr5~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal6~4_combout ),
	.datab(\Equal5~7_combout ),
	.datac(\WideOr5~0_combout ),
	.datad(\linkTOC~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTOC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTOC.lut_mask = "efcc";
defparam linkTOC.operation_mode = "normal";
defparam linkTOC.output_mode = "reg_only";
defparam linkTOC.register_cascade_mode = "off";
defparam linkTOC.sum_lutc_input = "datac";
defparam linkTOC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \BusA[15]~42 (
// Equation(s):
// \BusA[15]~42_combout  = (!\linkTPT~regout  & (((!\linkTSP~regout  & !\linkTOC~regout ))))

	.clk(gnd),
	.dataa(\linkTPT~regout ),
	.datab(vcc),
	.datac(\linkTSP~regout ),
	.datad(\linkTOC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~42 .lut_mask = "0005";
defparam \BusA[15]~42 .operation_mode = "normal";
defparam \BusA[15]~42 .output_mode = "comb_only";
defparam \BusA[15]~42 .register_cascade_mode = "off";
defparam \BusA[15]~42 .sum_lutc_input = "datac";
defparam \BusA[15]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = (!\Equal12~1_combout  & (((!\Equal8~0_combout  & \WideOr9~0_combout ))))

	.clk(gnd),
	.dataa(\Equal12~1_combout ),
	.datab(vcc),
	.datac(\Equal8~0_combout ),
	.datad(\WideOr9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr14~0 .lut_mask = "0500";
defparam \WideOr14~0 .operation_mode = "normal";
defparam \WideOr14~0 .output_mode = "comb_only";
defparam \WideOr14~0 .register_cascade_mode = "off";
defparam \WideOr14~0 .sum_lutc_input = "datac";
defparam \WideOr14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \WideOr1~2 (
// Equation(s):
// \WideOr1~2_combout  = (!\Equal2~3_combout  & (((Rx_cmd[2]) # (!\Equal4~1_combout )) # (!\Equal3~4_combout )))

	.clk(gnd),
	.dataa(\Equal3~4_combout ),
	.datab(Rx_cmd[2]),
	.datac(\Equal4~1_combout ),
	.datad(\Equal2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~2 .lut_mask = "00df";
defparam \WideOr1~2 .operation_mode = "normal";
defparam \WideOr1~2 .output_mode = "comb_only";
defparam \WideOr1~2 .register_cascade_mode = "off";
defparam \WideOr1~2 .sum_lutc_input = "datac";
defparam \WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = (\WideOr1~2_combout  & (!\Equal3~5_combout  & (!\Equal13~4_combout  & \WideOr1~1_combout )))

	.clk(gnd),
	.dataa(\WideOr1~2_combout ),
	.datab(\Equal3~5_combout ),
	.datac(\Equal13~4_combout ),
	.datad(\WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr15~0 .lut_mask = "0200";
defparam \WideOr15~0 .operation_mode = "normal";
defparam \WideOr15~0 .output_mode = "comb_only";
defparam \WideOr15~0 .register_cascade_mode = "off";
defparam \WideOr15~0 .sum_lutc_input = "datac";
defparam \WideOr15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell linkFPM(
// Equation(s):
// \linkFPM~regout  = DFFEAS((\Equal14~1_combout ) # ((\linkFPM~regout  & ((!\WideOr15~0_combout ) # (!\WideOr14~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal14~1_combout ),
	.datab(\linkFPM~regout ),
	.datac(\WideOr14~0_combout ),
	.datad(\WideOr15~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFPM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFPM.lut_mask = "aeee";
defparam linkFPM.operation_mode = "normal";
defparam linkFPM.output_mode = "reg_only";
defparam linkFPM.register_cascade_mode = "off";
defparam linkFPM.sum_lutc_input = "datac";
defparam linkFPM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \BusA[15]~49 (
// Equation(s):
// \BusA[15]~49_combout  = (\BusA[15]~42_combout  & (((\BusD[81]~33 )) # (!\linkFPM~regout ))) # (!\BusA[15]~42_combout  & (\BusD[91]~37  & ((\BusD[81]~33 ) # (!\linkFPM~regout ))))

	.clk(gnd),
	.dataa(\BusA[15]~42_combout ),
	.datab(\linkFPM~regout ),
	.datac(\BusD[91]~37 ),
	.datad(\BusD[81]~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~49 .lut_mask = "fa32";
defparam \BusA[15]~49 .operation_mode = "normal";
defparam \BusA[15]~49 .output_mode = "comb_only";
defparam \BusA[15]~49 .register_cascade_mode = "off";
defparam \BusA[15]~49 .sum_lutc_input = "datac";
defparam \BusA[15]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell linkMCG(
// Equation(s):
// \linkMCG~regout  = DFFEAS((\Equal21~5_combout ) # ((\linkMCG~regout  & ((\Equal22~0_combout ) # (!\WideNor1~3_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal22~0_combout ),
	.datab(\linkMCG~regout ),
	.datac(\Equal21~5_combout ),
	.datad(\WideNor1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkMCG~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkMCG.lut_mask = "f8fc";
defparam linkMCG.operation_mode = "normal";
defparam linkMCG.output_mode = "reg_only";
defparam linkMCG.register_cascade_mode = "off";
defparam linkMCG.sum_lutc_input = "datac";
defparam linkMCG.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \BusA[15]~50 (
// Equation(s):
// \BusA[15]~50_combout  = (\BusA[15]~49_combout  & ((\BusA[3]~13 ) # ((!\linkGLO~regout  & !\linkMCG~regout ))))

	.clk(gnd),
	.dataa(\linkGLO~regout ),
	.datab(\BusA[15]~49_combout ),
	.datac(\BusA[3]~13 ),
	.datad(\linkMCG~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~50 .lut_mask = "c0c4";
defparam \BusA[15]~50 .operation_mode = "normal";
defparam \BusA[15]~50 .output_mode = "comb_only";
defparam \BusA[15]~50 .register_cascade_mode = "off";
defparam \BusA[15]~50 .sum_lutc_input = "datac";
defparam \BusA[15]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \BusA[8]~48 (
// Equation(s):
// \BusA[8]~48_combout  = ((\linkFPM~regout ) # ((\linkGLO~regout ) # (\linkMCG~regout ))) # (!\BusA[15]~42_combout )

	.clk(gnd),
	.dataa(\BusA[15]~42_combout ),
	.datab(\linkFPM~regout ),
	.datac(\linkGLO~regout ),
	.datad(\linkMCG~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~48 .lut_mask = "fffd";
defparam \BusA[8]~48 .operation_mode = "normal";
defparam \BusA[8]~48 .output_mode = "comb_only";
defparam \BusA[8]~48 .register_cascade_mode = "off";
defparam \BusA[8]~48 .sum_lutc_input = "datac";
defparam \BusA[8]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \WideOr14~1 (
// Equation(s):
// \WideOr14~1_combout  = (\Equal14~1_combout ) # ((\Equal8~0_combout ) # ((\Equal12~1_combout ) # (!\WideOr9~0_combout )))

	.clk(gnd),
	.dataa(\Equal14~1_combout ),
	.datab(\Equal8~0_combout ),
	.datac(\Equal12~1_combout ),
	.datad(\WideOr9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr14~1 .lut_mask = "feff";
defparam \WideOr14~1 .operation_mode = "normal";
defparam \WideOr14~1 .output_mode = "comb_only";
defparam \WideOr14~1 .register_cascade_mode = "off";
defparam \WideOr14~1 .sum_lutc_input = "datac";
defparam \WideOr14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell linkESS(
// Equation(s):
// \linkESS~regout  = DFFEAS((\Equal13~4_combout ) # ((\linkESS~regout  & ((\WideOr14~1_combout ) # (!\WideOr13~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal13~4_combout ),
	.datab(\linkESS~regout ),
	.datac(\WideOr14~1_combout ),
	.datad(\WideOr13~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkESS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkESS.lut_mask = "eaee";
defparam linkESS.operation_mode = "normal";
defparam linkESS.output_mode = "reg_only";
defparam linkESS.register_cascade_mode = "off";
defparam linkESS.sum_lutc_input = "datac";
defparam linkESS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = (\WideOr21~0_combout  & (\WideOr2~0_combout  & (\WideNor1~0_combout  & \WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\WideOr21~0_combout ),
	.datab(\WideOr2~0_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~1 .lut_mask = "8000";
defparam \WideOr2~1 .operation_mode = "normal";
defparam \WideOr2~1 .output_mode = "comb_only";
defparam \WideOr2~1 .register_cascade_mode = "off";
defparam \WideOr2~1 .sum_lutc_input = "datac";
defparam \WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell tx_start_f(
// Equation(s):
// \tx_start_f~regout  = DFFEAS((\Equal4~2_combout ) # ((\tx_start_f~regout  & ((!\WideOr2~1_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\tx_start_f~regout ),
	.datab(\Equal4~2_combout ),
	.datac(vcc),
	.datad(\WideOr2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\tx_start_f~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam tx_start_f.lut_mask = "ccee";
defparam tx_start_f.operation_mode = "normal";
defparam tx_start_f.output_mode = "reg_only";
defparam tx_start_f.register_cascade_mode = "off";
defparam tx_start_f.sum_lutc_input = "datac";
defparam tx_start_f.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \uart_instance1|rst_cnt[0] (
// Equation(s):
// \uart_instance1|rst_cnt [0] = DFFEAS((((!\uart_instance1|rst_cnt [0]))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|rst_cnt [0]),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[0] .lut_mask = "00ff";
defparam \uart_instance1|rst_cnt[0] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[0] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[0] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[0] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxii_lcell \uart_instance1|Add0~65 (
// Equation(s):
// \uart_instance1|Add0~65_combout  = \uart_instance1|rst_cnt [1] $ ((\uart_instance1|rst_cnt [0]))
// \uart_instance1|Add0~67  = CARRY((\uart_instance1|rst_cnt [1] & (\uart_instance1|rst_cnt [0])))
// \uart_instance1|Add0~67COUT1_82  = CARRY((\uart_instance1|rst_cnt [1] & (\uart_instance1|rst_cnt [0])))

	.clk(gnd),
	.dataa(\uart_instance1|rst_cnt [1]),
	.datab(\uart_instance1|rst_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~67 ),
	.cout1(\uart_instance1|Add0~67COUT1_82 ));
// synopsys translate_off
defparam \uart_instance1|Add0~65 .lut_mask = "6688";
defparam \uart_instance1|Add0~65 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~65 .output_mode = "comb_only";
defparam \uart_instance1|Add0~65 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~65 .sum_lutc_input = "datac";
defparam \uart_instance1|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \uart_instance1|rst_cnt[1] (
// Equation(s):
// \uart_instance1|rst_cnt [1] = DFFEAS(GND, GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], \uart_instance1|Add0~65_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|Add0~65_combout ),
	.datad(vcc),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[1] .lut_mask = "0000";
defparam \uart_instance1|rst_cnt[1] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[1] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[1] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[1] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxii_lcell \uart_instance1|Add0~60 (
// Equation(s):
// \uart_instance1|Add0~60_combout  = (\uart_instance1|rst_cnt [2] $ ((\uart_instance1|Add0~67 )))
// \uart_instance1|Add0~62  = CARRY(((!\uart_instance1|Add0~67COUT1_82 ) # (!\uart_instance1|rst_cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uart_instance1|Add0~67 ),
	.cin1(\uart_instance1|Add0~67COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~60_combout ),
	.regout(),
	.cout(\uart_instance1|Add0~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|Add0~60 .cin0_used = "true";
defparam \uart_instance1|Add0~60 .cin1_used = "true";
defparam \uart_instance1|Add0~60 .lut_mask = "3c3f";
defparam \uart_instance1|Add0~60 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~60 .output_mode = "comb_only";
defparam \uart_instance1|Add0~60 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~60 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxii_lcell \uart_instance1|rst_cnt[2] (
// Equation(s):
// \uart_instance1|rst_cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], \uart_instance1|Add0~60_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|Add0~60_combout ),
	.datad(vcc),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[2] .lut_mask = "0000";
defparam \uart_instance1|rst_cnt[2] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[2] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[2] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[2] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \uart_instance1|Add0~55 (
// Equation(s):
// \uart_instance1|Add0~55_combout  = (\uart_instance1|rst_cnt [3] $ ((!\uart_instance1|Add0~62 )))
// \uart_instance1|Add0~57  = CARRY(((\uart_instance1|rst_cnt [3] & !\uart_instance1|Add0~62 )))
// \uart_instance1|Add0~57COUT1_84  = CARRY(((\uart_instance1|rst_cnt [3] & !\uart_instance1|Add0~62 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~57 ),
	.cout1(\uart_instance1|Add0~57COUT1_84 ));
// synopsys translate_off
defparam \uart_instance1|Add0~55 .cin_used = "true";
defparam \uart_instance1|Add0~55 .lut_mask = "c30c";
defparam \uart_instance1|Add0~55 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~55 .output_mode = "comb_only";
defparam \uart_instance1|Add0~55 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~55 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N1
maxii_lcell \uart_instance1|rst_cnt[3] (
// Equation(s):
// \uart_instance1|rst_cnt [3] = DFFEAS(GND, GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], \uart_instance1|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|Add0~55_combout ),
	.datad(vcc),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[3] .lut_mask = "0000";
defparam \uart_instance1|rst_cnt[3] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[3] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[3] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[3] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \uart_instance1|Add0~50 (
// Equation(s):
// \uart_instance1|Add0~50_combout  = (\uart_instance1|rst_cnt [4] $ (((!\uart_instance1|Add0~62  & \uart_instance1|Add0~57 ) # (\uart_instance1|Add0~62  & \uart_instance1|Add0~57COUT1_84 ))))
// \uart_instance1|Add0~52  = CARRY(((!\uart_instance1|Add0~57 ) # (!\uart_instance1|rst_cnt [4])))
// \uart_instance1|Add0~52COUT1_86  = CARRY(((!\uart_instance1|Add0~57COUT1_84 ) # (!\uart_instance1|rst_cnt [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~62 ),
	.cin0(\uart_instance1|Add0~57 ),
	.cin1(\uart_instance1|Add0~57COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~52 ),
	.cout1(\uart_instance1|Add0~52COUT1_86 ));
// synopsys translate_off
defparam \uart_instance1|Add0~50 .cin0_used = "true";
defparam \uart_instance1|Add0~50 .cin1_used = "true";
defparam \uart_instance1|Add0~50 .cin_used = "true";
defparam \uart_instance1|Add0~50 .lut_mask = "3c3f";
defparam \uart_instance1|Add0~50 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~50 .output_mode = "comb_only";
defparam \uart_instance1|Add0~50 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~50 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \uart_instance1|rst_cnt[4] (
// Equation(s):
// \uart_instance1|rst_cnt [4] = DFFEAS(GND, GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], \uart_instance1|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|Add0~50_combout ),
	.datad(vcc),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[4] .lut_mask = "0000";
defparam \uart_instance1|rst_cnt[4] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[4] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[4] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[4] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \uart_instance1|Add0~45 (
// Equation(s):
// \uart_instance1|Add0~45_combout  = (\uart_instance1|rst_cnt [5] $ ((!(!\uart_instance1|Add0~62  & \uart_instance1|Add0~52 ) # (\uart_instance1|Add0~62  & \uart_instance1|Add0~52COUT1_86 ))))
// \uart_instance1|Add0~47  = CARRY(((\uart_instance1|rst_cnt [5] & !\uart_instance1|Add0~52 )))
// \uart_instance1|Add0~47COUT1_88  = CARRY(((\uart_instance1|rst_cnt [5] & !\uart_instance1|Add0~52COUT1_86 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~62 ),
	.cin0(\uart_instance1|Add0~52 ),
	.cin1(\uart_instance1|Add0~52COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~47 ),
	.cout1(\uart_instance1|Add0~47COUT1_88 ));
// synopsys translate_off
defparam \uart_instance1|Add0~45 .cin0_used = "true";
defparam \uart_instance1|Add0~45 .cin1_used = "true";
defparam \uart_instance1|Add0~45 .cin_used = "true";
defparam \uart_instance1|Add0~45 .lut_mask = "c30c";
defparam \uart_instance1|Add0~45 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~45 .output_mode = "comb_only";
defparam \uart_instance1|Add0~45 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~45 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \uart_instance1|rst_cnt[5] (
// Equation(s):
// \uart_instance1|rst_cnt [5] = DFFEAS((((\uart_instance1|Add0~45_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~45_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[5] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[5] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[5] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[5] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[5] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxii_lcell \uart_instance1|Add0~40 (
// Equation(s):
// \uart_instance1|Add0~40_combout  = (\uart_instance1|rst_cnt [6] $ (((!\uart_instance1|Add0~62  & \uart_instance1|Add0~47 ) # (\uart_instance1|Add0~62  & \uart_instance1|Add0~47COUT1_88 ))))
// \uart_instance1|Add0~42  = CARRY(((!\uart_instance1|Add0~47 ) # (!\uart_instance1|rst_cnt [6])))
// \uart_instance1|Add0~42COUT1_90  = CARRY(((!\uart_instance1|Add0~47COUT1_88 ) # (!\uart_instance1|rst_cnt [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~62 ),
	.cin0(\uart_instance1|Add0~47 ),
	.cin1(\uart_instance1|Add0~47COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~42 ),
	.cout1(\uart_instance1|Add0~42COUT1_90 ));
// synopsys translate_off
defparam \uart_instance1|Add0~40 .cin0_used = "true";
defparam \uart_instance1|Add0~40 .cin1_used = "true";
defparam \uart_instance1|Add0~40 .cin_used = "true";
defparam \uart_instance1|Add0~40 .lut_mask = "3c3f";
defparam \uart_instance1|Add0~40 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~40 .output_mode = "comb_only";
defparam \uart_instance1|Add0~40 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~40 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \uart_instance1|rst_cnt[6] (
// Equation(s):
// \uart_instance1|rst_cnt [6] = DFFEAS((((\uart_instance1|Add0~40_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~40_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[6] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[6] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[6] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[6] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[6] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxii_lcell \uart_instance1|Add0~35 (
// Equation(s):
// \uart_instance1|Add0~35_combout  = \uart_instance1|rst_cnt [7] $ ((((!(!\uart_instance1|Add0~62  & \uart_instance1|Add0~42 ) # (\uart_instance1|Add0~62  & \uart_instance1|Add0~42COUT1_90 )))))
// \uart_instance1|Add0~37  = CARRY((\uart_instance1|rst_cnt [7] & ((!\uart_instance1|Add0~42COUT1_90 ))))

	.clk(gnd),
	.dataa(\uart_instance1|rst_cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~62 ),
	.cin0(\uart_instance1|Add0~42 ),
	.cin1(\uart_instance1|Add0~42COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~35_combout ),
	.regout(),
	.cout(\uart_instance1|Add0~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|Add0~35 .cin0_used = "true";
defparam \uart_instance1|Add0~35 .cin1_used = "true";
defparam \uart_instance1|Add0~35 .cin_used = "true";
defparam \uart_instance1|Add0~35 .lut_mask = "a50a";
defparam \uart_instance1|Add0~35 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~35 .output_mode = "comb_only";
defparam \uart_instance1|Add0~35 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~35 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \uart_instance1|rst_cnt[7] (
// Equation(s):
// \uart_instance1|rst_cnt [7] = DFFEAS(GND, GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], \uart_instance1|Add0~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|Add0~35_combout ),
	.datad(vcc),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[7] .lut_mask = "0000";
defparam \uart_instance1|rst_cnt[7] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[7] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[7] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[7] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \uart_instance1|Add0~30 (
// Equation(s):
// \uart_instance1|Add0~30_combout  = (\uart_instance1|rst_cnt [8] $ ((\uart_instance1|Add0~37 )))
// \uart_instance1|Add0~32  = CARRY(((!\uart_instance1|Add0~37 ) # (!\uart_instance1|rst_cnt [8])))
// \uart_instance1|Add0~32COUT1_92  = CARRY(((!\uart_instance1|Add0~37 ) # (!\uart_instance1|rst_cnt [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~32 ),
	.cout1(\uart_instance1|Add0~32COUT1_92 ));
// synopsys translate_off
defparam \uart_instance1|Add0~30 .cin_used = "true";
defparam \uart_instance1|Add0~30 .lut_mask = "3c3f";
defparam \uart_instance1|Add0~30 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~30 .output_mode = "comb_only";
defparam \uart_instance1|Add0~30 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~30 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \uart_instance1|rst_cnt[8] (
// Equation(s):
// \uart_instance1|rst_cnt [8] = DFFEAS((((\uart_instance1|Add0~30_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~30_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[8] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[8] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[8] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[8] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[8] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \uart_instance1|Add0~25 (
// Equation(s):
// \uart_instance1|Add0~25_combout  = (\uart_instance1|rst_cnt [9] $ ((!(!\uart_instance1|Add0~37  & \uart_instance1|Add0~32 ) # (\uart_instance1|Add0~37  & \uart_instance1|Add0~32COUT1_92 ))))
// \uart_instance1|Add0~27  = CARRY(((\uart_instance1|rst_cnt [9] & !\uart_instance1|Add0~32 )))
// \uart_instance1|Add0~27COUT1_94  = CARRY(((\uart_instance1|rst_cnt [9] & !\uart_instance1|Add0~32COUT1_92 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~37 ),
	.cin0(\uart_instance1|Add0~32 ),
	.cin1(\uart_instance1|Add0~32COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~27 ),
	.cout1(\uart_instance1|Add0~27COUT1_94 ));
// synopsys translate_off
defparam \uart_instance1|Add0~25 .cin0_used = "true";
defparam \uart_instance1|Add0~25 .cin1_used = "true";
defparam \uart_instance1|Add0~25 .cin_used = "true";
defparam \uart_instance1|Add0~25 .lut_mask = "c30c";
defparam \uart_instance1|Add0~25 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~25 .output_mode = "comb_only";
defparam \uart_instance1|Add0~25 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~25 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \uart_instance1|rst_cnt[9] (
// Equation(s):
// \uart_instance1|rst_cnt [9] = DFFEAS(GND, GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], \uart_instance1|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|Add0~25_combout ),
	.datad(vcc),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[9] .lut_mask = "0000";
defparam \uart_instance1|rst_cnt[9] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[9] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[9] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[9] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \uart_instance1|Add0~20 (
// Equation(s):
// \uart_instance1|Add0~20_combout  = \uart_instance1|rst_cnt [10] $ (((((!\uart_instance1|Add0~37  & \uart_instance1|Add0~27 ) # (\uart_instance1|Add0~37  & \uart_instance1|Add0~27COUT1_94 )))))
// \uart_instance1|Add0~22  = CARRY(((!\uart_instance1|Add0~27 )) # (!\uart_instance1|rst_cnt [10]))
// \uart_instance1|Add0~22COUT1_96  = CARRY(((!\uart_instance1|Add0~27COUT1_94 )) # (!\uart_instance1|rst_cnt [10]))

	.clk(gnd),
	.dataa(\uart_instance1|rst_cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~37 ),
	.cin0(\uart_instance1|Add0~27 ),
	.cin1(\uart_instance1|Add0~27COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~22 ),
	.cout1(\uart_instance1|Add0~22COUT1_96 ));
// synopsys translate_off
defparam \uart_instance1|Add0~20 .cin0_used = "true";
defparam \uart_instance1|Add0~20 .cin1_used = "true";
defparam \uart_instance1|Add0~20 .cin_used = "true";
defparam \uart_instance1|Add0~20 .lut_mask = "5a5f";
defparam \uart_instance1|Add0~20 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~20 .output_mode = "comb_only";
defparam \uart_instance1|Add0~20 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~20 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \uart_instance1|rst_cnt[10] (
// Equation(s):
// \uart_instance1|rst_cnt [10] = DFFEAS((((\uart_instance1|Add0~20_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~20_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[10] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[10] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[10] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[10] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[10] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \uart_instance1|Add0~15 (
// Equation(s):
// \uart_instance1|Add0~15_combout  = \uart_instance1|rst_cnt [11] $ ((((!(!\uart_instance1|Add0~37  & \uart_instance1|Add0~22 ) # (\uart_instance1|Add0~37  & \uart_instance1|Add0~22COUT1_96 )))))
// \uart_instance1|Add0~17  = CARRY((\uart_instance1|rst_cnt [11] & ((!\uart_instance1|Add0~22 ))))
// \uart_instance1|Add0~17COUT1_98  = CARRY((\uart_instance1|rst_cnt [11] & ((!\uart_instance1|Add0~22COUT1_96 ))))

	.clk(gnd),
	.dataa(\uart_instance1|rst_cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~37 ),
	.cin0(\uart_instance1|Add0~22 ),
	.cin1(\uart_instance1|Add0~22COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~17 ),
	.cout1(\uart_instance1|Add0~17COUT1_98 ));
// synopsys translate_off
defparam \uart_instance1|Add0~15 .cin0_used = "true";
defparam \uart_instance1|Add0~15 .cin1_used = "true";
defparam \uart_instance1|Add0~15 .cin_used = "true";
defparam \uart_instance1|Add0~15 .lut_mask = "a50a";
defparam \uart_instance1|Add0~15 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~15 .output_mode = "comb_only";
defparam \uart_instance1|Add0~15 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~15 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \uart_instance1|rst_cnt[11] (
// Equation(s):
// \uart_instance1|rst_cnt [11] = DFFEAS((((\uart_instance1|Add0~15_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~15_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[11] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[11] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[11] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[11] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[11] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \uart_instance1|Add0~10 (
// Equation(s):
// \uart_instance1|Add0~10_combout  = (\uart_instance1|rst_cnt [12] $ (((!\uart_instance1|Add0~37  & \uart_instance1|Add0~17 ) # (\uart_instance1|Add0~37  & \uart_instance1|Add0~17COUT1_98 ))))
// \uart_instance1|Add0~12  = CARRY(((!\uart_instance1|Add0~17COUT1_98 ) # (!\uart_instance1|rst_cnt [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~37 ),
	.cin0(\uart_instance1|Add0~17 ),
	.cin1(\uart_instance1|Add0~17COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~10_combout ),
	.regout(),
	.cout(\uart_instance1|Add0~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|Add0~10 .cin0_used = "true";
defparam \uart_instance1|Add0~10 .cin1_used = "true";
defparam \uart_instance1|Add0~10 .cin_used = "true";
defparam \uart_instance1|Add0~10 .lut_mask = "3c3f";
defparam \uart_instance1|Add0~10 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~10 .output_mode = "comb_only";
defparam \uart_instance1|Add0~10 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~10 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \uart_instance1|rst_cnt[12] (
// Equation(s):
// \uart_instance1|rst_cnt [12] = DFFEAS((((\uart_instance1|Add0~10_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~10_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[12] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[12] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[12] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[12] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[12] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \uart_instance1|Add0~5 (
// Equation(s):
// \uart_instance1|Add0~5_combout  = \uart_instance1|rst_cnt [13] $ ((((!\uart_instance1|Add0~12 ))))
// \uart_instance1|Add0~7  = CARRY((\uart_instance1|rst_cnt [13] & ((!\uart_instance1|Add0~12 ))))
// \uart_instance1|Add0~7COUT1_100  = CARRY((\uart_instance1|rst_cnt [13] & ((!\uart_instance1|Add0~12 ))))

	.clk(gnd),
	.dataa(\uart_instance1|rst_cnt [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~7 ),
	.cout1(\uart_instance1|Add0~7COUT1_100 ));
// synopsys translate_off
defparam \uart_instance1|Add0~5 .cin_used = "true";
defparam \uart_instance1|Add0~5 .lut_mask = "a50a";
defparam \uart_instance1|Add0~5 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~5 .output_mode = "comb_only";
defparam \uart_instance1|Add0~5 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~5 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \uart_instance1|rst_cnt[13] (
// Equation(s):
// \uart_instance1|rst_cnt [13] = DFFEAS((((\uart_instance1|Add0~5_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~5_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[13] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[13] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[13] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[13] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[13] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \uart_instance1|Add0~0 (
// Equation(s):
// \uart_instance1|Add0~0_combout  = \uart_instance1|rst_cnt [14] $ (((((!\uart_instance1|Add0~12  & \uart_instance1|Add0~7 ) # (\uart_instance1|Add0~12  & \uart_instance1|Add0~7COUT1_100 )))))

	.clk(gnd),
	.dataa(\uart_instance1|rst_cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~12 ),
	.cin0(\uart_instance1|Add0~7 ),
	.cin1(\uart_instance1|Add0~7COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|Add0~0 .cin0_used = "true";
defparam \uart_instance1|Add0~0 .cin1_used = "true";
defparam \uart_instance1|Add0~0 .cin_used = "true";
defparam \uart_instance1|Add0~0 .lut_mask = "5a5a";
defparam \uart_instance1|Add0~0 .operation_mode = "normal";
defparam \uart_instance1|Add0~0 .output_mode = "comb_only";
defparam \uart_instance1|Add0~0 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~0 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \uart_instance1|rst_cnt[14] (
// Equation(s):
// \uart_instance1|rst_cnt [14] = DFFEAS((((\uart_instance1|rst_cnt [14]) # (\uart_instance1|Add0~0_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rst_cnt [14]),
	.datad(\uart_instance1|Add0~0_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[14] .lut_mask = "fff0";
defparam \uart_instance1|rst_cnt[14] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[14] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[14] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[14] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \uart_instance1|rx_inst|cnt[0] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [0] = DFFEAS((!\uart_instance1|rx_inst|cnt [0]), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[0]~6  = CARRY((\uart_instance1|rx_inst|cnt [0]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [0]),
	.cout(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[0] .lut_mask = "55aa";
defparam \uart_instance1|rx_inst|cnt[0] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[0] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[0] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[0] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \uart_instance1|rx_inst|cnt[1] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [1] = DFFEAS(\uart_instance1|rx_inst|cnt [1] $ ((((\uart_instance1|rx_inst|cnt[0]~6 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[1]~2  = CARRY(((!\uart_instance1|rx_inst|cnt[0]~6 )) # (!\uart_instance1|rx_inst|cnt [1]))
// \uart_instance1|rx_inst|cnt[1]~2COUT1_38  = CARRY(((!\uart_instance1|rx_inst|cnt[0]~6 )) # (!\uart_instance1|rx_inst|cnt [1]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [1]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[1]~2 ),
	.cout1(\uart_instance1|rx_inst|cnt[1]~2COUT1_38 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[1] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[1] .lut_mask = "5a5f";
defparam \uart_instance1|rx_inst|cnt[1] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[1] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[1] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[1] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \uart_instance1|rx_inst|cnt[2] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [2] = DFFEAS(\uart_instance1|rx_inst|cnt [2] $ ((((!(!\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[1]~2 ) # (\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[1]~2COUT1_38 ))))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[2]~4  = CARRY((\uart_instance1|rx_inst|cnt [2] & ((!\uart_instance1|rx_inst|cnt[1]~2 ))))
// \uart_instance1|rx_inst|cnt[2]~4COUT1_40  = CARRY((\uart_instance1|rx_inst|cnt [2] & ((!\uart_instance1|rx_inst|cnt[1]~2COUT1_38 ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cin0(\uart_instance1|rx_inst|cnt[1]~2 ),
	.cin1(\uart_instance1|rx_inst|cnt[1]~2COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [2]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[2]~4 ),
	.cout1(\uart_instance1|rx_inst|cnt[2]~4COUT1_40 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[2] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[2] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[2] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[2] .lut_mask = "a50a";
defparam \uart_instance1|rx_inst|cnt[2] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[2] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[2] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[2] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \uart_instance1|rx_inst|cnt[3] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [3] = DFFEAS((\uart_instance1|rx_inst|cnt [3] $ (((!\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[2]~4 ) # (\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[2]~4COUT1_40 )))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[3]~8  = CARRY(((!\uart_instance1|rx_inst|cnt[2]~4 ) # (!\uart_instance1|rx_inst|cnt [3])))
// \uart_instance1|rx_inst|cnt[3]~8COUT1_42  = CARRY(((!\uart_instance1|rx_inst|cnt[2]~4COUT1_40 ) # (!\uart_instance1|rx_inst|cnt [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cin0(\uart_instance1|rx_inst|cnt[2]~4 ),
	.cin1(\uart_instance1|rx_inst|cnt[2]~4COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [3]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[3]~8 ),
	.cout1(\uart_instance1|rx_inst|cnt[3]~8COUT1_42 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[3] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[3] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[3] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[3] .lut_mask = "3c3f";
defparam \uart_instance1|rx_inst|cnt[3] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[3] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[3] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[3] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \uart_instance1|rx_inst|cnt[4] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [4] = DFFEAS(\uart_instance1|rx_inst|cnt [4] $ ((((!(!\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[3]~8 ) # (\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[3]~8COUT1_42 ))))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[4]~12  = CARRY((\uart_instance1|rx_inst|cnt [4] & ((!\uart_instance1|rx_inst|cnt[3]~8 ))))
// \uart_instance1|rx_inst|cnt[4]~12COUT1_44  = CARRY((\uart_instance1|rx_inst|cnt [4] & ((!\uart_instance1|rx_inst|cnt[3]~8COUT1_42 ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cin0(\uart_instance1|rx_inst|cnt[3]~8 ),
	.cin1(\uart_instance1|rx_inst|cnt[3]~8COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [4]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[4]~12 ),
	.cout1(\uart_instance1|rx_inst|cnt[4]~12COUT1_44 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[4] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[4] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[4] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[4] .lut_mask = "a50a";
defparam \uart_instance1|rx_inst|cnt[4] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[4] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[4] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[4] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \uart_instance1|rx_inst|cnt[5] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [5] = DFFEAS((\uart_instance1|rx_inst|cnt [5] $ (((!\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[4]~12 ) # (\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[4]~12COUT1_44 )))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[5]~10  = CARRY(((!\uart_instance1|rx_inst|cnt[4]~12COUT1_44 ) # (!\uart_instance1|rx_inst|cnt [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cin0(\uart_instance1|rx_inst|cnt[4]~12 ),
	.cin1(\uart_instance1|rx_inst|cnt[4]~12COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [5]),
	.cout(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[5] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[5] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[5] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[5] .lut_mask = "3c3f";
defparam \uart_instance1|rx_inst|cnt[5] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[5] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[5] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[5] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \uart_instance1|rx_inst|cnt[6] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [6] = DFFEAS((\uart_instance1|rx_inst|cnt [6] $ ((!\uart_instance1|rx_inst|cnt[5]~10 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[6]~14  = CARRY(((\uart_instance1|rx_inst|cnt [6] & !\uart_instance1|rx_inst|cnt[5]~10 )))
// \uart_instance1|rx_inst|cnt[6]~14COUT1_46  = CARRY(((\uart_instance1|rx_inst|cnt [6] & !\uart_instance1|rx_inst|cnt[5]~10 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [6]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[6]~14 ),
	.cout1(\uart_instance1|rx_inst|cnt[6]~14COUT1_46 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[6] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[6] .lut_mask = "c30c";
defparam \uart_instance1|rx_inst|cnt[6] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[6] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[6] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[6] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \uart_instance1|rx_inst|cnt[7] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [7] = DFFEAS((\uart_instance1|rx_inst|cnt [7] $ (((!\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[6]~14 ) # (\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[6]~14COUT1_46 )))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[7]~16  = CARRY(((!\uart_instance1|rx_inst|cnt[6]~14 ) # (!\uart_instance1|rx_inst|cnt [7])))
// \uart_instance1|rx_inst|cnt[7]~16COUT1_48  = CARRY(((!\uart_instance1|rx_inst|cnt[6]~14COUT1_46 ) # (!\uart_instance1|rx_inst|cnt [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cin0(\uart_instance1|rx_inst|cnt[6]~14 ),
	.cin1(\uart_instance1|rx_inst|cnt[6]~14COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [7]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[7]~16 ),
	.cout1(\uart_instance1|rx_inst|cnt[7]~16COUT1_48 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[7] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[7] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[7] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[7] .lut_mask = "3c3f";
defparam \uart_instance1|rx_inst|cnt[7] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[7] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[7] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[7] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \uart_instance1|rx_inst|Equal4~1 (
// Equation(s):
// \uart_instance1|rx_inst|Equal4~1_combout  = (\uart_instance1|rx_inst|cnt [5]) # (((!\uart_instance1|rx_inst|cnt [7]) # (!\uart_instance1|rx_inst|cnt [4])) # (!\uart_instance1|rx_inst|cnt [6]))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|cnt [5]),
	.datab(\uart_instance1|rx_inst|cnt [6]),
	.datac(\uart_instance1|rx_inst|cnt [4]),
	.datad(\uart_instance1|rx_inst|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Equal4~1 .lut_mask = "bfff";
defparam \uart_instance1|rx_inst|Equal4~1 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Equal4~1 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Equal4~1 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Equal4~1 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \uart_instance1|rx_inst|Equal4~0 (
// Equation(s):
// \uart_instance1|rx_inst|Equal4~0_combout  = (\uart_instance1|rx_inst|cnt [1]) # (((\uart_instance1|rx_inst|cnt [2]) # (!\uart_instance1|rx_inst|cnt [0])) # (!\uart_instance1|rx_inst|cnt [3]))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|cnt [1]),
	.datab(\uart_instance1|rx_inst|cnt [3]),
	.datac(\uart_instance1|rx_inst|cnt [0]),
	.datad(\uart_instance1|rx_inst|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Equal4~0 .lut_mask = "ffbf";
defparam \uart_instance1|rx_inst|Equal4~0 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Equal4~0 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Equal4~0 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Equal4~0 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \uart_instance1|rx_inst|cnt[8] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [8] = DFFEAS((\uart_instance1|rx_inst|cnt [8] $ ((!(!\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[7]~16 ) # (\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[7]~16COUT1_48 )))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[8]~20  = CARRY(((\uart_instance1|rx_inst|cnt [8] & !\uart_instance1|rx_inst|cnt[7]~16 )))
// \uart_instance1|rx_inst|cnt[8]~20COUT1_50  = CARRY(((\uart_instance1|rx_inst|cnt [8] & !\uart_instance1|rx_inst|cnt[7]~16COUT1_48 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cin0(\uart_instance1|rx_inst|cnt[7]~16 ),
	.cin1(\uart_instance1|rx_inst|cnt[7]~16COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [8]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[8]~20 ),
	.cout1(\uart_instance1|rx_inst|cnt[8]~20COUT1_50 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[8] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[8] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[8] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[8] .lut_mask = "c30c";
defparam \uart_instance1|rx_inst|cnt[8] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[8] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[8] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[8] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \uart_instance1|rx_inst|cnt[9] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [9] = DFFEAS(\uart_instance1|rx_inst|cnt [9] $ (((((!\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[8]~20 ) # (\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[8]~20COUT1_50 ))))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[9]~22  = CARRY(((!\uart_instance1|rx_inst|cnt[8]~20 )) # (!\uart_instance1|rx_inst|cnt [9]))
// \uart_instance1|rx_inst|cnt[9]~22COUT1_52  = CARRY(((!\uart_instance1|rx_inst|cnt[8]~20COUT1_50 )) # (!\uart_instance1|rx_inst|cnt [9]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cin0(\uart_instance1|rx_inst|cnt[8]~20 ),
	.cin1(\uart_instance1|rx_inst|cnt[8]~20COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [9]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[9]~22 ),
	.cout1(\uart_instance1|rx_inst|cnt[9]~22COUT1_52 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[9] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[9] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[9] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[9] .lut_mask = "5a5f";
defparam \uart_instance1|rx_inst|cnt[9] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[9] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[9] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[9] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \uart_instance1|rx_inst|cnt[10] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [10] = DFFEAS(\uart_instance1|rx_inst|cnt [10] $ ((((!(!\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[9]~22 ) # (\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[9]~22COUT1_52 ))))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[10]~24  = CARRY((\uart_instance1|rx_inst|cnt [10] & ((!\uart_instance1|rx_inst|cnt[9]~22COUT1_52 ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cin0(\uart_instance1|rx_inst|cnt[9]~22 ),
	.cin1(\uart_instance1|rx_inst|cnt[9]~22COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [10]),
	.cout(\uart_instance1|rx_inst|cnt[10]~24 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[10] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[10] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[10] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[10] .lut_mask = "a50a";
defparam \uart_instance1|rx_inst|cnt[10] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[10] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[10] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[10] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \uart_instance1|rx_inst|cnt[11] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [11] = DFFEAS(\uart_instance1|rx_inst|cnt [11] $ ((((\uart_instance1|rx_inst|cnt[10]~24 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )
// \uart_instance1|rx_inst|cnt[11]~26  = CARRY(((!\uart_instance1|rx_inst|cnt[10]~24 )) # (!\uart_instance1|rx_inst|cnt [11]))
// \uart_instance1|rx_inst|cnt[11]~26COUT1_54  = CARRY(((!\uart_instance1|rx_inst|cnt[10]~24 )) # (!\uart_instance1|rx_inst|cnt [11]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[10]~24 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [11]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[11]~26 ),
	.cout1(\uart_instance1|rx_inst|cnt[11]~26COUT1_54 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[11] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[11] .lut_mask = "5a5f";
defparam \uart_instance1|rx_inst|cnt[11] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[11] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[11] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[11] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \uart_instance1|rx_inst|cnt[12] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [12] = DFFEAS(\uart_instance1|rx_inst|cnt [12] $ ((((!(!\uart_instance1|rx_inst|cnt[10]~24  & \uart_instance1|rx_inst|cnt[11]~26 ) # (\uart_instance1|rx_inst|cnt[10]~24  & \uart_instance1|rx_inst|cnt[11]~26COUT1_54 ))))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[10]~24 ),
	.cin0(\uart_instance1|rx_inst|cnt[11]~26 ),
	.cin1(\uart_instance1|rx_inst|cnt[11]~26COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[12] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[12] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[12] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[12] .lut_mask = "a5a5";
defparam \uart_instance1|rx_inst|cnt[12] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|cnt[12] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[12] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[12] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \uart_instance1|rx_inst|Equal4~2 (
// Equation(s):
// \uart_instance1|rx_inst|Equal4~2_combout  = (\uart_instance1|rx_inst|cnt [11]) # ((\uart_instance1|rx_inst|cnt [8]) # ((\uart_instance1|rx_inst|cnt [10]) # (\uart_instance1|rx_inst|cnt [9])))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|cnt [11]),
	.datab(\uart_instance1|rx_inst|cnt [8]),
	.datac(\uart_instance1|rx_inst|cnt [10]),
	.datad(\uart_instance1|rx_inst|cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Equal4~2 .lut_mask = "fffe";
defparam \uart_instance1|rx_inst|Equal4~2 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Equal4~2 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Equal4~2 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Equal4~2 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \uart_instance1|rx_inst|Equal4~3 (
// Equation(s):
// \uart_instance1|rx_inst|Equal4~3_combout  = (\uart_instance1|rx_inst|Equal4~1_combout ) # ((\uart_instance1|rx_inst|Equal4~0_combout ) # ((\uart_instance1|rx_inst|cnt [12]) # (\uart_instance1|rx_inst|Equal4~2_combout )))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|Equal4~1_combout ),
	.datab(\uart_instance1|rx_inst|Equal4~0_combout ),
	.datac(\uart_instance1|rx_inst|cnt [12]),
	.datad(\uart_instance1|rx_inst|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Equal4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Equal4~3 .lut_mask = "fffe";
defparam \uart_instance1|rx_inst|Equal4~3 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Equal4~3 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Equal4~3 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Equal4~3 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Equal4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \uart_instance1|rx_inst|tran_cnt[3]~10 (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt[3]~10_combout  = (((!\uart_instance1|rx_inst|Equal4~3_combout )) # (!\uart_instance1|rx_inst|state.TRAN~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|state.TRAN~regout ),
	.datac(vcc),
	.datad(\uart_instance1|rx_inst|Equal4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[3]~10 .lut_mask = "33ff";
defparam \uart_instance1|rx_inst|tran_cnt[3]~10 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|tran_cnt[3]~10 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|tran_cnt[3]~10 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[3]~10 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|tran_cnt[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \uart_instance1|rx_inst|tran_cnt[0] (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt [0] = DFFEAS((!\uart_instance1|rx_inst|tran_cnt [0]), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , , , !\uart_instance1|rx_inst|state.TRAN~regout , )
// \uart_instance1|rx_inst|tran_cnt[0]~7  = CARRY((\uart_instance1|rx_inst|tran_cnt [0]))
// \uart_instance1|rx_inst|tran_cnt[0]~7COUT1_17  = CARRY((\uart_instance1|rx_inst|tran_cnt [0]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(!\uart_instance1|rx_inst|state.TRAN~regout ),
	.sload(gnd),
	.ena(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|tran_cnt [0]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|tran_cnt[0]~7 ),
	.cout1(\uart_instance1|rx_inst|tran_cnt[0]~7COUT1_17 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[0] .lut_mask = "55aa";
defparam \uart_instance1|rx_inst|tran_cnt[0] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|tran_cnt[0] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|tran_cnt[0] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[0] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|tran_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \uart_instance1|rx_inst|tran_cnt[1] (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt [1] = DFFEAS(\uart_instance1|rx_inst|tran_cnt [1] $ ((((\uart_instance1|rx_inst|tran_cnt[0]~7 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , , , 
// !\uart_instance1|rx_inst|state.TRAN~regout , )
// \uart_instance1|rx_inst|tran_cnt[1]~9  = CARRY(((!\uart_instance1|rx_inst|tran_cnt[0]~7 )) # (!\uart_instance1|rx_inst|tran_cnt [1]))
// \uart_instance1|rx_inst|tran_cnt[1]~9COUT1_19  = CARRY(((!\uart_instance1|rx_inst|tran_cnt[0]~7COUT1_17 )) # (!\uart_instance1|rx_inst|tran_cnt [1]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(!\uart_instance1|rx_inst|state.TRAN~regout ),
	.sload(gnd),
	.ena(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|rx_inst|tran_cnt[0]~7 ),
	.cin1(\uart_instance1|rx_inst|tran_cnt[0]~7COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|tran_cnt [1]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|tran_cnt[1]~9 ),
	.cout1(\uart_instance1|rx_inst|tran_cnt[1]~9COUT1_19 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[1] .cin0_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[1] .cin1_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[1] .lut_mask = "5a5f";
defparam \uart_instance1|rx_inst|tran_cnt[1] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|tran_cnt[1] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|tran_cnt[1] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[1] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|tran_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \uart_instance1|rx_inst|tran_cnt[2] (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt [2] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [2] $ ((!\uart_instance1|rx_inst|tran_cnt[1]~9 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , , , 
// !\uart_instance1|rx_inst|state.TRAN~regout , )
// \uart_instance1|rx_inst|tran_cnt[2]~3  = CARRY(((\uart_instance1|rx_inst|tran_cnt [2] & !\uart_instance1|rx_inst|tran_cnt[1]~9 )))
// \uart_instance1|rx_inst|tran_cnt[2]~3COUT1_21  = CARRY(((\uart_instance1|rx_inst|tran_cnt [2] & !\uart_instance1|rx_inst|tran_cnt[1]~9COUT1_19 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|tran_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(!\uart_instance1|rx_inst|state.TRAN~regout ),
	.sload(gnd),
	.ena(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|rx_inst|tran_cnt[1]~9 ),
	.cin1(\uart_instance1|rx_inst|tran_cnt[1]~9COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|tran_cnt [2]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|tran_cnt[2]~3 ),
	.cout1(\uart_instance1|rx_inst|tran_cnt[2]~3COUT1_21 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[2] .cin0_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[2] .cin1_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[2] .lut_mask = "c30c";
defparam \uart_instance1|rx_inst|tran_cnt[2] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|tran_cnt[2] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|tran_cnt[2] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[2] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|tran_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \uart_instance1|rx_inst|tran_cnt[3] (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt [3] = DFFEAS(\uart_instance1|rx_inst|tran_cnt [3] $ ((((\uart_instance1|rx_inst|tran_cnt[2]~3 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , , , 
// !\uart_instance1|rx_inst|state.TRAN~regout , )
// \uart_instance1|rx_inst|tran_cnt[3]~5  = CARRY(((!\uart_instance1|rx_inst|tran_cnt[2]~3 )) # (!\uart_instance1|rx_inst|tran_cnt [3]))
// \uart_instance1|rx_inst|tran_cnt[3]~5COUT1_23  = CARRY(((!\uart_instance1|rx_inst|tran_cnt[2]~3COUT1_21 )) # (!\uart_instance1|rx_inst|tran_cnt [3]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(!\uart_instance1|rx_inst|state.TRAN~regout ),
	.sload(gnd),
	.ena(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|rx_inst|tran_cnt[2]~3 ),
	.cin1(\uart_instance1|rx_inst|tran_cnt[2]~3COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|tran_cnt [3]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|tran_cnt[3]~5 ),
	.cout1(\uart_instance1|rx_inst|tran_cnt[3]~5COUT1_23 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[3] .cin0_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[3] .cin1_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[3] .lut_mask = "5a5f";
defparam \uart_instance1|rx_inst|tran_cnt[3] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|tran_cnt[3] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|tran_cnt[3] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[3] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|tran_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \uart_instance1|rx_inst|tran_cnt[4] (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt [4] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [4] $ ((!\uart_instance1|rx_inst|tran_cnt[3]~5 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|rx_inst|tran_cnt[3]~10_combout , , , 
// !\uart_instance1|rx_inst|state.TRAN~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|tran_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(!\uart_instance1|rx_inst|state.TRAN~regout ),
	.sload(gnd),
	.ena(\uart_instance1|rx_inst|tran_cnt[3]~10_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|rx_inst|tran_cnt[3]~5 ),
	.cin1(\uart_instance1|rx_inst|tran_cnt[3]~5COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|tran_cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[4] .cin0_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[4] .cin1_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[4] .lut_mask = "c3c3";
defparam \uart_instance1|rx_inst|tran_cnt[4] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|tran_cnt[4] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|tran_cnt[4] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[4] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|tran_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \uart_instance1|rx_inst|bps_sel (
// Equation(s):
// \uart_instance1|rx_inst|bps_sel~regout  = DFFEAS((!\uart_instance1|rx_inst|tran_cnt [0] & (\uart_instance1|rx_inst|state.TRAN~regout  & ((!\uart_instance1|rx_inst|Equal4~3_combout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [0]),
	.datab(\uart_instance1|rx_inst|state.TRAN~regout ),
	.datac(vcc),
	.datad(\uart_instance1|rx_inst|Equal4~3_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|bps_sel~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|bps_sel .lut_mask = "0044";
defparam \uart_instance1|rx_inst|bps_sel .operation_mode = "normal";
defparam \uart_instance1|rx_inst|bps_sel .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|bps_sel .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|bps_sel .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|bps_sel .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \uart_instance1|rx_inst|data_sign~0 (
// Equation(s):
// \uart_instance1|rx_inst|data_sign~0_combout  = (\uart_instance1|rx_inst|tran_cnt [4] & (!\uart_instance1|rx_inst|tran_cnt [3] & (\uart_instance1|rx_inst|bps_sel~regout  & !\uart_instance1|rx_inst|tran_cnt [2])))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|tran_cnt [4]),
	.datab(\uart_instance1|rx_inst|tran_cnt [3]),
	.datac(\uart_instance1|rx_inst|bps_sel~regout ),
	.datad(\uart_instance1|rx_inst|tran_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|data_sign~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_sign~0 .lut_mask = "0020";
defparam \uart_instance1|rx_inst|data_sign~0 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_sign~0 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|data_sign~0 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_sign~0 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_sign~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \uart_instance1|rx_inst|data_sign (
// Equation(s):
// \uart_instance1|rx_inst|data_sign~1  = (\uart_instance1|rx_inst|tran_cnt [1] & (((\uart_instance1|rx_inst|tran_cnt [0] & \uart_instance1|rx_inst|data_sign~0_combout ))))
// \uart_instance1|rx_inst|data_sign~regout  = DFFEAS(\uart_instance1|rx_inst|data_sign~1 , GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [1]),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|tran_cnt [0]),
	.datad(\uart_instance1|rx_inst|data_sign~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|data_sign~1 ),
	.regout(\uart_instance1|rx_inst|data_sign~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_sign .lut_mask = "a000";
defparam \uart_instance1|rx_inst|data_sign .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_sign .output_mode = "reg_and_comb";
defparam \uart_instance1|rx_inst|data_sign .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_sign .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_sign .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \WideNor1~5 (
// Equation(s):
// \WideNor1~5_combout  = (!\Equal4~3_combout  & (\WideOr2~0_combout  & (\WideNor1~0_combout  & \WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\Equal4~3_combout ),
	.datab(\WideOr2~0_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~5 .lut_mask = "4000";
defparam \WideNor1~5 .operation_mode = "normal";
defparam \WideNor1~5 .output_mode = "comb_only";
defparam \WideNor1~5 .register_cascade_mode = "off";
defparam \WideNor1~5 .sum_lutc_input = "datac";
defparam \WideNor1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell linkURT(
// Equation(s):
// \linkURT~regout  = DFFEAS((\Equal20~0_combout ) # ((\linkURT~regout  & ((!\WideNor1~5_combout ) # (!\WideOr21~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr21~0_combout ),
	.datab(\Equal20~0_combout ),
	.datac(\linkURT~regout ),
	.datad(\WideNor1~5_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkURT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkURT.lut_mask = "dcfc";
defparam linkURT.operation_mode = "normal";
defparam linkURT.output_mode = "reg_only";
defparam linkURT.register_cascade_mode = "off";
defparam linkURT.sum_lutc_input = "datac";
defparam linkURT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell linkUST(
// Equation(s):
// \linkUST~regout  = DFFEAS((\linkUST~regout  & (((\Equal4~2_combout ) # (!\WideOr2~1_combout )))) # (!\linkUST~regout  & (Rx_cmd[8] & (\Equal4~2_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Rx_cmd[8]),
	.datab(\linkUST~regout ),
	.datac(\Equal4~2_combout ),
	.datad(\WideOr2~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkUST~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkUST.lut_mask = "e0ec";
defparam linkUST.operation_mode = "normal";
defparam linkUST.output_mode = "reg_only";
defparam linkUST.register_cascade_mode = "off";
defparam linkUST.sum_lutc_input = "datac";
defparam linkUST.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \rs232_rx8to8~0 (
// Equation(s):
// \rs232_rx8to8~0_combout  = (\BusD[64]~26  & (((\BusD[91]~37 ) # (!\linkUST~regout )))) # (!\BusD[64]~26  & (!\linkURT~regout  & ((\BusD[91]~37 ) # (!\linkUST~regout ))))

	.clk(gnd),
	.dataa(\BusD[64]~26 ),
	.datab(\linkURT~regout ),
	.datac(\BusD[91]~37 ),
	.datad(\linkUST~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232_rx8to8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232_rx8to8~0 .lut_mask = "b0bb";
defparam \rs232_rx8to8~0 .operation_mode = "normal";
defparam \rs232_rx8to8~0 .output_mode = "comb_only";
defparam \rs232_rx8to8~0 .register_cascade_mode = "off";
defparam \rs232_rx8to8~0 .sum_lutc_input = "datac";
defparam \rs232_rx8to8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \uart_instance1|rx_inst|state.TRAN (
// Equation(s):
// \uart_instance1|rx_inst|state.TRAN~regout  = DFFEAS(((\uart_instance1|rx_inst|state.TRAN~regout  & (!\uart_instance1|rx_inst|data_sign~1 )) # (!\uart_instance1|rx_inst|state.TRAN~regout  & ((!\rs232_rx8to8~0_combout )))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|state.TRAN~regout ),
	.datac(\uart_instance1|rx_inst|data_sign~1 ),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|state.TRAN~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|state.TRAN .lut_mask = "0c3f";
defparam \uart_instance1|rx_inst|state.TRAN .operation_mode = "normal";
defparam \uart_instance1|rx_inst|state.TRAN .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|state.TRAN .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|state.TRAN .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|state.TRAN .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxii_lcell \uart_instance1|rx_inst|Decoder0~3 (
// Equation(s):
// \uart_instance1|rx_inst|Decoder0~3_combout  = (\uart_instance1|rx_inst|tran_cnt [2] & (!\uart_instance1|rx_inst|tran_cnt [1] & (!\uart_instance1|rx_inst|tran_cnt [4] & \uart_instance1|rx_inst|bps_sel~regout )))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|tran_cnt [2]),
	.datab(\uart_instance1|rx_inst|tran_cnt [1]),
	.datac(\uart_instance1|rx_inst|tran_cnt [4]),
	.datad(\uart_instance1|rx_inst|bps_sel~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Decoder0~3 .lut_mask = "0200";
defparam \uart_instance1|rx_inst|Decoder0~3 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Decoder0~3 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Decoder0~3 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Decoder0~3 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \uart_instance1|rx_inst|data_in[5] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [5] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [3] & ((\uart_instance1|rx_inst|Decoder0~3_combout  & (\rs232_rx8to8~0_combout )) # (!\uart_instance1|rx_inst|Decoder0~3_combout  & ((\uart_instance1|rx_inst|data_in [5]))))) # 
// (!\uart_instance1|rx_inst|tran_cnt [3] & (((\uart_instance1|rx_inst|data_in [5])))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [3]),
	.datab(\rs232_rx8to8~0_combout ),
	.datac(\uart_instance1|rx_inst|Decoder0~3_combout ),
	.datad(\uart_instance1|rx_inst|data_in [5]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[5] .lut_mask = "df80";
defparam \uart_instance1|rx_inst|data_in[5] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[5] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[5] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[5] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \uart_instance1|data_deal|data_regnum[0] (
// Equation(s):
// \uart_instance1|data_deal|data_regnum [0] = DFFEAS(\uart_instance1|data_deal|data_regnum [0] $ ((((\uart_instance1|rx_inst|data_sign~regout  & !\uart_instance1|data_deal|data_regnum [3])))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_regnum [0]),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|data_sign~regout ),
	.datad(\uart_instance1|data_deal|data_regnum [3]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_regnum [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_regnum[0] .lut_mask = "aa5a";
defparam \uart_instance1|data_deal|data_regnum[0] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_regnum[0] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_regnum[0] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_regnum[0] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_regnum[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \uart_instance1|data_deal|data_regnum[1] (
// Equation(s):
// \uart_instance1|data_deal|data_regnum [1] = DFFEAS(\uart_instance1|data_deal|data_regnum [1] $ (((\uart_instance1|rx_inst|data_sign~regout  & (!\uart_instance1|data_deal|data_regnum [3] & \uart_instance1|data_deal|data_regnum [0])))), GLOBAL(\clk~combout 
// ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_sign~regout ),
	.datab(\uart_instance1|data_deal|data_regnum [1]),
	.datac(\uart_instance1|data_deal|data_regnum [3]),
	.datad(\uart_instance1|data_deal|data_regnum [0]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_regnum [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_regnum[1] .lut_mask = "c6cc";
defparam \uart_instance1|data_deal|data_regnum[1] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_regnum[1] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_regnum[1] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_regnum[1] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_regnum[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \uart_instance1|data_deal|data_regnum[1]~0 (
// Equation(s):
// \uart_instance1|data_deal|data_regnum[1]~0_combout  = (\uart_instance1|data_deal|data_regnum [0] & (((\uart_instance1|rx_inst|data_sign~regout  & !\uart_instance1|data_deal|data_regnum [3]))))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_regnum [0]),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|data_sign~regout ),
	.datad(\uart_instance1|data_deal|data_regnum [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_regnum[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_regnum[1]~0 .lut_mask = "00a0";
defparam \uart_instance1|data_deal|data_regnum[1]~0 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_regnum[1]~0 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_regnum[1]~0 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_regnum[1]~0 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_regnum[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \uart_instance1|data_deal|data_regnum[2] (
// Equation(s):
// \uart_instance1|data_deal|data_regnum [2] = DFFEAS((\uart_instance1|data_deal|data_regnum [2] $ (((\uart_instance1|data_deal|data_regnum [1] & \uart_instance1|data_deal|data_regnum[1]~0_combout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_regnum [1]),
	.datab(vcc),
	.datac(\uart_instance1|data_deal|data_regnum [2]),
	.datad(\uart_instance1|data_deal|data_regnum[1]~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_regnum [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_regnum[2] .lut_mask = "5af0";
defparam \uart_instance1|data_deal|data_regnum[2] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_regnum[2] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_regnum[2] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_regnum[2] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_regnum[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \uart_instance1|data_deal|data_regnum[3] (
// Equation(s):
// \uart_instance1|data_deal|data_regnum [3] = DFFEAS(\uart_instance1|data_deal|data_regnum [3] $ (((\uart_instance1|data_deal|data_regnum [2] & (\uart_instance1|data_deal|data_regnum [1] & \uart_instance1|data_deal|data_regnum[1]~0_combout )))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_regnum [2]),
	.datab(\uart_instance1|data_deal|data_regnum [3]),
	.datac(\uart_instance1|data_deal|data_regnum [1]),
	.datad(\uart_instance1|data_deal|data_regnum[1]~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_regnum [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_regnum[3] .lut_mask = "6ccc";
defparam \uart_instance1|data_deal|data_regnum[3] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_regnum[3] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_regnum[3] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_regnum[3] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_regnum[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \uart_instance1|data_deal|data_reg[7]~16 (
// Equation(s):
// \uart_instance1|data_deal|data_reg[7]~16_combout  = (((\uart_instance1|rx_inst|data_sign~regout  & !\uart_instance1|data_deal|data_regnum [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|data_sign~regout ),
	.datad(\uart_instance1|data_deal|data_regnum [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_reg[7]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[7]~16 .lut_mask = "00f0";
defparam \uart_instance1|data_deal|data_reg[7]~16 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_reg[7]~16 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_reg[7]~16 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[7]~16 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_reg[7]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \uart_instance1|rx_inst|Decoder0~1 (
// Equation(s):
// \uart_instance1|rx_inst|Decoder0~1_combout  = (!\uart_instance1|rx_inst|tran_cnt [2] & (\uart_instance1|rx_inst|tran_cnt [1] & (!\uart_instance1|rx_inst|tran_cnt [4] & \uart_instance1|rx_inst|bps_sel~regout )))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|tran_cnt [2]),
	.datab(\uart_instance1|rx_inst|tran_cnt [1]),
	.datac(\uart_instance1|rx_inst|tran_cnt [4]),
	.datad(\uart_instance1|rx_inst|bps_sel~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Decoder0~1 .lut_mask = "0400";
defparam \uart_instance1|rx_inst|Decoder0~1 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Decoder0~1 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Decoder0~1 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Decoder0~1 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \uart_instance1|rx_inst|data_in[4] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [4] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [3] & ((\uart_instance1|rx_inst|Decoder0~1_combout  & ((\rs232_rx8to8~0_combout ))) # (!\uart_instance1|rx_inst|Decoder0~1_combout  & (\uart_instance1|rx_inst|data_in [4])))) # 
// (!\uart_instance1|rx_inst|tran_cnt [3] & (\uart_instance1|rx_inst|data_in [4])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [4]),
	.datab(\uart_instance1|rx_inst|tran_cnt [3]),
	.datac(\uart_instance1|rx_inst|Decoder0~1_combout ),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[4] .lut_mask = "ea2a";
defparam \uart_instance1|rx_inst|data_in[4] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[4] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[4] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[4] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \uart_instance1|rx_inst|Decoder0~4 (
// Equation(s):
// \uart_instance1|rx_inst|Decoder0~4_combout  = (!\uart_instance1|rx_inst|tran_cnt [1] & (!\uart_instance1|rx_inst|tran_cnt [2] & (\uart_instance1|rx_inst|tran_cnt [3] & \uart_instance1|rx_inst|bps_sel~regout )))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|tran_cnt [1]),
	.datab(\uart_instance1|rx_inst|tran_cnt [2]),
	.datac(\uart_instance1|rx_inst|tran_cnt [3]),
	.datad(\uart_instance1|rx_inst|bps_sel~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Decoder0~4 .lut_mask = "1000";
defparam \uart_instance1|rx_inst|Decoder0~4 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Decoder0~4 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Decoder0~4 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Decoder0~4 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \uart_instance1|rx_inst|data_in[3] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [3] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [4] & (((\uart_instance1|rx_inst|data_in [3])))) # (!\uart_instance1|rx_inst|tran_cnt [4] & ((\uart_instance1|rx_inst|Decoder0~4_combout  & (\rs232_rx8to8~0_combout )) # 
// (!\uart_instance1|rx_inst|Decoder0~4_combout  & ((\uart_instance1|rx_inst|data_in [3]))))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232_rx8to8~0_combout ),
	.datab(\uart_instance1|rx_inst|data_in [3]),
	.datac(\uart_instance1|rx_inst|tran_cnt [4]),
	.datad(\uart_instance1|rx_inst|Decoder0~4_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[3] .lut_mask = "cacc";
defparam \uart_instance1|rx_inst|data_in[3] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[3] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[3] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[3] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \uart_instance1|rx_inst|Decoder0~0 (
// Equation(s):
// \uart_instance1|rx_inst|Decoder0~0_combout  = (\uart_instance1|rx_inst|tran_cnt [2] & (\uart_instance1|rx_inst|tran_cnt [1] & (!\uart_instance1|rx_inst|tran_cnt [4] & \uart_instance1|rx_inst|bps_sel~regout )))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|tran_cnt [2]),
	.datab(\uart_instance1|rx_inst|tran_cnt [1]),
	.datac(\uart_instance1|rx_inst|tran_cnt [4]),
	.datad(\uart_instance1|rx_inst|bps_sel~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Decoder0~0 .lut_mask = "0800";
defparam \uart_instance1|rx_inst|Decoder0~0 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Decoder0~0 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Decoder0~0 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Decoder0~0 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \uart_instance1|rx_inst|data_in[2] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [2] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [3] & (\uart_instance1|rx_inst|data_in [2])) # (!\uart_instance1|rx_inst|tran_cnt [3] & ((\uart_instance1|rx_inst|Decoder0~0_combout  & ((\rs232_rx8to8~0_combout ))) # 
// (!\uart_instance1|rx_inst|Decoder0~0_combout  & (\uart_instance1|rx_inst|data_in [2])))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [2]),
	.datab(\uart_instance1|rx_inst|tran_cnt [3]),
	.datac(\uart_instance1|rx_inst|Decoder0~0_combout ),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[2] .lut_mask = "ba8a";
defparam \uart_instance1|rx_inst|data_in[2] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[2] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[2] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[2] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \uart_instance1|rx_inst|data_in[1] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [1] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [3] & (\uart_instance1|rx_inst|data_in [1])) # (!\uart_instance1|rx_inst|tran_cnt [3] & ((\uart_instance1|rx_inst|Decoder0~3_combout  & ((\rs232_rx8to8~0_combout ))) # 
// (!\uart_instance1|rx_inst|Decoder0~3_combout  & (\uart_instance1|rx_inst|data_in [1])))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [3]),
	.datab(\uart_instance1|rx_inst|data_in [1]),
	.datac(\uart_instance1|rx_inst|Decoder0~3_combout ),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[1] .lut_mask = "dc8c";
defparam \uart_instance1|rx_inst|data_in[1] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[1] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[1] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[1] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \uart_instance1|rx_inst|Decoder0~2 (
// Equation(s):
// \uart_instance1|rx_inst|Decoder0~2_combout  = (((!\uart_instance1|rx_inst|tran_cnt [3] & \uart_instance1|rx_inst|tran_cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|tran_cnt [3]),
	.datad(\uart_instance1|rx_inst|tran_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Decoder0~2 .lut_mask = "0f00";
defparam \uart_instance1|rx_inst|Decoder0~2 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Decoder0~2 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Decoder0~2 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Decoder0~2 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \uart_instance1|rx_inst|data_in[0] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [0] = DFFEAS((\uart_instance1|rx_inst|Decoder0~2_combout  & ((\uart_instance1|rx_inst|Decoder0~1_combout  & ((\rs232_rx8to8~0_combout ))) # (!\uart_instance1|rx_inst|Decoder0~1_combout  & (\uart_instance1|rx_inst|data_in 
// [0])))) # (!\uart_instance1|rx_inst|Decoder0~2_combout  & (\uart_instance1|rx_inst|data_in [0])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [0]),
	.datab(\uart_instance1|rx_inst|Decoder0~2_combout ),
	.datac(\uart_instance1|rx_inst|Decoder0~1_combout ),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[0] .lut_mask = "ea2a";
defparam \uart_instance1|rx_inst|data_in[0] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[0] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[0] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[0] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \uart_instance1|data_deal|data_reg[0] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [0] = DFFEAS(\uart_instance1|rx_inst|data_in [0] $ ((\uart_instance1|data_deal|data_reg [0])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_reg[7]~16_combout , , , , )
// \uart_instance1|data_deal|data_reg[0]~3  = CARRY((\uart_instance1|rx_inst|data_in [0] & (\uart_instance1|data_deal|data_reg [0])))
// \uart_instance1|data_deal|data_reg[0]~3COUT1_25  = CARRY((\uart_instance1|rx_inst|data_in [0] & (\uart_instance1|data_deal|data_reg [0])))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [0]),
	.datab(\uart_instance1|data_deal|data_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_reg[7]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [0]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[0]~3 ),
	.cout1(\uart_instance1|data_deal|data_reg[0]~3COUT1_25 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[0] .lut_mask = "6688";
defparam \uart_instance1|data_deal|data_reg[0] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[0] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[0] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[0] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \uart_instance1|data_deal|data_reg[1] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [1] = DFFEAS(\uart_instance1|rx_inst|data_in [1] $ (\uart_instance1|data_deal|data_reg [1] $ ((\uart_instance1|data_deal|data_reg[0]~3 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// \uart_instance1|data_deal|data_reg[7]~16_combout , , , , )
// \uart_instance1|data_deal|data_reg[1]~5  = CARRY((\uart_instance1|rx_inst|data_in [1] & (!\uart_instance1|data_deal|data_reg [1] & !\uart_instance1|data_deal|data_reg[0]~3 )) # (!\uart_instance1|rx_inst|data_in [1] & 
// ((!\uart_instance1|data_deal|data_reg[0]~3 ) # (!\uart_instance1|data_deal|data_reg [1]))))
// \uart_instance1|data_deal|data_reg[1]~5COUT1_27  = CARRY((\uart_instance1|rx_inst|data_in [1] & (!\uart_instance1|data_deal|data_reg [1] & !\uart_instance1|data_deal|data_reg[0]~3COUT1_25 )) # (!\uart_instance1|rx_inst|data_in [1] & 
// ((!\uart_instance1|data_deal|data_reg[0]~3COUT1_25 ) # (!\uart_instance1|data_deal|data_reg [1]))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [1]),
	.datab(\uart_instance1|data_deal|data_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_reg[7]~16_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_reg[0]~3 ),
	.cin1(\uart_instance1|data_deal|data_reg[0]~3COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [1]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[1]~5 ),
	.cout1(\uart_instance1|data_deal|data_reg[1]~5COUT1_27 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[1] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[1] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[1] .lut_mask = "9617";
defparam \uart_instance1|data_deal|data_reg[1] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[1] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[1] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[1] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \uart_instance1|data_deal|data_reg[2] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [2] = DFFEAS(\uart_instance1|rx_inst|data_in [2] $ (\uart_instance1|data_deal|data_reg [2] $ ((!\uart_instance1|data_deal|data_reg[1]~5 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// \uart_instance1|data_deal|data_reg[7]~16_combout , , , , )
// \uart_instance1|data_deal|data_reg[2]~1  = CARRY((\uart_instance1|rx_inst|data_in [2] & ((\uart_instance1|data_deal|data_reg [2]) # (!\uart_instance1|data_deal|data_reg[1]~5 ))) # (!\uart_instance1|rx_inst|data_in [2] & (\uart_instance1|data_deal|data_reg 
// [2] & !\uart_instance1|data_deal|data_reg[1]~5 )))
// \uart_instance1|data_deal|data_reg[2]~1COUT1_29  = CARRY((\uart_instance1|rx_inst|data_in [2] & ((\uart_instance1|data_deal|data_reg [2]) # (!\uart_instance1|data_deal|data_reg[1]~5COUT1_27 ))) # (!\uart_instance1|rx_inst|data_in [2] & 
// (\uart_instance1|data_deal|data_reg [2] & !\uart_instance1|data_deal|data_reg[1]~5COUT1_27 )))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [2]),
	.datab(\uart_instance1|data_deal|data_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_reg[7]~16_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_reg[1]~5 ),
	.cin1(\uart_instance1|data_deal|data_reg[1]~5COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [2]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[2]~1 ),
	.cout1(\uart_instance1|data_deal|data_reg[2]~1COUT1_29 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[2] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[2] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[2] .lut_mask = "698e";
defparam \uart_instance1|data_deal|data_reg[2] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[2] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[2] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[2] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \uart_instance1|data_deal|data_reg[3] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [3] = DFFEAS(\uart_instance1|data_deal|data_reg [3] $ (\uart_instance1|rx_inst|data_in [3] $ ((\uart_instance1|data_deal|data_reg[2]~1 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// \uart_instance1|data_deal|data_reg[7]~16_combout , , , , )
// \uart_instance1|data_deal|data_reg[3]~9  = CARRY((\uart_instance1|data_deal|data_reg [3] & (!\uart_instance1|rx_inst|data_in [3] & !\uart_instance1|data_deal|data_reg[2]~1 )) # (!\uart_instance1|data_deal|data_reg [3] & 
// ((!\uart_instance1|data_deal|data_reg[2]~1 ) # (!\uart_instance1|rx_inst|data_in [3]))))
// \uart_instance1|data_deal|data_reg[3]~9COUT1_31  = CARRY((\uart_instance1|data_deal|data_reg [3] & (!\uart_instance1|rx_inst|data_in [3] & !\uart_instance1|data_deal|data_reg[2]~1COUT1_29 )) # (!\uart_instance1|data_deal|data_reg [3] & 
// ((!\uart_instance1|data_deal|data_reg[2]~1COUT1_29 ) # (!\uart_instance1|rx_inst|data_in [3]))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_reg [3]),
	.datab(\uart_instance1|rx_inst|data_in [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_reg[7]~16_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_reg[2]~1 ),
	.cin1(\uart_instance1|data_deal|data_reg[2]~1COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [3]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[3]~9 ),
	.cout1(\uart_instance1|data_deal|data_reg[3]~9COUT1_31 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[3] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[3] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[3] .lut_mask = "9617";
defparam \uart_instance1|data_deal|data_reg[3] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[3] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[3] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[3] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \uart_instance1|data_deal|data_reg[4] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [4] = DFFEAS(\uart_instance1|data_deal|data_reg [4] $ (\uart_instance1|rx_inst|data_in [4] $ ((!\uart_instance1|data_deal|data_reg[3]~9 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// \uart_instance1|data_deal|data_reg[7]~16_combout , , , , )
// \uart_instance1|data_deal|data_reg[4]~11  = CARRY((\uart_instance1|data_deal|data_reg [4] & ((\uart_instance1|rx_inst|data_in [4]) # (!\uart_instance1|data_deal|data_reg[3]~9COUT1_31 ))) # (!\uart_instance1|data_deal|data_reg [4] & 
// (\uart_instance1|rx_inst|data_in [4] & !\uart_instance1|data_deal|data_reg[3]~9COUT1_31 )))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_reg [4]),
	.datab(\uart_instance1|rx_inst|data_in [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_reg[7]~16_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_reg[3]~9 ),
	.cin1(\uart_instance1|data_deal|data_reg[3]~9COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [4]),
	.cout(\uart_instance1|data_deal|data_reg[4]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[4] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[4] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[4] .lut_mask = "698e";
defparam \uart_instance1|data_deal|data_reg[4] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[4] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[4] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[4] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \uart_instance1|data_deal|data_reg[5] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [5] = DFFEAS(\uart_instance1|data_deal|data_reg [5] $ (\uart_instance1|rx_inst|data_in [5] $ ((\uart_instance1|data_deal|data_reg[4]~11 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// \uart_instance1|data_deal|data_reg[7]~16_combout , , , , )
// \uart_instance1|data_deal|data_reg[5]~13  = CARRY((\uart_instance1|data_deal|data_reg [5] & (!\uart_instance1|rx_inst|data_in [5] & !\uart_instance1|data_deal|data_reg[4]~11 )) # (!\uart_instance1|data_deal|data_reg [5] & 
// ((!\uart_instance1|data_deal|data_reg[4]~11 ) # (!\uart_instance1|rx_inst|data_in [5]))))
// \uart_instance1|data_deal|data_reg[5]~13COUT1_33  = CARRY((\uart_instance1|data_deal|data_reg [5] & (!\uart_instance1|rx_inst|data_in [5] & !\uart_instance1|data_deal|data_reg[4]~11 )) # (!\uart_instance1|data_deal|data_reg [5] & 
// ((!\uart_instance1|data_deal|data_reg[4]~11 ) # (!\uart_instance1|rx_inst|data_in [5]))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_reg [5]),
	.datab(\uart_instance1|rx_inst|data_in [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_reg[7]~16_combout ),
	.cin(\uart_instance1|data_deal|data_reg[4]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [5]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[5]~13 ),
	.cout1(\uart_instance1|data_deal|data_reg[5]~13COUT1_33 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[5] .cin_used = "true";
defparam \uart_instance1|data_deal|data_reg[5] .lut_mask = "9617";
defparam \uart_instance1|data_deal|data_reg[5] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[5] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[5] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[5] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \uart_instance1|rx_inst|data_in[7] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [7] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [1] & (\uart_instance1|rx_inst|data_in [7])) # (!\uart_instance1|rx_inst|tran_cnt [1] & ((\uart_instance1|rx_inst|data_sign~0_combout  & ((\rs232_rx8to8~0_combout ))) # 
// (!\uart_instance1|rx_inst|data_sign~0_combout  & (\uart_instance1|rx_inst|data_in [7])))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [7]),
	.datab(\rs232_rx8to8~0_combout ),
	.datac(\uart_instance1|rx_inst|tran_cnt [1]),
	.datad(\uart_instance1|rx_inst|data_sign~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[7] .lut_mask = "acaa";
defparam \uart_instance1|rx_inst|data_in[7] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[7] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[7] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[7] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \uart_instance1|rx_inst|data_in[6] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [6] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [3] & ((\uart_instance1|rx_inst|Decoder0~0_combout  & ((\rs232_rx8to8~0_combout ))) # (!\uart_instance1|rx_inst|Decoder0~0_combout  & (\uart_instance1|rx_inst|data_in [6])))) # 
// (!\uart_instance1|rx_inst|tran_cnt [3] & (\uart_instance1|rx_inst|data_in [6])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [6]),
	.datab(\uart_instance1|rx_inst|tran_cnt [3]),
	.datac(\uart_instance1|rx_inst|Decoder0~0_combout ),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[6] .lut_mask = "ea2a";
defparam \uart_instance1|rx_inst|data_in[6] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[6] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[6] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[6] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \uart_instance1|data_deal|data_reg[6] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [6] = DFFEAS(\uart_instance1|data_deal|data_reg [6] $ (\uart_instance1|rx_inst|data_in [6] $ ((!(!\uart_instance1|data_deal|data_reg[4]~11  & \uart_instance1|data_deal|data_reg[5]~13 ) # 
// (\uart_instance1|data_deal|data_reg[4]~11  & \uart_instance1|data_deal|data_reg[5]~13COUT1_33 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_reg[7]~16_combout , , , , )
// \uart_instance1|data_deal|data_reg[6]~7  = CARRY((\uart_instance1|data_deal|data_reg [6] & ((\uart_instance1|rx_inst|data_in [6]) # (!\uart_instance1|data_deal|data_reg[5]~13 ))) # (!\uart_instance1|data_deal|data_reg [6] & 
// (\uart_instance1|rx_inst|data_in [6] & !\uart_instance1|data_deal|data_reg[5]~13 )))
// \uart_instance1|data_deal|data_reg[6]~7COUT1_35  = CARRY((\uart_instance1|data_deal|data_reg [6] & ((\uart_instance1|rx_inst|data_in [6]) # (!\uart_instance1|data_deal|data_reg[5]~13COUT1_33 ))) # (!\uart_instance1|data_deal|data_reg [6] & 
// (\uart_instance1|rx_inst|data_in [6] & !\uart_instance1|data_deal|data_reg[5]~13COUT1_33 )))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_reg [6]),
	.datab(\uart_instance1|rx_inst|data_in [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_reg[7]~16_combout ),
	.cin(\uart_instance1|data_deal|data_reg[4]~11 ),
	.cin0(\uart_instance1|data_deal|data_reg[5]~13 ),
	.cin1(\uart_instance1|data_deal|data_reg[5]~13COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [6]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[6]~7 ),
	.cout1(\uart_instance1|data_deal|data_reg[6]~7COUT1_35 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[6] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[6] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[6] .cin_used = "true";
defparam \uart_instance1|data_deal|data_reg[6] .lut_mask = "698e";
defparam \uart_instance1|data_deal|data_reg[6] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[6] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[6] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[6] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \uart_instance1|data_deal|data_reg[7] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [7] = DFFEAS((\uart_instance1|data_deal|data_reg [7] $ ((!\uart_instance1|data_deal|data_reg[4]~11  & \uart_instance1|data_deal|data_reg[6]~7 ) # (\uart_instance1|data_deal|data_reg[4]~11  & 
// \uart_instance1|data_deal|data_reg[6]~7COUT1_35 ) $ (\uart_instance1|rx_inst|data_in [7]))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_reg[7]~16_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|data_deal|data_reg [7]),
	.datac(vcc),
	.datad(\uart_instance1|rx_inst|data_in [7]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_reg[7]~16_combout ),
	.cin(\uart_instance1|data_deal|data_reg[4]~11 ),
	.cin0(\uart_instance1|data_deal|data_reg[6]~7 ),
	.cin1(\uart_instance1|data_deal|data_reg[6]~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[7] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[7] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[7] .cin_used = "true";
defparam \uart_instance1|data_deal|data_reg[7] .lut_mask = "c33c";
defparam \uart_instance1|data_deal|data_reg[7] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_reg[7] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[7] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[7] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \uart_instance1|data_deal|data_ok~1 (
// Equation(s):
// \uart_instance1|data_deal|data_ok~1_combout  = (!\uart_instance1|data_deal|data_reg [7] & ((\uart_instance1|data_deal|data_reg [5] & (!\uart_instance1|data_deal|data_reg [4] & !\uart_instance1|data_deal|data_reg [3])) # 
// (!\uart_instance1|data_deal|data_reg [5] & (\uart_instance1|data_deal|data_reg [4] & \uart_instance1|data_deal|data_reg [3]))))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_reg [5]),
	.datab(\uart_instance1|data_deal|data_reg [7]),
	.datac(\uart_instance1|data_deal|data_reg [4]),
	.datad(\uart_instance1|data_deal|data_reg [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_ok~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_ok~1 .lut_mask = "1002";
defparam \uart_instance1|data_deal|data_ok~1 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_ok~1 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_ok~1 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_ok~1 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_ok~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \uart_instance1|data_deal|Equal0~0 (
// Equation(s):
// \uart_instance1|data_deal|Equal0~0_combout  = (!\uart_instance1|data_deal|data_regnum [2] & (!\uart_instance1|data_deal|data_regnum [1] & (\uart_instance1|data_deal|data_regnum [3] & !\uart_instance1|data_deal|data_regnum [0])))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_regnum [2]),
	.datab(\uart_instance1|data_deal|data_regnum [1]),
	.datac(\uart_instance1|data_deal|data_regnum [3]),
	.datad(\uart_instance1|data_deal|data_regnum [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|Equal0~0 .lut_mask = "0010";
defparam \uart_instance1|data_deal|Equal0~0 .operation_mode = "normal";
defparam \uart_instance1|data_deal|Equal0~0 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|Equal0~0 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|Equal0~0 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \uart_instance1|data_deal|data_ok~0 (
// Equation(s):
// \uart_instance1|data_deal|data_ok~0_combout  = (!\uart_instance1|data_deal|data_reg [6] & (\uart_instance1|data_deal|data_reg [2] & (!\uart_instance1|data_deal|data_reg [0] & !\uart_instance1|data_deal|data_reg [1])))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_reg [6]),
	.datab(\uart_instance1|data_deal|data_reg [2]),
	.datac(\uart_instance1|data_deal|data_reg [0]),
	.datad(\uart_instance1|data_deal|data_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_ok~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_ok~0 .lut_mask = "0004";
defparam \uart_instance1|data_deal|data_ok~0 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_ok~0 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_ok~0 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_ok~0 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_ok~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \uart_instance1|data_deal|data_ok (
// Equation(s):
// \uart_instance1|data_deal|data_ok~regout  = DFFEAS((\uart_instance1|data_deal|Equal0~0_combout  & (\uart_instance1|data_deal|data_ok~1_combout  & (\uart_instance1|data_deal|data_ok~0_combout ))) # (!\uart_instance1|data_deal|Equal0~0_combout  & 
// (((\uart_instance1|data_deal|data_ok~regout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_ok~1_combout ),
	.datab(\uart_instance1|data_deal|Equal0~0_combout ),
	.datac(\uart_instance1|data_deal|data_ok~0_combout ),
	.datad(\uart_instance1|data_deal|data_ok~regout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_ok~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_ok .lut_mask = "b380";
defparam \uart_instance1|data_deal|data_ok .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_ok .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_ok .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_ok .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_ok .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \WideOr16~2 (
// Equation(s):
// \WideOr16~2_combout  = (!\Equal16~0_combout  & (\WideOr16~1_combout  & ((Rx_cmd[4]) # (!\Equal13~3_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[4]),
	.datab(\Equal13~3_combout ),
	.datac(\Equal16~0_combout ),
	.datad(\WideOr16~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr16~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr16~2 .lut_mask = "0b00";
defparam \WideOr16~2 .operation_mode = "normal";
defparam \WideOr16~2 .output_mode = "comb_only";
defparam \WideOr16~2 .register_cascade_mode = "off";
defparam \WideOr16~2 .sum_lutc_input = "datac";
defparam \WideOr16~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell linkSHL(
// Equation(s):
// \linkSHL~regout  = DFFEAS((\Equal18~0_combout ) # ((\linkSHL~regout  & ((\Equal15~1_combout ) # (!\WideOr16~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkSHL~regout ),
	.datab(\Equal18~0_combout ),
	.datac(\Equal15~1_combout ),
	.datad(\WideOr16~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSHL~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSHL.lut_mask = "ecee";
defparam linkSHL.operation_mode = "normal";
defparam linkSHL.output_mode = "reg_only";
defparam linkSHL.register_cascade_mode = "off";
defparam linkSHL.sum_lutc_input = "datac";
defparam linkSHL.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \WideOr9~1 (
// Equation(s):
// \WideOr9~1_combout  = ((!\Equal12~1_combout  & ((!\Equal3~3_combout ) # (!\Equal14~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal14~0_combout ),
	.datac(\Equal3~3_combout ),
	.datad(\Equal12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr9~1 .lut_mask = "003f";
defparam \WideOr9~1 .operation_mode = "normal";
defparam \WideOr9~1 .output_mode = "comb_only";
defparam \WideOr9~1 .register_cascade_mode = "off";
defparam \WideOr9~1 .sum_lutc_input = "datac";
defparam \WideOr9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \WideOr1~3 (
// Equation(s):
// \WideOr1~3_combout  = (\WideOr21~0_combout  & (\WideOr1~2_combout  & (\WideNor1~0_combout  & \WideOr1~0_combout )))

	.clk(gnd),
	.dataa(\WideOr21~0_combout ),
	.datab(\WideOr1~2_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~3 .lut_mask = "8000";
defparam \WideOr1~3 .operation_mode = "normal";
defparam \WideOr1~3 .output_mode = "comb_only";
defparam \WideOr1~3 .register_cascade_mode = "off";
defparam \WideOr1~3 .sum_lutc_input = "datac";
defparam \WideOr1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \WideOr9~2 (
// Equation(s):
// \WideOr9~2_combout  = (!\Equal13~4_combout  & (\WideOr9~1_combout  & (!\Equal3~5_combout  & \WideOr1~3_combout )))

	.clk(gnd),
	.dataa(\Equal13~4_combout ),
	.datab(\WideOr9~1_combout ),
	.datac(\Equal3~5_combout ),
	.datad(\WideOr1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr9~2 .lut_mask = "0400";
defparam \WideOr9~2 .operation_mode = "normal";
defparam \WideOr9~2 .output_mode = "comb_only";
defparam \WideOr9~2 .register_cascade_mode = "off";
defparam \WideOr9~2 .sum_lutc_input = "datac";
defparam \WideOr9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell linkCMP(
// Equation(s):
// \linkCMP~regout  = DFFEAS((\Equal8~0_combout ) # ((\linkCMP~regout  & ((!\WideOr9~2_combout ) # (!\WideOr9~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkCMP~regout ),
	.datab(\Equal8~0_combout ),
	.datac(\WideOr9~0_combout ),
	.datad(\WideOr9~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkCMP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkCMP.lut_mask = "ceee";
defparam linkCMP.operation_mode = "normal";
defparam linkCMP.output_mode = "reg_only";
defparam linkCMP.register_cascade_mode = "off";
defparam linkCMP.sum_lutc_input = "datac";
defparam linkCMP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \BusA[17]~43 (
// Equation(s):
// \BusA[17]~43_combout  = (\linkSHL~regout  & (\BusD[91]~37  & ((\BusA[3]~13 ) # (!\linkCMP~regout )))) # (!\linkSHL~regout  & ((\BusA[3]~13 ) # ((!\linkCMP~regout ))))

	.clk(gnd),
	.dataa(\linkSHL~regout ),
	.datab(\BusA[3]~13 ),
	.datac(\linkCMP~regout ),
	.datad(\BusD[91]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~43 .lut_mask = "cf45";
defparam \BusA[17]~43 .operation_mode = "normal";
defparam \BusA[17]~43 .output_mode = "comb_only";
defparam \BusA[17]~43 .register_cascade_mode = "off";
defparam \BusA[17]~43 .sum_lutc_input = "datac";
defparam \BusA[17]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \BusA[17]~44 (
// Equation(s):
// \BusA[17]~44_combout  = (\BusA[17]~43_combout  & ((\uart_instance1|data_deal|data_ok~regout ) # ((!\linkURT~regout  & !\linkUST~regout ))))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_ok~regout ),
	.datab(\linkURT~regout ),
	.datac(\BusA[17]~43_combout ),
	.datad(\linkUST~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~44 .lut_mask = "a0b0";
defparam \BusA[17]~44 .operation_mode = "normal";
defparam \BusA[17]~44 .output_mode = "comb_only";
defparam \BusA[17]~44 .register_cascade_mode = "off";
defparam \BusA[17]~44 .sum_lutc_input = "datac";
defparam \BusA[17]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \BusA[17]~45 (
// Equation(s):
// \BusA[17]~45_combout  = (\linkSHL~regout ) # ((\linkURT~regout ) # ((\linkCMP~regout ) # (\linkUST~regout )))

	.clk(gnd),
	.dataa(\linkSHL~regout ),
	.datab(\linkURT~regout ),
	.datac(\linkCMP~regout ),
	.datad(\linkUST~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~45 .lut_mask = "fffe";
defparam \BusA[17]~45 .operation_mode = "normal";
defparam \BusA[17]~45 .output_mode = "comb_only";
defparam \BusA[17]~45 .register_cascade_mode = "off";
defparam \BusA[17]~45 .sum_lutc_input = "datac";
defparam \BusA[17]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell WideOr18(
// Equation(s):
// \WideOr18~combout  = (\Equal15~1_combout ) # ((\Equal18~0_combout ) # ((\Equal16~0_combout ) # (!\WideOr16~1_combout )))

	.clk(gnd),
	.dataa(\Equal15~1_combout ),
	.datab(\Equal18~0_combout ),
	.datac(\Equal16~0_combout ),
	.datad(\WideOr16~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr18~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideOr18.lut_mask = "feff";
defparam WideOr18.operation_mode = "normal";
defparam WideOr18.output_mode = "comb_only";
defparam WideOr18.register_cascade_mode = "off";
defparam WideOr18.sum_lutc_input = "datac";
defparam WideOr18.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell linkESC(
// Equation(s):
// \linkESC~regout  = DFFEAS((\linkESC~regout  & ((\WideOr18~combout ) # ((\Equal13~3_combout  & !Rx_cmd[4])))) # (!\linkESC~regout  & (\Equal13~3_combout  & (!Rx_cmd[4]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkESC~regout ),
	.datab(\Equal13~3_combout ),
	.datac(Rx_cmd[4]),
	.datad(\WideOr18~combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkESC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkESC.lut_mask = "ae0c";
defparam linkESC.operation_mode = "normal";
defparam linkESC.output_mode = "reg_only";
defparam linkESC.register_cascade_mode = "off";
defparam linkESC.sum_lutc_input = "datac";
defparam linkESC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \BusA[19]~46 (
// Equation(s):
// \BusA[19]~46_combout  = (\BusD[97]~38  & (((\BusD[99]~39 )) # (!\linkESS~regout ))) # (!\BusD[97]~38  & (!\linkESC~regout  & ((\BusD[99]~39 ) # (!\linkESS~regout ))))

	.clk(gnd),
	.dataa(\BusD[97]~38 ),
	.datab(\linkESS~regout ),
	.datac(\BusD[99]~39 ),
	.datad(\linkESC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[19]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[19]~46 .lut_mask = "a2f3";
defparam \BusA[19]~46 .operation_mode = "normal";
defparam \BusA[19]~46 .output_mode = "comb_only";
defparam \BusA[19]~46 .register_cascade_mode = "off";
defparam \BusA[19]~46 .sum_lutc_input = "datac";
defparam \BusA[19]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \BusA[19]~47 (
// Equation(s):
// \BusA[19]~47_combout  = ((\linkESC~regout ) # ((\linkESS~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkESC~regout ),
	.datac(vcc),
	.datad(\linkESS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[19]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[19]~47 .lut_mask = "ffcc";
defparam \BusA[19]~47 .operation_mode = "normal";
defparam \BusA[19]~47 .output_mode = "comb_only";
defparam \BusA[19]~47 .register_cascade_mode = "off";
defparam \BusA[19]~47 .sum_lutc_input = "datac";
defparam \BusA[19]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = (Rx_cmd[4] & (!Rx_cmd[3] & (\Equal10~3_combout  & Rx_cmd[1])))

	.clk(gnd),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[3]),
	.datac(\Equal10~3_combout ),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal9~1 .lut_mask = "2000";
defparam \Equal9~1 .operation_mode = "normal";
defparam \Equal9~1 .output_mode = "comb_only";
defparam \Equal9~1 .register_cascade_mode = "off";
defparam \Equal9~1 .sum_lutc_input = "datac";
defparam \Equal9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = (!\Equal8~0_combout  & (\WideOr9~2_combout  & ((!\Equal10~0_combout ) # (!\Equal10~3_combout ))))

	.clk(gnd),
	.dataa(\Equal8~0_combout ),
	.datab(\Equal10~3_combout ),
	.datac(\Equal10~0_combout ),
	.datad(\WideOr9~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr10~0 .lut_mask = "1500";
defparam \WideOr10~0 .operation_mode = "normal";
defparam \WideOr10~0 .output_mode = "comb_only";
defparam \WideOr10~0 .register_cascade_mode = "off";
defparam \WideOr10~0 .sum_lutc_input = "datac";
defparam \WideOr10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell linkTIC(
// Equation(s):
// \linkTIC~regout  = DFFEAS((\Equal11~0_combout ) # ((\linkTIC~regout  & ((\Equal9~1_combout ) # (!\WideOr10~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal11~0_combout ),
	.datab(\linkTIC~regout ),
	.datac(\Equal9~1_combout ),
	.datad(\WideOr10~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTIC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTIC.lut_mask = "eaee";
defparam linkTIC.operation_mode = "normal";
defparam linkTIC.output_mode = "reg_only";
defparam linkTIC.register_cascade_mode = "off";
defparam linkTIC.sum_lutc_input = "datac";
defparam linkTIC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \WideOr1~4 (
// Equation(s):
// \WideOr1~4_combout  = (\Equal8~0_combout ) # ((\Equal12~1_combout ) # ((!\WideOr9~0_combout ) # (!\WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\Equal8~0_combout ),
	.datab(\Equal12~1_combout ),
	.datac(\WideOr0~0_combout ),
	.datad(\WideOr9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~4 .lut_mask = "efff";
defparam \WideOr1~4 .operation_mode = "normal";
defparam \WideOr1~4 .output_mode = "comb_only";
defparam \WideOr1~4 .register_cascade_mode = "off";
defparam \WideOr1~4 .sum_lutc_input = "datac";
defparam \WideOr1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell linkFSM(
// Equation(s):
// \linkFSM~regout  = DFFEAS((\Equal3~5_combout ) # ((\linkFSM~regout  & ((\WideOr1~4_combout ) # (!\WideOr1~3_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr1~3_combout ),
	.datab(\linkFSM~regout ),
	.datac(\Equal3~5_combout ),
	.datad(\WideOr1~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFSM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFSM.lut_mask = "fcf4";
defparam linkFSM.operation_mode = "normal";
defparam linkFSM.output_mode = "reg_only";
defparam linkFSM.register_cascade_mode = "off";
defparam linkFSM.sum_lutc_input = "datac";
defparam linkFSM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \BusD[68]~76 (
// Equation(s):
// \BusD[68]~76_combout  = (\linkFSM~regout  & (\BusD[85]~35  & ((\BusA[16]~16 ) # (!\linkCMP~regout )))) # (!\linkFSM~regout  & (((\BusA[16]~16 ) # (!\linkCMP~regout ))))

	.clk(gnd),
	.dataa(\linkFSM~regout ),
	.datab(\BusD[85]~35 ),
	.datac(\BusA[16]~16 ),
	.datad(\linkCMP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[68]~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[68]~76 .lut_mask = "d0dd";
defparam \BusD[68]~76 .operation_mode = "normal";
defparam \BusD[68]~76 .output_mode = "comb_only";
defparam \BusD[68]~76 .register_cascade_mode = "off";
defparam \BusD[68]~76 .sum_lutc_input = "datac";
defparam \BusD[68]~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxii_lcell \BusD[68]~77 (
// Equation(s):
// \BusD[68]~77_combout  = (((\linkFSM~regout ) # (\linkCMP~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkFSM~regout ),
	.datad(\linkCMP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[68]~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[68]~77 .lut_mask = "fff0";
defparam \BusD[68]~77 .operation_mode = "normal";
defparam \BusD[68]~77 .output_mode = "comb_only";
defparam \BusD[68]~77 .register_cascade_mode = "off";
defparam \BusD[68]~77 .sum_lutc_input = "datac";
defparam \BusD[68]~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \WideOr20~0 (
// Equation(s):
// \WideOr20~0_combout  = (\WideNor1~0_combout  & (\WideNor1~2_combout  & ((Rx_cmd[8]) # (!\Equal4~2_combout ))))

	.clk(gnd),
	.dataa(\Equal4~2_combout ),
	.datab(Rx_cmd[8]),
	.datac(\WideNor1~0_combout ),
	.datad(\WideNor1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr20~0 .lut_mask = "d000";
defparam \WideOr20~0 .operation_mode = "normal";
defparam \WideOr20~0 .output_mode = "comb_only";
defparam \WideOr20~0 .register_cascade_mode = "off";
defparam \WideOr20~0 .sum_lutc_input = "datac";
defparam \WideOr20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell linkGII(
// Equation(s):
// \linkGII~regout  = DFFEAS((\Equal19~2_combout ) # ((\linkGII~regout  & ((!\WideOr20~0_combout ) # (!\WideNor1~4_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkGII~regout ),
	.datab(\Equal19~2_combout ),
	.datac(\WideNor1~4_combout ),
	.datad(\WideOr20~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGII~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGII.lut_mask = "ceee";
defparam linkGII.operation_mode = "normal";
defparam linkGII.output_mode = "reg_only";
defparam linkGII.register_cascade_mode = "off";
defparam linkGII.sum_lutc_input = "datac";
defparam linkGII.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell linkFSS(
// Equation(s):
// \linkFSS~regout  = DFFEAS((\Equal22~0_combout ) # ((\linkFSS~regout  & ((\Equal21~5_combout ) # (!\WideNor1~3_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFSS~regout ),
	.datab(\Equal22~0_combout ),
	.datac(\Equal21~5_combout ),
	.datad(\WideNor1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFSS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFSS.lut_mask = "ecee";
defparam linkFSS.operation_mode = "normal";
defparam linkFSS.output_mode = "reg_only";
defparam linkFSS.register_cascade_mode = "off";
defparam linkFSS.sum_lutc_input = "datac";
defparam linkFSS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ((\Equal10~0_combout  & (\Equal13~1_combout  & \Equal10~2 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal10~0_combout ),
	.datac(\Equal13~1_combout ),
	.datad(\Equal10~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector41~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = "c000";
defparam \Selector41~0 .operation_mode = "normal";
defparam \Selector41~0 .output_mode = "comb_only";
defparam \Selector41~0 .register_cascade_mode = "off";
defparam \Selector41~0 .sum_lutc_input = "datac";
defparam \Selector41~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = (\Equal8~0_combout ) # ((\Equal11~0_combout ) # ((\Equal9~0_combout  & \Equal10~3_combout )))

	.clk(gnd),
	.dataa(\Equal8~0_combout ),
	.datab(\Equal9~0_combout ),
	.datac(\Equal11~0_combout ),
	.datad(\Equal10~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector41~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector41~1 .lut_mask = "fefa";
defparam \Selector41~1 .operation_mode = "normal";
defparam \Selector41~1 .output_mode = "comb_only";
defparam \Selector41~1 .register_cascade_mode = "off";
defparam \Selector41~1 .sum_lutc_input = "datac";
defparam \Selector41~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell linkSPI(
// Equation(s):
// \linkSPI~regout  = DFFEAS((\Selector41~0_combout ) # ((\linkSPI~regout  & ((\Selector41~1_combout ) # (!\WideOr9~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector41~0_combout ),
	.datab(\linkSPI~regout ),
	.datac(\Selector41~1_combout ),
	.datad(\WideOr9~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSPI~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSPI.lut_mask = "eaee";
defparam linkSPI.operation_mode = "normal";
defparam linkSPI.output_mode = "reg_only";
defparam linkSPI.register_cascade_mode = "off";
defparam linkSPI.sum_lutc_input = "datac";
defparam linkSPI.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell linkSPS(
// Equation(s):
// \linkSPS~regout  = DFFEAS((\Equal9~1_combout ) # ((\linkSPS~regout  & ((\Equal11~0_combout ) # (!\WideOr10~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal11~0_combout ),
	.datab(\linkSPS~regout ),
	.datac(\Equal9~1_combout ),
	.datad(\WideOr10~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSPS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSPS.lut_mask = "f8fc";
defparam linkSPS.operation_mode = "normal";
defparam linkSPS.output_mode = "reg_only";
defparam linkSPS.register_cascade_mode = "off";
defparam linkSPS.sum_lutc_input = "datac";
defparam linkSPS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell linkFRS(
// Equation(s):
// \linkFRS~regout  = DFFEAS((\Equal15~1_combout ) # ((\linkFRS~regout  & ((\Equal18~0_combout ) # (!\WideOr16~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFRS~regout ),
	.datab(\Equal18~0_combout ),
	.datac(\Equal15~1_combout ),
	.datad(\WideOr16~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFRS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFRS.lut_mask = "f8fa";
defparam linkFRS.operation_mode = "normal";
defparam linkFRS.output_mode = "reg_only";
defparam linkFRS.register_cascade_mode = "off";
defparam linkFRS.sum_lutc_input = "datac";
defparam linkFRS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell spi_slave_rst_cpha0(
// Equation(s):
// \spi_slave_rst_cpha0~regout  = DFFEAS((\Equal9~1_combout ) # ((\spi_slave_rst_cpha0~regout  & ((\Equal11~0_combout ) # (!\WideOr10~0_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal9~1_combout ),
	.datab(\spi_slave_rst_cpha0~regout ),
	.datac(\Equal11~0_combout ),
	.datad(\WideOr10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_rst_cpha0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_slave_rst_cpha0.lut_mask = "eaee";
defparam spi_slave_rst_cpha0.operation_mode = "normal";
defparam spi_slave_rst_cpha0.output_mode = "reg_only";
defparam spi_slave_rst_cpha0.register_cascade_mode = "off";
defparam spi_slave_rst_cpha0.sum_lutc_input = "datac";
defparam spi_slave_rst_cpha0.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \spi_slave_cpha0_instance|mosir[0] (
// Equation(s):
// \spi_slave_cpha0_instance|mosir [0] = DFFEAS((((\BusD[68]~28 ) # (!\linkSPS~regout ))), GLOBAL(\clk~combout ), \spi_slave_rst_cpha0~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkSPS~regout ),
	.datad(\BusD[68]~28 ),
	.aclr(!\spi_slave_rst_cpha0~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_cpha0_instance|mosir [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_cpha0_instance|mosir[0] .lut_mask = "ff0f";
defparam \spi_slave_cpha0_instance|mosir[0] .operation_mode = "normal";
defparam \spi_slave_cpha0_instance|mosir[0] .output_mode = "reg_only";
defparam \spi_slave_cpha0_instance|mosir[0] .register_cascade_mode = "off";
defparam \spi_slave_cpha0_instance|mosir[0] .sum_lutc_input = "datac";
defparam \spi_slave_cpha0_instance|mosir[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \spi_slave_cpha0_instance|mosir[1] (
// Equation(s):
// \BusD[70]~78  = (\linkSPS~regout  & (F1_mosir[1] & ((\BusD[68]~28 ) # (!\linkFRS~regout )))) # (!\linkSPS~regout  & (((\BusD[68]~28 )) # (!\linkFRS~regout )))

	.clk(\clk~combout ),
	.dataa(\linkSPS~regout ),
	.datab(\linkFRS~regout ),
	.datac(\spi_slave_cpha0_instance|mosir [0]),
	.datad(\BusD[68]~28 ),
	.aclr(!\spi_slave_rst_cpha0~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[70]~78 ),
	.regout(\spi_slave_cpha0_instance|mosir [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_cpha0_instance|mosir[1] .lut_mask = "f531";
defparam \spi_slave_cpha0_instance|mosir[1] .operation_mode = "normal";
defparam \spi_slave_cpha0_instance|mosir[1] .output_mode = "comb_only";
defparam \spi_slave_cpha0_instance|mosir[1] .register_cascade_mode = "off";
defparam \spi_slave_cpha0_instance|mosir[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_cpha0_instance|mosir[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \BusD[70]~89 (
// Equation(s):
// \BusD[70]~89_combout  = (\BusD[70]~78  & ((\BusD[87]~36 ) # ((!\linkFSS~regout  & !\linkSPI~regout ))))

	.clk(gnd),
	.dataa(\linkFSS~regout ),
	.datab(\BusD[87]~36 ),
	.datac(\linkSPI~regout ),
	.datad(\BusD[70]~78 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[70]~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[70]~89 .lut_mask = "cd00";
defparam \BusD[70]~89 .operation_mode = "normal";
defparam \BusD[70]~89 .output_mode = "comb_only";
defparam \BusD[70]~89 .register_cascade_mode = "off";
defparam \BusD[70]~89 .sum_lutc_input = "datac";
defparam \BusD[70]~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \BusD[70]~80 (
// Equation(s):
// \BusD[70]~80_combout  = (\linkSPS~regout ) # ((\linkFSS~regout ) # ((\linkFRS~regout ) # (\linkSPI~regout )))

	.clk(gnd),
	.dataa(\linkSPS~regout ),
	.datab(\linkFSS~regout ),
	.datac(\linkFRS~regout ),
	.datad(\linkSPI~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[70]~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[70]~80 .lut_mask = "fffe";
defparam \BusD[70]~80 .operation_mode = "normal";
defparam \BusD[70]~80 .output_mode = "comb_only";
defparam \BusD[70]~80 .register_cascade_mode = "off";
defparam \BusD[70]~80 .sum_lutc_input = "datac";
defparam \BusD[70]~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell spi_rst(
// Equation(s):
// \spi_rst~regout  = DFFEAS((\Equal6~4_combout ) # ((\spi_rst~regout  & ((\Equal5~7_combout ) # (!\WideOr5~0_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_rst~regout ),
	.datab(\Equal5~7_combout ),
	.datac(\Equal6~4_combout ),
	.datad(\WideOr5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_rst.lut_mask = "f8fa";
defparam spi_rst.operation_mode = "normal";
defparam spi_rst.output_mode = "reg_only";
defparam spi_rst.register_cascade_mode = "off";
defparam spi_rst.sum_lutc_input = "datac";
defparam spi_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \spi_ctrl_instance|clk_count[0] (
// Equation(s):
// \spi_ctrl_instance|clk_count [0] = DFFEAS(((!\spi_ctrl_instance|clk_count [0])), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[0]~15  = CARRY(((\spi_ctrl_instance|clk_count [0])))
// \spi_ctrl_instance|clk_count[0]~15COUT1_24  = CARRY(((\spi_ctrl_instance|clk_count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[0]~15 ),
	.cout1(\spi_ctrl_instance|clk_count[0]~15COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|clk_count[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|clk_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \spi_ctrl_instance|clk_count[1] (
// Equation(s):
// \spi_ctrl_instance|clk_count [1] = DFFEAS((\spi_ctrl_instance|clk_count [1] $ ((\spi_ctrl_instance|clk_count[0]~15 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[1]~1  = CARRY(((!\spi_ctrl_instance|clk_count[0]~15 ) # (!\spi_ctrl_instance|clk_count [1])))
// \spi_ctrl_instance|clk_count[1]~1COUT1_26  = CARRY(((!\spi_ctrl_instance|clk_count[0]~15COUT1_24 ) # (!\spi_ctrl_instance|clk_count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[0]~15 ),
	.cin1(\spi_ctrl_instance|clk_count[0]~15COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[1]~1 ),
	.cout1(\spi_ctrl_instance|clk_count[1]~1COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[1] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[1] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|clk_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \spi_ctrl_instance|clk_count[2] (
// Equation(s):
// \spi_ctrl_instance|clk_count [2] = DFFEAS((\spi_ctrl_instance|clk_count [2] $ ((!\spi_ctrl_instance|clk_count[1]~1 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[2]~3  = CARRY(((\spi_ctrl_instance|clk_count [2] & !\spi_ctrl_instance|clk_count[1]~1 )))
// \spi_ctrl_instance|clk_count[2]~3COUT1_28  = CARRY(((\spi_ctrl_instance|clk_count [2] & !\spi_ctrl_instance|clk_count[1]~1COUT1_26 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[1]~1 ),
	.cin1(\spi_ctrl_instance|clk_count[1]~1COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[2]~3 ),
	.cout1(\spi_ctrl_instance|clk_count[2]~3COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[2] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[2] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|clk_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \spi_ctrl_instance|clk_count[3] (
// Equation(s):
// \spi_ctrl_instance|clk_count [3] = DFFEAS(\spi_ctrl_instance|clk_count [3] $ ((((\spi_ctrl_instance|clk_count[2]~3 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[3]~5  = CARRY(((!\spi_ctrl_instance|clk_count[2]~3 )) # (!\spi_ctrl_instance|clk_count [3]))
// \spi_ctrl_instance|clk_count[3]~5COUT1_30  = CARRY(((!\spi_ctrl_instance|clk_count[2]~3COUT1_28 )) # (!\spi_ctrl_instance|clk_count [3]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[2]~3 ),
	.cin1(\spi_ctrl_instance|clk_count[2]~3COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[3]~5 ),
	.cout1(\spi_ctrl_instance|clk_count[3]~5COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[3] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[3] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|clk_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \spi_ctrl_instance|clk_count[4] (
// Equation(s):
// \spi_ctrl_instance|clk_count [4] = DFFEAS((\spi_ctrl_instance|clk_count [4] $ ((!\spi_ctrl_instance|clk_count[3]~5 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[4]~7  = CARRY(((\spi_ctrl_instance|clk_count [4] & !\spi_ctrl_instance|clk_count[3]~5COUT1_30 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[3]~5 ),
	.cin1(\spi_ctrl_instance|clk_count[3]~5COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [4]),
	.cout(\spi_ctrl_instance|clk_count[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[4] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[4] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[4] .lut_mask = "c30c";
defparam \spi_ctrl_instance|clk_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \spi_ctrl_instance|clk_count[5] (
// Equation(s):
// \spi_ctrl_instance|clk_count [5] = DFFEAS(\spi_ctrl_instance|clk_count [5] $ ((((\spi_ctrl_instance|clk_count[4]~7 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[5]~9  = CARRY(((!\spi_ctrl_instance|clk_count[4]~7 )) # (!\spi_ctrl_instance|clk_count [5]))
// \spi_ctrl_instance|clk_count[5]~9COUT1_32  = CARRY(((!\spi_ctrl_instance|clk_count[4]~7 )) # (!\spi_ctrl_instance|clk_count [5]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[5]~9 ),
	.cout1(\spi_ctrl_instance|clk_count[5]~9COUT1_32 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[5] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|clk_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \spi_ctrl_instance|clk_count[6] (
// Equation(s):
// \spi_ctrl_instance|clk_count [6] = DFFEAS(\spi_ctrl_instance|clk_count [6] $ ((((!(!\spi_ctrl_instance|clk_count[4]~7  & \spi_ctrl_instance|clk_count[5]~9 ) # (\spi_ctrl_instance|clk_count[4]~7  & \spi_ctrl_instance|clk_count[5]~9COUT1_32 ))))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[6]~11  = CARRY((\spi_ctrl_instance|clk_count [6] & ((!\spi_ctrl_instance|clk_count[5]~9 ))))
// \spi_ctrl_instance|clk_count[6]~11COUT1_34  = CARRY((\spi_ctrl_instance|clk_count [6] & ((!\spi_ctrl_instance|clk_count[5]~9COUT1_32 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~7 ),
	.cin0(\spi_ctrl_instance|clk_count[5]~9 ),
	.cin1(\spi_ctrl_instance|clk_count[5]~9COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[6]~11 ),
	.cout1(\spi_ctrl_instance|clk_count[6]~11COUT1_34 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[6] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .lut_mask = "a50a";
defparam \spi_ctrl_instance|clk_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \spi_ctrl_instance|clk_count[7] (
// Equation(s):
// \spi_ctrl_instance|clk_count [7] = DFFEAS((\spi_ctrl_instance|clk_count [7] $ (((!\spi_ctrl_instance|clk_count[4]~7  & \spi_ctrl_instance|clk_count[6]~11 ) # (\spi_ctrl_instance|clk_count[4]~7  & \spi_ctrl_instance|clk_count[6]~11COUT1_34 )))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~7 ),
	.cin0(\spi_ctrl_instance|clk_count[6]~11 ),
	.cin1(\spi_ctrl_instance|clk_count[6]~11COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[7] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|clk_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|clk_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \spi_ctrl_instance|LessThan0~0 (
// Equation(s):
// \spi_ctrl_instance|LessThan0~0_combout  = (((!\spi_ctrl_instance|clk_count [1] & !\spi_ctrl_instance|clk_count [2])) # (!\spi_ctrl_instance|clk_count [4])) # (!\spi_ctrl_instance|clk_count [3])

	.clk(gnd),
	.dataa(\spi_ctrl_instance|clk_count [3]),
	.datab(\spi_ctrl_instance|clk_count [1]),
	.datac(\spi_ctrl_instance|clk_count [4]),
	.datad(\spi_ctrl_instance|clk_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan0~0 .lut_mask = "5f7f";
defparam \spi_ctrl_instance|LessThan0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \spi_ctrl_instance|LessThan0~1 (
// Equation(s):
// \spi_ctrl_instance|LessThan0~1_combout  = (\spi_ctrl_instance|clk_count [6] & (\spi_ctrl_instance|clk_count [7] & (\spi_ctrl_instance|clk_count [5] & !\spi_ctrl_instance|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|clk_count [6]),
	.datab(\spi_ctrl_instance|clk_count [7]),
	.datac(\spi_ctrl_instance|clk_count [5]),
	.datad(\spi_ctrl_instance|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan0~1 .lut_mask = "0080";
defparam \spi_ctrl_instance|LessThan0~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan0~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell \spi_ctrl_instance|spi_clk (
// Equation(s):
// \spi_ctrl_instance|spi_clk~regout  = DFFEAS(((\spi_ctrl_instance|spi_clk~regout  $ (\spi_ctrl_instance|LessThan0~1_combout ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_clk~regout ),
	.datad(\spi_ctrl_instance|LessThan0~1_combout ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_clk .lut_mask = "0ff0";
defparam \spi_ctrl_instance|spi_clk .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_clk .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_clk .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_clk .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \spi_ctrl_instance|rst_count[0] (
// Equation(s):
// \spi_ctrl_instance|rst_count [0] = DFFEAS(((\spi_ctrl_instance|LessThan1~1_combout  $ (\spi_ctrl_instance|rst_count [0]))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|LessThan1~1_combout ),
	.datad(\spi_ctrl_instance|rst_count [0]),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[0] .lut_mask = "0ff0";
defparam \spi_ctrl_instance|rst_count[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \spi_ctrl_instance|rst_count[1] (
// Equation(s):
// \spi_ctrl_instance|rst_count [1] = DFFEAS(\spi_ctrl_instance|rst_count [0] $ ((\spi_ctrl_instance|rst_count [1])), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[1]~13  = CARRY((\spi_ctrl_instance|rst_count [0] & (\spi_ctrl_instance|rst_count [1])))
// \spi_ctrl_instance|rst_count[1]~13COUT1_22  = CARRY((\spi_ctrl_instance|rst_count [0] & (\spi_ctrl_instance|rst_count [1])))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [0]),
	.datab(\spi_ctrl_instance|rst_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[1]~13 ),
	.cout1(\spi_ctrl_instance|rst_count[1]~13COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[1] .lut_mask = "6688";
defparam \spi_ctrl_instance|rst_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \spi_ctrl_instance|rst_count[2] (
// Equation(s):
// \spi_ctrl_instance|rst_count [2] = DFFEAS((\spi_ctrl_instance|rst_count [2] $ ((\spi_ctrl_instance|rst_count[1]~13 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[2]~1  = CARRY(((!\spi_ctrl_instance|rst_count[1]~13 ) # (!\spi_ctrl_instance|rst_count [2])))
// \spi_ctrl_instance|rst_count[2]~1COUT1_24  = CARRY(((!\spi_ctrl_instance|rst_count[1]~13COUT1_22 ) # (!\spi_ctrl_instance|rst_count [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[1]~13 ),
	.cin1(\spi_ctrl_instance|rst_count[1]~13COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[2]~1 ),
	.cout1(\spi_ctrl_instance|rst_count[2]~1COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[2] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[2] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[2] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|rst_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \spi_ctrl_instance|rst_count[3] (
// Equation(s):
// \spi_ctrl_instance|rst_count [3] = DFFEAS(\spi_ctrl_instance|rst_count [3] $ ((((!\spi_ctrl_instance|rst_count[2]~1 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[3]~3  = CARRY((\spi_ctrl_instance|rst_count [3] & ((!\spi_ctrl_instance|rst_count[2]~1 ))))
// \spi_ctrl_instance|rst_count[3]~3COUT1_26  = CARRY((\spi_ctrl_instance|rst_count [3] & ((!\spi_ctrl_instance|rst_count[2]~1COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[2]~1 ),
	.cin1(\spi_ctrl_instance|rst_count[2]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[3]~3 ),
	.cout1(\spi_ctrl_instance|rst_count[3]~3COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[3] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[3] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[3] .lut_mask = "a50a";
defparam \spi_ctrl_instance|rst_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \spi_ctrl_instance|rst_count[4] (
// Equation(s):
// \spi_ctrl_instance|rst_count [4] = DFFEAS(\spi_ctrl_instance|rst_count [4] $ ((((\spi_ctrl_instance|rst_count[3]~3 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[4]~5  = CARRY(((!\spi_ctrl_instance|rst_count[3]~3COUT1_26 )) # (!\spi_ctrl_instance|rst_count [4]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[3]~3 ),
	.cin1(\spi_ctrl_instance|rst_count[3]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [4]),
	.cout(\spi_ctrl_instance|rst_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[4] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[4] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[4] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|rst_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \spi_ctrl_instance|rst_count[5] (
// Equation(s):
// \spi_ctrl_instance|rst_count [5] = DFFEAS(\spi_ctrl_instance|rst_count [5] $ ((((!\spi_ctrl_instance|rst_count[4]~5 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[5]~7  = CARRY((\spi_ctrl_instance|rst_count [5] & ((!\spi_ctrl_instance|rst_count[4]~5 ))))
// \spi_ctrl_instance|rst_count[5]~7COUT1_28  = CARRY((\spi_ctrl_instance|rst_count [5] & ((!\spi_ctrl_instance|rst_count[4]~5 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[5]~7 ),
	.cout1(\spi_ctrl_instance|rst_count[5]~7COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[5] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[5] .lut_mask = "a50a";
defparam \spi_ctrl_instance|rst_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \spi_ctrl_instance|rst_count[6] (
// Equation(s):
// \spi_ctrl_instance|rst_count [6] = DFFEAS(\spi_ctrl_instance|rst_count [6] $ (((((!\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[5]~7 ) # (\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[5]~7COUT1_28 ))))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[6]~9  = CARRY(((!\spi_ctrl_instance|rst_count[5]~7 )) # (!\spi_ctrl_instance|rst_count [6]))
// \spi_ctrl_instance|rst_count[6]~9COUT1_30  = CARRY(((!\spi_ctrl_instance|rst_count[5]~7COUT1_28 )) # (!\spi_ctrl_instance|rst_count [6]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_instance|rst_count[5]~7 ),
	.cin1(\spi_ctrl_instance|rst_count[5]~7COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[6]~9 ),
	.cout1(\spi_ctrl_instance|rst_count[6]~9COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[6] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|rst_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \spi_ctrl_instance|rst_count[7] (
// Equation(s):
// \spi_ctrl_instance|rst_count [7] = DFFEAS((\spi_ctrl_instance|rst_count [7] $ ((!(!\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[6]~9 ) # (\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[6]~9COUT1_30 )))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_instance|rst_count[6]~9 ),
	.cin1(\spi_ctrl_instance|rst_count[6]~9COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[7] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .lut_mask = "c3c3";
defparam \spi_ctrl_instance|rst_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \spi_ctrl_instance|LessThan1~0 (
// Equation(s):
// \spi_ctrl_instance|LessThan1~0_combout  = (((!\spi_ctrl_instance|rst_count [2] & !\spi_ctrl_instance|rst_count [3])) # (!\spi_ctrl_instance|rst_count [4]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [2]),
	.datac(\spi_ctrl_instance|rst_count [4]),
	.datad(\spi_ctrl_instance|rst_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan1~0 .lut_mask = "0f3f";
defparam \spi_ctrl_instance|LessThan1~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan1~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \spi_ctrl_instance|LessThan1~1 (
// Equation(s):
// \spi_ctrl_instance|LessThan1~1_combout  = (!\spi_ctrl_instance|rst_count [5] & (!\spi_ctrl_instance|rst_count [7] & (!\spi_ctrl_instance|rst_count [6] & \spi_ctrl_instance|LessThan1~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|rst_count [5]),
	.datab(\spi_ctrl_instance|rst_count [7]),
	.datac(\spi_ctrl_instance|rst_count [6]),
	.datad(\spi_ctrl_instance|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan1~1 .lut_mask = "0100";
defparam \spi_ctrl_instance|LessThan1~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan1~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan1~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan1~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \spi_ctrl_instance|rst_flag (
// Equation(s):
// \spi_ctrl_instance|rst_flag~regout  = DFFEAS((((\spi_ctrl_instance|rst_flag~regout ) # (!\spi_ctrl_instance|LessThan1~1_combout ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|rst_flag~regout ),
	.datad(\spi_ctrl_instance|LessThan1~1_combout ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_flag .lut_mask = "f0ff";
defparam \spi_ctrl_instance|rst_flag .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_flag .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_flag .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_flag .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add2~35 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add2~35_combout  = (!\spi_ctrl_instance|spi_master_instance|data_count [0])
// \spi_ctrl_instance|spi_master_instance|Add2~37  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [0]))
// \spi_ctrl_instance|spi_master_instance|Add2~37COUT1_48  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [0]))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|Add2~37 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|Add2~37COUT1_48 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add2~35 .lut_mask = "55aa";
defparam \spi_ctrl_instance|spi_master_instance|Add2~35 .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|Add2~35 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add2~35 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add2~35 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt [0] = DFFEAS(((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [0])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|always2~2 , )
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0]~15  = CARRY(((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [0])))
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0]~15COUT1_24  = CARRY(((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [0])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|always2~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0]~15 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0]~15COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [1] $ ((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0]~15 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , , , , \spi_ctrl_instance|spi_master_instance|always2~2 , )
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1]~1  = CARRY(((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0]~15 ) # (!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [1])))
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1]~1COUT1_26  = CARRY(((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0]~15COUT1_24 ) # (!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|always2~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0]~15 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[0]~15COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1]~1COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt [2] = DFFEAS(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [2] $ ((((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1]~1 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , , , , \spi_ctrl_instance|spi_master_instance|always2~2 , )
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2]~3  = CARRY((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [2] & ((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1]~1 ))))
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2]~3COUT1_28  = CARRY((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [2] & ((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1]~1COUT1_26 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|always2~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[1]~1COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2]~3COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [3] $ ((((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2]~3 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , , , , \spi_ctrl_instance|spi_master_instance|always2~2 , )
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3]~5  = CARRY(((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2]~3 )) # (!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [3]))
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3]~5COUT1_30  = CARRY(((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2]~3COUT1_28 )) # (!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [3]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|always2~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[2]~3COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3]~5COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt [4] = DFFEAS((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [4] $ ((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3]~5 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , , , , \spi_ctrl_instance|spi_master_instance|always2~2 , )
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7  = CARRY(((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [4] & !\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3]~5COUT1_30 )))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|always2~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[3]~5COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4] .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|always2~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|always2~0_combout  = (((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [2] & !\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [1])) # (!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [3])) # 
// (!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [4])

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [4]),
	.datab(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|always2~0 .lut_mask = "57ff";
defparam \spi_ctrl_instance|spi_master_instance|always2~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|always2~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|always2~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|always2~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [5] $ ((((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , , , , \spi_ctrl_instance|spi_master_instance|always2~2 , )
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13  = CARRY(((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7 )) # (!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [5]))
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13COUT1_32  = CARRY(((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7 )) # (!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [5]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|always2~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13COUT1_32 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt [6] = DFFEAS((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [6] $ ((!(!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7  & 
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13 ) # (\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7  & \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13COUT1_32 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , , , , \spi_ctrl_instance|spi_master_instance|always2~2 , )
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6]~9  = CARRY(((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [6] & !\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13 )))
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6]~9COUT1_34  = CARRY(((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [6] & !\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13COUT1_32 )))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|always2~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[5]~13COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6]~9 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6]~9COUT1_34 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6] .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt [7] = DFFEAS(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [7] $ (((((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7  & 
// \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6]~9 ) # (\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7  & \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6]~9COUT1_34 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , , , , \spi_ctrl_instance|spi_master_instance|always2~2 , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|always2~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[4]~7 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6]~9 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt[6]~9COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[7] .lut_mask = "5a5a";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|always2~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|always2~1_combout  = (((!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [6]) # (!\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [7]),
	.datad(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|always2~1 .lut_mask = "0fff";
defparam \spi_ctrl_instance|spi_master_instance|always2~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|always2~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|always2~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|always2~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|frame_delay (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|always2~2  = ((\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [5] & (!\spi_ctrl_instance|spi_master_instance|always2~0_combout  & !\spi_ctrl_instance|spi_master_instance|always2~1_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|cnt8 [4])
// \spi_ctrl_instance|spi_master_instance|frame_delay~regout  = DFFEAS(\spi_ctrl_instance|spi_master_instance|always2~2 , GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|frame_delay_cnt [5]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|always2~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|always2~1_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|always2~2 ),
	.regout(\spi_ctrl_instance|spi_master_instance|frame_delay~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|frame_delay .lut_mask = "333b";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay .output_mode = "reg_and_comb";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|frame_delay .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[1]~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~1_combout  = (!\spi_ctrl_instance|spi_master_instance|frame_delay~regout  & (\spi_ctrl_instance|spi_master_instance|cnt8 [4] & (\spi_ctrl_instance|spi_master_instance|always0~0_combout  & 
// \spi_ctrl_instance|spi_master_instance|LessThan4~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|frame_delay~regout ),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|always0~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|cnt8[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~1 .lut_mask = "4000";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add0~20 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add0~20_combout  = ((!\spi_ctrl_instance|spi_master_instance|cnt8 [0]))
// \spi_ctrl_instance|spi_master_instance|Add0~22  = CARRY(((\spi_ctrl_instance|spi_master_instance|cnt8 [0])))
// \spi_ctrl_instance|spi_master_instance|Add0~22COUT1_31  = CARRY(((\spi_ctrl_instance|spi_master_instance|cnt8 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|Add0~22 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|Add0~22COUT1_31 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add0~20 .lut_mask = "33cc";
defparam \spi_ctrl_instance|spi_master_instance|Add0~20 .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|Add0~20 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add0~20 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add0~20 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add0~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add0~0_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] $ ((\spi_ctrl_instance|spi_master_instance|Add0~22 )))
// \spi_ctrl_instance|spi_master_instance|Add0~2  = CARRY(((!\spi_ctrl_instance|spi_master_instance|Add0~22 ) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1])))
// \spi_ctrl_instance|spi_master_instance|Add0~2COUT1_33  = CARRY(((!\spi_ctrl_instance|spi_master_instance|Add0~22COUT1_31 ) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|Add0~22 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|Add0~22COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|Add0~2 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|Add0~2COUT1_33 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add0~0 .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add0~0 .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add0~0 .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|Add0~0 .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|Add0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add0~0 .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|cnt8 [1] & ((\spi_ctrl_instance|spi_master_instance|cnt8[1]~1_combout ) # ((\spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout  & 
// \spi_ctrl_instance|spi_master_instance|Add0~0_combout )))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (\spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout  & ((\spi_ctrl_instance|spi_master_instance|Add0~0_combout )))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8[1]~1_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Add0~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .lut_mask = "eca0";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add0~5 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add0~5_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [2] $ ((!\spi_ctrl_instance|spi_master_instance|Add0~2 )))
// \spi_ctrl_instance|spi_master_instance|Add0~7  = CARRY(((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & !\spi_ctrl_instance|spi_master_instance|Add0~2 )))
// \spi_ctrl_instance|spi_master_instance|Add0~7COUT1_35  = CARRY(((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & !\spi_ctrl_instance|spi_master_instance|Add0~2COUT1_33 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|Add0~2 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|Add0~2COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|Add0~7 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|Add0~7COUT1_35 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add0~5 .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add0~5 .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add0~5 .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|Add0~5 .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|Add0~5 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add0~5 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add0~5 .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout  & ((\spi_ctrl_instance|spi_master_instance|Add0~5_combout ) # ((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & 
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~1_combout )))) # (!\spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout  & (\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((\spi_ctrl_instance|spi_master_instance|cnt8[1]~1_combout )))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|Add0~5_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8[1]~1_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .lut_mask = "eca0";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|LessThan4~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|LessThan4~0_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [0]) # ((\spi_ctrl_instance|spi_master_instance|cnt8 [1]) # ((\spi_ctrl_instance|spi_master_instance|cnt8 [3]) # 
// (\spi_ctrl_instance|spi_master_instance|cnt8 [2])))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|LessThan4~0 .lut_mask = "fffe";
defparam \spi_ctrl_instance|spi_master_instance|LessThan4~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|LessThan4~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|LessThan4~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|LessThan4~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|LessThan4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout  = (\spi_ctrl_instance|spi_master_instance|frame_delay~regout  & (\spi_ctrl_instance|spi_master_instance|cnt8 [4] & (\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout  & 
// \spi_ctrl_instance|spi_master_instance|always0~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|frame_delay~regout ),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .lut_mask = "8000";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~3 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  = (((!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & \spi_ctrl_instance|spi_master_instance|cnt8 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .lut_mask = "0f00";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell linkSIO(
// Equation(s):
// \linkSIO~regout  = DFFEAS((\Equal6~4_combout ) # ((\linkSIO~regout  & ((\Equal5~7_combout ) # (!\WideOr5~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal6~4_combout ),
	.datab(\Equal5~7_combout ),
	.datac(\WideOr5~0_combout ),
	.datad(\linkSIO~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSIO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSIO.lut_mask = "efaa";
defparam linkSIO.operation_mode = "normal";
defparam linkSIO.output_mode = "reg_only";
defparam linkSIO.register_cascade_mode = "off";
defparam linkSIO.sum_lutc_input = "datac";
defparam linkSIO.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \sm_miso~0 (
// Equation(s):
// \sm_miso~0_combout  = ((\BusD[87]~36 ) # ((!\linkSIO~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\BusD[87]~36 ),
	.datac(vcc),
	.datad(\linkSIO~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\sm_miso~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sm_miso~0 .lut_mask = "ccff";
defparam \sm_miso~0 .operation_mode = "normal";
defparam \sm_miso~0 .output_mode = "comb_only";
defparam \sm_miso~0 .register_cascade_mode = "off";
defparam \sm_miso~0 .sum_lutc_input = "datac";
defparam \sm_miso~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ),
	.datac(\sm_miso~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .lut_mask = "7f08";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  = (((!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & !\spi_ctrl_instance|spi_master_instance|cnt8 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .lut_mask = "000f";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3]),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.datad(\sm_miso~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .lut_mask = "4cec";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add2~30 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add2~30_combout  = (\spi_ctrl_instance|spi_master_instance|data_count [1] $ ((\spi_ctrl_instance|spi_master_instance|Add2~37 )))
// \spi_ctrl_instance|spi_master_instance|Add2~32  = CARRY(((!\spi_ctrl_instance|spi_master_instance|Add2~37 ) # (!\spi_ctrl_instance|spi_master_instance|data_count [1])))
// \spi_ctrl_instance|spi_master_instance|Add2~32COUT1_50  = CARRY(((!\spi_ctrl_instance|spi_master_instance|Add2~37COUT1_48 ) # (!\spi_ctrl_instance|spi_master_instance|data_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|Add2~37 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|Add2~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|Add2~32 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|Add2~32COUT1_50 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add2~30 .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~30 .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~30 .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|Add2~30 .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|Add2~30 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add2~30 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add2~30 .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add2~25 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add2~25_combout  = (\spi_ctrl_instance|spi_master_instance|data_count [2] $ ((!\spi_ctrl_instance|spi_master_instance|Add2~32 )))
// \spi_ctrl_instance|spi_master_instance|Add2~27  = CARRY(((\spi_ctrl_instance|spi_master_instance|data_count [2] & !\spi_ctrl_instance|spi_master_instance|Add2~32 )))
// \spi_ctrl_instance|spi_master_instance|Add2~27COUT1_52  = CARRY(((\spi_ctrl_instance|spi_master_instance|data_count [2] & !\spi_ctrl_instance|spi_master_instance|Add2~32COUT1_50 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|Add2~32 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|Add2~32COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|Add2~27 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|Add2~27COUT1_52 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add2~25 .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~25 .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~25 .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|Add2~25 .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|Add2~25 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add2~25 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add2~25 .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add2~20 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add2~20_combout  = \spi_ctrl_instance|spi_master_instance|data_count [3] $ ((((\spi_ctrl_instance|spi_master_instance|Add2~27 ))))
// \spi_ctrl_instance|spi_master_instance|Add2~22  = CARRY(((!\spi_ctrl_instance|spi_master_instance|Add2~27 )) # (!\spi_ctrl_instance|spi_master_instance|data_count [3]))
// \spi_ctrl_instance|spi_master_instance|Add2~22COUT1_54  = CARRY(((!\spi_ctrl_instance|spi_master_instance|Add2~27COUT1_52 )) # (!\spi_ctrl_instance|spi_master_instance|data_count [3]))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|Add2~27 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|Add2~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|Add2~22 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|Add2~22COUT1_54 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add2~20 .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~20 .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~20 .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|Add2~20 .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|Add2~20 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add2~20 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add2~20 .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~2 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  = (((\spi_ctrl_instance|spi_master_instance|cnt8 [1] & !\spi_ctrl_instance|spi_master_instance|cnt8 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .lut_mask = "00f0";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2]),
	.datab(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ),
	.datad(\sm_miso~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .lut_mask = "2aea";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16  = (\spi_ctrl_instance|spi_master_instance|data_count [2] & (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3] $ (H1_data_count[3])))) # 
// (!\spi_ctrl_instance|spi_master_instance|data_count [2] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3] $ (H1_data_count[3]))))
// \spi_ctrl_instance|spi_master_instance|data_count [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 , GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , \spi_ctrl_instance|spi_master_instance|Add2~20_combout , , , VCC)

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3]),
	.datac(\spi_ctrl_instance|spi_master_instance|Add2~20_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 ),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .lut_mask = "1428";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .output_mode = "reg_and_comb";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .sum_lutc_input = "qfbk";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal0~0  = ((H1_data_count[0] $ (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0])))
// \spi_ctrl_instance|spi_master_instance|data_count [0] = DFFEAS(\spi_ctrl_instance|spi_master_instance|Equal0~0 , GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , \spi_ctrl_instance|spi_master_instance|Add2~35_combout , , , VCC)

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|Add2~35_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal0~0 ),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .lut_mask = "f00f";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .output_mode = "reg_and_comb";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .sum_lutc_input = "qfbk";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17  = (\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16  & (!\spi_ctrl_instance|spi_master_instance|Equal0~0  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1] $ (H1_data_count[1]))))
// \spi_ctrl_instance|spi_master_instance|data_count [1] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 , GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , \spi_ctrl_instance|spi_master_instance|Add2~30_combout , , , VCC)

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 ),
	.datac(\spi_ctrl_instance|spi_master_instance|Add2~30_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Equal0~0 ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 ),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .lut_mask = "0048";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .output_mode = "reg_and_comb";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .sum_lutc_input = "qfbk";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add2~15 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add2~15_combout  = (\spi_ctrl_instance|spi_master_instance|data_count [4] $ ((!\spi_ctrl_instance|spi_master_instance|Add2~22 )))
// \spi_ctrl_instance|spi_master_instance|Add2~17  = CARRY(((\spi_ctrl_instance|spi_master_instance|data_count [4] & !\spi_ctrl_instance|spi_master_instance|Add2~22COUT1_54 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|Add2~22 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|Add2~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add2~15_combout ),
	.regout(),
	.cout(\spi_ctrl_instance|spi_master_instance|Add2~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add2~15 .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~15 .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~15 .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|Add2~15 .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|Add2~15 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add2~15 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add2~15 .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~5 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [0] & (!\spi_ctrl_instance|spi_master_instance|cnt8 [3] & (!\spi_ctrl_instance|spi_master_instance|cnt8 [4] & \spi_rst~regout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datad(\spi_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .lut_mask = "0200";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~4 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  = ((\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (\spi_ctrl_instance|spi_master_instance|cnt8 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .lut_mask = "c0c0";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4]),
	.datac(\sm_miso~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .lut_mask = "4ecc";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add2~10 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add2~10_combout  = (\spi_ctrl_instance|spi_master_instance|data_count [5] $ ((\spi_ctrl_instance|spi_master_instance|Add2~17 )))
// \spi_ctrl_instance|spi_master_instance|Add2~12  = CARRY(((!\spi_ctrl_instance|spi_master_instance|Add2~17 ) # (!\spi_ctrl_instance|spi_master_instance|data_count [5])))
// \spi_ctrl_instance|spi_master_instance|Add2~12COUT1_56  = CARRY(((!\spi_ctrl_instance|spi_master_instance|Add2~17 ) # (!\spi_ctrl_instance|spi_master_instance|data_count [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|spi_master_instance|Add2~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|Add2~12 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|Add2~12COUT1_56 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add2~10 .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~10 .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|Add2~10 .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|Add2~10 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add2~10 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add2~10 .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]),
	.datab(\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ),
	.datad(\sm_miso~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .lut_mask = "2aea";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18  = (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4] & (!\spi_ctrl_instance|spi_master_instance|data_count [4] & (H1_data_count[5] $ (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5])))) # 
// (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4] & (\spi_ctrl_instance|spi_master_instance|data_count [4] & (H1_data_count[5] $ (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]))))
// \spi_ctrl_instance|spi_master_instance|data_count [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 , GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , \spi_ctrl_instance|spi_master_instance|Add2~10_combout , , , VCC)

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|Add2~10_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 ),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .lut_mask = "0660";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .output_mode = "reg_and_comb";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .sum_lutc_input = "qfbk";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add2~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add2~0_combout  = (\spi_ctrl_instance|spi_master_instance|data_count [6] $ ((!(!\spi_ctrl_instance|spi_master_instance|Add2~17  & \spi_ctrl_instance|spi_master_instance|Add2~12 ) # 
// (\spi_ctrl_instance|spi_master_instance|Add2~17  & \spi_ctrl_instance|spi_master_instance|Add2~12COUT1_56 ))))
// \spi_ctrl_instance|spi_master_instance|Add2~2  = CARRY(((\spi_ctrl_instance|spi_master_instance|data_count [6] & !\spi_ctrl_instance|spi_master_instance|Add2~12 )))
// \spi_ctrl_instance|spi_master_instance|Add2~2COUT1_58  = CARRY(((\spi_ctrl_instance|spi_master_instance|data_count [6] & !\spi_ctrl_instance|spi_master_instance|Add2~12COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|spi_master_instance|Add2~17 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|Add2~12 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|Add2~12COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|Add2~2 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|Add2~2COUT1_58 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add2~0 .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~0 .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~0 .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~0 .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|Add2~0 .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|Add2~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add2~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add2~0 .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add2~5 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add2~5_combout  = (\spi_ctrl_instance|spi_master_instance|data_count [7] $ (((!\spi_ctrl_instance|spi_master_instance|Add2~17  & \spi_ctrl_instance|spi_master_instance|Add2~2 ) # 
// (\spi_ctrl_instance|spi_master_instance|Add2~17  & \spi_ctrl_instance|spi_master_instance|Add2~2COUT1_58 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|spi_master_instance|Add2~17 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|Add2~2 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|Add2~2COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add2~5 .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~5 .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~5 .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add2~5 .lut_mask = "3c3c";
defparam \spi_ctrl_instance|spi_master_instance|Add2~5 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Add2~5 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add2~5 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add2~5 .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [7] = DFFEAS(((\spi_ctrl_instance|spi_master_instance|data_count [7]) # ((\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout  & \spi_ctrl_instance|spi_master_instance|Add2~5_combout ))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Add2~5_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .lut_mask = "ffc0";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|start_delay_cnt[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt [0] = DFFEAS(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [0] $ ((((\spi_ctrl_instance|spi_master_instance|always1~2_combout )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [0]),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|always1~2_combout ),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[0] .lut_mask = "5a5a";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|start_delay_cnt[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt [1] = DFFEAS(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [0] $ ((\spi_ctrl_instance|spi_master_instance|start_delay_cnt [1])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|always1~2_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[1]~1  = CARRY((\spi_ctrl_instance|spi_master_instance|start_delay_cnt [0] & (\spi_ctrl_instance|spi_master_instance|start_delay_cnt [1])))
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[1]~1COUT1_22  = CARRY((\spi_ctrl_instance|spi_master_instance|start_delay_cnt [0] & (\spi_ctrl_instance|spi_master_instance|start_delay_cnt [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [0]),
	.datab(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|always1~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[1]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[1]~1COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[1] .lut_mask = "6688";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|start_delay_cnt [2] $ ((\spi_ctrl_instance|spi_master_instance|start_delay_cnt[1]~1 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|always1~2_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[1]~1 ) # (!\spi_ctrl_instance|spi_master_instance|start_delay_cnt [2])))
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2]~3COUT1_24  = CARRY(((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[1]~1COUT1_22 ) # (!\spi_ctrl_instance|spi_master_instance|start_delay_cnt [2])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|always1~2_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[1]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[1]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[2]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[2]~3COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [3] $ ((((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[2]~3 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|always1~2_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3]~5  = CARRY((\spi_ctrl_instance|spi_master_instance|start_delay_cnt [3] & ((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[2]~3 ))))
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3]~5COUT1_26  = CARRY((\spi_ctrl_instance|spi_master_instance|start_delay_cnt [3] & ((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[2]~3COUT1_24 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|always1~2_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[2]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[2]~3COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[3]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[3]~5COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|start_delay_cnt[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [4] $ ((((\spi_ctrl_instance|spi_master_instance|start_delay_cnt[3]~5 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|always1~2_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7  = CARRY(((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[3]~5COUT1_26 )) # (!\spi_ctrl_instance|spi_master_instance|start_delay_cnt [4]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|always1~2_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[3]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[3]~5COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[4] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|always1~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|always1~0_combout  = (((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt [2] & !\spi_ctrl_instance|spi_master_instance|start_delay_cnt [1])) # (!\spi_ctrl_instance|spi_master_instance|start_delay_cnt [4])) # 
// (!\spi_ctrl_instance|spi_master_instance|start_delay_cnt [3])

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|always1~0 .lut_mask = "5f7f";
defparam \spi_ctrl_instance|spi_master_instance|always1~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|always1~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|always1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|always1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [5] $ ((((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|always1~2_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13  = CARRY((\spi_ctrl_instance|spi_master_instance|start_delay_cnt [5] & ((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7 ))))
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13COUT1_28  = CARRY((\spi_ctrl_instance|spi_master_instance|start_delay_cnt [5] & ((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|always1~2_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [6] $ (((((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7  & 
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13 ) # (\spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7  & \spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13COUT1_28 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|always1~2_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6]~9  = CARRY(((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13 )) # (!\spi_ctrl_instance|spi_master_instance|start_delay_cnt [6]))
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6]~9COUT1_30  = CARRY(((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13COUT1_28 )) # (!\spi_ctrl_instance|spi_master_instance|start_delay_cnt [6]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|always1~2_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[5]~13COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[6]~9 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[6]~9COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|start_delay_cnt[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|start_delay_cnt [7] $ ((!(!\spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7  & 
// \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6]~9 ) # (\spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7  & \spi_ctrl_instance|spi_master_instance|start_delay_cnt[6]~9COUT1_30 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|always1~2_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|always1~2_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[4]~7 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[6]~9 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|start_delay_cnt[6]~9COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[7] .lut_mask = "c3c3";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|start_delay_cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|always1~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|always1~1_combout  = (((!\spi_ctrl_instance|spi_master_instance|start_delay_cnt [7]) # (!\spi_ctrl_instance|spi_master_instance|start_delay_cnt [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [6]),
	.datad(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|always1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|always1~1 .lut_mask = "0fff";
defparam \spi_ctrl_instance|spi_master_instance|always1~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|always1~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|always1~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|always1~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|always1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|always1~2 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|always1~2_combout  = (\spi_rst~regout  & ((\spi_ctrl_instance|spi_master_instance|always1~0_combout ) # ((\spi_ctrl_instance|spi_master_instance|always1~1_combout ) # 
// (!\spi_ctrl_instance|spi_master_instance|start_delay_cnt [5]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|always1~0_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|always1~1_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|start_delay_cnt [5]),
	.datad(\spi_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|always1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|always1~2 .lut_mask = "ef00";
defparam \spi_ctrl_instance|spi_master_instance|always1~2 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|always1~2 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|always1~2 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|always1~2 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|always1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|start_delay (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|start_delay~regout  = DFFEAS((((\spi_ctrl_instance|spi_master_instance|start_delay~regout ) # (!\spi_ctrl_instance|spi_master_instance|always1~2_combout ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|start_delay~regout ),
	.datad(\spi_ctrl_instance|spi_master_instance|always1~2_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|start_delay~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|start_delay .lut_mask = "f0ff";
defparam \spi_ctrl_instance|spi_master_instance|start_delay .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|start_delay .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|start_delay .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|start_delay .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|start_delay .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|always0~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|always0~0_combout  = (!\spi_ctrl_instance|spi_master_instance|data_count [7] & (\spi_ctrl_instance|spi_master_instance|start_delay~regout  & (!\spi_ctrl_instance|spi_master_instance|data_count [6] & \spi_rst~regout 
// )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datab(\spi_ctrl_instance|spi_master_instance|start_delay~regout ),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.datad(\spi_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|always0~0 .lut_mask = "0400";
defparam \spi_ctrl_instance|spi_master_instance|always0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|always0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|always0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|always0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[3]~4 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8[3]~4_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [3] & (((!\spi_ctrl_instance|spi_master_instance|frame_delay~regout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|frame_delay~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|cnt8[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3]~4 .lut_mask = "0a0a";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3]~4 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3]~4 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3]~4 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3]~4 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add0~10 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add0~10_combout  = \spi_ctrl_instance|spi_master_instance|cnt8 [3] $ ((((\spi_ctrl_instance|spi_master_instance|Add0~7 ))))
// \spi_ctrl_instance|spi_master_instance|Add0~12  = CARRY(((!\spi_ctrl_instance|spi_master_instance|Add0~7 )) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [3]))
// \spi_ctrl_instance|spi_master_instance|Add0~12COUT1_37  = CARRY(((!\spi_ctrl_instance|spi_master_instance|Add0~7COUT1_35 )) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [3]))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|Add0~7 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|Add0~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|Add0~12 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|Add0~12COUT1_37 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add0~10 .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add0~10 .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add0~10 .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|Add0~10 .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|Add0~10 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add0~10 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add0~10 .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [3] = DFFEAS((\spi_ctrl_instance|spi_master_instance|always0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|cnt8 [4] & (\spi_ctrl_instance|spi_master_instance|cnt8[3]~4_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|cnt8 [4] & ((\spi_ctrl_instance|spi_master_instance|Add0~10_combout ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|always0~0_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8[3]~4_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Add0~10_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .lut_mask = "a280";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|Add0~15 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Add0~15_combout  = ((\spi_ctrl_instance|spi_master_instance|Add0~12  $ (!\spi_ctrl_instance|spi_master_instance|cnt8 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|Add0~12 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|Add0~12COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Add0~15 .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add0~15 .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|Add0~15 .lut_mask = "f00f";
defparam \spi_ctrl_instance|spi_master_instance|Add0~15 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Add0~15 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Add0~15 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Add0~15 .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[4]~6 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8[4]~6_combout  = (((!\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout )) # (!\spi_ctrl_instance|spi_master_instance|frame_delay~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|frame_delay~regout ),
	.datac(\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|cnt8[4]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4]~6 .lut_mask = "3f3f";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4]~6 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4]~6 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4]~6 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4]~6 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [4] = DFFEAS((\spi_ctrl_instance|spi_master_instance|always0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|cnt8 [4] & ((\spi_ctrl_instance|spi_master_instance|cnt8[4]~6_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|cnt8 [4] & (\spi_ctrl_instance|spi_master_instance|Add0~15_combout )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Add0~15_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8[4]~6_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|always0~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .lut_mask = "e200";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[0]~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout  = ((\spi_ctrl_instance|spi_master_instance|always0~0_combout  & ((!\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout ) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~0 .lut_mask = "3f00";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [0] = DFFEAS((\spi_ctrl_instance|spi_master_instance|cnt8 [0] & ((\spi_ctrl_instance|spi_master_instance|cnt8[1]~1_combout ) # ((\spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout  & 
// \spi_ctrl_instance|spi_master_instance|Add0~20_combout )))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [0] & (\spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout  & ((\spi_ctrl_instance|spi_master_instance|Add0~20_combout )))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8[0]~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8[1]~1_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Add0~20_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .lut_mask = "eca0";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [0] & (\spi_ctrl_instance|spi_master_instance|cnt8 [3] & (!\spi_ctrl_instance|spi_master_instance|cnt8 [4] & \spi_rst~regout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datad(\spi_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .lut_mask = "0800";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0]),
	.datac(\sm_miso~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .lut_mask = "4ecc";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal1~1  = (!\spi_ctrl_instance|spi_master_instance|data_count [3] & (!\spi_ctrl_instance|spi_master_instance|data_count [0] & (!H1_data_count[2] & !\spi_ctrl_instance|spi_master_instance|data_count [1])))
// \spi_ctrl_instance|spi_master_instance|data_count [2] = DFFEAS(\spi_ctrl_instance|spi_master_instance|Equal1~1 , GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , \spi_ctrl_instance|spi_master_instance|Add2~25_combout , , , VCC)

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.datac(\spi_ctrl_instance|spi_master_instance|Add2~25_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal1~1 ),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .lut_mask = "0001";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .output_mode = "reg_and_comb";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .sum_lutc_input = "qfbk";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [4] = DFFEAS((((\spi_ctrl_instance|spi_master_instance|Add2~15_combout ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_ctrl_instance|spi_master_instance|Add2~15_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .lut_mask = "ff00";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal1~0  = (!\spi_ctrl_instance|spi_master_instance|data_count [4] & (!\spi_ctrl_instance|spi_master_instance|data_count [5] & (H1_data_count[6] & !\spi_ctrl_instance|spi_master_instance|data_count [7])))
// \spi_ctrl_instance|spi_master_instance|data_count [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|Equal1~0 , GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , \spi_ctrl_instance|spi_master_instance|Add2~0_combout , , , VCC)

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.datac(\spi_ctrl_instance|spi_master_instance|Add2~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal1~0 ),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .lut_mask = "0010";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .output_mode = "reg_and_comb";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .sum_lutc_input = "qfbk";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.datac(\sm_miso~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .lut_mask = "7f08";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6]),
	.datab(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ),
	.datad(\sm_miso~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .lut_mask = "2aea";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout  = (\spi_ctrl_instance|spi_master_instance|data_count [6] & (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6] & (\spi_ctrl_instance|spi_master_instance|data_count [7] $ 
// (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7])))) # (!\spi_ctrl_instance|spi_master_instance|data_count [6] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6] & (\spi_ctrl_instance|spi_master_instance|data_count [7] $ 
// (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .lut_mask = "1428";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout  = (\spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout  & 
// (\spi_ctrl_instance|spi_master_instance|recv_detect[7]~18  & \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 ),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .lut_mask = "8000";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [0] = DFFEAS(((!\spi_ctrl_instance|spi_master_instance|recv_detect [0])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [0])))
// \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_29  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [0])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_29 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|recv_detect [1] $ ((\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [1])))
// \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_31  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_29 ) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_31 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|recv_detect [2] $ ((!\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [2] & !\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 )))
// \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_33  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [2] & !\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_31 )))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_33 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [3] $ ((((\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [3]))
// \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_35  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_33 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [3]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_35 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [4] $ ((((!\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  = CARRY((\spi_ctrl_instance|spi_master_instance|recv_detect [4] & ((!\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_35 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [5] $ ((((\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [5]))
// \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_37  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [5]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_37 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [6] $ ((((!(!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ) # 
// (\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_37 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5  = CARRY((\spi_ctrl_instance|spi_master_instance|recv_detect [6] & ((!\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ))))
// \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_39  = CARRY((\spi_ctrl_instance|spi_master_instance|recv_detect [6] & ((!\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_37 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_39 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|recv_detect [7] $ (((!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ) # 
// (\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_39 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal2~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal2~1_combout  = (!\spi_ctrl_instance|spi_master_instance|recv_detect [7] & (!\spi_ctrl_instance|spi_master_instance|recv_detect [5] & (!\spi_ctrl_instance|spi_master_instance|recv_detect [4] & 
// \spi_ctrl_instance|spi_master_instance|recv_detect [6])))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [7]),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [5]),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .lut_mask = "0100";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal2~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal2~0_combout  = (((!\spi_ctrl_instance|spi_master_instance|recv_detect [1] & !\spi_ctrl_instance|spi_master_instance|recv_detect [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .lut_mask = "000f";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|receive_status (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|receive_status~regout  = DFFEAS((!\spi_ctrl_instance|spi_master_instance|recv_detect [3] & (!\spi_ctrl_instance|spi_master_instance|recv_detect [2] & (\spi_ctrl_instance|spi_master_instance|Equal2~1_combout  & 
// \spi_ctrl_instance|spi_master_instance|Equal2~0_combout ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|Equal2~1_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Equal2~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|receive_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|receive_status .lut_mask = "1000";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \uart_instance1|tx_inst|Add0~50 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~50_combout  = ((!\uart_instance1|tx_inst|cnt [0]))
// \uart_instance1|tx_inst|Add0~52  = CARRY(((\uart_instance1|tx_inst|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~50_combout ),
	.regout(),
	.cout(\uart_instance1|tx_inst|Add0~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~50 .lut_mask = "33cc";
defparam \uart_instance1|tx_inst|Add0~50 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~50 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~50 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~50 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \uart_instance1|tx_inst|Add0~0 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~0_combout  = (\uart_instance1|tx_inst|cnt [1] $ ((\uart_instance1|tx_inst|Add0~52 )))
// \uart_instance1|tx_inst|Add0~2  = CARRY(((!\uart_instance1|tx_inst|Add0~52 ) # (!\uart_instance1|tx_inst|cnt [1])))
// \uart_instance1|tx_inst|Add0~2COUT1_76  = CARRY(((!\uart_instance1|tx_inst|Add0~52 ) # (!\uart_instance1|tx_inst|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~2 ),
	.cout1(\uart_instance1|tx_inst|Add0~2COUT1_76 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~0 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~0 .lut_mask = "3c3f";
defparam \uart_instance1|tx_inst|Add0~0 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~0 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \uart_instance1|tx_inst|Add0~45 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~45_combout  = \uart_instance1|tx_inst|cnt [2] $ ((((!(!\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~2 ) # (\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~2COUT1_76 )))))
// \uart_instance1|tx_inst|Add0~47  = CARRY((\uart_instance1|tx_inst|cnt [2] & ((!\uart_instance1|tx_inst|Add0~2 ))))
// \uart_instance1|tx_inst|Add0~47COUT1_78  = CARRY((\uart_instance1|tx_inst|cnt [2] & ((!\uart_instance1|tx_inst|Add0~2COUT1_76 ))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~52 ),
	.cin0(\uart_instance1|tx_inst|Add0~2 ),
	.cin1(\uart_instance1|tx_inst|Add0~2COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~47 ),
	.cout1(\uart_instance1|tx_inst|Add0~47COUT1_78 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~45 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~45 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~45 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~45 .lut_mask = "a50a";
defparam \uart_instance1|tx_inst|Add0~45 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~45 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~45 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~45 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxii_lcell \uart_instance1|tx_inst|cnt[2] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , \uart_instance1|tx_inst|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|tx_inst|Add0~45_combout ),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[2] .lut_mask = "0000";
defparam \uart_instance1|tx_inst|cnt[2] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[2] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[2] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[2] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \uart_instance1|tx_inst|Add0~40 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~40_combout  = (\uart_instance1|tx_inst|cnt [3] $ (((!\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~47 ) # (\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~47COUT1_78 ))))
// \uart_instance1|tx_inst|Add0~42  = CARRY(((!\uart_instance1|tx_inst|Add0~47 ) # (!\uart_instance1|tx_inst|cnt [3])))
// \uart_instance1|tx_inst|Add0~42COUT1_80  = CARRY(((!\uart_instance1|tx_inst|Add0~47COUT1_78 ) # (!\uart_instance1|tx_inst|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~52 ),
	.cin0(\uart_instance1|tx_inst|Add0~47 ),
	.cin1(\uart_instance1|tx_inst|Add0~47COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~42 ),
	.cout1(\uart_instance1|tx_inst|Add0~42COUT1_80 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~40 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~40 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~40 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~40 .lut_mask = "3c3f";
defparam \uart_instance1|tx_inst|Add0~40 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~40 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~40 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~40 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \uart_instance1|tx_inst|cnt[3] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [3] = DFFEAS((((\uart_instance1|tx_inst|Add0~40_combout ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|tx_inst|Add0~40_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[3] .lut_mask = "ff00";
defparam \uart_instance1|tx_inst|cnt[3] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[3] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[3] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[3] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \uart_instance1|tx_inst|cnt[6] (
// Equation(s):
// \uart_instance1|tx_inst|Equal3~1  = (!\uart_instance1|tx_inst|cnt [2] & (!\uart_instance1|tx_inst|cnt [3] & (!L1_cnt[6] & !\uart_instance1|tx_inst|cnt [0])))
// \uart_instance1|tx_inst|cnt [6] = DFFEAS(\uart_instance1|tx_inst|Equal3~1 , GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , \uart_instance1|tx_inst|Add0~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|cnt [2]),
	.datab(\uart_instance1|tx_inst|cnt [3]),
	.datac(\uart_instance1|tx_inst|Add0~35_combout ),
	.datad(\uart_instance1|tx_inst|cnt [0]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Equal3~1 ),
	.regout(\uart_instance1|tx_inst|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[6] .lut_mask = "0001";
defparam \uart_instance1|tx_inst|cnt[6] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[6] .output_mode = "reg_and_comb";
defparam \uart_instance1|tx_inst|cnt[6] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[6] .sum_lutc_input = "qfbk";
defparam \uart_instance1|tx_inst|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \uart_instance1|tx_inst|Add0~20 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~20_combout  = (\uart_instance1|tx_inst|cnt [4] $ ((!(!\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~42 ) # (\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~42COUT1_80 ))))
// \uart_instance1|tx_inst|Add0~22  = CARRY(((\uart_instance1|tx_inst|cnt [4] & !\uart_instance1|tx_inst|Add0~42 )))
// \uart_instance1|tx_inst|Add0~22COUT1_82  = CARRY(((\uart_instance1|tx_inst|cnt [4] & !\uart_instance1|tx_inst|Add0~42COUT1_80 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~52 ),
	.cin0(\uart_instance1|tx_inst|Add0~42 ),
	.cin1(\uart_instance1|tx_inst|Add0~42COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~22 ),
	.cout1(\uart_instance1|tx_inst|Add0~22COUT1_82 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~20 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~20 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~20 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~20 .lut_mask = "c30c";
defparam \uart_instance1|tx_inst|Add0~20 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~20 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~20 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~20 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \uart_instance1|tx_inst|cnt[4] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [4] = DFFEAS((\uart_instance1|tx_inst|Add0~20_combout  & (((!\uart_instance1|tx_inst|Equal3~3_combout ) # (!\uart_instance1|tx_inst|Equal3~2 )) # (!\uart_instance1|tx_inst|cnt [1]))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|cnt [1]),
	.datab(\uart_instance1|tx_inst|Equal3~2 ),
	.datac(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datad(\uart_instance1|tx_inst|Add0~20_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[4] .lut_mask = "7f00";
defparam \uart_instance1|tx_inst|cnt[4] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[4] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[4] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[4] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \uart_instance1|tx_inst|Add0~15 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~15_combout  = (\uart_instance1|tx_inst|cnt [5] $ (((!\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~22 ) # (\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~22COUT1_82 ))))
// \uart_instance1|tx_inst|Add0~17  = CARRY(((!\uart_instance1|tx_inst|Add0~22COUT1_82 ) # (!\uart_instance1|tx_inst|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~52 ),
	.cin0(\uart_instance1|tx_inst|Add0~22 ),
	.cin1(\uart_instance1|tx_inst|Add0~22COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~15_combout ),
	.regout(),
	.cout(\uart_instance1|tx_inst|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~15 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~15 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~15 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~15 .lut_mask = "3c3f";
defparam \uart_instance1|tx_inst|Add0~15 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~15 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~15 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~15 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \uart_instance1|tx_inst|Add0~35 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~35_combout  = (\uart_instance1|tx_inst|cnt [6] $ ((!\uart_instance1|tx_inst|Add0~17 )))
// \uart_instance1|tx_inst|Add0~37  = CARRY(((\uart_instance1|tx_inst|cnt [6] & !\uart_instance1|tx_inst|Add0~17 )))
// \uart_instance1|tx_inst|Add0~37COUT1_84  = CARRY(((\uart_instance1|tx_inst|cnt [6] & !\uart_instance1|tx_inst|Add0~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~37 ),
	.cout1(\uart_instance1|tx_inst|Add0~37COUT1_84 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~35 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~35 .lut_mask = "c30c";
defparam \uart_instance1|tx_inst|Add0~35 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~35 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~35 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~35 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \uart_instance1|tx_inst|Add0~10 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~10_combout  = (\uart_instance1|tx_inst|cnt [7] $ (((!\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~37 ) # (\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~37COUT1_84 ))))
// \uart_instance1|tx_inst|Add0~12  = CARRY(((!\uart_instance1|tx_inst|Add0~37 ) # (!\uart_instance1|tx_inst|cnt [7])))
// \uart_instance1|tx_inst|Add0~12COUT1_86  = CARRY(((!\uart_instance1|tx_inst|Add0~37COUT1_84 ) # (!\uart_instance1|tx_inst|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~17 ),
	.cin0(\uart_instance1|tx_inst|Add0~37 ),
	.cin1(\uart_instance1|tx_inst|Add0~37COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~12 ),
	.cout1(\uart_instance1|tx_inst|Add0~12COUT1_86 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~10 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~10 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~10 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~10 .lut_mask = "3c3f";
defparam \uart_instance1|tx_inst|Add0~10 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~10 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~10 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~10 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \uart_instance1|tx_inst|cnt[7] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [7] = DFFEAS((\uart_instance1|tx_inst|Add0~10_combout  & (((!\uart_instance1|tx_inst|Equal3~3_combout ) # (!\uart_instance1|tx_inst|cnt [1])) # (!\uart_instance1|tx_inst|Equal3~2 ))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|Equal3~2 ),
	.datab(\uart_instance1|tx_inst|cnt [1]),
	.datac(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datad(\uart_instance1|tx_inst|Add0~10_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[7] .lut_mask = "7f00";
defparam \uart_instance1|tx_inst|cnt[7] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[7] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[7] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[7] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \uart_instance1|tx_inst|Add0~5 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~5_combout  = (\uart_instance1|tx_inst|cnt [8] $ ((!(!\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~12 ) # (\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~12COUT1_86 ))))
// \uart_instance1|tx_inst|Add0~7  = CARRY(((\uart_instance1|tx_inst|cnt [8] & !\uart_instance1|tx_inst|Add0~12 )))
// \uart_instance1|tx_inst|Add0~7COUT1_88  = CARRY(((\uart_instance1|tx_inst|cnt [8] & !\uart_instance1|tx_inst|Add0~12COUT1_86 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~17 ),
	.cin0(\uart_instance1|tx_inst|Add0~12 ),
	.cin1(\uart_instance1|tx_inst|Add0~12COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~7 ),
	.cout1(\uart_instance1|tx_inst|Add0~7COUT1_88 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~5 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~5 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~5 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~5 .lut_mask = "c30c";
defparam \uart_instance1|tx_inst|Add0~5 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~5 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~5 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~5 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \uart_instance1|tx_inst|cnt[8] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [8] = DFFEAS((\uart_instance1|tx_inst|Add0~5_combout  & (((!\uart_instance1|tx_inst|Equal3~3_combout ) # (!\uart_instance1|tx_inst|cnt [1])) # (!\uart_instance1|tx_inst|Equal3~2 ))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|Equal3~2 ),
	.datab(\uart_instance1|tx_inst|cnt [1]),
	.datac(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datad(\uart_instance1|tx_inst|Add0~5_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[8] .lut_mask = "7f00";
defparam \uart_instance1|tx_inst|cnt[8] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[8] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[8] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[8] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \uart_instance1|tx_inst|Add0~60 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~60_combout  = (\uart_instance1|tx_inst|cnt [9] $ (((!\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~7 ) # (\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~7COUT1_88 ))))
// \uart_instance1|tx_inst|Add0~62  = CARRY(((!\uart_instance1|tx_inst|Add0~7 ) # (!\uart_instance1|tx_inst|cnt [9])))
// \uart_instance1|tx_inst|Add0~62COUT1_90  = CARRY(((!\uart_instance1|tx_inst|Add0~7COUT1_88 ) # (!\uart_instance1|tx_inst|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~17 ),
	.cin0(\uart_instance1|tx_inst|Add0~7 ),
	.cin1(\uart_instance1|tx_inst|Add0~7COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~62 ),
	.cout1(\uart_instance1|tx_inst|Add0~62COUT1_90 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~60 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~60 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~60 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~60 .lut_mask = "3c3f";
defparam \uart_instance1|tx_inst|Add0~60 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~60 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~60 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~60 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \uart_instance1|tx_inst|cnt[9] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [9] = DFFEAS((((\uart_instance1|tx_inst|Add0~60_combout ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|tx_inst|Add0~60_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[9] .lut_mask = "ff00";
defparam \uart_instance1|tx_inst|cnt[9] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[9] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[9] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[9] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \uart_instance1|tx_inst|Add0~55 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~55_combout  = \uart_instance1|tx_inst|cnt [10] $ ((((!(!\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~62 ) # (\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~62COUT1_90 )))))
// \uart_instance1|tx_inst|Add0~57  = CARRY((\uart_instance1|tx_inst|cnt [10] & ((!\uart_instance1|tx_inst|Add0~62COUT1_90 ))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~17 ),
	.cin0(\uart_instance1|tx_inst|Add0~62 ),
	.cin1(\uart_instance1|tx_inst|Add0~62COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~55_combout ),
	.regout(),
	.cout(\uart_instance1|tx_inst|Add0~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~55 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~55 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~55 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~55 .lut_mask = "a50a";
defparam \uart_instance1|tx_inst|Add0~55 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~55 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~55 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~55 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \uart_instance1|tx_inst|Add0~30 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~30_combout  = \uart_instance1|tx_inst|cnt [11] $ ((((\uart_instance1|tx_inst|Add0~57 ))))
// \uart_instance1|tx_inst|Add0~32  = CARRY(((!\uart_instance1|tx_inst|Add0~57 )) # (!\uart_instance1|tx_inst|cnt [11]))
// \uart_instance1|tx_inst|Add0~32COUT1_92  = CARRY(((!\uart_instance1|tx_inst|Add0~57 )) # (!\uart_instance1|tx_inst|cnt [11]))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~32 ),
	.cout1(\uart_instance1|tx_inst|Add0~32COUT1_92 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~30 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~30 .lut_mask = "5a5f";
defparam \uart_instance1|tx_inst|Add0~30 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~30 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~30 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~30 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \uart_instance1|tx_inst|cnt[11] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [11] = DFFEAS(GND, GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , \uart_instance1|tx_inst|Add0~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|tx_inst|Add0~30_combout ),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[11] .lut_mask = "0000";
defparam \uart_instance1|tx_inst|cnt[11] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[11] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[11] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[11] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \uart_instance1|tx_inst|cnt[12] (
// Equation(s):
// \uart_instance1|tx_inst|Equal3~0  = (((!L1_cnt[12] & !\uart_instance1|tx_inst|cnt [11])))
// \uart_instance1|tx_inst|cnt [12] = DFFEAS(\uart_instance1|tx_inst|Equal3~0 , GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , \uart_instance1|tx_inst|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|tx_inst|Add0~25_combout ),
	.datad(\uart_instance1|tx_inst|cnt [11]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Equal3~0 ),
	.regout(\uart_instance1|tx_inst|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[12] .lut_mask = "000f";
defparam \uart_instance1|tx_inst|cnt[12] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[12] .output_mode = "reg_and_comb";
defparam \uart_instance1|tx_inst|cnt[12] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[12] .sum_lutc_input = "qfbk";
defparam \uart_instance1|tx_inst|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \uart_instance1|tx_inst|Add0~25 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~25_combout  = (((!\uart_instance1|tx_inst|Add0~57  & \uart_instance1|tx_inst|Add0~32 ) # (\uart_instance1|tx_inst|Add0~57  & \uart_instance1|tx_inst|Add0~32COUT1_92 ) $ (!\uart_instance1|tx_inst|cnt [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|tx_inst|cnt [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~57 ),
	.cin0(\uart_instance1|tx_inst|Add0~32 ),
	.cin1(\uart_instance1|tx_inst|Add0~32COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~25 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~25 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~25 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~25 .lut_mask = "f00f";
defparam \uart_instance1|tx_inst|Add0~25 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Add0~25 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~25 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~25 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \uart_instance1|tx_inst|cnt[10] (
// Equation(s):
// \uart_instance1|tx_inst|Equal3~2  = (\uart_instance1|tx_inst|Equal3~1  & (!\uart_instance1|tx_inst|cnt [9] & (!L1_cnt[10] & \uart_instance1|tx_inst|Equal3~0 )))
// \uart_instance1|tx_inst|cnt [10] = DFFEAS(\uart_instance1|tx_inst|Equal3~2 , GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , \uart_instance1|tx_inst|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|Equal3~1 ),
	.datab(\uart_instance1|tx_inst|cnt [9]),
	.datac(\uart_instance1|tx_inst|Add0~55_combout ),
	.datad(\uart_instance1|tx_inst|Equal3~0 ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Equal3~2 ),
	.regout(\uart_instance1|tx_inst|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[10] .lut_mask = "0200";
defparam \uart_instance1|tx_inst|cnt[10] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[10] .output_mode = "reg_and_comb";
defparam \uart_instance1|tx_inst|cnt[10] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[10] .sum_lutc_input = "qfbk";
defparam \uart_instance1|tx_inst|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \uart_instance1|tx_inst|cnt[0] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [0] = DFFEAS((\uart_instance1|tx_inst|Add0~50_combout  & (((!\uart_instance1|tx_inst|Equal3~2 ) # (!\uart_instance1|tx_inst|cnt [1])) # (!\uart_instance1|tx_inst|Equal3~3_combout ))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datab(\uart_instance1|tx_inst|Add0~50_combout ),
	.datac(\uart_instance1|tx_inst|cnt [1]),
	.datad(\uart_instance1|tx_inst|Equal3~2 ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[0] .lut_mask = "4ccc";
defparam \uart_instance1|tx_inst|cnt[0] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[0] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[0] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[0] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \uart_instance1|tx_inst|cnt[5] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [5] = DFFEAS((\uart_instance1|tx_inst|Add0~15_combout  & (((!\uart_instance1|tx_inst|Equal3~2 ) # (!\uart_instance1|tx_inst|cnt [1])) # (!\uart_instance1|tx_inst|Equal3~3_combout ))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datab(\uart_instance1|tx_inst|cnt [1]),
	.datac(\uart_instance1|tx_inst|Add0~15_combout ),
	.datad(\uart_instance1|tx_inst|Equal3~2 ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[5] .lut_mask = "70f0";
defparam \uart_instance1|tx_inst|cnt[5] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[5] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[5] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[5] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \uart_instance1|tx_inst|Equal3~3 (
// Equation(s):
// \uart_instance1|tx_inst|Equal3~3_combout  = (\uart_instance1|tx_inst|cnt [5] & (\uart_instance1|tx_inst|cnt [4] & (\uart_instance1|tx_inst|cnt [7] & \uart_instance1|tx_inst|cnt [8])))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|cnt [5]),
	.datab(\uart_instance1|tx_inst|cnt [4]),
	.datac(\uart_instance1|tx_inst|cnt [7]),
	.datad(\uart_instance1|tx_inst|cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Equal3~3 .lut_mask = "8000";
defparam \uart_instance1|tx_inst|Equal3~3 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Equal3~3 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Equal3~3 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Equal3~3 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \uart_instance1|tx_inst|cnt[1] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [1] = DFFEAS((\uart_instance1|tx_inst|Add0~0_combout  & (((!\uart_instance1|tx_inst|Equal3~2 ) # (!\uart_instance1|tx_inst|cnt [1])) # (!\uart_instance1|tx_inst|Equal3~3_combout ))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datab(\uart_instance1|tx_inst|Add0~0_combout ),
	.datac(\uart_instance1|tx_inst|cnt [1]),
	.datad(\uart_instance1|tx_inst|Equal3~2 ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[1] .lut_mask = "4ccc";
defparam \uart_instance1|tx_inst|cnt[1] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[1] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[1] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[1] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \uart_instance1|tx_inst|WideNor0~0 (
// Equation(s):
// \uart_instance1|tx_inst|WideNor0~0_combout  = (\uart_instance1|tx_inst|cnt [7]) # ((\uart_instance1|tx_inst|cnt [4]) # ((\uart_instance1|tx_inst|cnt [5]) # (\uart_instance1|tx_inst|cnt [8])))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|cnt [7]),
	.datab(\uart_instance1|tx_inst|cnt [4]),
	.datac(\uart_instance1|tx_inst|cnt [5]),
	.datad(\uart_instance1|tx_inst|cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|WideNor0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|WideNor0~0 .lut_mask = "fffe";
defparam \uart_instance1|tx_inst|WideNor0~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|WideNor0~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|WideNor0~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|WideNor0~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|WideNor0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \uart_instance1|tx_inst|bps_sel (
// Equation(s):
// \uart_instance1|tx_inst|bps_sel~regout  = DFFEAS(((!\uart_instance1|tx_inst|cnt [1] & (!\uart_instance1|tx_inst|WideNor0~0_combout  & \uart_instance1|tx_inst|Equal3~2 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [1]),
	.datac(\uart_instance1|tx_inst|WideNor0~0_combout ),
	.datad(\uart_instance1|tx_inst|Equal3~2 ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|bps_sel~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|bps_sel .lut_mask = "0300";
defparam \uart_instance1|tx_inst|bps_sel .operation_mode = "normal";
defparam \uart_instance1|tx_inst|bps_sel .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|bps_sel .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|bps_sel .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|bps_sel .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \uart_instance1|tx_inst|data_valid (
// Equation(s):
// \uart_instance1|tx_inst|data_valid~regout  = DFFEAS((\uart_instance1|tx_inst|data_valid~0_combout  & ((\uart_instance1|tx_inst|data_valid~regout ) # ((\uart_instance1|tx_inst|Equal6~0_combout  & !\uart_instance1|tx_inst|tran_cnt [0])))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|Equal6~0_combout ),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|tx_inst|data_valid~regout ),
	.datad(\uart_instance1|tx_inst|data_valid~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|data_valid~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|data_valid .lut_mask = "f200";
defparam \uart_instance1|tx_inst|data_valid .operation_mode = "normal";
defparam \uart_instance1|tx_inst|data_valid .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|data_valid .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|data_valid .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|data_valid .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \uart_instance1|data_deal|data_out_sign (
// Equation(s):
// \uart_instance1|data_deal|data_out~14  = (\uart_instance1|tx_inst|data_valid~regout  & (((!J1_data_out_sign))))
// \uart_instance1|data_deal|data_out_sign~regout  = DFFEAS(\uart_instance1|data_deal|data_out~14 , GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|data_valid~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_out~14 ),
	.regout(\uart_instance1|data_deal|data_out_sign~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out_sign .lut_mask = "0a0a";
defparam \uart_instance1|data_deal|data_out_sign .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_out_sign .output_mode = "reg_and_comb";
defparam \uart_instance1|data_deal|data_out_sign .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out_sign .sum_lutc_input = "qfbk";
defparam \uart_instance1|data_deal|data_out_sign .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \uart_instance1|tx_inst|sign_delay (
// Equation(s):
// \uart_instance1|tx_inst|sign_delay~regout  = DFFEAS(((!\uart_instance1|tx_inst|bps_sel~regout  & ((\uart_instance1|data_deal|data_out_sign~regout ) # (\uart_instance1|tx_inst|sign_delay~regout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , 
// , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out_sign~regout ),
	.datab(\uart_instance1|tx_inst|sign_delay~regout ),
	.datac(vcc),
	.datad(\uart_instance1|tx_inst|bps_sel~regout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|sign_delay~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|sign_delay .lut_mask = "00ee";
defparam \uart_instance1|tx_inst|sign_delay .operation_mode = "normal";
defparam \uart_instance1|tx_inst|sign_delay .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|sign_delay .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|sign_delay .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|sign_delay .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \uart_instance1|tx_inst|data_valid~0 (
// Equation(s):
// \uart_instance1|tx_inst|data_valid~0_combout  = (((!\uart_instance1|data_deal|data_out_sign~regout  & !\uart_instance1|tx_inst|sign_delay~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|data_deal|data_out_sign~regout ),
	.datad(\uart_instance1|tx_inst|sign_delay~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|data_valid~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|data_valid~0 .lut_mask = "000f";
defparam \uart_instance1|tx_inst|data_valid~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|data_valid~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|data_valid~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|data_valid~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|data_valid~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \uart_instance1|tx_inst|tran_cnt[0] (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt [0] = DFFEAS((\uart_instance1|tx_inst|bps_sel~regout  & (!\uart_instance1|tx_inst|tran_cnt [0] & ((!\uart_instance1|tx_inst|Equal6~0_combout ) # (!\uart_instance1|tx_inst|data_valid~0_combout )))) # 
// (!\uart_instance1|tx_inst|bps_sel~regout  & (\uart_instance1|tx_inst|tran_cnt [0])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|bps_sel~regout ),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|tx_inst|data_valid~0_combout ),
	.datad(\uart_instance1|tx_inst|Equal6~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|tran_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[0] .lut_mask = "4666";
defparam \uart_instance1|tx_inst|tran_cnt[0] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[0] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|tran_cnt[0] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[0] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \uart_instance1|tx_inst|tran_cnt[3]~2 (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt[3]~2_combout  = (\uart_instance1|tx_inst|bps_sel~regout  & ((\uart_instance1|tx_inst|tran_cnt [0]) # ((!\uart_instance1|tx_inst|Equal6~0_combout ))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|bps_sel~regout ),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|tx_inst|Equal6~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|tran_cnt[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .lut_mask = "8a8a";
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \uart_instance1|tx_inst|Add1~1 (
// Equation(s):
// \uart_instance1|tx_inst|Add1~1_combout  = ((!\uart_instance1|tx_inst|tran_cnt [0] & (\uart_instance1|tx_inst|tran_cnt [2] & \uart_instance1|tx_inst|tran_cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|tx_inst|tran_cnt [2]),
	.datad(\uart_instance1|tx_inst|tran_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add1~1 .lut_mask = "3000";
defparam \uart_instance1|tx_inst|Add1~1 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Add1~1 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add1~1 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add1~1 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Add1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \uart_instance1|tx_inst|tran_cnt[0]~5 (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt[0]~5_combout  = (\uart_instance1|tx_inst|bps_sel~regout  & (((\uart_instance1|tx_inst|tran_cnt [0]) # (!\uart_instance1|tx_inst|data_valid~0_combout )) # (!\uart_instance1|tx_inst|Equal6~0_combout )))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|bps_sel~regout ),
	.datab(\uart_instance1|tx_inst|Equal6~0_combout ),
	.datac(\uart_instance1|tx_inst|data_valid~0_combout ),
	.datad(\uart_instance1|tx_inst|tran_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|tran_cnt[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .lut_mask = "aa2a";
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \uart_instance1|tx_inst|tran_cnt[3] (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt [3] = DFFEAS((\uart_instance1|tx_inst|tran_cnt [3] & (((!\uart_instance1|tx_inst|Add1~1_combout )) # (!\uart_instance1|tx_inst|tran_cnt[3]~2_combout ))) # (!\uart_instance1|tx_inst|tran_cnt [3] & 
// (\uart_instance1|tx_inst|tran_cnt[0]~5_combout  & ((\uart_instance1|tx_inst|Add1~1_combout ) # (!\uart_instance1|tx_inst|tran_cnt[3]~2_combout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|tran_cnt[3]~2_combout ),
	.datab(\uart_instance1|tx_inst|tran_cnt [3]),
	.datac(\uart_instance1|tx_inst|Add1~1_combout ),
	.datad(\uart_instance1|tx_inst|tran_cnt[0]~5_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|tran_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[3] .lut_mask = "7d4c";
defparam \uart_instance1|tx_inst|tran_cnt[3] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[3] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|tran_cnt[3] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[3] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \uart_instance1|tx_inst|Equal6~0 (
// Equation(s):
// \uart_instance1|tx_inst|Equal6~0_combout  = ((!\uart_instance1|tx_inst|tran_cnt [1] & (!\uart_instance1|tx_inst|tran_cnt [2] & !\uart_instance1|tx_inst|tran_cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|tran_cnt [1]),
	.datac(\uart_instance1|tx_inst|tran_cnt [2]),
	.datad(\uart_instance1|tx_inst|tran_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Equal6~0 .lut_mask = "0003";
defparam \uart_instance1|tx_inst|Equal6~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Equal6~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Equal6~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Equal6~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \uart_instance1|tx_inst|tran_cnt[1] (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt [1] = DFFEAS((\uart_instance1|tx_inst|tran_cnt [0] & (((\uart_instance1|tx_inst|tran_cnt [1])))) # (!\uart_instance1|tx_inst|tran_cnt [0] & ((\uart_instance1|tx_inst|tran_cnt [1] & ((!\uart_instance1|tx_inst|bps_sel~regout 
// ))) # (!\uart_instance1|tx_inst|tran_cnt [1] & (!\uart_instance1|tx_inst|Equal6~0_combout  & \uart_instance1|tx_inst|bps_sel~regout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|Equal6~0_combout ),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|tx_inst|tran_cnt [1]),
	.datad(\uart_instance1|tx_inst|bps_sel~regout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|tran_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[1] .lut_mask = "c1f0";
defparam \uart_instance1|tx_inst|tran_cnt[1] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[1] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|tran_cnt[1] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[1] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \uart_instance1|tx_inst|tran_cnt[2] (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt [2] = DFFEAS(\uart_instance1|tx_inst|tran_cnt [2] $ (((\uart_instance1|tx_inst|bps_sel~regout  & (\uart_instance1|tx_inst|tran_cnt [1] & !\uart_instance1|tx_inst|tran_cnt [0])))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|bps_sel~regout ),
	.datab(\uart_instance1|tx_inst|tran_cnt [2]),
	.datac(\uart_instance1|tx_inst|tran_cnt [1]),
	.datad(\uart_instance1|tx_inst|tran_cnt [0]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|tran_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[2] .lut_mask = "cc6c";
defparam \uart_instance1|tx_inst|tran_cnt[2] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[2] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|tran_cnt[2] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[2] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \uart_instance1|tx_inst|rs_tx~0 (
// Equation(s):
// \uart_instance1|tx_inst|rs_tx~0_combout  = (\uart_instance1|tx_inst|tran_cnt [2]) # (((\uart_instance1|tx_inst|tran_cnt [1]) # (!\uart_instance1|tx_inst|tran_cnt [3])) # (!\uart_instance1|tx_inst|tran_cnt [0]))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|tran_cnt [2]),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|tx_inst|tran_cnt [3]),
	.datad(\uart_instance1|tx_inst|tran_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|rs_tx~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|rs_tx~0 .lut_mask = "ffbf";
defparam \uart_instance1|tx_inst|rs_tx~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|rs_tx~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|rs_tx~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|rs_tx~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|rs_tx~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \uart_instance1|data_deal|data_out[0] (
// Equation(s):
// \uart_instance1|data_deal|data_out [0] = DFFEAS((\uart_instance1|data_deal|data_out [0] $ (((\uart_instance1|tx_inst|data_valid~regout  & !\uart_instance1|data_deal|data_out_sign~regout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|data_valid~regout ),
	.datac(\uart_instance1|data_deal|data_out_sign~regout ),
	.datad(\uart_instance1|data_deal|data_out [0]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[0] .lut_mask = "f30c";
defparam \uart_instance1|data_deal|data_out[0] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_out[0] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[0] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[0] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \uart_instance1|data_deal|data_out[1] (
// Equation(s):
// \uart_instance1|data_deal|data_out [1] = DFFEAS(\uart_instance1|data_deal|data_out [0] $ ((\uart_instance1|data_deal|data_out [1])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[1]~1  = CARRY((\uart_instance1|data_deal|data_out [0] & (\uart_instance1|data_deal|data_out [1])))
// \uart_instance1|data_deal|data_out[1]~1COUT1_23  = CARRY((\uart_instance1|data_deal|data_out [0] & (\uart_instance1|data_deal|data_out [1])))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out [0]),
	.datab(\uart_instance1|data_deal|data_out [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [1]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_out[1]~1 ),
	.cout1(\uart_instance1|data_deal|data_out[1]~1COUT1_23 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[1] .lut_mask = "6688";
defparam \uart_instance1|data_deal|data_out[1] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[1] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[1] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[1] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \uart_instance1|data_deal|data_out[2] (
// Equation(s):
// \uart_instance1|data_deal|data_out [2] = DFFEAS((\uart_instance1|data_deal|data_out [2] $ ((\uart_instance1|data_deal|data_out[1]~1 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[2]~13  = CARRY(((!\uart_instance1|data_deal|data_out[1]~1 ) # (!\uart_instance1|data_deal|data_out [2])))
// \uart_instance1|data_deal|data_out[2]~13COUT1_25  = CARRY(((!\uart_instance1|data_deal|data_out[1]~1COUT1_23 ) # (!\uart_instance1|data_deal|data_out [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|data_deal|data_out [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_out[1]~1 ),
	.cin1(\uart_instance1|data_deal|data_out[1]~1COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [2]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_out[2]~13 ),
	.cout1(\uart_instance1|data_deal|data_out[2]~13COUT1_25 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[2] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_out[2] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_out[2] .lut_mask = "3c3f";
defparam \uart_instance1|data_deal|data_out[2] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[2] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[2] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[2] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \uart_instance1|data_deal|data_out[3] (
// Equation(s):
// \uart_instance1|data_deal|data_out [3] = DFFEAS(\uart_instance1|data_deal|data_out [3] $ ((((!\uart_instance1|data_deal|data_out[2]~13 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[3]~3  = CARRY((\uart_instance1|data_deal|data_out [3] & ((!\uart_instance1|data_deal|data_out[2]~13 ))))
// \uart_instance1|data_deal|data_out[3]~3COUT1_27  = CARRY((\uart_instance1|data_deal|data_out [3] & ((!\uart_instance1|data_deal|data_out[2]~13COUT1_25 ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_out[2]~13 ),
	.cin1(\uart_instance1|data_deal|data_out[2]~13COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [3]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_out[3]~3 ),
	.cout1(\uart_instance1|data_deal|data_out[3]~3COUT1_27 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[3] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_out[3] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_out[3] .lut_mask = "a50a";
defparam \uart_instance1|data_deal|data_out[3] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[3] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[3] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[3] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \uart_instance1|tx_inst|Mux13~0 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~0_combout  = (\uart_instance1|data_deal|data_out [3] & ((\uart_instance1|data_deal|data_out [1]) # (\uart_instance1|tx_inst|tran_cnt [0] $ (\uart_instance1|tx_inst|tran_cnt [1])))) # (!\uart_instance1|data_deal|data_out [3] & 
// (\uart_instance1|data_deal|data_out [1] & (\uart_instance1|tx_inst|tran_cnt [0] $ (!\uart_instance1|tx_inst|tran_cnt [1]))))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_out [3]),
	.datab(\uart_instance1|data_deal|data_out [1]),
	.datac(\uart_instance1|tx_inst|tran_cnt [0]),
	.datad(\uart_instance1|tx_inst|tran_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~0 .lut_mask = "caac";
defparam \uart_instance1|tx_inst|Mux13~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \uart_instance1|tx_inst|Add2~0 (
// Equation(s):
// \uart_instance1|tx_inst|Add2~0_combout  = (\uart_instance1|tx_inst|tran_cnt [2] $ (((\uart_instance1|tx_inst|tran_cnt [1]) # (!\uart_instance1|tx_inst|tran_cnt [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|tx_inst|tran_cnt [2]),
	.datad(\uart_instance1|tx_inst|tran_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add2~0 .lut_mask = "0fc3";
defparam \uart_instance1|tx_inst|Add2~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Add2~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add2~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add2~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \uart_instance1|data_deal|data_out[4] (
// Equation(s):
// \uart_instance1|data_deal|data_out [4] = DFFEAS(\uart_instance1|data_deal|data_out [4] $ ((((\uart_instance1|data_deal|data_out[3]~3 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[4]~7  = CARRY(((!\uart_instance1|data_deal|data_out[3]~3COUT1_27 )) # (!\uart_instance1|data_deal|data_out [4]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_out[3]~3 ),
	.cin1(\uart_instance1|data_deal|data_out[3]~3COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [4]),
	.cout(\uart_instance1|data_deal|data_out[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[4] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_out[4] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_out[4] .lut_mask = "5a5f";
defparam \uart_instance1|data_deal|data_out[4] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[4] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[4] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[4] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \uart_instance1|data_deal|data_out[5] (
// Equation(s):
// \uart_instance1|data_deal|data_out [5] = DFFEAS(\uart_instance1|data_deal|data_out [5] $ ((((!\uart_instance1|data_deal|data_out[4]~7 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[5]~11  = CARRY((\uart_instance1|data_deal|data_out [5] & ((!\uart_instance1|data_deal|data_out[4]~7 ))))
// \uart_instance1|data_deal|data_out[5]~11COUT1_29  = CARRY((\uart_instance1|data_deal|data_out [5] & ((!\uart_instance1|data_deal|data_out[4]~7 ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(\uart_instance1|data_deal|data_out[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [5]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_out[5]~11 ),
	.cout1(\uart_instance1|data_deal|data_out[5]~11COUT1_29 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[5] .cin_used = "true";
defparam \uart_instance1|data_deal|data_out[5] .lut_mask = "a50a";
defparam \uart_instance1|data_deal|data_out[5] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[5] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[5] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[5] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \uart_instance1|data_deal|data_out[6] (
// Equation(s):
// \uart_instance1|data_deal|data_out [6] = DFFEAS(\uart_instance1|data_deal|data_out [6] $ (((((!\uart_instance1|data_deal|data_out[4]~7  & \uart_instance1|data_deal|data_out[5]~11 ) # (\uart_instance1|data_deal|data_out[4]~7  & 
// \uart_instance1|data_deal|data_out[5]~11COUT1_29 ))))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[6]~9  = CARRY(((!\uart_instance1|data_deal|data_out[5]~11 )) # (!\uart_instance1|data_deal|data_out [6]))
// \uart_instance1|data_deal|data_out[6]~9COUT1_31  = CARRY(((!\uart_instance1|data_deal|data_out[5]~11COUT1_29 )) # (!\uart_instance1|data_deal|data_out [6]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(\uart_instance1|data_deal|data_out[4]~7 ),
	.cin0(\uart_instance1|data_deal|data_out[5]~11 ),
	.cin1(\uart_instance1|data_deal|data_out[5]~11COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [6]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_out[6]~9 ),
	.cout1(\uart_instance1|data_deal|data_out[6]~9COUT1_31 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[6] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_out[6] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_out[6] .cin_used = "true";
defparam \uart_instance1|data_deal|data_out[6] .lut_mask = "5a5f";
defparam \uart_instance1|data_deal|data_out[6] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[6] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[6] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[6] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \uart_instance1|data_deal|data_out[7] (
// Equation(s):
// \uart_instance1|data_deal|data_out [7] = DFFEAS((\uart_instance1|data_deal|data_out [7] $ ((!(!\uart_instance1|data_deal|data_out[4]~7  & \uart_instance1|data_deal|data_out[6]~9 ) # (\uart_instance1|data_deal|data_out[4]~7  & 
// \uart_instance1|data_deal|data_out[6]~9COUT1_31 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|data_deal|data_out [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(\uart_instance1|data_deal|data_out[4]~7 ),
	.cin0(\uart_instance1|data_deal|data_out[6]~9 ),
	.cin1(\uart_instance1|data_deal|data_out[6]~9COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[7] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_out[7] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_out[7] .cin_used = "true";
defparam \uart_instance1|data_deal|data_out[7] .lut_mask = "c3c3";
defparam \uart_instance1|data_deal|data_out[7] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_out[7] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[7] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[7] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \uart_instance1|tx_inst|Mux13~1 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~1_combout  = ((\uart_instance1|tx_inst|tran_cnt [2] & (\uart_instance1|tx_inst|tran_cnt [1])) # (!\uart_instance1|tx_inst|tran_cnt [2] & (!\uart_instance1|tx_inst|tran_cnt [1] & \uart_instance1|data_deal|data_out [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|tran_cnt [2]),
	.datac(\uart_instance1|tx_inst|tran_cnt [1]),
	.datad(\uart_instance1|data_deal|data_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~1 .lut_mask = "c3c0";
defparam \uart_instance1|tx_inst|Mux13~1 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~1 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~1 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~1 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \uart_instance1|tx_inst|Mux13~2 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~2_combout  = ((\uart_instance1|tx_inst|tran_cnt [0] & (\uart_instance1|data_deal|data_out [5])) # (!\uart_instance1|tx_inst|tran_cnt [0] & ((\uart_instance1|data_deal|data_out [6]))))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_out [5]),
	.datab(vcc),
	.datac(\uart_instance1|data_deal|data_out [6]),
	.datad(\uart_instance1|tx_inst|tran_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~2 .lut_mask = "aaf0";
defparam \uart_instance1|tx_inst|Mux13~2 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~2 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~2 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~2 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \uart_instance1|tx_inst|Mux13~3 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~3_combout  = (\uart_instance1|tx_inst|tran_cnt [2] & ((\uart_instance1|tx_inst|Mux13~1_combout  & (!\uart_instance1|tx_inst|Mux13~2_combout )) # (!\uart_instance1|tx_inst|Mux13~1_combout  & 
// ((!\uart_instance1|data_deal|data_out [4])))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|Mux13~1_combout ),
	.datab(\uart_instance1|tx_inst|tran_cnt [2]),
	.datac(\uart_instance1|tx_inst|Mux13~2_combout ),
	.datad(\uart_instance1|data_deal|data_out [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~3 .lut_mask = "084c";
defparam \uart_instance1|tx_inst|Mux13~3 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~3 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~3 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~3 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \uart_instance1|tx_inst|Mux13~4 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~4_combout  = (\uart_instance1|tx_inst|tran_cnt [0] & (\uart_instance1|tx_inst|Mux13~1_combout  & (!\uart_instance1|tx_inst|Mux13~3_combout ))) # (!\uart_instance1|tx_inst|tran_cnt [0] & 
// (((\uart_instance1|tx_inst|Equal6~0_combout ) # (!\uart_instance1|tx_inst|Mux13~3_combout ))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|Mux13~1_combout ),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|tx_inst|Mux13~3_combout ),
	.datad(\uart_instance1|tx_inst|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~4 .lut_mask = "3b0b";
defparam \uart_instance1|tx_inst|Mux13~4 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~4 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~4 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~4 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \uart_instance1|tx_inst|Add1~0 (
// Equation(s):
// \uart_instance1|tx_inst|Add1~0_combout  = (\uart_instance1|tx_inst|tran_cnt [0] $ (((!\uart_instance1|tx_inst|tran_cnt [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(vcc),
	.datad(\uart_instance1|tx_inst|tran_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add1~0 .lut_mask = "cc33";
defparam \uart_instance1|tx_inst|Add1~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Add1~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add1~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add1~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \uart_instance1|tx_inst|Mux13~5 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~5_combout  = (\uart_instance1|tx_inst|Equal6~0_combout ) # ((\uart_instance1|tx_inst|Add1~0_combout  & (\uart_instance1|data_deal|data_out [0])) # (!\uart_instance1|tx_inst|Add1~0_combout  & 
// ((\uart_instance1|data_deal|data_out [2]))))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_out [0]),
	.datab(\uart_instance1|data_deal|data_out [2]),
	.datac(\uart_instance1|tx_inst|Add1~0_combout ),
	.datad(\uart_instance1|tx_inst|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~5 .lut_mask = "ffac";
defparam \uart_instance1|tx_inst|Mux13~5 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~5 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~5 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~5 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \uart_instance1|tx_inst|Mux13~6 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~6_combout  = (\uart_instance1|tx_inst|Add2~0_combout  & ((\uart_instance1|tx_inst|Mux13~4_combout  & ((\uart_instance1|tx_inst|Mux13~5_combout ))) # (!\uart_instance1|tx_inst|Mux13~4_combout  & 
// (\uart_instance1|tx_inst|Mux13~0_combout )))) # (!\uart_instance1|tx_inst|Add2~0_combout  & (((\uart_instance1|tx_inst|Mux13~4_combout ))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|Mux13~0_combout ),
	.datab(\uart_instance1|tx_inst|Add2~0_combout ),
	.datac(\uart_instance1|tx_inst|Mux13~4_combout ),
	.datad(\uart_instance1|tx_inst|Mux13~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~6 .lut_mask = "f838";
defparam \uart_instance1|tx_inst|Mux13~6 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~6 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~6 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~6 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \uart_instance1|tx_inst|rs_tx (
// Equation(s):
// \uart_instance1|tx_inst|rs_tx~regout  = DFFEAS((\uart_instance1|tx_inst|bps_sel~regout  & (((!\uart_instance1|tx_inst|Mux13~6_combout ) # (!\uart_instance1|tx_inst|rs_tx~0_combout )))) # (!\uart_instance1|tx_inst|bps_sel~regout  & 
// (\uart_instance1|tx_inst|rs_tx~regout )), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|bps_sel~regout ),
	.datab(\uart_instance1|tx_inst|rs_tx~regout ),
	.datac(\uart_instance1|tx_inst|rs_tx~0_combout ),
	.datad(\uart_instance1|tx_inst|Mux13~6_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|rs_tx~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|rs_tx .lut_mask = "4eee";
defparam \uart_instance1|tx_inst|rs_tx .operation_mode = "normal";
defparam \uart_instance1|tx_inst|rs_tx .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|rs_tx .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|rs_tx .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|rs_tx .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \BusD[83]~81 (
// Equation(s):
// \BusD[83]~81_combout  = (\linkUST~regout  & (!\uart_instance1|tx_inst|rs_tx~regout  & ((\BusA[20]~20 ) # (!\linkESS~regout )))) # (!\linkUST~regout  & ((\BusA[20]~20 ) # ((!\linkESS~regout ))))

	.clk(gnd),
	.dataa(\linkUST~regout ),
	.datab(\BusA[20]~20 ),
	.datac(\linkESS~regout ),
	.datad(\uart_instance1|tx_inst|rs_tx~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[83]~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[83]~81 .lut_mask = "45cf";
defparam \BusD[83]~81 .operation_mode = "normal";
defparam \BusD[83]~81 .output_mode = "comb_only";
defparam \BusD[83]~81 .register_cascade_mode = "off";
defparam \BusD[83]~81 .sum_lutc_input = "datac";
defparam \BusD[83]~81 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|cs~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cs~0_combout  = (((\spi_ctrl_instance|spi_master_instance|frame_delay~regout ))) # (!\spi_ctrl_instance|spi_master_instance|cs~regout )

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cs~regout ),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|frame_delay~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|cs~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cs~0 .lut_mask = "f5f5";
defparam \spi_ctrl_instance|spi_master_instance|cs~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cs~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|cs~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cs~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cs~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|cs (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cs~regout  = DFFEAS((\spi_ctrl_instance|spi_master_instance|always0~0_combout  & (((!\spi_ctrl_instance|spi_master_instance|cs~0_combout ) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [4])) # 
// (!\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|always0~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|cs~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cs~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cs .lut_mask = "4ccc";
defparam \spi_ctrl_instance|spi_master_instance|cs .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cs .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cs .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cs .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cs .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \spi_ctrl_instance|cs_n (
// Equation(s):
// \spi_ctrl_instance|cs_n~regout  = DFFEAS(((\spi_ctrl_instance|spi_master_instance|cs~regout  & ((!\spi_ctrl_instance|spi_master_instance|Equal1~1 ) # (!\spi_ctrl_instance|spi_master_instance|Equal1~0 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cs~regout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Equal1~0 ),
	.datad(\spi_ctrl_instance|spi_master_instance|Equal1~1 ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|cs_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|cs_n .lut_mask = "0ccc";
defparam \spi_ctrl_instance|cs_n .operation_mode = "normal";
defparam \spi_ctrl_instance|cs_n .output_mode = "reg_only";
defparam \spi_ctrl_instance|cs_n .register_cascade_mode = "off";
defparam \spi_ctrl_instance|cs_n .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|cs_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \BusD[83]~82 (
// Equation(s):
// \BusD[83]~82_combout  = (((!\linkSIO~regout ))) # (!\spi_ctrl_instance|cs_n~regout )

	.clk(gnd),
	.dataa(\spi_ctrl_instance|cs_n~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\linkSIO~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[83]~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[83]~82 .lut_mask = "55ff";
defparam \BusD[83]~82 .operation_mode = "normal";
defparam \BusD[83]~82 .output_mode = "comb_only";
defparam \BusD[83]~82 .register_cascade_mode = "off";
defparam \BusD[83]~82 .sum_lutc_input = "datac";
defparam \BusD[83]~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \BusD[70]~79 (
// Equation(s):
// \BusD[70]~79_combout  = (((!\linkSPI~regout  & !\linkFSS~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkSPI~regout ),
	.datad(\linkFSS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[70]~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[70]~79 .lut_mask = "000f";
defparam \BusD[70]~79 .operation_mode = "normal";
defparam \BusD[70]~79 .output_mode = "comb_only";
defparam \BusD[70]~79 .register_cascade_mode = "off";
defparam \BusD[70]~79 .sum_lutc_input = "datac";
defparam \BusD[70]~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \BusD[83]~83 (
// Equation(s):
// \BusD[83]~83_combout  = (\BusD[83]~81_combout  & (\BusD[83]~82_combout  & ((\BusD[70]~79_combout ) # (\BusD[66]~27 ))))

	.clk(gnd),
	.dataa(\BusD[83]~81_combout ),
	.datab(\BusD[83]~82_combout ),
	.datac(\BusD[70]~79_combout ),
	.datad(\BusD[66]~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[83]~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[83]~83 .lut_mask = "8880";
defparam \BusD[83]~83 .operation_mode = "normal";
defparam \BusD[83]~83 .output_mode = "comb_only";
defparam \BusD[83]~83 .register_cascade_mode = "off";
defparam \BusD[83]~83 .sum_lutc_input = "datac";
defparam \BusD[83]~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \BusD[83]~84 (
// Equation(s):
// \BusD[83]~84_combout  = (\linkUST~regout ) # (((\linkESS~regout ) # (\linkSIO~regout )) # (!\BusD[70]~79_combout ))

	.clk(gnd),
	.dataa(\linkUST~regout ),
	.datab(\BusD[70]~79_combout ),
	.datac(\linkESS~regout ),
	.datad(\linkSIO~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[83]~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[83]~84 .lut_mask = "fffb";
defparam \BusD[83]~84 .operation_mode = "normal";
defparam \BusD[83]~84 .output_mode = "comb_only";
defparam \BusD[83]~84 .register_cascade_mode = "off";
defparam \BusD[83]~84 .sum_lutc_input = "datac";
defparam \BusD[83]~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [0] = DFFEAS(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7  = CARRY(((\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_25  = CARRY(((\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_25 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [1] $ ((\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [1])))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_27  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_25 ) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_27 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] $ ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1  = CARRY(((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] & !\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 )))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_29  = CARRY(((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] & !\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_27 )))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_29 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3] $ ((((\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_31  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_29 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_31 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4] $ ((((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [4] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_31 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5] $ ((((\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_33  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_33 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] $ ((((!(!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ) # 
// (\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_33 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ))))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_35  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_33 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_35 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [7] $ (((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ) # 
// (\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_35 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~2 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~2_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]) # ((\spi_ctrl_instance|spi_master_instance|cnt8 [2])))) # 
// (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (((!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & \spi_ctrl_instance|spi_master_instance|spi_tx_db [7]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .lut_mask = "ada8";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~3 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~3_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((\spi_ctrl_instance|spi_master_instance|Mux0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]))) # 
// (!\spi_ctrl_instance|spi_master_instance|Mux0~2_combout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [5])))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & (((\spi_ctrl_instance|spi_master_instance|Mux0~2_combout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .lut_mask = "f388";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~0_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (((\spi_ctrl_instance|spi_master_instance|cnt8 [2])))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & 
// ((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .lut_mask = "fc0a";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~1_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & ((\spi_ctrl_instance|spi_master_instance|Mux0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]))) # 
// (!\spi_ctrl_instance|spi_master_instance|Mux0~0_combout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [2])))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (((\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.datad(\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .lut_mask = "f588";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_mosir~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout  = (((!\spi_ctrl_instance|spi_master_instance|cnt8 [4] & \spi_rst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datad(\spi_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .lut_mask = "0f00";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_mosir (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_mosir~regout  = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout  & ((\spi_ctrl_instance|spi_master_instance|cnt8 [3] & ((!\spi_ctrl_instance|spi_master_instance|Mux0~1_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|cnt8 [3] & (!\spi_ctrl_instance|spi_master_instance|Mux0~3_combout )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Mux0~3_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|Mux0~1_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_mosir~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .lut_mask = "3500";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \BusD[85]~85 (
// Equation(s):
// \BusD[85]~85_combout  = (\spi_ctrl_instance|spi_master_instance|spi_mosir~regout  & (!\linkSIO~regout  & ((\BusD[68]~28 ) # (\BusD[70]~79_combout )))) # (!\spi_ctrl_instance|spi_master_instance|spi_mosir~regout  & (((\BusD[68]~28 ) # (\BusD[70]~79_combout 
// ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_mosir~regout ),
	.datab(\linkSIO~regout ),
	.datac(\BusD[68]~28 ),
	.datad(\BusD[70]~79_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[85]~85_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[85]~85 .lut_mask = "7770";
defparam \BusD[85]~85 .operation_mode = "normal";
defparam \BusD[85]~85 .output_mode = "comb_only";
defparam \BusD[85]~85 .register_cascade_mode = "off";
defparam \BusD[85]~85 .sum_lutc_input = "datac";
defparam \BusD[85]~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \BusD[83]~86 (
// Equation(s):
// \BusD[83]~86_combout  = (\linkFSS~regout ) # ((\linkSIO~regout ) # ((\linkSPI~regout )))

	.clk(gnd),
	.dataa(\linkFSS~regout ),
	.datab(\linkSIO~regout ),
	.datac(\linkSPI~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[83]~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[83]~86 .lut_mask = "fefe";
defparam \BusD[83]~86 .operation_mode = "normal";
defparam \BusD[83]~86 .output_mode = "comb_only";
defparam \BusD[83]~86 .register_cascade_mode = "off";
defparam \BusD[83]~86 .sum_lutc_input = "datac";
defparam \BusD[83]~86 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_clkr (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_clkr~regout  = DFFEAS((\spi_ctrl_instance|spi_master_instance|cnt8 [4] $ (\spi_ctrl_instance|spi_master_instance|spi_clkr~regout  $ (\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout ))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.datad(\spi_ctrl_instance|spi_master_instance|LessThan4~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .lut_mask = "c33c";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \BusD[91]~87 (
// Equation(s):
// \BusD[91]~87_combout  = (\spi_ctrl_instance|spi_master_instance|spi_clkr~regout  & (((\BusA[21]~21 )) # (!\linkESS~regout ))) # (!\spi_ctrl_instance|spi_master_instance|spi_clkr~regout  & (!\linkSIO~regout  & ((\BusA[21]~21 ) # (!\linkESS~regout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.datab(\linkESS~regout ),
	.datac(\BusA[21]~21 ),
	.datad(\linkSIO~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[91]~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[91]~87 .lut_mask = "a2f3";
defparam \BusD[91]~87 .operation_mode = "normal";
defparam \BusD[91]~87 .output_mode = "comb_only";
defparam \BusD[91]~87 .register_cascade_mode = "off";
defparam \BusD[91]~87 .sum_lutc_input = "datac";
defparam \BusD[91]~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \BusD[91]~90 (
// Equation(s):
// \BusD[91]~90_combout  = (\BusD[91]~87_combout  & ((\BusD[74]~31 ) # ((!\linkSPI~regout  & !\linkFSS~regout ))))

	.clk(gnd),
	.dataa(\linkSPI~regout ),
	.datab(\BusD[74]~31 ),
	.datac(\BusD[91]~87_combout ),
	.datad(\linkFSS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[91]~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[91]~90 .lut_mask = "c0d0";
defparam \BusD[91]~90 .operation_mode = "normal";
defparam \BusD[91]~90 .output_mode = "comb_only";
defparam \BusD[91]~90 .register_cascade_mode = "off";
defparam \BusD[91]~90 .sum_lutc_input = "datac";
defparam \BusD[91]~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \BusD[83]~88 (
// Equation(s):
// \BusD[83]~88_combout  = (\linkSPI~regout ) # ((\linkESS~regout ) # ((\linkFSS~regout ) # (\linkSIO~regout )))

	.clk(gnd),
	.dataa(\linkSPI~regout ),
	.datab(\linkESS~regout ),
	.datac(\linkFSS~regout ),
	.datad(\linkSIO~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[83]~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[83]~88 .lut_mask = "fffe";
defparam \BusD[83]~88 .operation_mode = "normal";
defparam \BusD[83]~88 .output_mode = "comb_only";
defparam \BusD[83]~88 .register_cascade_mode = "off";
defparam \BusD[83]~88 .sum_lutc_input = "datac";
defparam \BusD[83]~88 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[4]));
// synopsys translate_off
defparam \BusA[4]~I .open_drain_output = "true";
defparam \BusA[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[5]));
// synopsys translate_off
defparam \BusA[5]~I .open_drain_output = "true";
defparam \BusA[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[6]));
// synopsys translate_off
defparam \BusA[6]~I .open_drain_output = "true";
defparam \BusA[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[7]));
// synopsys translate_off
defparam \BusA[7]~I .open_drain_output = "true";
defparam \BusA[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[9]));
// synopsys translate_off
defparam \BusA[9]~I .open_drain_output = "true";
defparam \BusA[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[10]));
// synopsys translate_off
defparam \BusA[10]~I .open_drain_output = "true";
defparam \BusA[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[11]));
// synopsys translate_off
defparam \BusA[11]~I .open_drain_output = "true";
defparam \BusA[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[12]));
// synopsys translate_off
defparam \BusA[12]~I .open_drain_output = "true";
defparam \BusA[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[13]));
// synopsys translate_off
defparam \BusA[13]~I .open_drain_output = "true";
defparam \BusA[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[14]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[14]));
// synopsys translate_off
defparam \BusA[14]~I .open_drain_output = "true";
defparam \BusA[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[65]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[65]));
// synopsys translate_off
defparam \BusD[65]~I .open_drain_output = "true";
defparam \BusD[65]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[67]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[67]));
// synopsys translate_off
defparam \BusD[67]~I .open_drain_output = "true";
defparam \BusD[67]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[71]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[71]));
// synopsys translate_off
defparam \BusD[71]~I .open_drain_output = "true";
defparam \BusD[71]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[72]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[72]));
// synopsys translate_off
defparam \BusD[72]~I .open_drain_output = "true";
defparam \BusD[72]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[73]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[73]));
// synopsys translate_off
defparam \BusD[73]~I .open_drain_output = "true";
defparam \BusD[73]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[75]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[75]));
// synopsys translate_off
defparam \BusD[75]~I .open_drain_output = "true";
defparam \BusD[75]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[76]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[76]));
// synopsys translate_off
defparam \BusD[76]~I .open_drain_output = "true";
defparam \BusD[76]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[77]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[77]));
// synopsys translate_off
defparam \BusD[77]~I .open_drain_output = "true";
defparam \BusD[77]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[79]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[79]));
// synopsys translate_off
defparam \BusD[79]~I .open_drain_output = "true";
defparam \BusD[79]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[80]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[80]));
// synopsys translate_off
defparam \BusD[80]~I .open_drain_output = "true";
defparam \BusD[80]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[82]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[82]));
// synopsys translate_off
defparam \BusD[82]~I .open_drain_output = "true";
defparam \BusD[82]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[84]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[84]));
// synopsys translate_off
defparam \BusD[84]~I .open_drain_output = "true";
defparam \BusD[84]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[86]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[86]));
// synopsys translate_off
defparam \BusD[86]~I .open_drain_output = "true";
defparam \BusD[86]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[88]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[88]));
// synopsys translate_off
defparam \BusD[88]~I .open_drain_output = "true";
defparam \BusD[88]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[89]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[89]));
// synopsys translate_off
defparam \BusD[89]~I .open_drain_output = "true";
defparam \BusD[89]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[90]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[90]));
// synopsys translate_off
defparam \BusD[90]~I .open_drain_output = "true";
defparam \BusD[90]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[92]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[92]));
// synopsys translate_off
defparam \BusD[92]~I .open_drain_output = "true";
defparam \BusD[92]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[93]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[93]));
// synopsys translate_off
defparam \BusD[93]~I .open_drain_output = "true";
defparam \BusD[93]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[94]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[94]));
// synopsys translate_off
defparam \BusD[94]~I .open_drain_output = "true";
defparam \BusD[94]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[95]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[95]));
// synopsys translate_off
defparam \BusD[95]~I .open_drain_output = "true";
defparam \BusD[95]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[96]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[96]));
// synopsys translate_off
defparam \BusD[96]~I .open_drain_output = "true";
defparam \BusD[96]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[98]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[98]));
// synopsys translate_off
defparam \BusD[98]~I .open_drain_output = "true";
defparam \BusD[98]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[2]~I (
	.datain(\BusA[16]~16 ),
	.oe(\linkPMH~regout ),
	.combout(),
	.padio(BusA[2]));
// synopsys translate_off
defparam \BusA[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[8]~I (
	.datain(\BusA[15]~50_combout ),
	.oe(\BusA[8]~48_combout ),
	.combout(),
	.padio(BusA[8]));
// synopsys translate_off
defparam \BusA[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[15]~I (
	.datain(\BusA[15]~50_combout ),
	.oe(\BusA[8]~48_combout ),
	.combout(),
	.padio(BusA[15]));
// synopsys translate_off
defparam \BusA[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[17]~I (
	.datain(\BusA[17]~44_combout ),
	.oe(\BusA[17]~45_combout ),
	.combout(),
	.padio(BusA[17]));
// synopsys translate_off
defparam \BusA[17]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[19]~I (
	.datain(\BusA[19]~46_combout ),
	.oe(\BusA[19]~47_combout ),
	.combout(),
	.padio(BusA[19]));
// synopsys translate_off
defparam \BusA[19]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[40]~I (
	.datain(\BusA[16]~16 ),
	.oe(\linkTIC~regout ),
	.combout(),
	.padio(BusB[40]));
// synopsys translate_off
defparam \BusB[40]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[69]~I (
	.datain(\BusA[16]~16 ),
	.oe(\linkGII~regout ),
	.combout(),
	.padio(BusD[69]));
// synopsys translate_off
defparam \BusD[69]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[78]~I (
	.datain(\spi_ctrl_instance|spi_master_instance|receive_status~regout ),
	.oe(\linkSIO~regout ),
	.combout(),
	.padio(BusD[78]));
// synopsys translate_off
defparam \BusD[78]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
