(module ViaVE_12x32 locked (layer F.Cu) (tedit 5EB6C412)
  (descr "un-tented Via, 32 mil pads on all layers, 12 mil hole")
  (tags via)
  (fp_text reference Ref** (at 0 -1.27) (layer F.SilkS) hide
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value ViaVE_12x32 (at 0 1.27) (layer F.Fab) hide
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (pad ~ thru_hole circle (at 0 0) (size 0.8128 0.8128) (drill 0.3048) (layers *.Cu *.Mask)
    (solder_mask_margin 0.1016) (zone_connect 2))
)
