<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab2_FA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab2_FA_sch.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab2_FA_sch.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab2_FA_sch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab2_FA_sch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab2_FA_sch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab2_FA_sch.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="lab2_FA_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab2_FA_sch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab2_FA_sch_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab2_FA_sch_lab2_FA_sch_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab2_FA_sch_lab2_FA_sch_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab2_FA_sch_lab2_FA_sch_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab2_FA_sch_lab2_FA_sch_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab2_FA_sch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_FA_sch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1677307518" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1677307518">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1677309091" xil_pn:in_ck="5611733513414168152" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1677309091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab2_tb2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1677309098" xil_pn:in_ck="9058878438571559888" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1965626729295104560" xil_pn:start_ts="1677309096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab2_FA_sch.vf"/>
    </transform>
    <transform xil_pn:end_ts="1677309098" xil_pn:in_ck="-3990734870258355674" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1677309098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab2_FA_sch.vf"/>
      <outfile xil_pn:name="lab2_tb2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1677309101" xil_pn:in_ck="-3990734870258355674" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6636679492836628561" xil_pn:start_ts="1677309098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab2_FA_sch_lab2_FA_sch_sch_tb_beh.prj"/>
      <outfile xil_pn:name="lab2_FA_sch_lab2_FA_sch_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1677309102" xil_pn:in_ck="-4932501751778331512" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="354115097570612020" xil_pn:start_ts="1677309101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab2_FA_sch_lab2_FA_sch_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1677307549" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1677307549">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1677309013" xil_pn:in_ck="9058878438571559888" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3934173022431884613" xil_pn:start_ts="1677309011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab2_FA_sch.vf"/>
    </transform>
    <transform xil_pn:end_ts="1677309018" xil_pn:in_ck="5305441669756288718" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="493292446204622053" xil_pn:start_ts="1677309013">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab2_FA_sch.jhd"/>
      <outfile xil_pn:name="lab2_FA_sch.lso"/>
      <outfile xil_pn:name="lab2_FA_sch.ngr"/>
      <outfile xil_pn:name="lab2_FA_sch.prj"/>
      <outfile xil_pn:name="lab2_FA_sch.syr"/>
      <outfile xil_pn:name="lab2_FA_sch.xst"/>
      <outfile xil_pn:name="lab2_FA_sch_lab2_FA_sch_sch_tb_beh.prj"/>
      <outfile xil_pn:name="lab2_FA_sch_lab2_FA_sch_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="lab2_FA_sch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
