\BOOKMARK [0][-]{PDFPortadaPage.0}{Portada}{}% 1
\BOOKMARK [0][-]{section*.2}{\315ndice general}{}% 2
\BOOKMARK [0][-]{chapter*.4}{\315ndice de figuras}{}% 3
\BOOKMARK [0][-]{chapter*.5}{\315ndice de tablas}{}% 4
\BOOKMARK [0][-]{chapter*.5}{Resumen}{}% 5
\BOOKMARK [0][-]{PDFResumenPage.0}{Resumen}{}% 6
\BOOKMARK [0][-]{chapter*.5}{Abstract}{}% 7
\BOOKMARK [0][-]{PDFAbstractPage.0}{Abstract}{}% 8
\BOOKMARK [0][-]{chapter.1}{Introducci\363n}{}% 9
\BOOKMARK [1][-]{section.1.1}{Motivaci\363n}{chapter.1}% 10
\BOOKMARK [1][-]{section.1.2}{Objetivos}{chapter.1}% 11
\BOOKMARK [1][-]{section.1.3}{Organizaci\363n de esta memoria}{chapter.1}% 12
\BOOKMARK [0][-]{chapter.2}{An\341lisis hiperespectral}{}% 13
\BOOKMARK [1][-]{section.2.1}{Im\341genes hiperespectrales}{chapter.2}% 14
\BOOKMARK [1][-]{section.2.2}{Sensores hiperespectrales}{chapter.2}% 15
\BOOKMARK [2][-]{subsection.2.2.1}{Sensor AVIRIS}{section.2.2}% 16
\BOOKMARK [2][-]{subsection.2.2.2}{Sensor EO-1 Hyperion}{section.2.2}% 17
\BOOKMARK [1][-]{section.2.3}{Bibliotecas espectrales}{chapter.2}% 18
\BOOKMARK [2][-]{subsection.2.3.1}{Biblioteca espectral USGS}{section.2.3}% 19
\BOOKMARK [2][-]{subsection.2.3.2}{Biblioteca espectral ASTER}{section.2.3}% 20
\BOOKMARK [1][-]{section.2.4}{Modelo lineal de mezcla}{chapter.2}% 21
\BOOKMARK [1][-]{section.2.5}{Necesidad de paralelizaci\363n}{chapter.2}% 22
\BOOKMARK [0][-]{chapter.3}{Tecnolog\355a de las FPGAs}{}% 23
\BOOKMARK [0][-]{chapter.4}{Implementaci\363n}{}% 24
\BOOKMARK [1][-]{section.4.1}{Algoritmo ATDCA-GS en serie}{chapter.4}% 25
\BOOKMARK [1][-]{section.4.2}{Paralelizaci\363n y optimizaci\363n del algoritmo ATDCA-GS usando VHDL}{chapter.4}% 26
\BOOKMARK [2][-]{subsection.4.2.1}{IP-Cores}{section.4.2}% 27
\BOOKMARK [2][-]{subsection.4.2.2}{M\363dulos VHDL}{section.4.2}% 28
\BOOKMARK [1][-]{section.4.3}{Paralelizaci\363n y optimizaci\363n del algoritmo ATDCA-GS usando OpenCL}{chapter.4}% 29
\BOOKMARK [0][-]{chapter.5}{Resultados}{}% 30
\BOOKMARK [1][-]{section.5.1}{Conjunto de datos hiperespectrales}{chapter.5}% 31
\BOOKMARK [1][-]{section.5.2}{Plataformas FPGAs}{chapter.5}% 32
\BOOKMARK [1][-]{section.5.3}{M\351tricas}{chapter.5}% 33
\BOOKMARK [2][-]{subsection.5.3.1}{Calidad}{section.5.3}% 34
\BOOKMARK [2][-]{subsection.5.3.2}{Rendimiento}{section.5.3}% 35
\BOOKMARK [1][-]{section.5.4}{Resultados experimentales}{chapter.5}% 36
\BOOKMARK [2][-]{subsection.5.4.1}{Calidad}{section.5.4}% 37
\BOOKMARK [2][-]{subsection.5.4.2}{Rendimiento}{section.5.4}% 38
\BOOKMARK [0][-]{chapter.6}{Conclusiones y trabajo futuro}{}% 39
\BOOKMARK [1][-]{section.6.1}{Conclusiones}{chapter.6}% 40
\BOOKMARK [1][-]{section.6.2}{Trabajo futuro}{chapter.6}% 41
\BOOKMARK [0][-]{section.6.2}{Bibliograf\355a}{}% 42
\BOOKMARK [0][-]{appendix.Alph1}{Introduction}{}% 43
\BOOKMARK [1][-]{section.Alph1.1}{Motivation}{appendix.Alph1}% 44
\BOOKMARK [1][-]{section.Alph1.2}{Objectives}{appendix.Alph1}% 45
\BOOKMARK [1][-]{section.Alph1.3}{Organization of this memory}{appendix.Alph1}% 46
\BOOKMARK [0][-]{appendix.Alph2}{Conclusions and future work}{}% 47
\BOOKMARK [1][-]{section.Alph2.1}{Conclusions}{appendix.Alph2}% 48
\BOOKMARK [1][-]{section.Alph2.2}{Lines of future work}{appendix.Alph2}% 49
