set_property IOSTANDARD LVCMOS18 [get_ports clk_Write]
set_property IOSTANDARD LVCMOS18 [get_ports rst_]
set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_addr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_addr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FR[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FR[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FR[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FR[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk_100M]
set_property IOSTANDARD LVCMOS18 [get_ports Reg_Write]
set_property IOSTANDARD LVCMOS18 [get_ports clk_F]
set_property IOSTANDARD LVCMOS18 [get_ports clk_Read]


set_property PACKAGE_PIN C9 [get_ports {AN[7]}]
set_property PACKAGE_PIN C10 [get_ports {AN[6]}]
set_property PACKAGE_PIN D10 [get_ports {AN[5]}]
set_property PACKAGE_PIN C11 [get_ports {AN[4]}]
set_property PACKAGE_PIN M17 [get_ports {AN[3]}]
set_property PACKAGE_PIN J14 [get_ports {AN[2]}]
set_property PACKAGE_PIN K13 [get_ports {AN[1]}]
set_property PACKAGE_PIN P14 [get_ports {AN[0]}]
set_property PACKAGE_PIN F14 [get_ports {Seg[7]}]
set_property PACKAGE_PIN N14 [get_ports {Seg[6]}]
set_property PACKAGE_PIN J13 [get_ports {Seg[5]}]
set_property PACKAGE_PIN G13 [get_ports {Seg[4]}]
set_property PACKAGE_PIN F13 [get_ports {Seg[3]}]
set_property PACKAGE_PIN G14 [get_ports {Seg[2]}]
set_property PACKAGE_PIN M13 [get_ports {Seg[1]}]
set_property PACKAGE_PIN H14 [get_ports {Seg[0]}]


set_property PACKAGE_PIN T14 [get_ports {ALU_OP[3]}]
set_property PACKAGE_PIN V15 [get_ports {ALU_OP[2]}]
set_property PACKAGE_PIN R15 [get_ports {ALU_OP[1]}]
set_property PACKAGE_PIN U16 [get_ports {ALU_OP[0]}]

set_property PACKAGE_PIN U6 [get_ports {FR[3]}]
set_property PACKAGE_PIN R5 [get_ports {FR[2]}]
set_property PACKAGE_PIN U7 [get_ports {FR[1]}]
set_property PACKAGE_PIN R6 [get_ports {FR[0]}]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_F_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets rst__IBUF]
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets _Write_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_Write_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_Read_IBUF]

set_property PACKAGE_PIN E3 [get_ports clk_100M]
set_property PACKAGE_PIN N17 [get_ports clk_Read]
set_property PACKAGE_PIN P18 [get_ports clk_Write]
set_property PACKAGE_PIN P17 [get_ports clk_F]
set_property PACKAGE_PIN U17 [get_ports rst_]

set_property PACKAGE_PIN V5 [get_ports {A_addr[4]}]
set_property PACKAGE_PIN T4 [get_ports {A_addr[3]}]
set_property PACKAGE_PIN V6 [get_ports {A_addr[2]}]
set_property PACKAGE_PIN T5 [get_ports {A_addr[1]}]
set_property PACKAGE_PIN T6 [get_ports {A_addr[0]}]
set_property PACKAGE_PIN V7 [get_ports {B_addr[4]}]
set_property PACKAGE_PIN R8 [get_ports {B_addr[3]}]
set_property PACKAGE_PIN U9 [get_ports {B_addr[2]}]
set_property PACKAGE_PIN T9 [get_ports {B_addr[1]}]
set_property PACKAGE_PIN V10 [get_ports {B_addr[0]}]
set_property PACKAGE_PIN R10 [get_ports {W_Addr[4]}]
set_property PACKAGE_PIN U11 [get_ports {W_Addr[3]}]
set_property PACKAGE_PIN R11 [get_ports {W_Addr[2]}]
set_property PACKAGE_PIN U12 [get_ports {W_Addr[1]}]
set_property PACKAGE_PIN T13 [get_ports {W_Addr[0]}]
set_property PACKAGE_PIN V14 [get_ports Reg_Write]
