
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 15.42

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.53 source latency regs[344]$_DFF_P_/CK ^
  -0.58 target latency regs[856]$_DFF_P_/CK ^
   0.00 CRPR
--------------
  -0.05 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: regs[3895]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[3895]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   59.69    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.03    0.03 ^ wire2/A (BUF_X16)
     1   85.00    0.01    0.02    0.05 ^ wire2/Z (BUF_X16)
                                         net2612 (net)
                  0.13    0.11    0.16 ^ wire1/A (BUF_X16)
     1   42.10    0.01    0.03    0.19 ^ wire1/Z (BUF_X16)
                                         net2611 (net)
                  0.04    0.03    0.22 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   34.86    0.03    0.06    0.29 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.29 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     4   22.79    0.02    0.05    0.34 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.00    0.35 ^ clkbuf_3_4_0_clk/A (CLKBUF_X3)
     4   28.12    0.02    0.05    0.40 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
                                         clknet_3_4_0_clk (net)
                  0.02    0.00    0.40 ^ clkbuf_5_18_0_clk/A (CLKBUF_X3)
     2    8.54    0.01    0.04    0.44 ^ clkbuf_5_18_0_clk/Z (CLKBUF_X3)
                                         clknet_5_18_0_clk (net)
                  0.01    0.00    0.44 ^ clkbuf_6_37__f_clk/A (CLKBUF_X3)
     6   16.50    0.02    0.04    0.49 ^ clkbuf_6_37__f_clk/Z (CLKBUF_X3)
                                         clknet_6_37__leaf_clk (net)
                  0.02    0.00    0.49 ^ clkbuf_leaf_544_clk/A (CLKBUF_X3)
     5    8.03    0.01    0.04    0.52 ^ clkbuf_leaf_544_clk/Z (CLKBUF_X3)
                                         clknet_leaf_544_clk (net)
                  0.01    0.00    0.52 ^ regs[3895]$_DFF_P_/CK (DFF_X1)
     5    5.91    0.01    0.09    0.61 v regs[3895]$_DFF_P_/Q (DFF_X1)
                                         regs[3895] (net)
                  0.01    0.00    0.61 v _47632_/A1 (NAND2_X1)
     1    1.81    0.01    0.02    0.63 ^ _47632_/ZN (NAND2_X1)
                                         _16942_ (net)
                  0.01    0.00    0.63 ^ _47634_/A (OAI21_X1)
     1    1.22    0.01    0.01    0.64 v _47634_/ZN (OAI21_X1)
                                         regs_nxt[3895] (net)
                  0.01    0.00    0.64 v regs[3895]$_DFF_P_/D (DFF_X1)
                                  0.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   59.69    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.03    0.03 ^ wire2/A (BUF_X16)
     1   85.00    0.01    0.02    0.05 ^ wire2/Z (BUF_X16)
                                         net2612 (net)
                  0.13    0.11    0.16 ^ wire1/A (BUF_X16)
     1   42.10    0.01    0.03    0.19 ^ wire1/Z (BUF_X16)
                                         net2611 (net)
                  0.04    0.03    0.22 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   34.86    0.03    0.06    0.29 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.29 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     4   22.79    0.02    0.05    0.34 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.00    0.35 ^ clkbuf_3_4_0_clk/A (CLKBUF_X3)
     4   28.12    0.02    0.05    0.40 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
                                         clknet_3_4_0_clk (net)
                  0.02    0.00    0.40 ^ clkbuf_5_18_0_clk/A (CLKBUF_X3)
     2    8.54    0.01    0.04    0.44 ^ clkbuf_5_18_0_clk/Z (CLKBUF_X3)
                                         clknet_5_18_0_clk (net)
                  0.01    0.00    0.44 ^ clkbuf_6_37__f_clk/A (CLKBUF_X3)
     6   16.50    0.02    0.04    0.49 ^ clkbuf_6_37__f_clk/Z (CLKBUF_X3)
                                         clknet_6_37__leaf_clk (net)
                  0.02    0.00    0.49 ^ clkbuf_leaf_544_clk/A (CLKBUF_X3)
     5    8.03    0.01    0.04    0.52 ^ clkbuf_leaf_544_clk/Z (CLKBUF_X3)
                                         clknet_leaf_544_clk (net)
                  0.01    0.00    0.52 ^ regs[3895]$_DFF_P_/CK (DFF_X1)
                          0.00    0.52   clock reconvergence pessimism
                          0.00    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_addr_B[1] (input port clocked by clk)
Endpoint: data_out_B[89] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
     1   24.28    0.00    0.00    6.00 v rd_addr_B[1] (in)
                                         rd_addr_B[1] (net)
                  0.00    0.00    6.00 v input140/A (BUF_X32)
     1   75.58    0.00    0.02    6.02 v input140/Z (BUF_X32)
                                         net140 (net)
                  0.12    0.09    6.11 v wire2467/A (BUF_X16)
     1   74.45    0.01    0.06    6.17 v wire2467/Z (BUF_X16)
                                         net2467 (net)
                  0.10    0.08    6.25 v wire2466/A (BUF_X32)
   117  352.60    0.01    0.05    6.30 v wire2466/Z (BUF_X32)
                                         net2466 (net)
                  0.20    0.16    6.46 v max_length2463/A (BUF_X32)
   150  379.29    0.01    0.08    6.54 v max_length2463/Z (BUF_X32)
                                         net2463 (net)
                  0.15    0.12    6.66 v max_length2462/A (BUF_X32)
   150  364.77    0.01    0.07    6.73 v max_length2462/Z (BUF_X32)
                                         net2462 (net)
                  0.16    0.13    6.86 v wire2461/A (BUF_X16)
    32  176.87    0.01    0.07    6.93 v wire2461/Z (BUF_X16)
                                         net2461 (net)
                  0.23    0.19    7.12 v wire2459/A (BUF_X32)
    74  223.81    0.01    0.08    7.20 v wire2459/Z (BUF_X32)
                                         net2459 (net)
                  0.07    0.05    7.25 v max_length2458/A (BUF_X32)
   128  360.92    0.01    0.05    7.30 v max_length2458/Z (BUF_X32)
                                         net2458 (net)
                  0.11    0.09    7.39 v wire2456/A (BUF_X32)
   138  388.97    0.01    0.06    7.45 v wire2456/Z (BUF_X32)
                                         net2456 (net)
                  0.13    0.11    7.56 v _31344_/B (XOR2_X2)
     1    5.71    0.03    0.10    7.66 v _31344_/Z (XOR2_X2)
                                         _04029_ (net)
                  0.03    0.00    7.66 v _31348_/A2 (NOR3_X4)
     4   40.53    0.08    0.12    7.78 ^ _31348_/ZN (NOR3_X4)
                                         _04033_ (net)
                  0.08    0.00    7.78 ^ max_cap1776/A (BUF_X8)
     5   40.93    0.02    0.04    7.82 ^ max_cap1776/Z (BUF_X8)
                                         net1776 (net)
                  0.02    0.00    7.82 ^ max_cap1775/A (BUF_X8)
     3   35.01    0.01    0.03    7.85 ^ max_cap1775/Z (BUF_X8)
                                         net1775 (net)
                  0.02    0.01    7.86 ^ wire1774/A (BUF_X8)
     5   53.57    0.01    0.03    7.88 ^ wire1774/Z (BUF_X8)
                                         net1774 (net)
                  0.03    0.03    7.91 ^ _35366_/A2 (AND2_X2)
     1   20.54    0.02    0.06    7.96 ^ _35366_/ZN (AND2_X2)
                                         _07937_ (net)
                  0.03    0.01    7.97 ^ wire1542/A (BUF_X16)
     9  123.66    0.01    0.03    8.00 ^ wire1542/Z (BUF_X16)
                                         net1542 (net)
                  0.09    0.07    8.07 ^ wire1541/A (BUF_X16)
     7   83.97    0.01    0.03    8.10 ^ wire1541/Z (BUF_X16)
                                         net1541 (net)
                  0.07    0.06    8.16 ^ _35415_/S (MUX2_X2)
     1   32.49    0.02    0.10    8.26 v _35415_/Z (MUX2_X2)
                                         net413 (net)
                  0.04    0.03    8.28 v wire1149/A (BUF_X8)
     1   44.33    0.01    0.04    8.32 v wire1149/Z (BUF_X8)
                                         net1149 (net)
                  0.04    0.03    8.36 v wire1148/A (BUF_X16)
     1   85.70    0.01    0.04    8.39 v wire1148/Z (BUF_X16)
                                         net1148 (net)
                  0.15    0.12    8.51 v output413/A (BUF_X1)
     1    0.94    0.01    0.07    8.58 v output413/Z (BUF_X1)
                                         data_out_B[89] (net)
                  0.01    0.00    8.58 v data_out_B[89] (out)
                                  8.58   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (propagated)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -8.58   data arrival time
-----------------------------------------------------------------------------
                                 15.42   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_addr_B[1] (input port clocked by clk)
Endpoint: data_out_B[89] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
     1   24.28    0.00    0.00    6.00 v rd_addr_B[1] (in)
                                         rd_addr_B[1] (net)
                  0.00    0.00    6.00 v input140/A (BUF_X32)
     1   75.58    0.00    0.02    6.02 v input140/Z (BUF_X32)
                                         net140 (net)
                  0.12    0.09    6.11 v wire2467/A (BUF_X16)
     1   74.45    0.01    0.06    6.17 v wire2467/Z (BUF_X16)
                                         net2467 (net)
                  0.10    0.08    6.25 v wire2466/A (BUF_X32)
   117  352.60    0.01    0.05    6.30 v wire2466/Z (BUF_X32)
                                         net2466 (net)
                  0.20    0.16    6.46 v max_length2463/A (BUF_X32)
   150  379.29    0.01    0.08    6.54 v max_length2463/Z (BUF_X32)
                                         net2463 (net)
                  0.15    0.12    6.66 v max_length2462/A (BUF_X32)
   150  364.77    0.01    0.07    6.73 v max_length2462/Z (BUF_X32)
                                         net2462 (net)
                  0.16    0.13    6.86 v wire2461/A (BUF_X16)
    32  176.87    0.01    0.07    6.93 v wire2461/Z (BUF_X16)
                                         net2461 (net)
                  0.23    0.19    7.12 v wire2459/A (BUF_X32)
    74  223.81    0.01    0.08    7.20 v wire2459/Z (BUF_X32)
                                         net2459 (net)
                  0.07    0.05    7.25 v max_length2458/A (BUF_X32)
   128  360.92    0.01    0.05    7.30 v max_length2458/Z (BUF_X32)
                                         net2458 (net)
                  0.11    0.09    7.39 v wire2456/A (BUF_X32)
   138  388.97    0.01    0.06    7.45 v wire2456/Z (BUF_X32)
                                         net2456 (net)
                  0.13    0.11    7.56 v _31344_/B (XOR2_X2)
     1    5.71    0.03    0.10    7.66 v _31344_/Z (XOR2_X2)
                                         _04029_ (net)
                  0.03    0.00    7.66 v _31348_/A2 (NOR3_X4)
     4   40.53    0.08    0.12    7.78 ^ _31348_/ZN (NOR3_X4)
                                         _04033_ (net)
                  0.08    0.00    7.78 ^ max_cap1776/A (BUF_X8)
     5   40.93    0.02    0.04    7.82 ^ max_cap1776/Z (BUF_X8)
                                         net1776 (net)
                  0.02    0.00    7.82 ^ max_cap1775/A (BUF_X8)
     3   35.01    0.01    0.03    7.85 ^ max_cap1775/Z (BUF_X8)
                                         net1775 (net)
                  0.02    0.01    7.86 ^ wire1774/A (BUF_X8)
     5   53.57    0.01    0.03    7.88 ^ wire1774/Z (BUF_X8)
                                         net1774 (net)
                  0.03    0.03    7.91 ^ _35366_/A2 (AND2_X2)
     1   20.54    0.02    0.06    7.96 ^ _35366_/ZN (AND2_X2)
                                         _07937_ (net)
                  0.03    0.01    7.97 ^ wire1542/A (BUF_X16)
     9  123.66    0.01    0.03    8.00 ^ wire1542/Z (BUF_X16)
                                         net1542 (net)
                  0.09    0.07    8.07 ^ wire1541/A (BUF_X16)
     7   83.97    0.01    0.03    8.10 ^ wire1541/Z (BUF_X16)
                                         net1541 (net)
                  0.07    0.06    8.16 ^ _35415_/S (MUX2_X2)
     1   32.49    0.02    0.10    8.26 v _35415_/Z (MUX2_X2)
                                         net413 (net)
                  0.04    0.03    8.28 v wire1149/A (BUF_X8)
     1   44.33    0.01    0.04    8.32 v wire1149/Z (BUF_X8)
                                         net1149 (net)
                  0.04    0.03    8.36 v wire1148/A (BUF_X16)
     1   85.70    0.01    0.04    8.39 v wire1148/Z (BUF_X16)
                                         net1148 (net)
                  0.15    0.12    8.51 v output413/A (BUF_X1)
     1    0.94    0.01    0.07    8.58 v output413/Z (BUF_X1)
                                         data_out_B[89] (net)
                  0.01    0.00    8.58 v data_out_B[89] (out)
                                  8.58   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (propagated)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -8.58   data arrival time
-----------------------------------------------------------------------------
                                 15.42   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_44869_/ZN                             63.32   65.29   -1.96 (VIOLATED)
_43623_/ZN                             27.62   28.41   -0.80 (VIOLATED)
_37683_/ZN                             25.63   26.13   -0.50 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.05376223102211952

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2708

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-1.9646285772323608

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
63.32400131225586

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0310

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: regs[3157]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[1877]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ wire2/Z (BUF_X16)
   0.14    0.19 ^ wire1/Z (BUF_X16)
   0.10    0.29 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.35 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
   0.06    0.41 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
   0.04    0.45 ^ clkbuf_5_6_0_clk/Z (CLKBUF_X3)
   0.05    0.51 ^ clkbuf_6_12__f_clk/Z (CLKBUF_X3)
   0.05    0.55 ^ clkbuf_leaf_125_clk/Z (CLKBUF_X3)
   0.00    0.55 ^ regs[3157]$_DFF_P_/CK (DFF_X1)
   0.09    0.65 v regs[3157]$_DFF_P_/Q (DFF_X1)
   0.06    0.70 v _40864_/Z (MUX2_X1)
   0.06    0.76 v _40865_/Z (MUX2_X1)
   0.06    0.83 v _40869_/Z (MUX2_X1)
   0.15    0.98 ^ _40881_/ZN (AOI222_X2)
   0.09    1.07 v _40897_/ZN (OAI221_X2)
   0.07    1.14 v _43129_/Z (MUX2_X1)
   0.00    1.14 v regs[1877]$_DFF_P_/D (DFF_X1)
           1.14   data arrival time

  30.00   30.00   clock clk (rise edge)
   0.00   30.00   clock source latency
   0.00   30.00 ^ clk (in)
   0.05   30.05 ^ wire2/Z (BUF_X16)
   0.14   30.19 ^ wire1/Z (BUF_X16)
   0.10   30.29 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06   30.35 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
   0.06   30.41 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
   0.04   30.45 ^ clkbuf_5_5_0_clk/Z (CLKBUF_X3)
   0.04   30.49 ^ clkbuf_6_11__f_clk/Z (CLKBUF_X3)
   0.04   30.53 ^ clkbuf_leaf_77_clk/Z (CLKBUF_X3)
   0.00   30.53 ^ regs[1877]$_DFF_P_/CK (DFF_X1)
   0.00   30.53   clock reconvergence pessimism
  -0.04   30.49   library setup time
          30.49   data required time
---------------------------------------------------------
          30.49   data required time
          -1.14   data arrival time
---------------------------------------------------------
          29.35   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: regs[3895]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[3895]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ wire2/Z (BUF_X16)
   0.14    0.19 ^ wire1/Z (BUF_X16)
   0.10    0.29 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.06    0.40 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
   0.04    0.44 ^ clkbuf_5_18_0_clk/Z (CLKBUF_X3)
   0.04    0.49 ^ clkbuf_6_37__f_clk/Z (CLKBUF_X3)
   0.04    0.52 ^ clkbuf_leaf_544_clk/Z (CLKBUF_X3)
   0.00    0.52 ^ regs[3895]$_DFF_P_/CK (DFF_X1)
   0.09    0.61 v regs[3895]$_DFF_P_/Q (DFF_X1)
   0.02    0.63 ^ _47632_/ZN (NAND2_X1)
   0.01    0.64 v _47634_/ZN (OAI21_X1)
   0.00    0.64 v regs[3895]$_DFF_P_/D (DFF_X1)
           0.64   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ wire2/Z (BUF_X16)
   0.14    0.19 ^ wire1/Z (BUF_X16)
   0.10    0.29 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.06    0.40 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
   0.04    0.44 ^ clkbuf_5_18_0_clk/Z (CLKBUF_X3)
   0.04    0.49 ^ clkbuf_6_37__f_clk/Z (CLKBUF_X3)
   0.04    0.52 ^ clkbuf_leaf_544_clk/Z (CLKBUF_X3)
   0.00    0.52 ^ regs[3895]$_DFF_P_/CK (DFF_X1)
   0.00    0.52   clock reconvergence pessimism
   0.00    0.53   library hold time
           0.53   data required time
---------------------------------------------------------
           0.53   data required time
          -0.64   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5513

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5843

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
8.5784

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
15.4216

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
179.772452

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.37e-03   3.98e-04   3.24e-04   2.10e-03  24.6%
Combinational          2.35e-03   1.81e-03   1.58e-03   5.74e-03  67.4%
Clock                  2.84e-04   3.66e-04   2.88e-05   6.78e-04   8.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.01e-03   2.57e-03   1.93e-03   8.51e-03 100.0%
                          47.1%      30.2%      22.7%
