# 13.14. Changes in PTX ISA Version 7.6

## 13.14. [Changes in PTX ISA Version 7.6](https://docs.nvidia.com/cuda/parallel-thread-execution/#changes-in-ptx-isa-version-7-6)[](https://docs.nvidia.com/cuda/parallel-thread-execution/#changes-in-ptx-isa-version-7-6 "Permalink to this headline")

New Features

PTX ISA version 7.6 introduces the following new features:

* Support for `szext` instruction which performs sign-extension or zero-extension on a specified
  value.
* Support for `bmsk` instruction which creates a bitmask of the specified width starting at the
  specified bit position.
* Support for special registers `%reserved_smem_offset_begin`, `%reserved_smem_offset_end`,
  `%reserved_smem_offset_cap`, `%reserved_smem_offset<2>`.

Semantic Changes and Clarifications

None.