{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680875140594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680875140595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  7 14:45:40 2023 " "Processing started: Fri Apr  7 14:45:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680875140595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875140595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Accerleromter -c Accerleromter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Accerleromter -c Accerleromter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875140595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680875141240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680875141240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system_reset_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/system_reset_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_reset_controller " "Found entity 1: system_reset_controller" {  } { { "src/system_reset_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/system_reset_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680875154890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875154890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_memory " "Found entity 1: register_memory" {  } { { "src/register_memory.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/register_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680875154893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875154893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller " "Found entity 1: i2c_controller" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680875154898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875154898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680875154901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875154901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/accerleromter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/accerleromter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Accerleromter " "Found entity 1: Accerleromter" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680875154906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875154906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Accerleromter " "Elaborating entity \"Accerleromter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680875154949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "device_address Accerleromter.sv(69) " "Verilog HDL or VHDL warning at Accerleromter.sv(69): object \"device_address\" assigned a value but never read" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680875154951 "|Accerleromter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read Accerleromter.sv(112) " "Verilog HDL or VHDL warning at Accerleromter.sv(112): object \"data_read\" assigned a value but never read" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680875154951 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 10 Accerleromter.sv(59) " "Verilog HDL assignment warning at Accerleromter.sv(59): truncated value with size 34 to match size of target (10)" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875154951 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Accerleromter.sv(17) " "Output port \"HEX0\" at Accerleromter.sv(17) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875154951 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Accerleromter.sv(18) " "Output port \"HEX1\" at Accerleromter.sv(18) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875154951 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Accerleromter.sv(19) " "Output port \"HEX2\" at Accerleromter.sv(19) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875154951 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Accerleromter.sv(20) " "Output port \"HEX3\" at Accerleromter.sv(20) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875154951 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Accerleromter.sv(21) " "Output port \"HEX4\" at Accerleromter.sv(21) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875154951 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Accerleromter.sv(22) " "Output port \"HEX5\" at Accerleromter.sv(22) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875154951 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debugGPIO\[35..5\] Accerleromter.sv(31) " "Output port \"debugGPIO\[35..5\]\" at Accerleromter.sv(31) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875154951 "|Accerleromter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_reset_controller system_reset_controller:rst_controller " "Elaborating entity \"system_reset_controller\" for hierarchy \"system_reset_controller:rst_controller\"" {  } { { "src/Accerleromter.sv" "rst_controller" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680875154952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system_reset_controller.sv(17) " "Verilog HDL assignment warning at system_reset_controller.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "src/system_reset_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/system_reset_controller.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875154954 "|Accerleromter|system_reset_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_controller i2c_controller:G_SENSOR_i2c " "Elaborating entity \"i2c_controller\" for hierarchy \"i2c_controller:G_SENSOR_i2c\"" {  } { { "src/Accerleromter.sv" "G_SENSOR_i2c" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680875154955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transistion_state i2c_controller.sv(64) " "Verilog HDL or VHDL warning at i2c_controller.sv(64): object \"transistion_state\" assigned a value but never read" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680875154960 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_2qtr i2c_controller.sv(69) " "Verilog HDL or VHDL warning at i2c_controller.sv(69): object \"scl_2qtr\" assigned a value but never read" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680875154960 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.sv(75) " "Verilog HDL assignment warning at i2c_controller.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875154960 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.sv(76) " "Verilog HDL assignment warning at i2c_controller.sv(76): truncated value with size 32 to match size of target (1)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875154960 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.sv(77) " "Verilog HDL assignment warning at i2c_controller.sv(77): truncated value with size 32 to match size of target (1)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875154960 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.sv(78) " "Verilog HDL assignment warning at i2c_controller.sv(78): truncated value with size 32 to match size of target (1)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875154960 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller.sv(152) " "Verilog HDL assignment warning at i2c_controller.sv(152): truncated value with size 32 to match size of target (8)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875154960 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller.sv(181) " "Verilog HDL assignment warning at i2c_controller.sv(181): truncated value with size 32 to match size of target (8)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875154960 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller.sv(212) " "Verilog HDL assignment warning at i2c_controller.sv(212): truncated value with size 32 to match size of target (8)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875154961 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller.sv(260) " "Verilog HDL assignment warning at i2c_controller.sv(260): truncated value with size 32 to match size of target (8)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875154961 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller.sv(292) " "Verilog HDL assignment warning at i2c_controller.sv(292): truncated value with size 32 to match size of target (8)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875154961 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_memory register_memory:instructions " "Elaborating entity \"register_memory\" for hierarchy \"register_memory:instructions\"" {  } { { "src/Accerleromter.sv" "instructions" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680875154962 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "register_memory.sv(35) " "Verilog HDL Case Statement warning at register_memory.sv(35): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src/register_memory.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/register_memory.sv" 35 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1680875154963 "|Accerleromter|register_memory:instructions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:refresh_timer " "Elaborating entity \"counter\" for hierarchy \"counter:refresh_timer\"" {  } { { "src/Accerleromter.sv" "refresh_timer" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680875154964 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680875155844 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GSENSOR_SDO VCC pin " "The pin \"GSENSOR_SDO\" is fed by VCC" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1680875155864 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1680875155864 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "i2c_controller:G_SENSOR_i2c\|GSENSOR_SCL GSENSOR_SCLK " "Converted the fanout from the always-enabled tri-state buffer \"i2c_controller:G_SENSOR_i2c\|GSENSOR_SCL\" to the node \"GSENSOR_SCLK\" into a wire" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1680875155866 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "i2c_controller:G_SENSOR_i2c\|GSENSOR_SCL debugGPIO\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"i2c_controller:G_SENSOR_i2c\|GSENSOR_SCL\" to the node \"debugGPIO\[1\]\" into a wire" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1680875155866 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1680875155866 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDO~synth " "Node \"GSENSOR_SDO~synth\"" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680875156068 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680875156068 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[4\] VCC " "Pin \"debugGPIO\[4\]\" is stuck at VCC" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[5\] GND " "Pin \"debugGPIO\[5\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[6\] GND " "Pin \"debugGPIO\[6\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[7\] GND " "Pin \"debugGPIO\[7\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[8\] GND " "Pin \"debugGPIO\[8\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[9\] GND " "Pin \"debugGPIO\[9\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[10\] GND " "Pin \"debugGPIO\[10\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[11\] GND " "Pin \"debugGPIO\[11\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[12\] GND " "Pin \"debugGPIO\[12\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[13\] GND " "Pin \"debugGPIO\[13\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[14\] GND " "Pin \"debugGPIO\[14\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[15\] GND " "Pin \"debugGPIO\[15\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[16\] GND " "Pin \"debugGPIO\[16\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[17\] GND " "Pin \"debugGPIO\[17\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[18\] GND " "Pin \"debugGPIO\[18\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[19\] GND " "Pin \"debugGPIO\[19\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[20\] GND " "Pin \"debugGPIO\[20\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[21\] GND " "Pin \"debugGPIO\[21\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[22\] GND " "Pin \"debugGPIO\[22\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[23\] GND " "Pin \"debugGPIO\[23\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[24\] GND " "Pin \"debugGPIO\[24\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[25\] GND " "Pin \"debugGPIO\[25\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[26\] GND " "Pin \"debugGPIO\[26\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[27\] GND " "Pin \"debugGPIO\[27\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[28\] GND " "Pin \"debugGPIO\[28\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[29\] GND " "Pin \"debugGPIO\[29\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[30\] GND " "Pin \"debugGPIO\[30\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[31\] GND " "Pin \"debugGPIO\[31\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[32\] GND " "Pin \"debugGPIO\[32\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[33\] GND " "Pin \"debugGPIO\[33\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[34\] GND " "Pin \"debugGPIO\[34\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugGPIO\[35\] GND " "Pin \"debugGPIO\[35\]\" is stuck at GND" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|debugGPIO[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N VCC " "Pin \"GSENSOR_CS_N\" is stuck at VCC" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680875156069 "|Accerleromter|GSENSOR_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680875156069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680875156171 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "debugGPIO\[0\] GSENSOR_SDI " "Output pin \"debugGPIO\[0\]\" driven by bidirectional pin \"GSENSOR_SDI\" cannot be tri-stated" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 -1 0 } } { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 37 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1680875156371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680875157881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680875157881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680875158180 "|Accerleromter|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680875158180 "|Accerleromter|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680875158180 "|Accerleromter|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680875158180 "|Accerleromter|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680875158180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680875158181 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680875158181 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1680875158181 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680875158181 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680875158181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680875158226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  7 14:45:58 2023 " "Processing ended: Fri Apr  7 14:45:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680875158226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680875158226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680875158226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875158226 ""}
