{"data":{"counterexample":"t: Node Leaf 1 3 (Node Leaf 24 4 Leaf), k: 4, k': 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":7,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000028133s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.180710+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 0 4 Leaf, k: 2, k': 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":15,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000038862s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.495991+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 3 4 Leaf, k: 4, k': 3, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":3,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000019073s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.500479+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 3 5 Leaf, k: 2, k': 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000020981s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.505283+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 0 1 Leaf, k: 4, k': 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000015974s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.510417+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 1 2 (Node Leaf 9 5 Leaf), k: 4, k': 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000020981s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.515957+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 2 1 (Node (Node Leaf 6 3 Leaf) 20 5 Leaf), k: 5, k': 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":21,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000060797s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.521212+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 5 3 (Node (Node Leaf 6 4 Leaf) 22 0 Leaf), k: 2, k': 5, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":13,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000047922s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.525435+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 3 5 (Node Leaf 14 0 Leaf), k: 0, k': 3, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":15,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000055075s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.529493+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 2 5 (Node (Node Leaf 10 3 Leaf) 32 3 (Node Leaf 35 3 (Node Leaf 39 0 Leaf))), k: 1, k': 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":14,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000061989s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.534047+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 5 0 (Node (Node Leaf 7 1 (Node Leaf 12 2 Leaf)) 37 4 (Node Leaf 39 5 Leaf)), k: 1, k': 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":8,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.002503872s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.539348+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 5 4 (Node (Node (Node Leaf 10 4 Leaf) 17 3 Leaf) 21 2 Leaf), k: 4, k': 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.000272989s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.964289+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 1 4 (Node Leaf 13 4 Leaf), k: 0, k': 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":10,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.004064083s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.968678+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 3 4 Leaf, k: 1, k': 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.000252008s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.976623+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 0 4 (Node Leaf 7 5 (Node (Node Leaf 13 2 Leaf) 30 1 Leaf)), k: 3, k': 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":8,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.002443075s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.980989+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node (Node Leaf 1 0 Leaf) 3 2 Leaf, k: 2, k': 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.000257015s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.987462+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 2 0 Leaf, k: 0, k': 2, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.000104189s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.992386+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 0 3 (Node Leaf 12 4 (Node (Node Leaf 15 1 (Node Leaf 16 3 Leaf)) 19 1 Leaf)), k: 2, k': 0, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.000283003s","timeout":600.0,"timestamp":"2026-01-19T15:19:27.996437+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 4 1 (Node (Node (Node Leaf 5 0 Leaf) 9 3 (Node Leaf 19 2 Leaf)) 32 4 Leaf), k: 1, k': 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":6,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.001534939s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.001016+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 5 0 Leaf, k: 3, k': 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":26,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.011902094s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.006438+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 4 0 Leaf, k: 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000015020s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.022717+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node (Node Leaf 3 4 Leaf) 4 4 Leaf, k: 3, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000019073s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.026634+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 2 2 Leaf, k: 4, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000016928s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.030247+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 16 1 Leaf, k: 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000019073s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.034165+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 23 5 Leaf, k: 1, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000016928s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.039388+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 3 3 Leaf, k: 2, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000016928s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.043620+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 22 1 Leaf, k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000017166s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.047535+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 25 4 Leaf, k: 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000016928s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.051373+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 13 3 Leaf, k: 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000018120s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.056599+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 19 2 Leaf, k: 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000012159s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.060590+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 9 1 Leaf, k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000107050s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.064495+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 12 1 Leaf, k: 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000122070s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.068330+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 24 3 Leaf, k: 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000119209s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.072401+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 15 4 Leaf, k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000114202s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.077402+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node (Node Leaf 4 4 Leaf) 7 5 Leaf, k: 4, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000121117s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.081476+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 12 5 Leaf, k: 4, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000108004s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.086099+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 35 3 Leaf, k: 4, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000116825s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.092169+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 3 5 Leaf, k: 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000099897s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.096147+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 29 4 Leaf, k: 4, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000123978s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.100118+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 32 0 Leaf, k: 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000118017s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.104806+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 12 5 Leaf, k: 4, k': 4, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":6,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000025988s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.109794+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 15 0 Leaf, k: 0, k': 0, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":3,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000018120s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.113727+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 1 4 Leaf, k: 5, k': 5, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000014067s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.118506+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 29 3 Leaf, k: 1, k': 1, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000015020s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.122176+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 5 5 Leaf, k: 0, k': 0, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":4,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000019073s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.126070+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 9 4 Leaf, k: 2, k': 2, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":14,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000039101s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.129798+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 25 2 Leaf, k: 3, k': 3, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":3,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000020981s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.134420+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 0 3 Leaf, k: 1, k': 1, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":22,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000049114s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.138465+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 11 4 Leaf, k: 4, k': 4, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000014067s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.142405+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 23 0 Leaf, k: 5, k': 5, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":3,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000015974s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.146635+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 27 0 Leaf, k: 4, k': 4, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":7,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.002223015s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.150969+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 12 4 Leaf, k: 3, k': 3, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000118017s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.157061+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 8 3 Leaf, k: 2, k': 2, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":10,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.003540993s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.161207+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 6 3 Leaf, k: 4, k': 4, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":20,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.009593010s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.168750+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 9 0 Leaf, k: 3, k': 3, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000104904s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.182924+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 24 2 Leaf, k: 3, k': 3, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":19,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.010091066s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.191322+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 27 1 Leaf, k: 4, k': 4, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000256062s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.207349+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 37 1 Leaf, k: 4, k': 4, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000748158s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.211974+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 18 3 Leaf, k: 0, k': 0, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000115156s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.217697+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 31 3 Leaf, k: 5, k': 5, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":6,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.001501083s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.223067+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 2, v: 1, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000007868s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.229099+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 1, v: 3, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000010014s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.233682+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 5, v: 2, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000005960s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.237752+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 1, v: 2, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000008821s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.241311+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 1, v: 3, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000010967s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.245106+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 4, v: 0, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.248901+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 4, v: 0, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000008106s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.253266+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 2, v: 3, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000008106s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.258195+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 1, v: 4, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000010014s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.262218+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 1, v: 3, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000007868s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.266287+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 4, v: 0, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000257015s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.272407+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 2, v: 1, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000092983s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.277063+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 4, v: 4, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000100136s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.281004+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 0, v: 0, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000293970s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.285019+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 5, v: 3, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000108004s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.289373+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 5, v: 1, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000101089s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.293545+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 0, v: 5, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000231028s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.297073+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 3, v: 4, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000112057s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.300712+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 5, v: 3, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000098944s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.304420+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 1, v: 3, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000116110s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.307979+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 3 0 Leaf) 8 1 (Node Leaf 31 2 Leaf)) 34 1 (Node Leaf 37 5 Leaf), k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000036955s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.312301+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 15 5 (Node (Node Leaf 18 2 (Node Leaf 26 3 (Node Leaf 29 0 Leaf))) 33 5 Leaf), k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000033140s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.315986+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 2 0 (Node Leaf 8 3 (Node Leaf 17 1 Leaf))) 28 2 (Node Leaf 29 5 Leaf), k: 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000033140s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.319465+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 15 0 (Node (Node Leaf 18 1 Leaf) 30 4 (Node Leaf 36 2 Leaf)), k: 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000030041s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.322841+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 12 2 Leaf) 16 2 (Node Leaf 17 5 Leaf)) 22 2 Leaf, k: 0, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000033140s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.326309+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 6 3 (Node Leaf 9 5 (Node Leaf 11 4 Leaf))) 20 4 (Node Leaf 29 2 Leaf), k: 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000037193s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.330086+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node (Node Leaf 9 4 Leaf) 10 3 Leaf) 11 1 (Node Leaf 15 4 Leaf)) 37 4 Leaf, k: 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000037193s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.334427+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 12 3 Leaf) 17 0 (Node Leaf 23 1 (Node Leaf 39 4 Leaf))) 40 4 Leaf, k: 0, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000037909s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.338512+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 0 0 (Node (Node Leaf 21 1 Leaf) 28 1 (Node Leaf 35 5 (Node Leaf 39 4 Leaf))), k: 0, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000105858s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.390650+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 1 2 (Node Leaf 16 0 Leaf)) 28 2 (Node Leaf 38 3 Leaf), k: 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000030994s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.406347+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 11 3 (Node Leaf 15 5 (Node Leaf 30 0 (Node Leaf 33 5 Leaf)))) 35 5 Leaf, k: 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000342846s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.411262+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 17 2 (Node Leaf 24 0 Leaf)) 33 3 (Node Leaf 38 5 Leaf)) 40 2 Leaf, k: 2, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000622034s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.415326+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 3 5 (Node Leaf 4 2 (Node (Node (Node Leaf 12 1 Leaf) 31 2 Leaf) 40 1 Leaf)), k: 1, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000335932s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.419984+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node (Node Leaf 0 4 Leaf) 3 3 Leaf) 7 2 (Node Leaf 12 1 Leaf)) 37 4 Leaf, k: 4, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000358105s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.424164+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 24 1 (Node Leaf 28 3 (Node (Node Leaf 29 1 (Node Leaf 35 3 Leaf)) 39 4 Leaf)), k: 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000413895s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.428808+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 6 2 Leaf) 15 4 (Node (Node Leaf 17 2 (Node Leaf 18 3 Leaf)) 29 0 Leaf), k: 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000391960s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.433224+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 4 4 (Node (Node Leaf 5 1 Leaf) 12 0 (Node Leaf 18 3 (Node Leaf 36 5 Leaf))), k: 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000319958s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.437533+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 17 4 (Node (Node Leaf 27 5 (Node Leaf 30 0 (Node Leaf 31 0 Leaf))) 39 0 Leaf), k: 4, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000468969s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.441728+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 2 4 Leaf) 5 1 (Node (Node Leaf 22 1 Leaf) 38 3 Leaf)) 39 3 Leaf, k: 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000335932s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.446123+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 4 2 (Node (Node (Node Leaf 5 4 (Node Leaf 11 4 Leaf)) 14 4 Leaf) 35 1 Leaf), k: 1, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000325918s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.450580+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 2 1 Leaf, t': Node (Node Leaf 9 3 (Node Leaf 12 4 Leaf)) 19 1 (Node Leaf 26 2 (Node Leaf 27 3 Leaf)), k: 0, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000113964s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.455256+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 5 0 Leaf, t': Node (Node (Node Leaf 9 1 Leaf) 18 4 (Node Leaf 34 5 Leaf)) 35 1 Leaf, k: 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000036001s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.459917+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 21 4 Leaf, t': Node (Node (Node Leaf 11 4 Leaf) 12 0 Leaf) 16 4 (Node (Node Leaf 25 2 Leaf) 26 5 Leaf), k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000044107s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.463955+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 10 1 Leaf, t': Node (Node Leaf 12 2 Leaf) 16 1 (Node (Node Leaf 22 0 Leaf) 31 0 Leaf), k: 2, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000036001s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.468619+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 13 3 Leaf, t': Node (Node (Node Leaf 2 3 Leaf) 6 2 Leaf) 20 3 (Node Leaf 30 4 (Node Leaf 39 2 Leaf)), k: 4, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000039101s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.473437+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 5 2 Leaf, t': Node (Node (Node Leaf 6 1 Leaf) 10 2 Leaf) 20 3 (Node (Node Leaf 22 1 Leaf) 37 2 Leaf), k: 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000083208s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.478084+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 10 2 Leaf, t': Node (Node Leaf 6 5 (Node (Node Leaf 11 5 Leaf) 13 4 Leaf)) 28 0 Leaf, k: 0, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000036001s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.482097+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 7 4 Leaf, t': Node (Node (Node Leaf 6 3 Leaf) 7 3 (Node Leaf 21 2 (Node Leaf 32 3 Leaf))) 39 1 Leaf, k: 0, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000041962s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.486056+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 4 1 Leaf, t': Node (Node (Node (Node Leaf 8 3 Leaf) 9 4 Leaf) 17 5 Leaf) 18 4 (Node Leaf 32 3 Leaf), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000043154s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.490500+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 10 4 Leaf, t': Node Leaf 2 4 (Node (Node Leaf 5 5 (Node Leaf 15 4 Leaf)) 38 1 (Node Leaf 40 0 Leaf)), k: 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000041962s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.494815+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 10 0 Leaf, t': Node Leaf 2 2 (Node (Node (Node Leaf 5 5 Leaf) 17 4 (Node Leaf 18 0 Leaf)) 23 5 Leaf), k: 5, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000391960s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.501071+00:00","trial":0,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node (Node Leaf 4 0 Leaf) 25 5 Leaf, t': Node (Node Leaf 7 3 Leaf) 9 5 (Node Leaf 13 4 (Node Leaf 32 4 (Node Leaf 34 1 Leaf))), k: 4, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000286818s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.505950+00:00","trial":1,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 24 5 Leaf, t': Node (Node Leaf 1 2 (Node (Node (Node Leaf 15 0 Leaf) 22 5 Leaf) 35 5 Leaf)) 40 3 Leaf, k: 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000387907s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.510088+00:00","trial":2,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 14 4 Leaf, t': Node (Node (Node Leaf 16 1 Leaf) 20 2 Leaf) 21 3 (Node Leaf 29 4 (Node Leaf 30 3 Leaf)), k: 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000289917s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.514046+00:00","trial":3,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 10 1 Leaf, t': Node (Node Leaf 0 2 (Node Leaf 4 1 (Node Leaf 12 3 (Node Leaf 34 1 Leaf)))) 36 4 Leaf, k: 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000369072s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.517723+00:00","trial":4,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 6 4 Leaf, t': Node Leaf 6 4 (Node Leaf 9 3 (Node (Node (Node Leaf 12 4 Leaf) 28 2 Leaf) 29 0 Leaf)), k: 2, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000332117s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.522474+00:00","trial":5,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 0 0 Leaf, t': Node (Node (Node Leaf 3 4 (Node (Node Leaf 10 3 Leaf) 18 5 Leaf)) 21 2 Leaf) 25 3 Leaf, k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000322104s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.527073+00:00","trial":6,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 6 3 Leaf, t': Node (Node (Node Leaf 0 0 (Node (Node Leaf 2 3 Leaf) 11 1 Leaf)) 23 4 Leaf) 30 2 Leaf, k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000328779s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.531244+00:00","trial":7,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 30 5 Leaf, t': Node Leaf 22 4 (Node (Node Leaf 24 5 Leaf) 30 2 (Node (Node Leaf 33 5 Leaf) 36 1 Leaf)), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000324965s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.536052+00:00","trial":8,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t : Node Leaf 17 0 Leaf, t': Node (Node (Node (Node Leaf 11 1 (Node Leaf 14 5 Leaf)) 16 1 Leaf) 23 3 Leaf) 27 4 Leaf, k: 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000514030s","timeout":600.0,"timestamp":"2026-01-19T15:19:28.540345+00:00","trial":9,"workload":"BSTProplang"},"hash":"8ed65e64caef656a19b5016fc0835866cf9eaf5f"}
{"data":{"counterexample":"t: Node Leaf 0 0 (Node Leaf 1 1 Leaf), k: 1, k': 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000015020s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.379364+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 4 (Node (Node Leaf 9 5 (Node Leaf 12 4 (Node Leaf 28 4 Leaf))) 38 0 Leaf), k: 3, k': 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":11,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000056028s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.571416+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 3 5 (Node (Node Leaf 6 2 Leaf) 28 0 (Node Leaf 34 4 (Node Leaf 38 2 Leaf))), k: 5, k': 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":7,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000045776s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.575405+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node (Node Leaf 0 4 Leaf) 3 3 (Node Leaf 14 3 (Node Leaf 22 5 (Node Leaf 37 5 Leaf))), k: 5, k': 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":52,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000129938s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.579411+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 4 (Node (Node Leaf 14 2 Leaf) 19 0 Leaf), k: 3, k': 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000023127s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.583417+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 5, k': 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":4,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000017166s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.587124+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 3 Leaf, k: 5, k': 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000019073s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.590779+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 1 (Node (Node (Node (Node Leaf 2 4 Leaf) 6 0 Leaf) 25 4 Leaf) 29 3 Leaf), k: 4, k': 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":8,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000055075s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.594608+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 4 (Node (Node Leaf 8 4 Leaf) 15 5 (Node Leaf 32 5 (Node Leaf 33 0 Leaf))), k: 5, k': 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":9,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000051975s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.598966+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 1 Leaf, k: 5, k': 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000015974s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.603027+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 3 4 (Node (Node (Node Leaf 6 1 Leaf) 19 2 Leaf) 29 0 Leaf), k: 4, k': 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":33,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.019474030s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.607708+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 3 2 Leaf, k: 4, k': 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":11,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.004137993s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.801777+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 5 (Node Leaf 12 0 Leaf), k: 5, k': 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":8,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.002354860s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.810716+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 3 3 Leaf, k: 5, k': 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":31,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.014569998s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.817257+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 0 (Node (Node (Node Leaf 8 3 Leaf) 27 2 Leaf) 32 2 (Node Leaf 37 5 Leaf)), k: 5, k': 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":21,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.009172201s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.835850+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node (Node Leaf 0 2 Leaf) 2 5 (Node Leaf 15 2 Leaf), k: 5, k': 2, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":30,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.013351917s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.849288+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 2 (Node (Node Leaf 4 5 Leaf) 13 5 (Node Leaf 25 0 (Node Leaf 38 0 Leaf))), k: 2, k': 0, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":19,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.007989883s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.866989+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 2 (Node Leaf 7 2 Leaf), k: 5, k': 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":33,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.015357018s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.879505+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 2 (Node Leaf 1 2 Leaf), k: 1, k': 0, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":5,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.001197100s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.899004+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 5 Leaf, k: 3, k': 3, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.000097036s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.904446+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 4 Leaf, k: 4, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000015020s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.909081+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 5 (Node Leaf 2 4 (Node (Node Leaf 8 2 (Node Leaf 33 4 Leaf)) 39 2 Leaf)), k: 1, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000042200s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.913149+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 4 (Node (Node (Node Leaf 5 4 Leaf) 28 5 Leaf) 29 1 (Node Leaf 34 4 Leaf)), k: 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":8,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000163078s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.916886+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 1 Leaf, k: 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":4,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000026941s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.921295+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 3 (Node Leaf 8 4 (Node Leaf 19 4 Leaf)), k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000023127s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.925462+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 1 Leaf, k: 3, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000010967s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.929167+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 2 Leaf, k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":10,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000046015s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.932729+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 1 Leaf, k: 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000025034s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.936084+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 1 (Node Leaf 6 4 Leaf), k: 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000021935s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.939928+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 5 Leaf, k: 4, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000014067s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.944092+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 3 5 (Node (Node Leaf 12 0 Leaf) 37 1 Leaf), k: 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000267982s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.948249+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 1 (Node (Node Leaf 21 3 Leaf) 23 5 (Node (Node Leaf 27 0 Leaf) 39 5 Leaf)), k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000472069s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.952102+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 2 (Node (Node Leaf 8 0 Leaf) 15 5 (Node Leaf 18 2 Leaf)), k: 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000489950s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.956663+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 2 Leaf, k: 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000247955s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.961284+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 0 Leaf, k: 4, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":8,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.002731085s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.965529+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 2 (Node Leaf 6 4 (Node (Node Leaf 9 5 Leaf) 22 4 (Node Leaf 37 2 Leaf))), k: 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000154972s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.972855+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 2 (Node (Node Leaf 5 4 Leaf) 9 5 (Node Leaf 15 4 Leaf)), k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":9,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.002929211s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.977377+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 1 (Node (Node Leaf 14 1 (Node Leaf 15 1 Leaf)) 16 2 Leaf), k: 3, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000126123s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.985465+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 0 (Node (Node (Node Leaf 9 5 Leaf) 22 3 (Node Leaf 23 2 Leaf)) 32 0 Leaf), k: 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000122070s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.990447+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 4 3 (Node Leaf 9 3 (Node Leaf 15 2 Leaf)), k: 5, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":4,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000767946s","timeout":600.0,"timestamp":"2026-01-19T15:19:38.994800+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node (Node Leaf 0 1 Leaf) 4 3 (Node (Node Leaf 5 2 Leaf) 16 2 (Node Leaf 40 0 Leaf)), k: 5, k': 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":12,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000056028s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.000209+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 3 (Node (Node Leaf 3 3 Leaf) 18 5 (Node Leaf 38 3 Leaf)), k: 0, k': 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":8,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000094175s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.005465+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 1, k': 0, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":37,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000092030s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.010064+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 4 (Node Leaf 4 0 (Node Leaf 24 4 Leaf)), k: 3, k': 0, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":49,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000122070s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.014240+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 0 Leaf, k: 5, k': 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":17,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000052929s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.018660+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 4 5 (Node Leaf 5 5 Leaf), k: 0, k': 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":5,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000027180s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.022917+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 5 2 (Node Leaf 29 2 (Node (Node Leaf 35 4 Leaf) 37 2 Leaf)), k: 5, k': 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":32,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000099182s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.026869+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 4 3 (Node Leaf 21 1 (Node Leaf 28 0 Leaf)), k: 3, k': 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":8,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000036955s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.030853+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node (Node Leaf 3 3 Leaf) 4 0 Leaf, k: 4, k': 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000025988s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.034727+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 3 3 (Node (Node Leaf 15 1 Leaf) 16 1 Leaf), k: 2, k': 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":5,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000030994s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.039269+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 4 (Node (Node (Node Leaf 5 3 (Node Leaf 8 3 Leaf)) 32 0 Leaf) 33 0 Leaf), k: 3, k': 0, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":23,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.011269093s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.044139+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 5 (Node Leaf 6 5 (Node Leaf 9 2 Leaf)), k: 3, k': 2, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":32,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.015869141s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.059533+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 3 5 (Node Leaf 4 4 (Node (Node Leaf 14 2 (Node Leaf 15 5 Leaf)) 23 3 Leaf)), k: 2, k': 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":11,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.004362822s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.080393+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node (Node Leaf 0 3 Leaf) 2 2 Leaf, k: 5, k': 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":5,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000963926s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.089127+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 1 (Node (Node (Node Leaf 7 4 Leaf) 22 0 Leaf) 27 5 (Node Leaf 37 2 Leaf)), k: 4, k': 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":7,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.001795053s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.094276+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 5 (Node Leaf 3 4 (Node Leaf 9 5 (Node (Node Leaf 22 3 Leaf) 34 0 Leaf))), k: 1, k': 0, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":22,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.009919882s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.100248+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 1 (Node (Node Leaf 10 2 Leaf) 11 4 (Node (Node Leaf 26 2 Leaf) 38 0 Leaf)), k: 1, k': 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":10,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.004236937s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.114416+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 3 (Node (Node (Node Leaf 22 3 Leaf) 24 5 Leaf) 29 0 Leaf), k: 1, k': 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":5,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.001240969s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.122917+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 5 (Node Leaf 10 2 (Node (Node Leaf 18 0 Leaf) 28 0 Leaf)), k: 5, k': 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000150919s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.128426+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 3, k': 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000169992s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.132558+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node (Node Leaf 0 2 Leaf) 1 5 (Node Leaf 3 4 Leaf), k: 1, k': 4, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":6,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000035048s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.137541+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 1 Leaf, k: 2, k': 5, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000015020s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.141820+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 3 (Node (Node Leaf 3 0 Leaf) 4 1 (Node Leaf 11 3 (Node Leaf 13 4 Leaf))), k: 0, k': 1, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000033140s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.145571+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 5 2 (Node (Node Leaf 11 3 Leaf) 17 3 (Node (Node Leaf 33 3 Leaf) 38 5 Leaf)), k: 5, k': 3, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000036955s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.149236+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 0 (Node (Node Leaf 6 1 Leaf) 34 4 (Node Leaf 38 1 Leaf)), k: 0, k': 4, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000030041s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.152821+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 1 Leaf, k: 2, k': 4, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":7,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000022888s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.157364+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 1 Leaf, k: 2, k': 4, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":25,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000061989s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.160994+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 0 (Node Leaf 9 0 Leaf), k: 2, k': 0, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":5,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000025988s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.164560+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 0 1 (Node Leaf 2 2 Leaf), k: 3, k': 3, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":27,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000073910s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.168366+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 5 Leaf, k: 5, k': 5, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":53,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000118971s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.173063+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 4 1 (Node Leaf 15 0 (Node Leaf 16 4 (Node (Node Leaf 37 1 Leaf) 40 0 Leaf))), k: 4, k': 2, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000281811s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.177692+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 1 4 (Node (Node (Node (Node Leaf 10 2 Leaf) 13 5 Leaf) 16 4 Leaf) 25 0 Leaf), k: 1, k': 4, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000615835s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.181721+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 3 3 (Node Leaf 4 1 (Node (Node Leaf 19 0 (Node Leaf 25 4 Leaf)) 28 2 Leaf)), k: 3, k': 0, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":6,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.001638889s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.186249+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 5 4 (Node Leaf 20 1 (Node (Node Leaf 21 1 Leaf) 22 2 Leaf)), k: 5, k': 2, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":12,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.004593134s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.192444+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 1 (Node (Node Leaf 13 3 (Node Leaf 19 1 Leaf)) 24 1 (Node Leaf 36 2 Leaf)), k: 3, k': 3, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":14,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.005470037s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.201004+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 4 5 (Node (Node Leaf 19 4 (Node Leaf 25 0 Leaf)) 27 0 (Node Leaf 35 5 Leaf)), k: 4, k': 5, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":20,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.009336948s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.211099+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 3 4 (Node (Node (Node Leaf 8 5 Leaf) 11 5 Leaf) 26 2 (Node Leaf 40 1 Leaf)), k: 3, k': 0, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":8,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.002354145s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.224802+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 3 0 Leaf, k: 3, k': 5, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":6,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.001565933s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.231423+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 2 4 Leaf, k: 2, k': 4, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":14,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.005762815s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.236966+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 4 1 (Node Leaf 6 2 Leaf), k: 4, k': 1, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":5,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.001138926s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.246788+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 2, v: 5, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.252866+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 4, v: 1, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000014067s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.258724+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 0, v: 0, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000012875s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.263773+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 1, v: 0, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.267959+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 5, v: 4, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000010014s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.272229+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 2, v: 5, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000008821s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.277217+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 1, v: 4, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000010014s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.281660+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 4, v: 3, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000012159s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.287351+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 3, v: 5, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000015020s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.292114+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 1, v: 3, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000012159s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.296497+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 2, v: 0, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000398874s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.301444+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 4, v: 2, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000118971s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.306631+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 4, v: 3, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000252962s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.311057+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 4, v: 5, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000237942s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.315381+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 1, v: 1, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000087976s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.319434+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 1, v: 2, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":5,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.001158953s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.323835+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 1, v: 3, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000138044s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.328711+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 2, v: 3, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000129938s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.332763+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 1, v: 2, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000246048s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.337362+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 5, v: 5, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000458956s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.341747+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 2 4 Leaf) 8 2 (Node (Node Leaf 12 2 (Node Leaf 25 0 Leaf)) 29 1 Leaf), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":4,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000052929s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.347087+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 0 3 (Node Leaf 1 2 Leaf)) 17 3 (Node Leaf 40 0 Leaf), k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000036955s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.351553+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 8 1 Leaf) 15 1 (Node Leaf 20 0 Leaf)) 25 2 (Node Leaf 36 1 Leaf), k: 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":4,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000046968s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.355793+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 5 4 Leaf) 6 0 Leaf) 10 0 (Node (Node Leaf 24 3 Leaf) 26 5 Leaf), k: 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000036001s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.359689+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 5 0 Leaf) 18 0 (Node Leaf 21 2 Leaf)) 35 4 (Node Leaf 38 2 Leaf), k: 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000037909s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.363520+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node (Node (Node Leaf 7 3 Leaf) 10 1 Leaf) 27 0 Leaf) 29 1 Leaf) 38 1 Leaf, k: 4, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":4,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000048876s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.367628+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 3 4 Leaf) 15 3 Leaf) 16 0 (Node Leaf 24 2 (Node Leaf 30 4 Leaf)), k: 1, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":4,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000047207s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.372103+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 2 2 (Node (Node Leaf 7 3 (Node Leaf 14 2 (Node Leaf 18 0 Leaf))) 32 4 Leaf), k: 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000041962s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.376078+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 6 0 Leaf) 25 2 (Node (Node Leaf 28 5 (Node Leaf 33 0 Leaf)) 38 3 Leaf), k: 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000038147s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.379825+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 4 0 (Node (Node (Node Leaf 23 3 Leaf) 28 3 (Node Leaf 29 5 Leaf)) 39 0 Leaf), k: 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000045061s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.383608+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 0 5 (Node (Node (Node Leaf 1 3 Leaf) 11 5 (Node Leaf 37 2 Leaf)) 39 4 Leaf), k: 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":4,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.003199100s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.389178+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 2 1 Leaf) 4 2 (Node Leaf 28 1 (Node Leaf 33 2 Leaf))) 39 4 Leaf, k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000333071s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.396692+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 6 2 (Node (Node (Node Leaf 14 4 Leaf) 24 1 Leaf) 35 4 Leaf)) 40 5 Leaf, k: 2, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.002072096s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.401011+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node (Node Leaf 2 1 Leaf) 12 4 (Node Leaf 13 1 Leaf)) 30 0 Leaf) 34 5 Leaf, k: 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":7,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.006902933s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.407302+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 2 1 Leaf) 6 2 (Node Leaf 13 2 (Node Leaf 19 3 Leaf))) 34 2 Leaf, k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":11,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.011487961s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.418506+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 0 0 (Node (Node Leaf 8 5 (Node Leaf 22 2 Leaf)) 29 0 Leaf)) 30 3 Leaf, k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000313997s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.434433+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node (Node Leaf 1 4 Leaf) 2 1 (Node Leaf 3 2 Leaf)) 25 1 Leaf) 40 0 Leaf, k: 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":12,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.013550043s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.438880+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 2 4 (Node (Node Leaf 14 4 Leaf) 18 5 Leaf)) 33 5 (Node Leaf 37 3 Leaf), k: 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.001176119s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.456349+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 7 2 (Node (Node (Node Leaf 9 4 Leaf) 10 5 Leaf) 32 1 (Node Leaf 38 2 Leaf)), k: 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.002137899s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.461693+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 0 3 (Node (Node (Node Leaf 18 3 Leaf) 27 2 Leaf) 30 4 Leaf)) 36 4 Leaf, k: 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":4,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.003318071s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.468119+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 1 4 Leaf, t': Node (Node Leaf 4 3 Leaf) 28 5 (Node (Node Leaf 29 5 Leaf) 33 1 Leaf), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000036955s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.476685+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 2 3 (Node Leaf 12 1 Leaf), t': Node (Node (Node Leaf 7 0 Leaf) 8 2 Leaf) 9 2 (Node Leaf 25 1 (Node Leaf 26 5 Leaf)), k: 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000051022s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.480785+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 2 1 (Node Leaf 3 0 (Node Leaf 24 3 (Node Leaf 29 3 (Node Leaf 40 0 Leaf)))), t': Node Leaf 3 5 (Node (Node Leaf 14 0 Leaf) 19 2 (Node Leaf 29 5 (Node Leaf 31 0 Leaf))), k: 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":7,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000083923s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.484479+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 0 0 Leaf, t': Node (Node Leaf 0 1 Leaf) 12 0 (Node Leaf 17 5 (Node Leaf 38 3 (Node Leaf 39 2 Leaf))), k: 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000038862s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.488862+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 1 5 Leaf, t': Node (Node (Node Leaf 7 4 Leaf) 12 2 Leaf) 15 1 (Node Leaf 19 5 (Node Leaf 21 1 Leaf)), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000040054s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.492761+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 1 1 (Node Leaf 13 0 (Node (Node (Node Leaf 29 5 Leaf) 30 4 Leaf) 37 0 Leaf)), t': Node (Node (Node Leaf 0 5 Leaf) 1 4 Leaf) 21 3 (Node Leaf 25 3 (Node Leaf 39 2 Leaf)), k: 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000066042s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.496259+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 4 0 (Node (Node Leaf 7 0 (Node Leaf 13 5 Leaf)) 16 5 (Node Leaf 33 4 Leaf)), t': Node (Node Leaf 5 5 (Node (Node Leaf 23 1 Leaf) 30 1 Leaf)) 31 2 Leaf, k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000062943s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.499803+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 0 1 (Node Leaf 6 1 Leaf), t': Node (Node Leaf 3 3 Leaf) 28 4 (Node (Node Leaf 32 0 Leaf) 39 0 Leaf), k: 2, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000048876s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.503551+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 0 1 (Node Leaf 2 3 (Node Leaf 5 5 Leaf)), t': Node (Node (Node Leaf 12 5 Leaf) 16 5 (Node Leaf 30 2 (Node Leaf 35 4 Leaf))) 39 3 Leaf, k: 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000064850s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.507590+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 1 1 Leaf, t': Node (Node (Node (Node Leaf 5 2 Leaf) 13 3 Leaf) 14 5 Leaf) 37 2 (Node Leaf 38 3 Leaf), k: 5, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000044107s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.512091+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 1 2 (Node (Node Leaf 18 3 Leaf) 25 5 (Node (Node Leaf 31 3 Leaf) 38 5 Leaf)), t': Node (Node Leaf 0 1 (Node Leaf 3 0 (Node Leaf 10 1 (Node Leaf 25 5 Leaf)))) 36 0 Leaf, k: 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000411987s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.517483+00:00","trial":0,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 3 5 Leaf, t': Node (Node (Node (Node (Node Leaf 1 3 Leaf) 13 4 Leaf) 14 4 Leaf) 34 1 Leaf) 40 3 Leaf, k: 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000352144s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.522190+00:00","trial":1,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 2 1 (Node Leaf 12 5 Leaf), t': Node (Node (Node Leaf 5 5 (Node Leaf 12 3 Leaf)) 14 2 (Node Leaf 22 5 Leaf)) 27 0 Leaf, k: 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000315905s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.526968+00:00","trial":2,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 2 4 (Node (Node Leaf 3 0 Leaf) 4 0 (Node (Node Leaf 28 4 Leaf) 30 4 Leaf)), t': Node (Node Leaf 3 4 Leaf) 10 2 (Node Leaf 19 2 (Node Leaf 39 3 (Node Leaf 40 0 Leaf))), k: 2, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.001153946s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.531073+00:00","trial":3,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 1 3 (Node (Node (Node Leaf 7 4 Leaf) 14 1 Leaf) 20 4 Leaf), t': Node (Node Leaf 1 2 (Node Leaf 3 2 Leaf)) 10 5 (Node (Node Leaf 24 5 Leaf) 38 4 Leaf), k: 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000332117s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.535809+00:00","trial":4,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 5 1 Leaf, t': Node (Node (Node (Node Leaf 4 5 Leaf) 24 0 (Node Leaf 27 4 Leaf)) 28 2 Leaf) 35 3 Leaf, k: 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.001132011s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.540167+00:00","trial":5,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 0 0 (Node (Node Leaf 12 3 Leaf) 17 0 (Node Leaf 20 2 (Node Leaf 21 5 Leaf))), t': Node (Node Leaf 12 1 (Node (Node Leaf 14 1 Leaf) 26 4 Leaf)) 28 5 (Node Leaf 34 0 Leaf), k: 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":4,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.002925873s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.545441+00:00","trial":6,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 4 4 (Node (Node Leaf 12 3 (Node Leaf 17 2 (Node Leaf 27 2 Leaf))) 30 0 Leaf), t': Node (Node Leaf 1 1 (Node (Node Leaf 4 1 (Node Leaf 15 5 Leaf)) 19 3 Leaf)) 27 2 Leaf, k: 4, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000368118s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.552338+00:00","trial":7,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 0 1 Leaf, t': Node Leaf 5 5 (Node (Node Leaf 8 1 Leaf) 9 2 (Node Leaf 36 1 (Node Leaf 39 0 Leaf))), k: 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.002027035s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.556553+00:00","trial":8,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t : Node Leaf 1 3 Leaf, t': Node (Node Leaf 2 4 Leaf) 12 5 (Node (Node Leaf 25 1 (Node Leaf 26 3 Leaf)) 35 5 Leaf), k: 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":4,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.003288031s","timeout":600.0,"timestamp":"2026-01-19T15:19:39.562402+00:00","trial":9,"workload":"BSTProplang"},"hash":"ed74fa03317cd4b656c0d01f5c496fb90b92dcc2"}
{"data":{"counterexample":"t: Node Leaf 4 3 Leaf, k: 4, k': 4, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":96,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000214815s","timeout":600.0,"timestamp":"2026-01-19T15:19:48.617501+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 3 3 (Node Leaf 16 5 (Node (Node Leaf 28 0 Leaf) 35 2 Leaf)), k: 3, k': 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":19,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000063896s","timeout":600.0,"timestamp":"2026-01-19T15:19:48.794684+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 3 3 (Node (Node Leaf 11 2 (Node Leaf 33 4 Leaf)) 36 0 Leaf), k: 3, k': 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":120,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000261068s","timeout":600.0,"timestamp":"2026-01-19T15:19:48.799082+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 3 4 (Node Leaf 27 5 Leaf), k: 3, k': 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":167,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000331163s","timeout":600.0,"timestamp":"2026-01-19T15:19:48.803224+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 5 3 (Node (Node (Node Leaf 19 5 Leaf) 28 2 Leaf) 34 5 Leaf), k: 5, k': 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":4,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000038862s","timeout":600.0,"timestamp":"2026-01-19T15:19:48.807922+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 0 2 (Node Leaf 12 5 (Node Leaf 27 5 (Node Leaf 34 0 Leaf))), k: 0, k': 0, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":103,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000288010s","timeout":600.0,"timestamp":"2026-01-19T15:19:48.812177+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 2 5 Leaf, k: 2, k': 2, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":135,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000345945s","timeout":600.0,"timestamp":"2026-01-19T15:19:48.817085+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 2 4 Leaf, k: 2, k': 2, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":71,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000157833s","timeout":600.0,"timestamp":"2026-01-19T15:19:48.821842+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node (Node Leaf 4 3 Leaf) 5 5 (Node Leaf 36 1 (Node Leaf 37 5 Leaf)), k: 5, k': 5, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":85,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000196934s","timeout":600.0,"timestamp":"2026-01-19T15:19:48.826487+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node (Node Leaf 0 5 Leaf) 5 2 (Node Leaf 8 1 (Node Leaf 15 2 Leaf)), k: 5, k': 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":22,"property":"InsertPost","strategy":"BespokeGenerator","time":"0.000072002s","timeout":600.0,"timestamp":"2026-01-19T15:19:48.830950+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 5 5 Leaf, k: 5, k': 5, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":104,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.067880154s","timeout":600.0,"timestamp":"2026-01-19T15:19:48.836076+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 4 3 (Node (Node (Node (Node Leaf 28 4 Leaf) 34 3 Leaf) 38 2 Leaf) 39 4 Leaf), k: 4, k': 4, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":9,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.003046989s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.124089+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 1 5 (Node (Node Leaf 3 2 (Node (Node Leaf 5 2 Leaf) 31 1 Leaf)) 38 1 Leaf), k: 1, k': 1, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":58,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.030040026s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.131796+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 1 1 (Node (Node Leaf 6 4 (Node (Node Leaf 12 2 Leaf) 28 2 Leaf)) 37 3 Leaf), k: 1, k': 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":73,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.037761927s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.167097+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 4 4 (Node (Node Leaf 20 5 (Node (Node Leaf 22 1 Leaf) 26 0 Leaf)) 33 4 Leaf), k: 4, k': 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":98,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.054243088s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.209294+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node (Node Leaf 0 1 Leaf) 2 0 (Node Leaf 18 3 Leaf), k: 2, k': 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":27,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.012830019s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.268142+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 4 3 Leaf, k: 4, k': 4, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":10,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.003404140s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.285772+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 0, k': 0, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":6,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.001451969s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.295120+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 5 2 (Node Leaf 8 3 Leaf), k: 5, k': 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":94,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.050674915s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.301536+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 0 0 (Node Leaf 9 0 Leaf), k: 0, k': 0, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":74,"property":"InsertPost","strategy":"CoverageGenerator","time":"0.039604902s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.357336+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 5 0 (Node (Node Leaf 6 0 Leaf) 31 5 Leaf), k: 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":5,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000042200s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.404180+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 1 4 Leaf, k: 1, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000017166s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.408521+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 2 2 Leaf, k: 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":6,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000037909s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.412111+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node (Node Leaf 0 1 Leaf) 4 3 Leaf, k: 4, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000025034s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.415846+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 2 4 (Node (Node Leaf 4 5 (Node (Node Leaf 16 5 Leaf) 18 3 Leaf)) 26 1 Leaf), k: 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":11,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000070095s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.420602+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 2 5 Leaf, k: 2, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":23,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000109196s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.424673+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 5 1 (Node (Node Leaf 13 3 Leaf) 21 4 (Node Leaf 22 3 (Node Leaf 31 5 Leaf))), k: 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":5,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000062943s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.428557+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 2 3 (Node Leaf 18 0 (Node (Node Leaf 21 0 Leaf) 26 5 Leaf)), k: 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":9,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000060797s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.432939+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 5 3 (Node Leaf 8 4 Leaf), k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":4,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000031948s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.438921+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 0, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":13,"property":"InsertModel","strategy":"BespokeGenerator","time":"0.000072956s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.444072+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 1 4 (Node Leaf 10 3 (Node Leaf 12 1 Leaf)), k: 1, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":19,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.009045839s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.451140+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 2 3 (Node (Node Leaf 6 5 Leaf) 14 2 (Node Leaf 22 2 Leaf)), k: 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":32,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.016500950s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.466012+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 1 1 (Node Leaf 16 4 (Node Leaf 24 1 Leaf)), k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000287056s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.487584+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 0 0 (Node Leaf 25 3 (Node Leaf 32 2 (Node Leaf 37 0 Leaf))), k: 0, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":10,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.003774881s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.492102+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 3 0 (Node Leaf 4 2 Leaf), k: 3, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":21,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.009280920s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.500366+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 3 4 (Node Leaf 9 2 Leaf), k: 3, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":22,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.010298967s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.514668+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 5 3 Leaf, k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":29,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.013676882s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.529659+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 3 5 (Node (Node Leaf 15 5 Leaf) 19 4 Leaf), k: 3, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":18,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.007578135s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.548246+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node (Node Leaf 0 2 (Node Leaf 2 4 Leaf)) 5 1 (Node Leaf 34 5 Leaf), k: 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000262976s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.560452+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 0 4 Leaf, k: 0, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertModel","strategy":"CoverageGenerator","time":"0.000102043s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.565094+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 1 0 (Node (Node Leaf 6 1 (Node Leaf 13 3 Leaf)) 21 0 Leaf), k: 1, k': 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":40,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000105858s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.570287+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 0 0 (Node (Node Leaf 1 5 (Node (Node Leaf 6 1 Leaf) 23 1 Leaf)) 34 3 Leaf), k: 0, k': 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":24,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000077963s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.574248+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 0 5 Leaf, k: 0, k': 0, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":24,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000061035s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.577946+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 0 5 (Node Leaf 1 5 (Node Leaf 18 4 Leaf)), k: 0, k': 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":13,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000051022s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.582052+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 4 1 Leaf, k: 4, k': 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":7,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000031948s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.587244+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 5 2 Leaf, k: 5, k': 5, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":7,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000030041s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.591719+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 3 0 (Node (Node (Node Leaf 4 0 (Node Leaf 11 4 Leaf)) 16 3 Leaf) 35 4 Leaf), k: 0, k': 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":19,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000073910s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.596625+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 1 2 Leaf, k: 1, k': 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":50,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000113010s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.601243+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 5 0 (Node (Node (Node Leaf 21 1 Leaf) 23 4 Leaf) 26 2 (Node Leaf 29 5 Leaf)), k: 3, k': 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":6,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000043154s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.605986+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 3 0 (Node Leaf 7 1 (Node (Node Leaf 9 1 (Node Leaf 13 4 Leaf)) 15 4 Leaf)), k: 0, k': 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":29,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000093937s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.609929+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 3 2 (Node (Node Leaf 4 4 Leaf) 18 5 (Node Leaf 35 5 Leaf)), k: 3, k': 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":29,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.013334036s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.614752+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 5 0 (Node Leaf 8 0 (Node (Node Leaf 31 1 Leaf) 36 5 (Node Leaf 40 3 Leaf))), k: 0, k': 5, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":12,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.004392862s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.632407+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 4 4 (Node Leaf 6 4 Leaf), k: 3, k': 4, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":57,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.028439999s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.641639+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 1 5 Leaf, k: 1, k': 1, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":14,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.005625963s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.674821+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 1 0 (Node Leaf 22 2 (Node Leaf 24 0 (Node (Node Leaf 25 0 Leaf) 37 0 Leaf))), k: 0, k': 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000140905s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.684829+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 0 1 (Node (Node Leaf 12 1 Leaf) 16 4 (Node (Node Leaf 25 5 Leaf) 32 4 Leaf)), k: 0, k': 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":96,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.051977873s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.689534+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 4 1 (Node Leaf 8 1 (Node (Node Leaf 20 5 Leaf) 24 1 (Node Leaf 38 5 Leaf))), k: 2, k': 4, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":31,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.015380144s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.746324+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 1 0 (Node Leaf 3 3 (Node Leaf 5 3 Leaf)), k: 0, k': 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":37,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.017708063s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.766314+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 0 5 (Node (Node Leaf 9 3 (Node (Node Leaf 18 3 Leaf) 21 3 Leaf)) 37 0 Leaf), k: 0, k': 0, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":41,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.021157980s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.788728+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 2 3 (Node Leaf 12 4 Leaf), k: 1, k': 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":19,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.007987976s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.814458+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 3, v: 1, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000010967s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.827565+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 4, v: 0, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000010014s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.832480+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 5, v: 1, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000012875s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.837461+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 3, v: 3, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000011921s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.842750+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 0, v: 1, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.847244+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 0, v: 5, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000028133s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.851400+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 1, v: 1, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.856323+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 1, v: 5, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.861924+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 0, v: 5, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000007153s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.865892+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 4, v: 3, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertInsert","strategy":"BespokeGenerator","time":"0.000010967s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.869814+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 3, v: 1, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":3,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000440836s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.875877+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 0, v: 3, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000108957s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.880345+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 0, v: 2, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000384092s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.884343+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 0, v: 0, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000115871s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.889876+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 2, v: 3, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000235081s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.894619+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 4, v: 1, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000097990s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.899264+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 4, v: 3, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000114202s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.905003+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 2, v: 1, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000288963s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.909782+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 4, v: 1, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000126123s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.914010+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 2, v: 1, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"CoverageGenerator","time":"0.000118971s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.919362+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 0 5 (Node Leaf 10 4 Leaf)) 14 4 (Node Leaf 16 2 Leaf), k: 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":5,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000047922s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.925200+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 4 0 (Node Leaf 16 1 (Node (Node Leaf 30 3 Leaf) 37 1 (Node Leaf 38 1 Leaf))), k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000041008s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.929656+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node (Node Leaf 5 2 Leaf) 11 4 (Node Leaf 12 5 Leaf)) 13 1 Leaf) 18 5 Leaf, k: 4, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000039101s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.934542+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 4 2 Leaf) 18 2 Leaf) 20 5 (Node (Node Leaf 28 3 Leaf) 38 2 Leaf), k: 2, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":4,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000066996s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.939129+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 1 5 Leaf) 28 1 Leaf) 31 5 Leaf, k: 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000040054s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.944496+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 1 2 Leaf) 11 1 (Node (Node Leaf 13 1 Leaf) 14 0 (Node Leaf 28 2 Leaf)), k: 1, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000040054s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.950694+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 1 5 Leaf) 23 5 (Node (Node Leaf 25 5 Leaf) 26 5 Leaf), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000034094s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.955869+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 4 1 Leaf) 6 4 (Node Leaf 11 5 (Node Leaf 21 1 Leaf)), k: 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000030994s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.959818+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 9 3 (Node Leaf 16 5 (Node Leaf 19 4 Leaf))) 31 4 (Node Leaf 35 4 Leaf), k: 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000041008s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.964001+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 8 4 (Node Leaf 9 4 (Node Leaf 16 3 (Node Leaf 23 0 (Node Leaf 25 4 Leaf)))), k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000039816s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.968680+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 4 1 (Node (Node Leaf 8 3 (Node Leaf 9 0 Leaf)) 10 2 Leaf)) 36 4 Leaf, k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.001042128s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.973890+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 0 1 (Node (Node Leaf 8 5 (Node Leaf 12 2 Leaf)) 16 4 (Node Leaf 33 2 Leaf)), k: 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000322104s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.979512+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 0 3 (Node Leaf 7 0 (Node (Node (Node Leaf 20 0 Leaf) 32 3 Leaf) 35 2 Leaf)), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.001127005s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.984569+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 3 4 Leaf) 22 0 (Node (Node Leaf 23 3 Leaf) 37 5 Leaf)) 38 4 Leaf, k: 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000648022s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.990031+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 2 0 Leaf) 18 2 Leaf) 26 3 (Node (Node Leaf 28 4 Leaf) 39 3 Leaf), k: 0, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000361919s","timeout":600.0,"timestamp":"2026-01-19T15:19:49.995529+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node (Node Leaf 2 0 Leaf) 7 3 Leaf) 8 0 Leaf) 29 3 (Node Leaf 39 1 Leaf), k: 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.001647949s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.001135+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 1 0 Leaf) 4 5 (Node (Node Leaf 8 3 (Node Leaf 18 4 Leaf)) 34 4 Leaf), k: 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":3,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.002842188s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.009203+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 6 4 Leaf) 16 5 (Node Leaf 17 2 Leaf)) 33 4 (Node Leaf 34 0 Leaf), k: 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.001226902s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.017494+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 2 0 (Node Leaf 21 0 (Node Leaf 26 1 Leaf))) 29 0 (Node Leaf 35 0 Leaf), k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000327110s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.024349+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 2 0 (Node (Node Leaf 16 2 Leaf) 30 4 Leaf)) 31 5 Leaf) 33 3 Leaf, k: 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.001072884s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.029632+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 1 4 (Node (Node Leaf 2 2 Leaf) 5 0 (Node Leaf 6 5 Leaf)), t': Node (Node Leaf 9 1 (Node (Node (Node Leaf 11 1 Leaf) 12 4 Leaf) 15 1 Leaf)) 18 1 Leaf, k: 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":3,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000067949s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.036875+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 4 5 Leaf, t': Node (Node (Node Leaf 3 3 (Node Leaf 10 3 Leaf)) 24 4 Leaf) 35 5 (Node Leaf 37 1 Leaf), k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":5,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000056028s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.042074+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 3 0 (Node (Node Leaf 17 4 (Node Leaf 27 0 Leaf)) 28 5 (Node Leaf 34 1 Leaf)), t': Node Leaf 0 3 (Node (Node (Node Leaf 6 0 Leaf) 7 3 (Node Leaf 14 0 Leaf)) 38 3 Leaf), k: 3, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":11,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000105143s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.046414+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 0 3 Leaf, t': Node (Node Leaf 6 1 Leaf) 7 3 (Node (Node (Node Leaf 21 0 Leaf) 27 2 Leaf) 40 1 Leaf), k: 0, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":21,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000118017s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.051650+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 0 2 (Node Leaf 6 3 (Node Leaf 8 4 Leaf)), t': Node (Node Leaf 12 2 Leaf) 23 1 (Node (Node Leaf 28 0 Leaf) 39 3 Leaf), k: 0, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000050068s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.056886+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 4 1 (Node Leaf 5 5 Leaf), t': Node (Node Leaf 9 0 (Node (Node Leaf 14 1 Leaf) 19 1 Leaf)) 21 5 (Node Leaf 29 0 Leaf), k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":9,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000077963s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.061145+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 4 5 (Node Leaf 5 0 (Node Leaf 9 3 Leaf)), t': Node (Node (Node Leaf 7 1 Leaf) 13 0 Leaf) 14 2 (Node Leaf 25 0 (Node Leaf 35 1 Leaf)), k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":15,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000098944s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.065509+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 2 5 Leaf, t': Node (Node (Node Leaf 4 3 Leaf) 13 2 Leaf) 23 2 (Node Leaf 27 3 (Node Leaf 37 1 Leaf)), k: 2, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":15,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000094891s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.069666+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 1 0 Leaf, t': Node (Node (Node (Node Leaf 7 2 Leaf) 19 3 Leaf) 26 5 Leaf) 28 4 (Node Leaf 36 4 Leaf), k: 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":5,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000062943s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.074005+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 2 0 (Node Leaf 33 5 Leaf), t': Node (Node (Node Leaf 7 4 Leaf) 9 1 Leaf) 25 1 (Node Leaf 33 1 Leaf), k: 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":4,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000056028s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.078561+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 4 5 (Node Leaf 7 4 Leaf), t': Node Leaf 15 4 (Node (Node (Node Leaf 17 5 Leaf) 21 3 (Node Leaf 33 1 Leaf)) 39 1 Leaf), k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":3,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.002907991s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.087682+00:00","trial":0,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 5 4 (Node Leaf 28 2 Leaf), t': Node Leaf 12 0 (Node (Node Leaf 14 0 (Node Leaf 16 2 Leaf)) 22 1 (Node Leaf 29 1 Leaf)), k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":30,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.037517071s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.095210+00:00","trial":1,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 2 3 (Node Leaf 13 0 Leaf), t': Node (Node Leaf 4 1 (Node Leaf 14 4 (Node (Node Leaf 18 3 Leaf) 28 3 Leaf))) 40 2 Leaf, k: 2, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":19,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.022500992s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.139292+00:00","trial":2,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 4 3 Leaf, t': Node Leaf 2 4 (Node Leaf 9 4 (Node (Node Leaf 10 2 Leaf) 11 0 (Node Leaf 31 4 Leaf))), k: 4, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":15,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.017052889s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.166547+00:00","trial":3,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 4 5 Leaf, t': Node (Node (Node Leaf 3 1 Leaf) 13 5 Leaf) 34 1 (Node (Node Leaf 35 1 Leaf) 38 4 Leaf), k: 4, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":12,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.015125036s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.188580+00:00","trial":4,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 2 2 (Node Leaf 21 0 (Node Leaf 27 2 Leaf)), t': Node (Node Leaf 3 4 (Node Leaf 5 3 Leaf)) 24 1 (Node (Node Leaf 33 0 Leaf) 34 5 Leaf), k: 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":10,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.011770964s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.208161+00:00","trial":5,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 3 4 (Node (Node Leaf 10 2 Leaf) 16 5 Leaf), t': Node (Node Leaf 8 4 Leaf) 10 4 (Node (Node (Node Leaf 14 1 Leaf) 15 3 Leaf) 23 1 Leaf), k: 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":29,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.034981966s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.224685+00:00","trial":6,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 0 0 (Node Leaf 3 5 Leaf), t': Node (Node Leaf 2 1 (Node Leaf 3 5 (Node Leaf 5 0 Leaf))) 22 0 (Node Leaf 23 4 Leaf), k: 0, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":10,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.010826826s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.264284+00:00","trial":7,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 1 4 Leaf, t': Node (Node (Node Leaf 13 3 Leaf) 19 4 (Node Leaf 21 3 Leaf)) 29 5 (Node Leaf 37 4 Leaf), k: 1, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":10,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.010951042s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.280926+00:00","trial":8,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t : Node Leaf 1 5 (Node (Node (Node Leaf 2 1 (Node Leaf 3 0 Leaf)) 8 2 Leaf) 25 2 Leaf), t': Node Leaf 11 0 (Node (Node (Node Leaf 22 2 Leaf) 27 4 Leaf) 31 4 (Node Leaf 33 4 Leaf)), k: 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.001130104s","timeout":600.0,"timestamp":"2026-01-19T15:19:50.296981+00:00","trial":9,"workload":"BSTProplang"},"hash":"206877d79c7944a84de8dd774e41b832ae41637b"}
{"data":{"counterexample":"t: Node Leaf 25 4 Leaf, k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000015974s","timeout":600.0,"timestamp":"2026-01-19T15:19:59.898731+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 4 5 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000015974s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.073878+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 5 4 (Node Leaf 18 4 Leaf)) 34 3 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000025988s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.078348+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 21 3 Leaf, k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000015974s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.082362+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 9 0 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000015020s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.086224+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 20 5 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000018120s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.090756+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 9 4 Leaf, k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000015974s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.095512+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 7 5 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000016928s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.100154+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 6 1 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000015974s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.105149+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 5 2 Leaf, k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000020027s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.110027+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 7 5 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000229836s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.115524+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 19 0 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000154018s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.399988+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 0 1 Leaf, k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000122070s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.405913+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 2 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000105143s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.411290+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 12 1 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000127792s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.416255+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 34 1 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000125885s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.421386+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 5 1 Leaf) 8 5 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000108957s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.426100+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 23 1 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000117779s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.430546+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 30 4 Leaf, k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000261068s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.435035+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 13 1 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000102997s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.440760+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 5 0 Leaf, k: 2, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":13,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000034094s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.446518+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 2, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":6,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000021935s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.450933+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 5 4 (Node Leaf 8 5 Leaf), k: 4, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000020027s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.455659+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 3 Leaf, k: 2, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":11,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000032187s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.459994+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 5 3 (Node Leaf 31 1 Leaf), k: 4, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":11,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000036001s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.464938+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 4 0 Leaf, k: 5, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":5,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000020027s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.469830+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 0 2 Leaf, k: 3, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000013828s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.474770+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 5 Leaf, k: 0, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":7,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000024080s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.478697+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 4 4 Leaf, k: 5, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":15,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000039101s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.483503+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 1 5 Leaf) 5 5 (Node Leaf 17 5 (Node Leaf 31 1 Leaf)), k: 0, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":28,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000072002s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.488269+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 0 3 Leaf) 1 4 Leaf, k: 2, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":4,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.000781059s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.493774+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 2 5 (Node (Node Leaf 5 0 (Node (Node Leaf 13 1 Leaf) 32 3 Leaf)) 38 3 Leaf), k: 4, k': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":20,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.009479046s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.499210+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 2 3 Leaf, k: 3, k': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":22,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.010553837s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.513556+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 3 0 Leaf, k: 1, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":6,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.001604795s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.529345+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 5 (Node Leaf 7 0 (Node Leaf 8 1 Leaf)), k: 5, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":10,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.003540039s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.536231+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 2 5 (Node (Node Leaf 4 3 Leaf) 18 4 (Node (Node Leaf 20 0 Leaf) 40 3 Leaf)), k: 4, k': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":16,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.006648064s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.544047+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 2 Leaf, k: 0, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":22,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.009868860s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.555016+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 5 (Node (Node Leaf 11 0 Leaf) 20 3 Leaf), k: 0, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":13,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.004906893s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.569564+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 4 4 (Node Leaf 11 1 (Node Leaf 27 2 (Node Leaf 34 3 Leaf))), k: 0, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":30,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.014219046s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.578930+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 5 1 Leaf, k: 2, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":3,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.000485182s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.597680+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 1 3 Leaf) 2 4 (Node Leaf 4 5 Leaf), k: 2, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":267,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.001323938s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.604895+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 3 0 Leaf) 5 3 (Node Leaf 8 2 (Node Leaf 20 5 (Node Leaf 31 0 Leaf))), k: 3, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":59,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000132084s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.611437+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 0 1 Leaf) 3 4 (Node (Node Leaf 12 5 (Node Leaf 17 0 Leaf)) 33 3 Leaf), k: 0, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":556,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000926971s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.616783+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 2 5 Leaf) 4 1 (Node Leaf 7 0 Leaf), k: 2, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":259,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000557899s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.623924+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 3 (Node Leaf 4 4 (Node (Node Leaf 19 1 Leaf) 29 3 Leaf)), k: 1, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":12,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000048161s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.629074+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 1 4 Leaf) 3 5 (Node Leaf 27 2 (Node (Node Leaf 37 3 Leaf) 40 4 Leaf)), k: 3, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":130,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000251055s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.634+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 2 1 Leaf) 3 5 (Node Leaf 4 5 (Node Leaf 28 5 Leaf)), k: 4, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":31,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000323057s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.639274+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 1 (Node (Node Leaf 3 0 (Node Leaf 7 0 Leaf)) 11 2 (Node Leaf 12 5 Leaf)), k: 1, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":80,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000233889s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.645369+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 2 1 Leaf) 3 1 (Node (Node (Node Leaf 17 0 Leaf) 27 5 Leaf) 38 1 Leaf), k: 3, k': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":11,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000056982s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.653949+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 2 (Node Leaf 3 3 (Node (Node Leaf 6 2 Leaf) 9 1 (Node Leaf 23 3 Leaf))), k: 3, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":255,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000562906s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.660451+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 0 5 (Node Leaf 2 3 (Node Leaf 4 1 (Node Leaf 19 4 Leaf))), k: 0, k': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":48,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.028210878s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.667651+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 0 2 Leaf) 1 5 (Node (Node Leaf 3 4 (Node Leaf 21 4 Leaf)) 25 1 Leaf), k: 1, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":75,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.042819023s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.702344+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 3 (Node Leaf 3 2 (Node (Node Leaf 10 3 Leaf) 34 5 (Node Leaf 39 0 Leaf))), k: 3, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":18,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.008271933s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.750515+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 0 3 (Node Leaf 1 5 (Node (Node Leaf 3 1 (Node Leaf 13 2 Leaf)) 32 5 Leaf)), k: 0, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":476,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.268909931s","timeout":600.0,"timestamp":"2026-01-19T15:20:00.765077+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 1 (Node Leaf 5 0 (Node (Node Leaf 11 0 Leaf) 17 4 (Node Leaf 25 4 Leaf))), k: 5, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":235,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.129534006s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.039183+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 0 3 (Node (Node (Node Leaf 5 2 (Node Leaf 8 1 Leaf)) 14 2 Leaf) 27 2 Leaf), k: 5, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":447,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.246140957s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.173414+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 0 5 Leaf) 2 1 Leaf) 3 2 (Node Leaf 12 3 (Node Leaf 33 4 Leaf)), k: 2, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":7,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.001914024s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.424355+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 0 4 (Node Leaf 3 4 (Node (Node Leaf 9 4 Leaf) 14 1 (Node Leaf 40 5 Leaf))), k: 0, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":118,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.063258171s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.430845+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 1 0 (Node Leaf 5 2 (Node (Node Leaf 19 5 Leaf) 23 1 (Node Leaf 31 4 Leaf))), k: 5, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":105,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.056954861s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.498463+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 0 5 (Node Leaf 2 1 (Node Leaf 3 5 Leaf))) 4 0 (Node Leaf 34 2 Leaf), k: 0, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":33,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.021860123s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.559914+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 1, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000010967s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.587482+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 3, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.593157+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 3, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.598050+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 5, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000008106s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.603705+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 5, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.608827+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 1, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000010014s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.612984+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 0, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.617868+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 0, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000010967s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.622904+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 3, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000014067s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.627503+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 0, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.631566+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 1, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000262022s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.637381+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 3, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000100851s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.642480+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 5, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000442982s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.646721+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 2, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000236988s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.653777+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 3, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000113964s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.658619+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 0, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000215054s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.662922+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 1, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000112057s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.669482+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 1, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000098944s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.674346+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 0, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000130892s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.679074+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 1, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000125885s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.684461+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 16 2 Leaf, t': Node (Node (Node Leaf 1 1 (Node Leaf 12 1 (Node Leaf 20 3 Leaf))) 21 4 Leaf) 33 3 Leaf, k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":10,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000075102s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.691085+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 5 2 (Node Leaf 19 5 (Node Leaf 21 5 Leaf)), t': Node (Node Leaf 4 4 (Node (Node Leaf 7 5 Leaf) 30 2 Leaf)) 33 3 (Node Leaf 36 4 Leaf), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":3,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000066042s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.695399+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 4 2 Leaf, t': Node (Node Leaf 0 2 Leaf) 3 2 (Node (Node Leaf 7 5 Leaf) 17 3 (Node Leaf 33 5 Leaf)), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":16,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000125170s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.699837+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 11 2 Leaf, t': Node Leaf 4 4 (Node (Node Leaf 5 4 (Node (Node Leaf 31 4 Leaf) 38 0 Leaf)) 39 2 Leaf), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":3,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000046015s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.706213+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 4 5 (Node Leaf 12 4 Leaf), t': Node Leaf 8 1 (Node (Node Leaf 11 5 (Node (Node Leaf 13 2 Leaf) 30 3 Leaf)) 40 1 Leaf), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":4,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000054121s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.710194+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 0 1 (Node Leaf 4 1 Leaf), t': Node (Node Leaf 2 2 Leaf) 8 0 (Node (Node (Node Leaf 9 1 Leaf) 15 5 Leaf) 17 5 Leaf), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":4,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000057936s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.713879+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 0 1 Leaf) 5 1 Leaf, t': Node Leaf 6 5 (Node (Node Leaf 10 4 (Node Leaf 11 5 Leaf)) 13 4 (Node Leaf 40 1 Leaf)), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000047922s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.718546+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 0 0 Leaf) 2 0 (Node Leaf 39 1 Leaf), t': Node Leaf 9 3 (Node (Node Leaf 11 0 (Node (Node Leaf 12 1 Leaf) 16 5 Leaf)) 30 1 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":7,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000076056s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.723470+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 5 5 Leaf, t': Node (Node Leaf 0 5 Leaf) 1 4 (Node Leaf 13 3 (Node Leaf 16 2 (Node Leaf 26 5 Leaf))), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":4,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000047922s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.728198+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 32 4 Leaf, t': Node Leaf 1 1 (Node (Node Leaf 4 5 (Node Leaf 15 0 Leaf)) 36 5 (Node Leaf 37 3 Leaf)), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":8,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000069141s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.732248+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 3 3 (Node Leaf 12 4 Leaf), t': Node Leaf 13 4 (Node Leaf 16 2 (Node Leaf 20 5 (Node (Node Leaf 25 0 Leaf) 40 1 Leaf))), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.001087904s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.737619+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 4 3 (Node (Node Leaf 11 0 (Node (Node Leaf 12 4 Leaf) 27 0 Leaf)) 33 0 Leaf), t': Node (Node (Node (Node Leaf 9 5 Leaf) 10 1 Leaf) 19 4 Leaf) 25 1 (Node Leaf 33 0 Leaf), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.001093864s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.743592+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 2 1 (Node (Node Leaf 6 1 Leaf) 14 3 (Node (Node Leaf 16 0 Leaf) 26 2 Leaf)), t': Node (Node Leaf 1 5 Leaf) 16 2 (Node (Node Leaf 27 5 Leaf) 37 5 (Node Leaf 38 4 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":11,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.011853933s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.748706+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 0 5 Leaf) 1 4 (Node Leaf 18 0 Leaf), t': Node (Node (Node Leaf 3 2 Leaf) 18 3 (Node (Node Leaf 20 2 Leaf) 26 5 Leaf)) 39 1 Leaf, k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.001088858s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.764614+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 5 1 Leaf, t': Node (Node (Node (Node Leaf 4 4 Leaf) 9 1 Leaf) 10 2 (Node Leaf 17 1 Leaf)) 34 1 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":11,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.012724161s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.770223+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 20 0 Leaf, t': Node (Node Leaf 3 5 (Node (Node Leaf 5 4 Leaf) 16 1 (Node Leaf 21 0 Leaf))) 31 2 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.000354052s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.787568+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 9 0 (Node Leaf 16 2 Leaf), t': Node (Node (Node Leaf 3 3 (Node Leaf 12 2 Leaf)) 16 4 (Node Leaf 32 5 Leaf)) 39 1 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":7,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.006695986s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.792229+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 4 1 Leaf, t': Node (Node (Node (Node (Node Leaf 0 1 Leaf) 5 5 Leaf) 22 1 Leaf) 26 5 Leaf) 27 2 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":10,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.010650873s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.803280+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 2 3 Leaf, t': Node Leaf 1 1 (Node (Node (Node Leaf 11 3 Leaf) 28 1 Leaf) 31 1 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":30,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.110625982s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.818641+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 16 3 Leaf, t': Node (Node Leaf 0 4 (Node (Node Leaf 15 0 Leaf) 17 0 (Node Leaf 22 5 Leaf))) 28 3 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":14,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.015851974s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.934201+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 0, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000008106s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.956325+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000008821s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.960664+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.964777+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000010014s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.969739+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 3, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000008106s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.974093+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 23 4 Leaf, k: 4, k': 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000015974s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.979559+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000007868s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.985575+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000007868s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.990322+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 1, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000008106s","timeout":600.0,"timestamp":"2026-01-19T15:20:01.996091+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"BespokeGenerator","time":"0.000009060s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.002315+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000147104s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.008576+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000092030s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.012902+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 3, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000111103s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.018006+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000101805s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.022631+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000118017s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.027099+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000116110s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.031238+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 2, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000097036s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.036383+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000110865s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.040460+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 8 1 Leaf, k: 1, k': 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000128984s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.044772+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node Leaf 20 3 Leaf, k: 1, k': 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":2,"property":"InsertDelete","strategy":"CoverageGenerator","time":"0.000271082s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.049460+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 25 4 Leaf, t': Node (Node Leaf 0 3 (Node Leaf 10 0 Leaf)) 16 4 (Node Leaf 17 2 (Node Leaf 29 5 Leaf)), k: 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000041962s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.056592+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 8 1 Leaf, t': Node (Node Leaf 1 0 (Node Leaf 2 1 Leaf)) 16 0 (Node (Node Leaf 36 5 Leaf) 37 0 Leaf), k: 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000045061s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.060916+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 36 2 Leaf, t': Node (Node Leaf 5 4 (Node Leaf 10 2 Leaf)) 13 5 (Node (Node Leaf 18 0 Leaf) 30 0 Leaf), k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000042915s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.064810+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 11 2 Leaf, t': Node Leaf 6 4 (Node Leaf 17 0 (Node (Node Leaf 18 1 (Node Leaf 37 5 Leaf)) 38 0 Leaf)), k: 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000047922s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.069174+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 2 1 Leaf, t': Node (Node (Node Leaf 1 1 Leaf) 12 4 (Node Leaf 13 1 (Node Leaf 19 5 Leaf))) 24 4 Leaf, k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000041008s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.073297+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 1 4 Leaf, t': Node (Node Leaf 4 5 Leaf) 6 2 (Node (Node Leaf 31 5 Leaf) 32 5 (Node Leaf 34 2 Leaf)), k: 5, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000042915s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.077445+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 27 2 Leaf, t': Node Leaf 8 3 (Node (Node Leaf 14 2 Leaf) 27 0 (Node Leaf 31 2 (Node Leaf 38 3 Leaf))), k: 0, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000042200s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.081530+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 12 0 Leaf, t': Node (Node (Node Leaf 0 3 (Node Leaf 10 1 Leaf)) 11 0 (Node Leaf 31 4 Leaf)) 38 0 Leaf, k: 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000044107s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.085801+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 6 0 Leaf, t': Node (Node (Node Leaf 7 0 Leaf) 22 0 (Node Leaf 25 0 (Node Leaf 26 4 Leaf))) 36 3 Leaf, k: 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000042915s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.090068+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 2 2 Leaf, t': Node (Node Leaf 0 2 Leaf) 3 3 (Node (Node Leaf 9 2 Leaf) 23 3 (Node Leaf 24 4 Leaf)), k: 0, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000042915s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.094737+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 34 5 Leaf, t': Node (Node Leaf 20 3 (Node (Node Leaf 21 1 Leaf) 22 2 (Node Leaf 28 0 Leaf))) 40 3 Leaf, k: 1, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000347853s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.100626+00:00","trial":0,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 23 3 Leaf, t': Node (Node Leaf 3 5 (Node Leaf 8 4 Leaf)) 12 5 (Node (Node Leaf 34 0 Leaf) 40 4 Leaf), k: 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000342846s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.106221+00:00","trial":1,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 2 4 Leaf, t': Node (Node (Node (Node Leaf 3 5 Leaf) 9 2 Leaf) 28 2 (Node Leaf 36 3 Leaf)) 37 2 Leaf, k: 0, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000437975s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.110999+00:00","trial":2,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 15 2 Leaf, t': Node Leaf 1 4 (Node Leaf 8 3 (Node (Node (Node Leaf 23 2 Leaf) 24 4 Leaf) 27 5 Leaf)), k: 1, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000679016s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.115850+00:00","trial":3,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 0 0 Leaf, t': Node (Node (Node Leaf 0 2 (Node Leaf 1 2 Leaf)) 17 3 Leaf) 21 5 (Node Leaf 39 1 Leaf), k: 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000398159s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.121734+00:00","trial":4,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 13 1 Leaf, t': Node (Node Leaf 14 4 (Node (Node Leaf 16 2 (Node Leaf 19 0 Leaf)) 26 1 Leaf)) 40 4 Leaf, k: 5, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000330925s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.127062+00:00","trial":5,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 6 2 Leaf, t': Node (Node (Node Leaf 1 4 Leaf) 4 5 (Node Leaf 17 5 (Node Leaf 21 0 Leaf))) 31 1 Leaf, k: 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000344992s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.131950+00:00","trial":6,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 29 0 Leaf, t': Node Leaf 5 1 (Node (Node (Node Leaf 10 3 (Node Leaf 13 4 Leaf)) 16 1 Leaf) 22 0 Leaf), k: 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000335932s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.136585+00:00","trial":7,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 15 1 Leaf, t': Node Leaf 16 5 (Node (Node Leaf 17 1 (Node Leaf 20 1 Leaf)) 28 1 (Node Leaf 35 3 Leaf)), k: 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000352144s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.141257+00:00","trial":8,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t : Node Leaf 35 5 Leaf, t': Node (Node (Node Leaf 10 2 (Node Leaf 13 0 Leaf)) 14 0 (Node Leaf 19 0 Leaf)) 33 3 Leaf, k: 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000370026s","timeout":600.0,"timestamp":"2026-01-19T15:20:02.145543+00:00","trial":9,"workload":"BSTProplang"},"hash":"31f2eebe0fb188fe535d717cb3954963c3ec4286"}
{"data":{"counterexample":"t: Node (Node Leaf 0 2 (Node Leaf 11 0 Leaf)) 15 0 (Node Leaf 24 3 (Node Leaf 40 5 Leaf)), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":32,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000166893s","timeout":600.0,"timestamp":"2026-01-19T15:20:11.212851+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 4 (Node Leaf 9 4 Leaf)) 22 4 (Node (Node Leaf 32 5 Leaf) 39 1 Leaf), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":6,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000061989s","timeout":600.0,"timestamp":"2026-01-19T15:20:11.690334+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 3 3 Leaf) 6 4 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":7,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000049114s","timeout":600.0,"timestamp":"2026-01-19T15:20:11.695337+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 4 2 Leaf) 6 0 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":3,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000033140s","timeout":600.0,"timestamp":"2026-01-19T15:20:11.699795+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 5 (Node Leaf 13 2 (Node Leaf 20 4 Leaf))) 23 0 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":5,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000051975s","timeout":600.0,"timestamp":"2026-01-19T15:20:11.704651+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 4 4 Leaf) 5 0 (Node Leaf 24 4 (Node Leaf 36 1 (Node Leaf 40 2 Leaf))), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":15,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000102043s","timeout":600.0,"timestamp":"2026-01-19T15:20:11.709656+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 2 5 Leaf) 4 0 (Node (Node Leaf 6 0 Leaf) 9 3 (Node Leaf 33 4 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":1,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000049114s","timeout":600.0,"timestamp":"2026-01-19T15:20:11.714343+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 2 1 Leaf) 20 1 (Node Leaf 27 1 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":15,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000087976s","timeout":600.0,"timestamp":"2026-01-19T15:20:11.719175+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 1 4 (Node Leaf 3 2 (Node (Node Leaf 13 3 Leaf) 40 1 Leaf)), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":11,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000076056s","timeout":600.0,"timestamp":"2026-01-19T15:20:11.724165+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 2 5 Leaf) 15 2 Leaf, k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":7,"property":"DeleteModel","strategy":"BespokeGenerator","time":"0.000046015s","timeout":600.0,"timestamp":"2026-01-19T15:20:11.728994+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 2 2 Leaf) 3 3 Leaf, k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":44,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.025796175s","timeout":600.0,"timestamp":"2026-01-19T15:20:11.735240+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 1 3 (Node Leaf 5 2 (Node Leaf 7 5 (Node Leaf 19 0 Leaf))), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":2,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.001425982s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.020885+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 3 0 (Node Leaf 7 1 Leaf)) 12 1 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":2,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000300169s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.031825+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 2 2 (Node Leaf 3 4 (Node (Node Leaf 9 4 Leaf) 19 2 (Node Leaf 20 2 Leaf))), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":19,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.009230852s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.039071+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 1 0 (Node Leaf 5 1 Leaf)) 8 1 Leaf, k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":2,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000257969s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.053147+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 3 2 (Node (Node Leaf 19 5 Leaf) 21 2 Leaf)) 24 1 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":24,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.011518002s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.059664+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 0 0 Leaf) 3 4 Leaf) 8 4 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":2,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.000275850s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.075664+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 0 Leaf) 21 0 (Node Leaf 23 4 (Node (Node Leaf 30 0 Leaf) 35 1 Leaf)), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":23,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.010985136s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.080126+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 4 3 (Node (Node Leaf 7 0 (Node Leaf 18 2 Leaf)) 23 0 Leaf)) 33 2 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":31,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.015896082s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.095165+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 4 4 Leaf) 6 1 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":3,"property":"DeleteModel","strategy":"CoverageGenerator","time":"0.001013994s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.115395+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 1 4 Leaf) 28 5 (Node Leaf 35 0 Leaf), k: 1, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":7,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000037193s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.123092+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 2 0 Leaf) 22 0 Leaf, k: 2, k': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":144,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000266075s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.127775+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 1 2 Leaf) 6 0 (Node (Node Leaf 22 2 (Node Leaf 23 5 Leaf)) 35 4 Leaf), k: 1, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":36,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000092030s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.132198+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 4 Leaf) 1 3 (Node Leaf 5 3 (Node Leaf 14 2 (Node Leaf 15 2 Leaf))), k: 5, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":125,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000243187s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.136987+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 4 0 Leaf) 6 4 (Node Leaf 18 3 (Node Leaf 33 3 Leaf)), k: 4, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":22,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000090122s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.142425+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 5 1 (Node Leaf 14 4 Leaf)) 25 1 (Node (Node Leaf 29 5 Leaf) 37 2 Leaf), k: 5, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":171,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000331163s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.146885+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 1 5 (Node Leaf 4 5 (Node Leaf 11 1 Leaf)), k: 4, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":36,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000087023s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.152060+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 3 0 (Node Leaf 6 0 Leaf)) 8 0 Leaf, k: 3, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":6,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000029802s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.157658+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 5 Leaf) 1 3 (Node Leaf 9 5 (Node Leaf 17 3 Leaf)), k: 0, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":88,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000181913s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.162146+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 4 2 Leaf) 19 1 (Node Leaf 22 4 Leaf), k: 4, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":49,"property":"DeletePost","strategy":"BespokeGenerator","time":"0.000107050s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.166506+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 3 (Node (Node Leaf 1 5 Leaf) 13 4 (Node Leaf 25 5 Leaf))) 35 3 Leaf, k: 0, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":34,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.017090082s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.172792+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 3 (Node Leaf 4 1 Leaf)) 10 3 (Node Leaf 30 5 Leaf), k: 0, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":41,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.020833969s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.194558+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 3 0 (Node Leaf 4 1 (Node (Node Leaf 28 3 Leaf) 31 1 Leaf))) 32 1 Leaf, k: 3, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":62,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.034619093s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.220204+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 1 1 Leaf) 5 4 Leaf) 20 5 (Node Leaf 23 1 Leaf), k: 5, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":233,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.139384031s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.259867+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 4 1 (Node Leaf 14 1 Leaf)) 18 0 Leaf, k: 4, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":57,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.034430027s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.405692+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 5 2 Leaf) 8 1 Leaf, k: 5, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":132,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.070475101s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.445632+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 4 4 Leaf) 18 5 (Node Leaf 19 4 (Node (Node Leaf 23 2 Leaf) 31 0 Leaf)), k: 4, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":46,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.022665977s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.521+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 4 0 (Node Leaf 5 5 (Node Leaf 22 0 (Node Leaf 25 5 (Node Leaf 31 4 Leaf)))), k: 5, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":28,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.013062000s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.548519+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 2 3 (Node Leaf 5 2 (Node (Node Leaf 14 2 Leaf) 25 0 Leaf))) 34 0 Leaf, k: 2, k': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":54,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.027801037s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.565998+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 5 1 Leaf) 15 0 (Node (Node Leaf 31 1 Leaf) 33 5 Leaf), k: 5, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":8,"property":"DeletePost","strategy":"CoverageGenerator","time":"0.003731966s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.598306+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 4 (Node Leaf 2 1 Leaf)) 4 4 (Node (Node Leaf 12 5 Leaf) 18 2 Leaf), k: 4, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":547,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.001007080s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.608203+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 1 Leaf) 2 0 (Node (Node Leaf 8 0 Leaf) 9 0 (Node Leaf 12 0 Leaf)), k: 2, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":1105,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.001618147s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.613654+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 4 1 Leaf) 5 0 (Node (Node Leaf 28 1 (Node Leaf 31 0 Leaf)) 34 0 Leaf), k: 4, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":91,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000200033s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.619389+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 2 Leaf) 3 4 (Node (Node Leaf 23 5 Leaf) 34 4 (Node Leaf 35 2 Leaf)), k: 3, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":740,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.001199961s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.624078+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 1 4 Leaf) 3 1 (Node (Node Leaf 11 5 Leaf) 28 0 (Node Leaf 39 3 Leaf)), k: 3, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":53,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000127077s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.629446+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 3 Leaf) 2 1 (Node Leaf 8 3 (Node (Node Leaf 35 5 Leaf) 39 4 Leaf)), k: 2, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":246,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000551939s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.633509+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 2 Leaf) 1 0 (Node (Node (Node Leaf 2 0 Leaf) 12 2 Leaf) 18 1 Leaf), k: 1, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":296,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000586987s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.638735+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 1 1 Leaf) 5 0 (Node (Node Leaf 6 1 (Node Leaf 15 3 Leaf)) 28 0 Leaf), k: 1, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":1192,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.001708031s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.643809+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 0 5 Leaf) 1 3 (Node (Node Leaf 14 1 Leaf) 34 2 Leaf), k: 0, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":1253,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.001880169s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.649425+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 2 0 Leaf) 3 3 (Node (Node (Node Leaf 5 4 Leaf) 14 4 Leaf) 35 3 Leaf), k: 2, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":178,"property":"DeleteDelete","strategy":"BespokeGenerator","time":"0.000370979s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.655072+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 0 1 (Node (Node Leaf 3 1 Leaf) 5 3 (Node (Node Leaf 7 5 Leaf) 25 2 Leaf)), k: 5, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":432,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.239398003s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.661101+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 1 5 (Node Leaf 4 1 (Node (Node (Node Leaf 22 2 Leaf) 23 5 Leaf) 30 2 Leaf)), k: 4, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":70,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.035443068s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.904735+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 2 0 (Node Leaf 4 2 (Node (Node Leaf 5 4 Leaf) 6 4 (Node Leaf 29 2 Leaf))), k: 2, k': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":873,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.480786085s","timeout":600.0,"timestamp":"2026-01-19T15:20:12.944717+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 0 1 (Node Leaf 3 4 (Node (Node Leaf 16 1 Leaf) 17 5 (Node Leaf 37 4 Leaf))), k: 0, k': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":68,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.033983946s","timeout":600.0,"timestamp":"2026-01-19T15:20:13.430122+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 0 0 (Node Leaf 3 5 (Node (Node Leaf 6 4 Leaf) 22 4 (Node Leaf 35 1 Leaf))), k: 3, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":41,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.019972086s","timeout":600.0,"timestamp":"2026-01-19T15:20:13.468647+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 1 0 (Node Leaf 5 1 (Node Leaf 20 0 (Node (Node Leaf 25 3 Leaf) 29 2 Leaf))), k: 1, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":167,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.086765051s","timeout":600.0,"timestamp":"2026-01-19T15:20:13.493335+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 2 1 (Node Leaf 3 3 (Node (Node Leaf 30 1 (Node Leaf 33 3 Leaf)) 40 0 Leaf)), k: 3, k': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":453,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.246794939s","timeout":600.0,"timestamp":"2026-01-19T15:20:13.584642+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 1 1 Leaf) 3 2 (Node Leaf 26 2 (Node Leaf 31 5 (Node Leaf 38 1 Leaf))), k: 3, k': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":690,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.439622879s","timeout":600.0,"timestamp":"2026-01-19T15:20:13.836024+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 0 5 (Node Leaf 5 1 (Node (Node Leaf 9 3 (Node Leaf 30 0 Leaf)) 31 2 Leaf)), k: 5, k': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":1121,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.614898205s","timeout":600.0,"timestamp":"2026-01-19T15:20:14.281319+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 1 3 (Node Leaf 5 0 (Node (Node (Node Leaf 10 1 Leaf) 24 2 Leaf) 27 4 Leaf)), k: 1, k': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":350,"property":"DeleteDelete","strategy":"CoverageGenerator","time":"0.195760012s","timeout":600.0,"timestamp":"2026-01-19T15:20:14.901434+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 29 4 Leaf, k: 1, k': 1, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":2,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000020027s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.103769+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 28 2 Leaf, k: 1, k': 1, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":2,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000017166s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.108981+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 3 3 (Node (Node Leaf 7 2 Leaf) 18 0 (Node Leaf 34 3 Leaf)), k: 3, k': 1, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":20,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000070095s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.113422+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 11 2 Leaf, k: 1, k': 1, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":5,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000025034s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.117921+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 17 2 Leaf, k: 0, k': 0, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":3,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000017166s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.122392+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 17 0 Leaf, k: 1, k': 1, v': 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":5,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000026941s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.126382+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 33 1 Leaf, k: 3, k': 3, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000012159s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.130249+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 27 4 Leaf, k: 5, k': 5, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":2,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000015974s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.134035+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 6 1 Leaf, k: 4, k': 4, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":1,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000015974s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.137663+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 4 3 (Node (Node Leaf 10 1 Leaf) 22 0 (Node (Node Leaf 36 2 Leaf) 39 0 Leaf)), k: 4, k': 3, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":12,"property":"DeleteInsert","strategy":"BespokeGenerator","time":"0.000056982s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.142145+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 2 2 Leaf, k: 1, k': 1, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":11,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.004593134s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.148749+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 17 1 Leaf, k: 5, k': 5, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":2,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000313044s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.157782+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 32 3 Leaf, k: 3, k': 3, v': 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":7,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.001907110s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.162570+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 10 0 Leaf, k: 2, k': 2, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":5,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.001192093s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.168754+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 3 4 Leaf, k: 1, k': 1, v': 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":8,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.002457857s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.174601+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 4 2 (Node (Node Leaf 8 2 (Node (Node Leaf 16 1 Leaf) 17 3 Leaf)) 36 2 Leaf), k: 4, k': 2, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":19,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.008342028s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.181346+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 3 3 (Node Leaf 6 3 (Node (Node Leaf 8 5 Leaf) 10 0 Leaf))) 35 2 Leaf, k: 3, k': 3, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":5,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.001138926s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.194225+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 12 1 Leaf, k: 1, k': 1, v': 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":3,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.000495195s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.200553+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 1, k': 1, v': 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":18,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.007686138s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.205621+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node (Node Leaf 1 4 Leaf) 5 2 (Node (Node (Node Leaf 8 0 Leaf) 9 5 Leaf) 37 0 Leaf), k: 5, k': 3, v': 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":12,"property":"DeleteInsert","strategy":"CoverageGenerator","time":"0.004467964s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.217490+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 32 2 Leaf, t': Node Leaf 2 3 (Node Leaf 13 0 (Node (Node Leaf 16 5 Leaf) 27 0 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":136,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000592947s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.227439+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 2 2 (Node (Node Leaf 9 1 Leaf) 23 5 Leaf), t': Node (Node (Node Leaf 2 1 (Node Leaf 20 2 Leaf)) 32 3 Leaf) 35 0 Leaf, k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":12,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000085115s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.232586+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 8 1 Leaf, t': Node Leaf 2 4 (Node Leaf 18 1 (Node (Node Leaf 20 0 Leaf) 27 4 (Node Leaf 40 0 Leaf))), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":15,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000099897s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.236626+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 1 0 Leaf, t': Node Leaf 2 0 (Node (Node Leaf 4 3 Leaf) 7 4 (Node (Node Leaf 26 3 Leaf) 39 2 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":88,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000379086s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.240778+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 3 2 (Node (Node Leaf 6 4 Leaf) 17 3 (Node Leaf 28 1 (Node Leaf 40 5 Leaf))), t': Node (Node Leaf 1 4 Leaf) 2 1 (Node Leaf 22 2 (Node Leaf 25 1 (Node Leaf 38 1 Leaf))), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":18,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000125885s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.245137+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 3 5 (Node (Node Leaf 6 5 (Node Leaf 33 5 Leaf)) 35 1 (Node Leaf 38 2 Leaf)), t': Node Leaf 1 5 (Node (Node (Node Leaf 17 2 Leaf) 24 1 Leaf) 37 5 (Node Leaf 38 5 Leaf)), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":18,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000133038s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.249271+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 1 2 (Node (Node Leaf 4 5 (Node (Node Leaf 7 3 Leaf) 30 2 Leaf)) 38 2 Leaf), t': Node (Node (Node (Node Leaf 0 2 Leaf) 7 1 Leaf) 11 0 (Node Leaf 26 3 Leaf)) 29 4 Leaf, k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":24,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000150919s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.253488+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 10 1 Leaf, t': Node Leaf 1 4 (Node (Node (Node Leaf 8 3 Leaf) 32 2 Leaf) 34 5 (Node Leaf 39 0 Leaf)), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":6,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000061989s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.258489+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 7 5 Leaf, t': Node (Node Leaf 0 4 Leaf) 5 1 (Node Leaf 15 2 (Node Leaf 19 3 (Node Leaf 38 0 Leaf))), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":73,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000319958s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.262602+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 12 4 Leaf, t': Node (Node Leaf 3 2 Leaf) 4 3 (Node Leaf 8 2 (Node Leaf 24 0 (Node Leaf 37 4 Leaf))), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":89,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000685930s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.266694+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 6 2 Leaf, t': Node Leaf 0 3 (Node Leaf 4 3 (Node Leaf 6 1 (Node (Node Leaf 20 0 Leaf) 30 2 Leaf))), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":44,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.052664042s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.273507+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 15 0 Leaf, t': Node Leaf 0 2 (Node Leaf 9 5 (Node (Node Leaf 15 2 Leaf) 19 5 (Node Leaf 24 0 Leaf))), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":26,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.030224085s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.330898+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 23 0 Leaf, t': Node Leaf 1 1 (Node (Node (Node Leaf 5 5 Leaf) 8 0 Leaf) 10 4 (Node Leaf 27 4 Leaf)), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":17,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.018754959s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.365741+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 15 2 Leaf, t': Node Leaf 1 2 (Node (Node Leaf 3 2 Leaf) 11 0 (Node (Node Leaf 18 2 Leaf) 21 5 Leaf)), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":34,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.042387962s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.388997+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 14 0 Leaf, t': Node Leaf 2 0 (Node (Node (Node Leaf 23 0 Leaf) 25 5 Leaf) 39 2 (Node Leaf 40 1 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":27,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.036815166s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.436846+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 5 2 (Node (Node Leaf 9 5 Leaf) 11 0 (Node (Node Leaf 27 3 Leaf) 29 1 Leaf)), t': Node (Node Leaf 1 3 (Node Leaf 3 5 (Node Leaf 11 2 Leaf))) 19 0 (Node Leaf 40 3 Leaf), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":41,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.048533916s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.479946+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 5 1 (Node Leaf 21 1 (Node (Node Leaf 25 3 Leaf) 31 0 (Node Leaf 34 5 Leaf))), t': Node (Node Leaf 4 2 Leaf) 8 1 (Node (Node Leaf 22 3 Leaf) 30 1 (Node Leaf 38 2 Leaf)), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":53,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.063515902s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.533128+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 5 1 (Node (Node (Node Leaf 8 2 Leaf) 12 1 Leaf) 15 1 (Node Leaf 29 0 Leaf)), t': Node Leaf 0 4 (Node (Node (Node (Node Leaf 4 3 Leaf) 13 3 Leaf) 18 2 Leaf) 37 0 Leaf), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":31,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.039442062s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.601211+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 7 3 Leaf, t': Node Leaf 2 1 (Node Leaf 8 0 (Node Leaf 9 2 (Node (Node Leaf 33 2 Leaf) 37 4 Leaf))), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":13,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.015023947s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.645540+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t: Node Leaf 8 5 Leaf, t': Node Leaf 3 0 (Node (Node (Node (Node Leaf 9 4 Leaf) 13 1 Leaf) 26 2 Leaf) 37 5 Leaf), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":3,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.002402067s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.665285+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 3 5 Leaf, t': Node (Node Leaf 0 1 Leaf) 8 2 (Node (Node Leaf 17 1 Leaf) 21 0 Leaf), k: 3, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":23,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000124931s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.673822+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node (Node Leaf 4 2 Leaf) 5 4 Leaf, t': Node (Node (Node (Node Leaf 12 5 Leaf) 16 5 Leaf) 25 4 (Node Leaf 28 5 Leaf)) 36 1 Leaf, k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":4,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000057936s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.678116+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 5 3 Leaf, t': Node (Node Leaf 7 3 Leaf) 9 1 (Node (Node Leaf 13 0 Leaf) 15 4 (Node Leaf 39 5 Leaf)), k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":4,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000055075s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.682043+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 0 5 (Node (Node Leaf 10 0 Leaf) 27 1 (Node (Node Leaf 29 3 Leaf) 34 3 Leaf)), t': Node (Node Leaf 1 2 Leaf) 2 4 (Node Leaf 3 5 (Node Leaf 15 0 (Node Leaf 35 2 Leaf))), k: 0, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":10,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000096083s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.685850+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 1 5 (Node Leaf 8 5 Leaf), t': Node (Node Leaf 2 3 (Node (Node (Node Leaf 3 1 Leaf) 11 4 Leaf) 22 3 Leaf)) 30 0 Leaf, k: 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":11,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000087023s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.690502+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 4 3 Leaf, t': Node (Node (Node Leaf 8 0 Leaf) 11 5 (Node Leaf 15 0 Leaf)) 26 1 (Node Leaf 32 4 Leaf), k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":8,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000073195s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.694614+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 3 5 Leaf, t': Node (Node Leaf 4 0 Leaf) 21 5 (Node Leaf 33 2 (Node Leaf 37 0 (Node Leaf 39 5 Leaf))), k: 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000045776s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.698679+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 1 4 Leaf, t': Node (Node Leaf 0 0 Leaf) 8 2 (Node (Node Leaf 16 5 (Node Leaf 21 0 Leaf)) 23 2 Leaf), k: 1, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":14,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000091076s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.702904+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 3 0 (Node (Node Leaf 4 4 (Node Leaf 28 0 Leaf)) 31 5 (Node Leaf 34 3 Leaf)), t': Node (Node Leaf 10 3 Leaf) 11 4 (Node (Node Leaf 24 0 Leaf) 40 2 Leaf), k: 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":5,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000066996s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.707619+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 3 0 (Node Leaf 33 5 (Node Leaf 36 1 Leaf)), t': Node (Node (Node (Node Leaf 2 0 Leaf) 15 4 Leaf) 30 2 Leaf) 35 5 (Node Leaf 37 2 Leaf), k: 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":6,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000066042s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.711488+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 5 5 (Node Leaf 7 3 Leaf), t': Node (Node (Node (Node Leaf 11 2 (Node Leaf 29 5 Leaf)) 30 5 Leaf) 32 4 Leaf) 36 2 Leaf, k: 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":4,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.003504038s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.716453+00:00","trial":0,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 2 0 (Node (Node (Node Leaf 15 5 Leaf) 17 5 (Node Leaf 25 5 Leaf)) 29 5 Leaf), t': Node (Node Leaf 9 3 Leaf) 16 4 (Node (Node (Node Leaf 21 1 Leaf) 33 3 Leaf) 38 3 Leaf), k: 2, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000333071s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.723809+00:00","trial":1,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node (Node Leaf 3 5 Leaf) 5 0 Leaf, t': Node (Node (Node Leaf 14 4 Leaf) 15 0 Leaf) 20 3 (Node (Node Leaf 22 2 Leaf) 32 2 Leaf), k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":12,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.013463020s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.728291+00:00","trial":2,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 0 2 (Node Leaf 12 0 (Node Leaf 13 2 Leaf)), t': Node (Node Leaf 3 1 Leaf) 19 3 (Node Leaf 25 1 (Node Leaf 28 5 (Node Leaf 35 4 Leaf))), k: 0, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":7,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.007081985s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.745735+00:00","trial":3,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 0 4 Leaf, t': Node (Node (Node (Node Leaf 3 4 Leaf) 20 5 (Node Leaf 24 4 Leaf)) 35 0 Leaf) 37 5 Leaf, k: 0, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":3,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.001960039s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.757524+00:00","trial":4,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 5 5 (Node (Node Leaf 12 2 (Node Leaf 15 5 Leaf)) 25 0 (Node Leaf 29 1 Leaf)), t': Node (Node (Node Leaf 22 5 Leaf) 26 5 Leaf) 27 4 (Node Leaf 31 5 (Node Leaf 36 4 Leaf)), k: 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000343084s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.766841+00:00","trial":5,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 1 4 (Node Leaf 2 4 (Node (Node Leaf 4 2 Leaf) 8 5 (Node Leaf 27 0 Leaf))), t': Node Leaf 5 0 (Node Leaf 7 5 (Node (Node (Node Leaf 13 2 Leaf) 28 3 Leaf) 40 0 Leaf)), k: 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000415087s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.774267+00:00","trial":6,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node (Node Leaf 0 4 Leaf) 2 1 (Node Leaf 7 4 (Node (Node Leaf 11 5 Leaf) 36 1 Leaf)), t': Node Leaf 7 5 (Node (Node Leaf 12 4 Leaf) 26 2 (Node (Node Leaf 29 5 Leaf) 30 4 Leaf)), k: 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":3,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.001968861s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.779721+00:00","trial":7,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node Leaf 4 2 (Node Leaf 6 3 (Node Leaf 11 5 (Node Leaf 19 1 Leaf))), t': Node Leaf 5 3 (Node Leaf 16 4 (Node (Node Leaf 19 5 Leaf) 32 2 (Node Leaf 36 5 Leaf))), k: 4, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":7,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.006878138s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.786529+00:00","trial":8,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t : Node (Node Leaf 1 0 Leaf) 3 2 (Node Leaf 10 3 (Node Leaf 29 1 Leaf)), t': Node (Node (Node (Node Leaf 8 5 Leaf) 21 5 Leaf) 23 1 Leaf) 29 0 (Node Leaf 32 5 Leaf), k: 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":4,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.004031897s","timeout":600.0,"timestamp":"2026-01-19T15:20:15.798213+00:00","trial":9,"workload":"BSTProplang"},"hash":"22338e8fb8398ddec2c6d0a6306a3a2f50117703"}
{"data":{"counterexample":"t1: Node Leaf 8 5 Leaf, t2: Node (Node Leaf 5 4 (Node Leaf 15 2 (Node Leaf 25 1 Leaf))) 33 2 (Node Leaf 36 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000258923s","timeout":600.0,"timestamp":"2026-01-19T15:20:25.627329+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 6 3 Leaf, t2: Node Leaf 0 4 (Node (Node (Node Leaf 13 0 (Node Leaf 18 5 Leaf)) 26 2 Leaf) 29 2 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000049829s","timeout":600.0,"timestamp":"2026-01-19T15:20:25.805405+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node (Node Leaf 2 2 Leaf) 13 3 Leaf, t2: Node (Node Leaf 10 5 (Node (Node Leaf 11 0 Leaf) 17 5 (Node Leaf 29 4 Leaf))) 33 3 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000135183s","timeout":600.0,"timestamp":"2026-01-19T15:20:25.810856+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 35 3 Leaf, t2: Node (Node Leaf 3 2 Leaf) 7 4 (Node Leaf 8 1 (Node (Node Leaf 25 1 Leaf) 28 3 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000046015s","timeout":600.0,"timestamp":"2026-01-19T15:20:25.815800+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 16 3 Leaf, t2: Node (Node (Node Leaf 7 1 Leaf) 10 1 (Node Leaf 29 3 Leaf)) 30 4 (Node Leaf 37 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000045061s","timeout":600.0,"timestamp":"2026-01-19T15:20:25.820408+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 8 5 Leaf, t2: Node Leaf 6 0 (Node (Node Leaf 7 1 (Node Leaf 13 5 Leaf)) 22 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000035048s","timeout":600.0,"timestamp":"2026-01-19T15:20:25.825840+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 32 1 Leaf, t2: Node (Node Leaf 4 2 Leaf) 6 1 (Node Leaf 15 3 (Node (Node Leaf 17 3 Leaf) 29 2 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000045061s","timeout":600.0,"timestamp":"2026-01-19T15:20:25.830524+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 12 0 Leaf, t2: Node (Node (Node Leaf 3 5 Leaf) 8 5 (Node Leaf 16 0 Leaf)) 21 4 (Node Leaf 24 0 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000045061s","timeout":600.0,"timestamp":"2026-01-19T15:20:25.834992+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 3 1 Leaf, t2: Node (Node (Node Leaf 2 5 Leaf) 12 5 (Node Leaf 13 4 Leaf)) 23 5 (Node Leaf 24 3 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000040054s","timeout":600.0,"timestamp":"2026-01-19T15:20:25.839771+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 10 5 Leaf, t2: Node Leaf 7 2 (Node (Node Leaf 11 1 (Node Leaf 15 3 Leaf)) 16 1 (Node Leaf 26 4 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000041962s","timeout":600.0,"timestamp":"2026-01-19T15:20:25.844212+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 9 5 Leaf, t2: Node Leaf 4 1 (Node (Node (Node (Node Leaf 8 1 Leaf) 11 0 Leaf) 14 3 Leaf) 33 3 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000372887s","timeout":600.0,"timestamp":"2026-01-19T15:20:25.850826+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 24 0 Leaf, t2: Node Leaf 11 0 (Node (Node Leaf 18 2 (Node Leaf 26 1 Leaf)) 31 3 (Node Leaf 34 0 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000338078s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.081194+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 39 3 Leaf, t2: Node (Node (Node Leaf 8 4 Leaf) 12 5 Leaf) 15 5 (Node (Node Leaf 32 4 Leaf) 36 2 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000324965s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.092794+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 7 2 Leaf, t2: Node (Node (Node Leaf 1 3 Leaf) 5 4 Leaf) 14 5 (Node (Node Leaf 15 5 Leaf) 36 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000334024s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.097757+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 24 4 Leaf, t2: Node Leaf 0 2 (Node Leaf 2 3 (Node Leaf 9 3 (Node Leaf 30 3 (Node Leaf 35 0 Leaf))))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000359058s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.102404+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 16 0 Leaf, t2: Node (Node (Node Leaf 0 4 (Node (Node Leaf 1 1 Leaf) 2 2 Leaf)) 15 5 Leaf) 25 2 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000358105s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.107476+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 14 0 Leaf, t2: Node (Node Leaf 0 4 Leaf) 10 2 (Node (Node Leaf 14 5 (Node Leaf 23 1 Leaf)) 37 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000311136s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.112069+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 24 5 Leaf, t2: Node (Node Leaf 0 3 (Node Leaf 1 5 Leaf)) 16 5 (Node Leaf 26 4 (Node Leaf 37 1 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000324965s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.116858+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 25 2 Leaf, t2: Node (Node (Node Leaf 11 1 (Node (Node Leaf 13 0 Leaf) 17 2 Leaf)) 22 1 Leaf) 37 3 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000350952s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.121483+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 15 4 Leaf, t2: Node (Node (Node Leaf 8 0 Leaf) 11 0 (Node Leaf 13 2 Leaf)) 14 3 (Node Leaf 27 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000337124s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.126423+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 7 1 Leaf, t': Node (Node Leaf 1 1 Leaf) 15 2 (Node (Node Leaf 29 0 Leaf) 31 5 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":27,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000094891s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.132493+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 14 2 Leaf, t': Node (Node Leaf 3 3 Leaf) 14 0 (Node (Node Leaf 16 5 Leaf) 27 1 (Node Leaf 37 4 Leaf)), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":2,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000042915s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.136706+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 22 4 Leaf, t': Node (Node Leaf 1 5 Leaf) 2 5 (Node (Node Leaf 7 0 (Node Leaf 29 2 Leaf)) 36 2 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":4,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000048876s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.141017+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 4 5 Leaf, t': Node Leaf 0 3 (Node (Node (Node Leaf 7 2 Leaf) 21 5 Leaf) 28 0 (Node Leaf 30 4 Leaf)), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":28,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000100851s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.146346+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 13 5 Leaf, t': Node (Node Leaf 2 5 Leaf) 19 4 (Node (Node Leaf 26 1 Leaf) 31 1 (Node Leaf 35 5 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000038862s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.150824+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 23 5 Leaf, t': Node (Node Leaf 0 3 (Node Leaf 11 3 Leaf)) 35 5 (Node Leaf 38 1 Leaf), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":26,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000111818s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.155128+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 37 4 Leaf, t': Node Leaf 2 4 (Node (Node Leaf 8 2 Leaf) 17 3 (Node (Node Leaf 26 3 Leaf) 38 1 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":19,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000086069s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.159758+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node (Node Leaf 1 2 Leaf) 10 1 Leaf, t': Node Leaf 2 3 (Node (Node (Node Leaf 6 5 Leaf) 15 0 Leaf) 27 5 (Node Leaf 33 2 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":7,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000060081s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.164312+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 3 5 Leaf, t': Node (Node (Node Leaf 1 3 Leaf) 11 5 Leaf) 13 3 (Node Leaf 32 2 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000033855s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.169035+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 4 2 Leaf, t': Node (Node (Node (Node Leaf 1 1 Leaf) 5 0 Leaf) 13 5 Leaf) 26 5 (Node Leaf 36 2 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":11,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000074863s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.173522+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node (Node Leaf 2 5 Leaf) 5 2 Leaf, t': Node (Node (Node Leaf 4 4 Leaf) 6 0 (Node (Node Leaf 7 1 Leaf) 23 1 Leaf)) 25 0 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":2,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.000969887s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.179895+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 37 2 Leaf, t': Node (Node (Node Leaf 1 4 (Node Leaf 8 5 Leaf)) 13 1 Leaf) 36 4 (Node Leaf 39 5 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":16,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.019508839s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.185066+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 12 4 Leaf, t': Node (Node Leaf 1 0 (Node (Node Leaf 2 4 Leaf) 24 2 (Node Leaf 36 1 Leaf))) 39 1 Leaf, k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":3,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.001961946s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.209336+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 5 4 Leaf, t': Node (Node Leaf 4 3 (Node Leaf 29 0 Leaf)) 31 1 (Node (Node Leaf 39 3 Leaf) 40 4 Leaf), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":4,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.003437042s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.216525+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 30 3 Leaf, t': Node (Node (Node (Node Leaf 5 2 Leaf) 8 4 Leaf) 16 3 (Node Leaf 26 1 Leaf)) 34 3 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":2,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.001195908s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.224943+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 7 0 Leaf, t': Node Leaf 0 3 (Node Leaf 3 0 (Node Leaf 4 1 (Node Leaf 7 1 (Node Leaf 30 3 Leaf)))), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":14,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.018609047s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.232204+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 30 4 Leaf, t': Node (Node (Node Leaf 5 2 (Node (Node Leaf 13 3 Leaf) 29 0 Leaf)) 35 2 Leaf) 39 2 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":9,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.010786057s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.255673+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 23 3 Leaf, t': Node (Node Leaf 0 5 Leaf) 1 5 (Node (Node Leaf 19 5 Leaf) 20 5 (Node Leaf 29 0 Leaf)), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.000310898s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.270956+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 21 3 Leaf, t': Node (Node (Node Leaf 3 1 (Node Leaf 13 1 Leaf)) 14 3 Leaf) 37 4 (Node Leaf 38 3 Leaf), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":7,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.006831884s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.276382+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 31 2 Leaf, t': Node Leaf 3 3 (Node Leaf 5 1 (Node Leaf 19 4 (Node (Node Leaf 23 5 Leaf) 37 5 Leaf))), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":3,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.002004862s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.288581+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 10 0 Leaf, t': Node (Node (Node Leaf 9 4 Leaf) 18 5 (Node Leaf 19 5 Leaf)) 29 3 (Node Leaf 40 1 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000051022s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.297086+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 34 5 Leaf, t': Node (Node Leaf 0 1 Leaf) 14 1 (Node (Node Leaf 20 5 Leaf) 24 4 (Node Leaf 38 3 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000053883s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.301709+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 18 3 Leaf, t': Node (Node (Node Leaf 3 0 Leaf) 7 3 (Node (Node Leaf 24 5 Leaf) 28 2 Leaf)) 33 3 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000061035s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.306178+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 15 3 Leaf, t': Node (Node (Node Leaf 6 3 Leaf) 23 2 Leaf) 29 0 (Node Leaf 31 2 (Node Leaf 39 3 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000055075s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.310805+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 16 5 Leaf, t': Node (Node Leaf 5 4 (Node Leaf 16 1 (Node Leaf 29 1 Leaf))) 32 4 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000046015s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.315917+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node (Node Leaf 4 4 Leaf) 29 2 Leaf, t': Node (Node Leaf 24 2 (Node Leaf 32 4 Leaf)) 39 3 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000046968s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.320334+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 14 2 Leaf, t': Node Leaf 2 5 (Node (Node (Node Leaf 3 2 Leaf) 15 1 Leaf) 29 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000046015s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.324900+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 33 0 Leaf, t': Node Leaf 8 0 (Node Leaf 15 4 (Node (Node (Node Leaf 25 4 Leaf) 30 5 Leaf) 34 2 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000051022s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.330099+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 17 2 Leaf, t': Node (Node Leaf 5 2 Leaf) 30 2 (Node (Node Leaf 33 5 Leaf) 36 1 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000041008s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.334515+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 13 1 Leaf, t': Node (Node (Node Leaf 8 1 Leaf) 15 3 (Node Leaf 20 0 Leaf)) 39 1 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000045061s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.338653+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 36 5 Leaf, t': Node (Node (Node Leaf 14 3 Leaf) 15 2 (Node Leaf 16 0 Leaf)) 36 5 (Node Leaf 40 1 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000341892s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.344988+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 24 5 Leaf, t': Node (Node Leaf 4 0 Leaf) 10 5 (Node (Node Leaf 12 3 (Node Leaf 15 1 Leaf)) 36 3 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000360966s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.350610+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 11 2 Leaf, t': Node (Node (Node (Node Leaf 3 1 Leaf) 4 0 Leaf) 22 5 Leaf) 30 5 (Node Leaf 39 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000449896s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.355209+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 12 2 Leaf, t': Node Leaf 5 1 (Node Leaf 8 5 (Node (Node Leaf 9 2 Leaf) 19 3 (Node Leaf 21 2 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000504971s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.360225+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 14 0 Leaf, t': Node (Node (Node Leaf 6 4 (Node (Node Leaf 8 1 Leaf) 21 3 Leaf)) 27 3 Leaf) 32 2 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000331879s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.365360+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 26 2 Leaf, t': Node (Node Leaf 13 0 Leaf) 29 0 (Node Leaf 31 5 (Node Leaf 34 2 (Node Leaf 38 0 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000369072s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.370386+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 8 3 Leaf, t': Node Leaf 0 3 (Node (Node Leaf 10 0 (Node Leaf 16 2 Leaf)) 25 4 (Node Leaf 38 5 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000384092s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.375368+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 11 4 Leaf, t': Node (Node Leaf 3 0 (Node Leaf 19 0 Leaf)) 21 0 (Node (Node Leaf 22 1 Leaf) 24 1 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000313997s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.380615+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 4 4 Leaf, t': Node (Node (Node (Node Leaf 2 1 Leaf) 7 4 (Node Leaf 9 5 Leaf)) 17 4 Leaf) 22 4 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000346899s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.385204+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 4 4 Leaf, t': Node Leaf 3 2 (Node Leaf 11 3 (Node (Node Leaf 19 5 (Node Leaf 31 2 Leaf)) 32 1 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000380039s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.390114+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 0 4 Leaf, t': Node (Node Leaf 0 2 Leaf) 9 4 (Node (Node Leaf 13 4 Leaf) 14 2 (Node Leaf 35 2 Leaf)), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":2,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000041008s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.396822+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 22 0 Leaf, t': Node (Node Leaf 3 3 Leaf) 12 5 (Node (Node Leaf 27 5 Leaf) 29 4 (Node Leaf 40 4 Leaf)), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":9,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000070095s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.401052+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 6 0 Leaf, t': Node Leaf 4 5 (Node (Node Leaf 5 0 Leaf) 12 1 (Node (Node Leaf 36 1 Leaf) 38 5 Leaf)), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":10,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000072002s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.405295+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 21 2 Leaf, t': Node Leaf 0 4 (Node (Node (Node Leaf 13 0 Leaf) 16 4 Leaf) 30 3 (Node Leaf 33 2 Leaf)), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":7,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000057936s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.410215+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 19 4 Leaf, t': Node (Node Leaf 2 1 (Node Leaf 12 3 Leaf)) 23 1 (Node Leaf 28 1 (Node Leaf 37 3 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":7,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000059128s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.414816+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 9 1 Leaf, t': Node (Node (Node Leaf 0 0 Leaf) 3 0 (Node Leaf 19 0 Leaf)) 20 0 (Node Leaf 23 4 Leaf), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":13,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000092030s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.419149+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 12 5 Leaf, t': Node Leaf 2 3 (Node (Node Leaf 5 0 Leaf) 7 3 (Node (Node Leaf 15 2 Leaf) 33 1 Leaf)), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000040054s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.423984+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 1 1 (Node Leaf 5 2 (Node Leaf 10 2 (Node Leaf 37 0 Leaf))), t': Node (Node Leaf 17 2 Leaf) 23 0 (Node (Node Leaf 24 3 (Node Leaf 34 2 Leaf)) 40 5 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":8,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000072956s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.428516+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 13 5 Leaf, t': Node (Node Leaf 3 4 Leaf) 4 5 (Node Leaf 13 0 (Node (Node Leaf 27 4 Leaf) 28 4 Leaf)), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000038862s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.432439+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 19 4 Leaf, t': Node Leaf 3 3 (Node Leaf 4 2 (Node (Node Leaf 16 4 Leaf) 18 5 (Node Leaf 35 3 Leaf))), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":2,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000045061s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.436235+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 11 0 Leaf, t': Node (Node Leaf 3 5 (Node Leaf 4 5 Leaf)) 26 5 (Node Leaf 39 1 Leaf), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":4,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.002995968s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.442624+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 2 3 Leaf, t': Node Leaf 0 3 (Node (Node Leaf 20 5 (Node Leaf 32 4 Leaf)) 35 2 (Node Leaf 40 2 Leaf)), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":15,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.016262054s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.449753+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 4 1 Leaf, t': Node Leaf 1 1 (Node (Node (Node Leaf 3 1 Leaf) 14 4 (Node Leaf 33 0 Leaf)) 38 3 Leaf), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":19,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.022071123s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.470207+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 15 4 Leaf, t': Node (Node Leaf 3 5 Leaf) 5 3 (Node Leaf 8 1 (Node (Node Leaf 14 4 Leaf) 32 2 Leaf)), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":12,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.013350010s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.496767+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 3 5 Leaf, t': Node (Node (Node Leaf 0 4 Leaf) 2 0 Leaf) 14 1 (Node (Node Leaf 24 5 Leaf) 29 2 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":12,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.013514996s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.515145+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 1 1 (Node (Node (Node Leaf 4 1 (Node Leaf 16 5 Leaf)) 29 0 Leaf) 33 3 Leaf), t': Node (Node (Node Leaf 9 4 (Node Leaf 13 5 Leaf)) 18 0 (Node Leaf 20 0 Leaf)) 31 2 Leaf, k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":11,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.012135983s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.533634+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 6 5 Leaf, t': Node (Node (Node (Node Leaf 3 3 Leaf) 5 3 Leaf) 17 2 (Node Leaf 26 3 Leaf)) 40 0 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":3,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.001928806s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.550483+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 19 5 Leaf, t': Node (Node Leaf 1 1 (Node (Node Leaf 4 5 Leaf) 7 4 (Node Leaf 17 5 Leaf))) 26 5 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":3,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.001871824s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.556998+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 2 3 (Node (Node Leaf 17 3 Leaf) 19 3 (Node (Node Leaf 29 0 Leaf) 35 5 Leaf)), t': Node Leaf 6 1 (Node (Node Leaf 10 2 Leaf) 14 0 (Node Leaf 30 4 (Node Leaf 35 2 Leaf))), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":10,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.010857821s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.563851+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Node Leaf 0 5 (Node (Node Leaf 8 0 Leaf) 12 5 (Node (Node Leaf 15 3 Leaf) 24 2 Leaf)), t': Node (Node (Node Leaf 1 4 (Node Leaf 12 4 (Node Leaf 13 0 Leaf))) 21 1 Leaf) 37 0 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":7,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.006938219s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.579328+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 2 2 (Node (Node Leaf 17 5 (Node Leaf 25 2 Leaf)) 29 0 (Node Leaf 38 3 Leaf)), k: 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":155,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000581980s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.592737+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 3 4 (Node Leaf 14 2 (Node (Node Leaf 16 0 Leaf) 24 2 Leaf)), k: 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":290,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000868082s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.597677+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 3 1 (Node (Node Leaf 7 4 (Node Leaf 10 1 (Node Leaf 19 5 Leaf))) 22 4 Leaf), k: 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":14,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000076771s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.602708+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 2 1 (Node (Node Leaf 14 4 Leaf) 19 5 (Node Leaf 30 2 (Node Leaf 38 1 Leaf))), k: 4, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":150,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000641108s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.607220+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 1 0 (Node (Node Leaf 16 0 (Node Leaf 19 1 Leaf)) 23 5 (Node Leaf 30 1 Leaf)), k: 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":224,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000710964s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.612843+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 0 3 (Node Leaf 6 5 (Node (Node (Node Leaf 12 1 Leaf) 30 0 Leaf) 35 3 Leaf)), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":135,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000545025s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.617884+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 2 2 (Node (Node Leaf 5 2 (Node Leaf 7 2 Leaf)) 11 0 (Node Leaf 17 0 Leaf)), k: 4, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":4,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000045061s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.622556+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 0 4 (Node (Node Leaf 3 5 (Node (Node Leaf 15 2 Leaf) 20 1 Leaf)) 23 5 Leaf), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":46,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000186205s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.627445+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 1 5 (Node (Node Leaf 11 2 Leaf) 18 3 (Node Leaf 22 2 (Node Leaf 38 4 Leaf))), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":18,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000090837s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.631702+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 0 2 (Node (Node Leaf 15 1 (Node Leaf 16 3 Leaf)) 20 4 (Node Leaf 38 2 Leaf)), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":31,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000134945s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.635742+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 3 2 (Node (Node Leaf 4 4 Leaf) 16 2 (Node Leaf 34 1 (Node Leaf 36 4 Leaf))), k: 3, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":13,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.013868093s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.642452+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 2 4 (Node (Node (Node Leaf 19 0 Leaf) 24 4 (Node Leaf 27 1 Leaf)) 36 1 Leaf), k: 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":77,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.096190929s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.661198+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 0 0 (Node (Node Leaf 13 4 Leaf) 22 5 (Node Leaf 32 5 (Node Leaf 36 2 Leaf))), k: 5, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":7,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.006779909s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.762128+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 3 1 (Node (Node (Node Leaf 7 3 Leaf) 14 5 Leaf) 25 2 (Node Leaf 31 3 Leaf)), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":69,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.083956957s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.773798+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 4 5 (Node Leaf 7 2 (Node Leaf 11 5 (Node (Node Leaf 17 4 Leaf) 28 5 Leaf))), k: 4, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":57,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.069329977s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.862817+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 1 4 (Node (Node Leaf 15 5 (Node Leaf 25 2 (Node Leaf 27 3 Leaf))) 30 3 Leaf), k: 3, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":61,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.172367096s","timeout":600.0,"timestamp":"2026-01-19T15:20:26.936992+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 1 5 (Node (Node Leaf 3 1 Leaf) 13 4 (Node (Node Leaf 29 3 Leaf) 32 4 Leaf)), k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":31,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.055763960s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.114915+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 1 4 (Node (Node Leaf 9 4 (Node Leaf 14 4 Leaf)) 26 3 (Node Leaf 33 2 Leaf)), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":38,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.060976028s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.176681+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 2 2 (Node (Node (Node Leaf 4 1 Leaf) 13 1 Leaf) 27 1 (Node Leaf 39 4 Leaf)), k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":5,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.005816936s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.243951+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 4 5 (Node (Node (Node Leaf 5 0 Leaf) 21 4 Leaf) 35 1 (Node Leaf 39 2 Leaf)), k: 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":122,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.155311108s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.255926+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 31 4 Leaf, t': Node (Node Leaf 0 2 Leaf) 18 2 (Node (Node Leaf 25 3 (Node Leaf 29 4 Leaf)) 31 2 Leaf), k: 1, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000047922s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.419771+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 25 3 Leaf, t': Node (Node (Node Leaf 5 5 Leaf) 9 2 (Node (Node Leaf 19 2 Leaf) 25 2 Leaf)) 40 1 Leaf, k: 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000040054s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.425352+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 21 5 Leaf, t': Node (Node Leaf 20 4 Leaf) 21 1 (Node Leaf 31 1 (Node (Node Leaf 34 4 Leaf) 35 2 Leaf)), k: 4, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000041008s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.430145+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 13 5 Leaf, t': Node (Node Leaf 5 1 (Node Leaf 7 2 Leaf)) 26 5 (Node Leaf 31 2 Leaf), k: 5, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000035048s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.434433+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 10 5 Leaf, t': Node (Node (Node Leaf 0 4 Leaf) 4 1 Leaf) 8 3 (Node (Node Leaf 19 5 Leaf) 20 5 Leaf), k: 0, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000040054s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.438675+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 39 4 Leaf, t': Node (Node Leaf 9 4 Leaf) 16 4 (Node (Node Leaf 19 3 Leaf) 27 5 (Node Leaf 28 0 Leaf)), k: 3, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000038862s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.443025+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 22 1 Leaf, t': Node (Node Leaf 0 4 Leaf) 14 4 (Node (Node Leaf 19 5 (Node Leaf 23 1 Leaf)) 39 3 Leaf), k: 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000041962s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.446986+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 16 5 Leaf, t': Node (Node (Node (Node Leaf 17 5 Leaf) 18 1 Leaf) 28 1 (Node Leaf 32 2 Leaf)) 37 1 Leaf, k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000043154s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.451205+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 9 2 Leaf, t': Node (Node (Node Leaf 12 3 (Node Leaf 22 3 Leaf)) 32 1 Leaf) 34 1 Leaf, k: 0, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000036001s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.455564+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 1 0 Leaf, t': Node (Node (Node Leaf 20 1 Leaf) 21 4 (Node Leaf 23 4 (Node Leaf 25 5 Leaf))) 28 0 Leaf, k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000043154s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.460283+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 15 3 Leaf, t': Node (Node (Node (Node (Node Leaf 3 4 Leaf) 29 4 Leaf) 36 2 Leaf) 38 0 Leaf) 40 2 Leaf, k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000615835s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.466743+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 2 5 Leaf, t': Node (Node Leaf 2 0 Leaf) 22 5 (Node Leaf 32 4 (Node (Node Leaf 33 3 Leaf) 38 1 Leaf)), k: 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000358105s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.471998+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 30 1 Leaf, t': Node (Node (Node (Node Leaf 0 2 Leaf) 5 3 (Node Leaf 12 2 Leaf)) 27 3 Leaf) 34 5 Leaf, k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000475883s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.477112+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 13 5 Leaf, t': Node Leaf 14 1 (Node Leaf 19 4 (Node (Node Leaf 23 5 Leaf) 27 5 (Node Leaf 29 0 Leaf))), k: 3, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.001119137s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.482430+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 10 2 Leaf, t': Node Leaf 2 5 (Node Leaf 8 1 (Node Leaf 9 1 (Node (Node Leaf 28 4 Leaf) 30 2 Leaf))), k: 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000558138s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.488493+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 13 2 Leaf, t': Node (Node Leaf 2 0 (Node (Node Leaf 6 2 (Node Leaf 10 3 Leaf)) 25 2 Leaf)) 31 0 Leaf, k: 4, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000377178s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.494+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 7 5 Leaf, t': Node (Node (Node Leaf 6 3 Leaf) 11 2 (Node (Node Leaf 25 5 Leaf) 37 5 Leaf)) 38 2 Leaf, k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000361919s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.499361+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 20 1 Leaf, t': Node (Node Leaf 16 3 (Node (Node (Node Leaf 19 2 Leaf) 22 2 Leaf) 26 5 Leaf)) 37 5 Leaf, k: 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000666142s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.504537+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 17 2 Leaf, t': Node (Node (Node Leaf 5 0 Leaf) 10 0 (Node Leaf 15 2 Leaf)) 23 4 (Node Leaf 31 3 Leaf), k: 1, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000396967s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.509959+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t : Node Leaf 10 5 Leaf, t': Node Leaf 5 5 (Node (Node (Node Leaf 7 3 (Node Leaf 9 2 Leaf)) 10 2 Leaf) 29 3 Leaf), k: 1, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000550032s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.515702+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 18 5 Leaf, t2: Node Leaf 8 3 (Node (Node Leaf 11 2 Leaf) 17 2 (Node Leaf 18 2 Leaf)), t3: Node (Node (Node (Node Leaf 4 5 Leaf) 10 5 Leaf) 13 4 (Node Leaf 16 0 Leaf)) 32 5 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000066042s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.522728+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 5 0 Leaf, t2: Node Leaf 4 3 (Node (Node (Node Leaf 30 4 Leaf) 33 5 Leaf) 35 0 (Node Leaf 36 0 Leaf)), t3: Node (Node (Node Leaf 9 4 Leaf) 10 5 Leaf) 23 0 (Node (Node Leaf 24 3 Leaf) 36 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000068188s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.528374+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 18 2 Leaf, t2: Node (Node Leaf 1 5 (Node Leaf 4 3 (Node (Node Leaf 9 4 Leaf) 17 3 Leaf))) 30 3 Leaf, t3: Node Leaf 1 1 (Node (Node Leaf 5 0 Leaf) 7 3 (Node Leaf 15 0 (Node Leaf 37 4 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000069857s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.532915+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 19 2 Leaf, t2: Node (Node Leaf 0 2 (Node Leaf 7 0 Leaf)) 11 5 (Node Leaf 12 2 (Node Leaf 20 5 Leaf)), t3: Node (Node Leaf 2 0 Leaf) 3 2 (Node Leaf 10 1 (Node Leaf 17 1 (Node Leaf 18 2 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000061989s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.537265+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 11 1 Leaf, t2: Node Leaf 2 1 (Node Leaf 18 4 (Node (Node (Node Leaf 24 5 Leaf) 30 0 Leaf) 37 0 Leaf)), t3: Node (Node Leaf 17 4 Leaf) 18 1 (Node (Node Leaf 21 0 Leaf) 36 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000060797s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.541798+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 10 0 Leaf, t2: Node (Node Leaf 23 3 Leaf) 26 3 (Node Leaf 30 2 (Node Leaf 33 0 Leaf)), t3: Node (Node Leaf 7 2 (Node (Node Leaf 10 5 Leaf) 15 4 Leaf)) 24 1 (Node Leaf 31 2 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000055075s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.546496+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 6 2 Leaf, t2: Node (Node Leaf 6 0 Leaf) 12 1 (Node (Node (Node Leaf 13 4 Leaf) 19 2 Leaf) 32 2 Leaf), t3: Node (Node Leaf 5 1 (Node Leaf 10 3 Leaf)) 16 4 (Node Leaf 31 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000060081s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.550534+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 21 4 Leaf, t2: Node (Node Leaf 3 3 (Node Leaf 6 3 (Node Leaf 23 3 Leaf))) 36 1 Leaf, t3: Node (Node (Node Leaf 10 1 Leaf) 17 2 Leaf) 21 3 (Node Leaf 26 3 (Node Leaf 37 4 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000061989s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.554398+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 8 0 Leaf, t2: Node (Node Leaf 3 5 Leaf) 6 4 (Node (Node Leaf 9 4 Leaf) 21 2 Leaf), t3: Node (Node Leaf 0 5 Leaf) 8 3 (Node Leaf 9 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000044823s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.558872+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 19 3 Leaf, t2: Node (Node Leaf 8 1 (Node Leaf 13 4 (Node Leaf 24 0 Leaf))) 36 5 Leaf, t3: Node (Node Leaf 1 4 Leaf) 21 2 (Node (Node Leaf 27 0 Leaf) 34 5 (Node Leaf 38 4 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000064135s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.563662+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 4 4 Leaf, t2: Node Leaf 1 1 (Node (Node (Node Leaf 27 4 Leaf) 31 0 (Node Leaf 33 1 Leaf)) 37 4 Leaf), t3: Node (Node (Node (Node Leaf 14 2 Leaf) 20 5 Leaf) 23 5 Leaf) 24 5 (Node Leaf 32 3 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000542879s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.569876+00:00","trial":0,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 1 0 Leaf, t2: Node (Node (Node (Node Leaf 10 0 Leaf) 19 4 Leaf) 21 1 Leaf) 25 1 (Node Leaf 38 4 Leaf), t3: Node (Node (Node Leaf 7 0 Leaf) 21 1 Leaf) 31 5 (Node (Node Leaf 32 3 Leaf) 38 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000533104s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.575418+00:00","trial":1,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 36 5 Leaf, t2: Node (Node Leaf 17 2 (Node (Node Leaf 21 3 Leaf) 22 3 Leaf)) 29 5 (Node Leaf 40 4 Leaf), t3: Node (Node Leaf 1 0 (Node (Node Leaf 10 4 Leaf) 14 2 (Node Leaf 30 5 Leaf))) 31 5 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000565052s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.581271+00:00","trial":2,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 1 1 Leaf, t2: Node Leaf 2 2 (Node Leaf 5 3 (Node (Node Leaf 11 5 (Node Leaf 13 5 Leaf)) 38 5 Leaf)), t3: Node Leaf 8 4 (Node Leaf 18 3 (Node (Node Leaf 19 0 Leaf) 26 3 (Node Leaf 33 2 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000524044s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.586048+00:00","trial":3,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 14 3 Leaf, t2: Node Leaf 15 2 (Node (Node Leaf 20 3 Leaf) 27 3 (Node Leaf 33 5 (Node Leaf 34 3 Leaf))), t3: Node (Node Leaf 8 3 Leaf) 9 0 (Node Leaf 10 3 (Node Leaf 29 0 (Node Leaf 35 2 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000501871s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.590828+00:00","trial":4,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 1 2 Leaf, t2: Node (Node (Node Leaf 3 2 (Node (Node Leaf 10 0 Leaf) 21 2 Leaf)) 35 2 Leaf) 40 4 Leaf, t3: Node (Node (Node Leaf 0 0 Leaf) 5 3 (Node Leaf 19 2 (Node Leaf 33 5 Leaf))) 36 0 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000539064s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.596531+00:00","trial":5,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 5 5 Leaf, t2: Node (Node (Node (Node Leaf 6 0 (Node Leaf 15 4 Leaf)) 21 5 Leaf) 22 1 Leaf) 23 1 Leaf, t3: Node (Node (Node Leaf 5 4 (Node Leaf 6 0 (Node Leaf 19 4 Leaf))) 31 5 Leaf) 32 1 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000550985s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.601266+00:00","trial":6,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 27 1 Leaf, t2: Node (Node Leaf 1 0 (Node Leaf 4 0 Leaf)) 9 4 (Node Leaf 29 4 (Node Leaf 32 1 Leaf)), t3: Node (Node (Node (Node Leaf 19 0 Leaf) 20 5 (Node Leaf 21 5 Leaf)) 28 0 Leaf) 35 2 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000778198s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.605871+00:00","trial":7,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 7 3 Leaf, t2: Node Leaf 2 2 (Node (Node (Node Leaf 4 1 Leaf) 13 3 (Node Leaf 17 1 Leaf)) 30 2 Leaf), t3: Node Leaf 1 2 (Node Leaf 2 1 (Node (Node Leaf 23 2 Leaf) 30 4 (Node Leaf 35 5 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000523806s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.611618+00:00","trial":8,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 8 0 Leaf, t2: Node Leaf 0 0 (Node (Node Leaf 15 1 Leaf) 21 2 (Node (Node Leaf 28 1 Leaf) 36 4 Leaf)), t3: Node (Node (Node (Node Leaf 10 0 Leaf) 13 4 (Node Leaf 15 5 Leaf)) 21 5 Leaf) 32 0 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_6"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000511885s","timeout":600.0,"timestamp":"2026-01-19T15:20:27.616958+00:00","trial":9,"workload":"BSTProplang"},"hash":"fb63a547290b844e3e6b67859cf115958d400389"}
{"data":{"counterexample":"t1: Node Leaf 34 1 Leaf, t2: Node (Node Leaf 5 4 (Node (Node Leaf 12 4 Leaf) 13 1 (Node Leaf 23 2 Leaf))) 35 2 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000059128s","timeout":600.0,"timestamp":"2026-01-19T15:20:36.903792+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node (Node Leaf 0 4 (Node Leaf 3 2 Leaf)) 13 2 (Node Leaf 37 4 Leaf), t2: Node Leaf 4 3 (Node (Node Leaf 14 1 Leaf) 15 3 (Node Leaf 23 3 (Node Leaf 35 2 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000069857s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.143689+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 19 2 Leaf, t2: Node (Node (Node (Node Leaf 10 4 Leaf) 14 3 Leaf) 21 1 Leaf) 40 2 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000048876s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.149298+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 24 3 (Node (Node (Node Leaf 31 1 Leaf) 32 2 Leaf) 34 2 Leaf), t2: Node (Node (Node Leaf 14 2 Leaf) 15 1 Leaf) 23 2 (Node Leaf 27 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000062943s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.154875+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 10 3 Leaf, t2: Node Leaf 2 1 (Node (Node Leaf 12 1 (Node Leaf 27 3 Leaf)) 37 0 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000045061s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.160216+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node (Node Leaf 0 4 Leaf) 12 0 Leaf, t2: Node Leaf 6 4 (Node Leaf 9 4 (Node (Node Leaf 15 0 Leaf) 23 1 (Node Leaf 33 2 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000056028s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.165200+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 19 5 Leaf, t2: Node (Node Leaf 6 5 (Node (Node Leaf 20 5 Leaf) 23 2 Leaf)) 31 4 (Node Leaf 38 1 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000056982s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.171200+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 16 1 Leaf, t2: Node (Node (Node (Node Leaf 10 2 Leaf) 26 1 Leaf) 34 2 Leaf) 39 4 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000051022s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.176693+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 19 4 Leaf, t2: Node (Node (Node (Node Leaf 8 0 Leaf) 16 2 Leaf) 24 4 Leaf) 35 1 (Node Leaf 39 1 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000049114s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.182419+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 7 1 Leaf, t2: Node (Node (Node Leaf 5 3 Leaf) 12 5 (Node Leaf 25 0 Leaf)) 32 0 (Node Leaf 33 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"BespokeGenerator","time":"0.000046968s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.188303+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node (Node Leaf 1 1 Leaf) 5 5 Leaf, t2: Node (Node (Node Leaf 5 2 Leaf) 20 3 Leaf) 22 4 (Node Leaf 31 1 (Node Leaf 33 3 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000382900s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.194690+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 9 1 Leaf, t2: Node Leaf 7 3 (Node (Node Leaf 16 4 (Node Leaf 22 5 Leaf)) 26 4 (Node Leaf 29 2 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000380039s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.367379+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node (Node Leaf 4 5 Leaf) 9 0 Leaf, t2: Node Leaf 6 3 (Node (Node (Node (Node Leaf 15 3 Leaf) 25 2 Leaf) 28 0 Leaf) 39 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000342131s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.372416+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 16 3 Leaf, t2: Node (Node (Node Leaf 5 5 Leaf) 24 2 (Node Leaf 25 4 (Node Leaf 31 1 Leaf))) 33 0 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000363111s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.377127+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 11 0 Leaf, t2: Node Leaf 5 2 (Node Leaf 7 2 (Node (Node Leaf 18 2 Leaf) 34 3 (Node Leaf 38 4 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000347853s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.382290+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 21 0 Leaf, t2: Node (Node (Node Leaf 4 1 Leaf) 5 4 (Node Leaf 10 5 (Node Leaf 28 3 Leaf))) 35 1 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000450850s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.387174+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 30 4 Leaf, t2: Node Leaf 2 3 (Node (Node (Node Leaf 19 0 Leaf) 29 5 (Node Leaf 35 2 Leaf)) 36 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000368118s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.392005+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 17 5 Leaf, t2: Node Leaf 1 0 (Node (Node Leaf 3 4 (Node (Node Leaf 4 4 Leaf) 5 2 Leaf)) 33 2 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000354052s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.396754+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 34 0 Leaf, t2: Node Leaf 11 1 (Node (Node (Node Leaf 20 0 Leaf) 25 3 (Node Leaf 34 3 Leaf)) 39 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000347853s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.401814+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 6 4 Leaf, t2: Node (Node Leaf 2 3 (Node Leaf 15 5 Leaf)) 19 2 (Node Leaf 21 1 (Node Leaf 38 0 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionValid","strategy":"CoverageGenerator","time":"0.000318050s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.406413+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 3 4 Leaf) 6 1 Leaf) 26 2 (Node Leaf 37 4 Leaf), t': Node (Node (Node Leaf 3 5 Leaf) 7 3 Leaf) 20 5 (Node Leaf 33 0 Leaf), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":12,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000086069s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.413054+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 27 5 Leaf, t': Node (Node (Node Leaf 3 3 Leaf) 32 4 (Node Leaf 34 1 Leaf)) 35 4 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":14,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000072002s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.417770+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 5 2 (Node (Node Leaf 28 1 Leaf) 31 3 Leaf)) 37 0 Leaf, t': Node (Node Leaf 1 0 (Node (Node Leaf 3 1 Leaf) 17 3 (Node Leaf 25 3 Leaf))) 29 0 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":16,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000092030s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.422390+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 3 2 Leaf) 11 2 Leaf, t': Node Leaf 4 3 (Node (Node Leaf 16 0 Leaf) 17 3 (Node (Node Leaf 18 2 Leaf) 40 5 Leaf)), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":16,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000083923s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.426816+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 15 5 Leaf, t': Node (Node (Node Leaf 4 0 Leaf) 34 1 (Node Leaf 35 1 Leaf)) 37 0 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":15,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000082016s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.431002+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 12 4 Leaf, t': Node (Node (Node (Node Leaf 3 0 Leaf) 4 5 (Node Leaf 14 0 Leaf)) 18 3 Leaf) 36 4 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":15,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000074148s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.435355+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 1 4 Leaf) 6 3 Leaf, t': Node Leaf 2 0 (Node Leaf 23 0 (Node Leaf 32 2 Leaf)), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":13,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000069857s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.439723+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 1 5 (Node (Node Leaf 5 2 Leaf) 7 4 Leaf)) 19 3 (Node Leaf 29 2 Leaf), t': Node Leaf 3 5 (Node (Node Leaf 22 3 (Node Leaf 23 1 Leaf)) 35 0 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":32,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000144005s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.443952+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 17 2 Leaf, t': Node (Node (Node (Node Leaf 1 3 Leaf) 5 5 Leaf) 13 4 Leaf) 31 0 (Node Leaf 34 2 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":7,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000088930s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.448570+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 2 5 Leaf) 21 2 Leaf) 29 1 (Node Leaf 34 1 Leaf), t': Node (Node (Node Leaf 9 5 Leaf) 11 0 (Node Leaf 16 2 Leaf)) 27 3 (Node Leaf 28 1 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":16,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000090122s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.453358+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 14 4 Leaf, t': Node (Node Leaf 0 4 (Node Leaf 5 2 Leaf)) 29 3 (Node (Node Leaf 30 2 Leaf) 35 5 Leaf), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":24,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.028697014s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.459773+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 10 1 Leaf, t': Node (Node (Node (Node Leaf 3 3 Leaf) 16 3 Leaf) 28 5 Leaf) 31 2 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":20,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.022248983s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.492951+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 28 0 Leaf, t': Node (Node (Node Leaf 2 4 (Node (Node Leaf 6 0 Leaf) 8 4 Leaf)) 23 2 Leaf) 35 0 Leaf, k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":12,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.012629986s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.519646+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 3 3 (Node Leaf 4 3 (Node Leaf 8 2 Leaf))) 12 0 Leaf, t': Node (Node (Node (Node Leaf 5 5 Leaf) 7 5 Leaf) 16 5 (Node Leaf 33 2 Leaf)) 35 2 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":20,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.022953987s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.536696+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 4 2 Leaf, t': Node (Node (Node Leaf 1 5 (Node Leaf 8 2 (Node Leaf 12 5 Leaf))) 17 4 Leaf) 40 3 Leaf, k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":11,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.012068987s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.564448+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 5 2 Leaf) 22 0 Leaf, t': Node Leaf 9 2 (Node (Node (Node Leaf 21 2 Leaf) 26 4 Leaf) 32 4 (Node Leaf 40 1 Leaf)), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":11,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.013148069s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.581317+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 0 2 (Node (Node Leaf 6 3 Leaf) 14 3 (Node Leaf 19 5 Leaf))) 20 5 Leaf, t': Node Leaf 6 5 (Node (Node Leaf 12 4 (Node Leaf 18 4 Leaf)) 37 4 (Node Leaf 39 0 Leaf)), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.000453949s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.599036+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 1 5 (Node Leaf 4 1 Leaf)) 27 3 (Node Leaf 30 4 Leaf)) 38 2 Leaf, t': Node (Node (Node Leaf 22 0 Leaf) 33 4 (Node Leaf 34 3 Leaf)) 37 2 (Node Leaf 40 2 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":6,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.005681038s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.604646+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 16 0 Leaf, t': Node (Node (Node (Node Leaf 0 3 Leaf) 27 0 (Node Leaf 28 1 Leaf)) 34 4 Leaf) 37 0 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":28,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.093305826s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.614832+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 22 5 (Node (Node (Node Leaf 23 1 Leaf) 25 1 Leaf) 29 5 (Node Leaf 40 3 Leaf)), t': Node (Node Leaf 2 0 (Node (Node Leaf 6 0 Leaf) 14 4 Leaf)) 28 2 (Node Leaf 32 4 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":16,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.018640995s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.712957+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 9 2 Leaf) 28 1 (Node (Node Leaf 35 4 Leaf) 36 2 (Node Leaf 39 3 Leaf)), t': Node (Node (Node Leaf 10 1 Leaf) 11 4 Leaf) 15 0 (Node Leaf 16 0 (Node Leaf 28 2 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000066996s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.738492+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 25 1 Leaf, t': Node (Node Leaf 4 5 Leaf) 5 4 (Node Leaf 18 3 (Node Leaf 37 5 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000046968s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.742885+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 28 2 Leaf, t': Node Leaf 6 3 (Node Leaf 8 0 (Node (Node Leaf 19 3 Leaf) 27 0 (Node Leaf 37 1 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000051975s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.746481+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 7 1 Leaf, t': Node (Node Leaf 5 4 (Node Leaf 12 4 Leaf)) 20 1 (Node Leaf 21 3 (Node Leaf 30 0 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000053883s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.750466+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 32 4 Leaf, t': Node (Node Leaf 0 5 (Node (Node Leaf 28 2 Leaf) 32 2 Leaf)) 33 1 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000057936s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.754732+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 10 4 Leaf, t': Node (Node Leaf 2 2 (Node (Node Leaf 5 1 Leaf) 6 5 Leaf)) 14 0 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000041008s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.759297+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 6 5 Leaf, t': Node Leaf 0 2 (Node (Node Leaf 5 1 (Node Leaf 7 2 Leaf)) 13 0 (Node Leaf 24 1 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000051975s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.764671+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 20 5 Leaf, t': Node (Node Leaf 3 0 (Node Leaf 17 2 Leaf)) 21 5 (Node Leaf 27 2 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000050068s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.769259+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 18 1 Leaf, t': Node (Node (Node Leaf 16 4 Leaf) 23 5 (Node Leaf 25 1 Leaf)) 29 1 (Node Leaf 31 3 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000059128s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.773860+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 13 0 Leaf) 28 5 Leaf, t': Node (Node Leaf 15 3 (Node Leaf 17 5 Leaf)) 18 0 (Node Leaf 28 4 (Node Leaf 32 2 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000061035s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.778709+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 30 4 (Node Leaf 38 3 Leaf), t': Node (Node Leaf 2 0 (Node Leaf 4 1 Leaf)) 6 0 (Node (Node Leaf 19 0 Leaf) 30 0 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000351906s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.785918+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 28 3 (Node Leaf 37 4 Leaf), t': Node (Node (Node Leaf 4 5 (Node Leaf 24 3 Leaf)) 26 0 (Node Leaf 29 4 Leaf)) 36 5 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000330925s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.791152+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 0 3 (Node Leaf 2 2 Leaf)) 9 5 Leaf, t': Node (Node (Node Leaf 3 3 Leaf) 4 5 (Node (Node Leaf 10 3 Leaf) 20 3 Leaf)) 21 0 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000315905s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.795579+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 18 2 Leaf, t': Node (Node Leaf 7 1 (Node Leaf 14 3 (Node Leaf 16 2 Leaf))) 28 1 (Node Leaf 31 2 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000372171s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.799687+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 14 4 Leaf, t': Node (Node (Node Leaf 6 4 (Node Leaf 12 1 Leaf)) 21 3 Leaf) 25 5 (Node Leaf 33 0 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000381947s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.805166+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 28 5 Leaf, t': Node Leaf 10 0 (Node (Node Leaf 23 1 Leaf) 29 4 (Node (Node Leaf 36 0 Leaf) 40 0 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000360966s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.809984+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 16 3 Leaf, t': Node (Node Leaf 0 0 (Node Leaf 1 2 (Node (Node Leaf 16 0 Leaf) 28 3 Leaf))) 35 5 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000325918s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.814307+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 28 1 Leaf, t': Node (Node (Node Leaf 2 3 Leaf) 9 2 (Node Leaf 10 0 Leaf)) 30 0 (Node Leaf 36 0 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000344992s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.818906+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 9 0 Leaf, t': Node (Node (Node (Node Leaf 3 1 Leaf) 10 4 (Node Leaf 11 4 Leaf)) 22 0 Leaf) 38 0 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000344992s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.823790+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 19 4 Leaf, t': Node Leaf 3 1 (Node (Node Leaf 5 5 (Node (Node Leaf 11 3 Leaf) 28 0 Leaf)) 38 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.000349998s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.828414+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 2 3 Leaf) 16 2 Leaf, t': Node (Node (Node (Node Leaf 5 5 (Node Leaf 8 0 Leaf)) 17 0 Leaf) 23 1 Leaf) 35 0 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":8,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000072956s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.834511+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 4 5 (Node (Node (Node Leaf 10 5 Leaf) 22 3 Leaf) 23 5 Leaf), t': Node (Node (Node (Node Leaf 0 3 Leaf) 1 4 Leaf) 3 0 (Node Leaf 6 5 Leaf)) 23 2 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":5,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000065088s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.839326+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 3 5 Leaf, t': Node Leaf 1 5 (Node (Node (Node Leaf 6 3 Leaf) 11 2 (Node Leaf 25 1 Leaf)) 35 1 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":21,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000100851s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.843811+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 3 2 Leaf) 18 5 Leaf, t': Node (Node Leaf 4 5 (Node Leaf 5 3 (Node Leaf 15 1 Leaf))) 16 4 (Node Leaf 35 3 Leaf), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":28,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000128031s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.847554+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node (Node (Node Leaf 5 2 Leaf) 15 1 (Node Leaf 17 5 Leaf)) 24 3 Leaf) 35 4 Leaf, t': Node (Node (Node Leaf 2 5 Leaf) 6 4 (Node (Node Leaf 14 3 Leaf) 22 3 Leaf)) 27 3 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":3,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000073910s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.851252+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 16 2 Leaf, t': Node (Node (Node (Node Leaf 3 4 Leaf) 9 1 Leaf) 25 4 Leaf) 32 0 (Node Leaf 36 5 Leaf), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":13,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000084877s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.855946+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 1 1 (Node (Node Leaf 19 1 (Node (Node Leaf 30 4 Leaf) 35 5 Leaf)) 37 0 Leaf), t': Node (Node Leaf 2 2 Leaf) 6 2 (Node Leaf 22 1 (Node (Node Leaf 23 0 Leaf) 34 5 Leaf)), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000061989s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.860448+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 2 4 (Node Leaf 27 2 Leaf), t': Node Leaf 12 2 (Node Leaf 15 0 (Node (Node Leaf 26 2 Leaf) 36 5 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":4,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000051975s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.864313+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 1 2 (Node (Node Leaf 2 0 Leaf) 20 1 (Node Leaf 22 5 (Node Leaf 33 4 Leaf))), t': Node (Node Leaf 2 5 Leaf) 10 1 (Node Leaf 13 2 (Node (Node Leaf 28 3 Leaf) 37 3 Leaf)), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000061989s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.868227+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 5 1 (Node (Node Leaf 16 5 Leaf) 21 0 (Node Leaf 22 5 Leaf)), t': Node (Node Leaf 4 1 Leaf) 16 4 (Node (Node Leaf 17 2 Leaf) 18 4 (Node Leaf 28 0 Leaf)), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":7,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000074863s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.872621+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 5 3 (Node (Node (Node Leaf 14 1 Leaf) 15 4 (Node Leaf 16 2 Leaf)) 34 0 Leaf), t': Node (Node Leaf 0 4 (Node (Node Leaf 4 2 Leaf) 5 5 Leaf)) 19 5 (Node Leaf 30 5 Leaf), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":9,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.009344101s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.878965+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 6 4 Leaf, t': Node (Node (Node (Node Leaf 5 4 Leaf) 14 2 Leaf) 25 3 (Node Leaf 26 0 Leaf)) 35 1 Leaf, k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":7,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.006629944s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.892875+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 29 5 Leaf, t': Node (Node (Node Leaf 1 4 (Node Leaf 3 2 (Node Leaf 9 3 Leaf))) 27 3 Leaf) 39 2 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.001077890s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.904103+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 24 5 Leaf, t': Node Leaf 1 5 (Node (Node Leaf 3 0 Leaf) 7 1 (Node (Node Leaf 27 1 Leaf) 37 1 Leaf)), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":9,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.009081841s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.909517+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 1 5 (Node Leaf 2 2 Leaf), t': Node (Node (Node Leaf 0 2 Leaf) 4 0 (Node Leaf 7 4 (Node Leaf 10 5 Leaf))) 31 3 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":4,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.003058195s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.922913+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 1 4 Leaf) 7 0 Leaf) 19 1 (Node Leaf 36 1 (Node Leaf 37 3 Leaf)), t': Node Leaf 3 2 (Node (Node Leaf 5 0 (Node Leaf 29 5 Leaf)) 35 0 (Node Leaf 36 5 Leaf)), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.000338078s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.930384+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 0 4 (Node (Node Leaf 7 2 (Node Leaf 24 4 Leaf)) 27 5 (Node Leaf 36 0 Leaf)), t': Node (Node Leaf 2 5 Leaf) 13 1 (Node (Node Leaf 19 3 Leaf) 20 1 (Node Leaf 33 3 Leaf)), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":3,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.001857042s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.934908+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 10 3 Leaf, t': Node (Node (Node Leaf 3 3 (Node (Node Leaf 4 1 Leaf) 31 1 Leaf)) 36 4 Leaf) 40 3 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":4,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.003085852s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.940847+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 0 3 (Node (Node Leaf 3 5 (Node Leaf 4 2 Leaf)) 14 0 (Node Leaf 35 3 Leaf)), t': Node (Node (Node Leaf 12 5 (Node Leaf 17 4 Leaf)) 25 5 Leaf) 33 5 (Node Leaf 40 3 Leaf), k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":15,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.016607046s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.948298+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 5 2 (Node Leaf 14 5 Leaf), t': Node Leaf 3 1 (Node (Node Leaf 8 1 Leaf) 9 1 (Node Leaf 39 2 (Node Leaf 40 2 Leaf))), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":7,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.007624865s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.969262+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 0 2 Leaf) 6 3 (Node Leaf 16 2 (Node Leaf 40 3 Leaf)), k: 2, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000030994s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.983205+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 14 4 Leaf) 16 3 Leaf) 17 3 (Node Leaf 21 0 (Node Leaf 36 5 Leaf)), k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000033855s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.988199+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 5 2 Leaf) 8 2 (Node (Node Leaf 10 1 Leaf) 33 0 (Node Leaf 37 2 Leaf)), k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000032902s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.992248+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 3 3 Leaf) 7 2 (Node (Node Leaf 10 2 Leaf) 14 3 (Node Leaf 38 3 Leaf)), k: 2, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000043154s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.995985+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 4 2 Leaf) 6 2 Leaf) 9 4 (Node Leaf 11 5 Leaf), k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000027895s","timeout":600.0,"timestamp":"2026-01-19T15:20:37.999678+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 12 2 (Node (Node Leaf 17 1 Leaf) 19 5 (Node Leaf 21 4 Leaf))) 24 5 Leaf, k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000036955s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.003754+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 6 2 (Node Leaf 8 0 Leaf)) 10 5 (Node Leaf 27 1 Leaf), k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000030994s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.009255+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 5 1 (Node Leaf 15 0 (Node (Node Leaf 20 4 (Node Leaf 23 0 Leaf)) 39 1 Leaf)), k: 4, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000041962s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.013599+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 4 2 Leaf, t': Node Leaf 1 5 (Node Leaf 5 4 (Node (Node Leaf 14 5 Leaf) 28 2 Leaf)), k: 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000042915s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.017820+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 4 5 Leaf) 12 2 (Node (Node Leaf 15 4 Leaf) 27 2 (Node Leaf 39 3 Leaf)), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":5,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000051022s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.022054+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 12 0 (Node (Node (Node Leaf 21 2 Leaf) 22 5 (Node Leaf 23 0 Leaf)) 27 5 Leaf), k: 3, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000325918s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.028217+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 20 1 Leaf) 28 2 (Node (Node (Node Leaf 30 4 Leaf) 34 1 Leaf) 38 4 Leaf), k: 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.001107931s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.033242+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 2 4 (Node Leaf 6 4 Leaf)) 8 3 (Node Leaf 10 1 (Node Leaf 17 0 Leaf)), k: 1, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000307083s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.038204+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node Leaf 25 2 Leaf, t': Node Leaf 2 5 (Node (Node Leaf 19 2 Leaf) 25 1 (Node Leaf 27 1 (Node Leaf 33 5 Leaf))), k: 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000350952s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.042672+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 6 3 (Node Leaf 19 4 (Node Leaf 26 0 (Node Leaf 36 0 (Node Leaf 37 4 Leaf)))), k: 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000332117s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.046543+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 1 0 (Node Leaf 7 4 (Node (Node (Node Leaf 10 0 Leaf) 38 4 Leaf) 39 0 Leaf)), k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000290155s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.050327+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 1 4 Leaf) 6 3 (Node (Node Leaf 7 1 Leaf) 31 0 (Node Leaf 33 0 Leaf)), k: 3, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":4,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.002930164s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.054206+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node (Node Leaf 1 0 Leaf) 3 1 (Node Leaf 9 2 Leaf)) 19 0 Leaf) 39 2 Leaf, k: 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.001097918s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.060990+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 3 5 (Node Leaf 7 5 (Node (Node (Node Leaf 20 1 Leaf) 28 0 Leaf) 32 0 Leaf)), k: 0, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000361919s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.066304+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 10 5 (Node (Node (Node Leaf 22 1 Leaf) 28 1 (Node Leaf 34 4 Leaf)) 39 5 Leaf), k: 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.000339031s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.071224+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 0 3 (Node Leaf 15 0 Leaf), t': Node (Node Leaf 0 1 (Node Leaf 3 0 Leaf)) 14 2 (Node (Node Leaf 16 2 Leaf) 21 2 Leaf), k: 0, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000047207s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.078169+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 15 1 Leaf, t': Node (Node (Node Leaf 6 3 (Node Leaf 17 1 Leaf)) 25 0 Leaf) 30 5 (Node Leaf 38 4 Leaf), k: 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000044107s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.083523+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 30 1 Leaf, t': Node (Node (Node (Node Leaf 7 1 (Node Leaf 9 5 Leaf)) 33 5 Leaf) 39 1 Leaf) 40 5 Leaf, k: 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000049114s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.088673+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 3 3 (Node Leaf 4 0 Leaf), t': Node Leaf 2 3 (Node (Node (Node Leaf 20 5 Leaf) 25 2 Leaf) 30 5 (Node Leaf 39 5 Leaf)), k: 3, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":4,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000060797s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.093258+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node (Node Leaf 1 1 (Node Leaf 3 5 Leaf)) 12 2 (Node (Node Leaf 22 5 Leaf) 23 2 Leaf), t': Node Leaf 18 4 (Node (Node Leaf 29 3 Leaf) 30 4 (Node Leaf 32 1 (Node Leaf 35 4 Leaf))), k: 3, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000059843s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.097933+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 0 0 (Node (Node (Node Leaf 27 4 Leaf) 35 5 (Node Leaf 37 0 Leaf)) 39 0 Leaf), t': Node Leaf 6 5 (Node (Node Leaf 18 3 (Node Leaf 19 0 Leaf)) 36 1 (Node Leaf 38 3 Leaf)), k: 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":4,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000073195s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.102724+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 13 4 Leaf, t': Node (Node (Node Leaf 4 3 Leaf) 10 1 (Node Leaf 18 0 (Node Leaf 27 1 Leaf))) 36 3 Leaf, k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000046015s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.107619+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 10 3 Leaf, t': Node (Node (Node Leaf 14 4 Leaf) 18 5 (Node Leaf 36 5 Leaf)) 38 4 Leaf, k: 2, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000106096s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.112465+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 4 2 Leaf, t': Node (Node Leaf 4 4 (Node Leaf 13 2 Leaf)) 14 5 (Node Leaf 19 1 Leaf), k: 2, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000039816s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.120818+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node (Node Leaf 4 3 Leaf) 6 0 Leaf, t': Node (Node Leaf 1 4 Leaf) 2 1 (Node (Node Leaf 15 1 (Node Leaf 28 5 Leaf)) 40 3 Leaf), k: 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000052214s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.126698+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 12 1 Leaf, t': Node (Node (Node Leaf 4 0 Leaf) 7 1 (Node Leaf 10 1 Leaf)) 37 4 (Node Leaf 40 0 Leaf), k: 2, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":6,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.005523920s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.133173+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 15 1 Leaf, t': Node (Node (Node (Node Leaf 0 0 Leaf) 1 3 (Node Leaf 13 1 Leaf)) 29 0 Leaf) 32 3 Leaf, k: 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000468969s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.144362+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 9 0 (Node (Node Leaf 14 4 Leaf) 35 4 (Node Leaf 38 5 Leaf)), t': Node (Node Leaf 1 0 (Node Leaf 3 3 Leaf)) 16 2 (Node Leaf 19 2 (Node Leaf 35 4 Leaf)), k: 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.001230001s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.150186+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 0 0 Leaf, t': Node (Node (Node (Node Leaf 4 2 Leaf) 8 1 (Node Leaf 22 1 Leaf)) 24 2 Leaf) 32 0 Leaf, k: 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000346899s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.159337+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 8 4 Leaf, t': Node (Node (Node Leaf 20 4 (Node (Node Leaf 22 0 Leaf) 23 1 Leaf)) 26 2 Leaf) 34 5 Leaf, k: 4, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000342131s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.164582+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 4 0 Leaf, t': Node (Node (Node Leaf 3 4 (Node (Node Leaf 14 4 Leaf) 20 3 Leaf)) 28 0 Leaf) 29 4 Leaf, k: 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000346899s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.169434+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 15 1 Leaf, t': Node (Node Leaf 2 3 (Node Leaf 10 3 Leaf)) 20 5 (Node (Node Leaf 34 2 Leaf) 35 0 Leaf), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":4,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.003196001s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.174844+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 9 0 (Node (Node Leaf 25 1 Leaf) 30 4 (Node Leaf 38 0 Leaf)), t': Node Leaf 12 1 (Node (Node Leaf 17 3 Leaf) 21 4 (Node Leaf 28 1 (Node Leaf 30 1 Leaf))), k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000373125s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.183530+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 16 3 Leaf, t': Node (Node Leaf 13 2 (Node (Node Leaf 16 0 Leaf) 17 4 (Node Leaf 19 5 Leaf))) 23 4 Leaf, k: 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000365019s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.192981+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t : Node Leaf 2 1 (Node (Node Leaf 16 0 (Node (Node Leaf 22 1 Leaf) 32 3 Leaf)) 33 3 Leaf), t': Node (Node (Node Leaf 7 0 Leaf) 10 2 (Node (Node Leaf 13 0 Leaf) 18 1 Leaf)) 21 0 Leaf, k: 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":2,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.001220942s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.197888+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 9 4 Leaf, t2: Node (Node Leaf 2 2 Leaf) 11 4 (Node (Node Leaf 29 4 (Node Leaf 34 0 Leaf)) 36 5 Leaf), t3: Node (Node Leaf 4 1 (Node Leaf 8 0 Leaf)) 21 0 (Node (Node Leaf 38 3 Leaf) 39 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000067949s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.206952+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 18 0 Leaf, t2: Node (Node (Node Leaf 2 5 Leaf) 5 2 Leaf) 16 0 (Node (Node Leaf 20 3 Leaf) 37 5 Leaf), t3: Node (Node (Node Leaf 15 3 Leaf) 20 5 Leaf) 24 0 (Node (Node Leaf 28 1 Leaf) 39 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000069141s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.212230+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 12 1 Leaf, t2: Node (Node Leaf 5 1 (Node Leaf 13 0 Leaf)) 15 5 (Node Leaf 30 2 (Node Leaf 40 1 Leaf)), t3: Node Leaf 5 2 (Node (Node Leaf 9 5 Leaf) 12 1 (Node Leaf 18 5 (Node Leaf 40 0 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000070095s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.217343+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 36 1 Leaf, t2: Node (Node (Node Leaf 1 4 Leaf) 9 2 (Node Leaf 11 1 Leaf)) 18 1 (Node Leaf 24 5 Leaf), t3: Node (Node (Node Leaf 2 5 Leaf) 3 3 (Node Leaf 5 5 Leaf)) 40 4 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000143051s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.222416+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 16 2 Leaf, t2: Node (Node Leaf 6 0 Leaf) 11 4 (Node Leaf 22 3 (Node Leaf 23 5 (Node Leaf 24 5 Leaf))), t3: Node (Node Leaf 6 4 Leaf) 7 1 (Node (Node Leaf 21 3 Leaf) 29 3 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000098944s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.229434+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 3 2 Leaf, t2: Node (Node Leaf 9 5 Leaf) 13 3 (Node Leaf 16 0 (Node Leaf 22 1 Leaf)), t3: Node (Node Leaf 3 2 (Node Leaf 8 2 Leaf)) 27 4 (Node Leaf 31 0 (Node Leaf 39 2 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000067949s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.234816+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 2 1 Leaf, t2: Node Leaf 1 3 (Node Leaf 15 5 (Node (Node (Node Leaf 18 3 Leaf) 33 5 Leaf) 37 4 Leaf)), t3: Node (Node Leaf 0 3 (Node (Node Leaf 7 1 Leaf) 12 1 Leaf)) 28 4 (Node Leaf 30 1 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000064135s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.239820+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 19 0 Leaf, t2: Node Leaf 9 0 (Node (Node (Node Leaf 19 4 Leaf) 27 4 (Node Leaf 28 1 Leaf)) 34 5 Leaf), t3: Node Leaf 8 1 (Node (Node Leaf 23 0 Leaf) 27 2 (Node (Node Leaf 30 3 Leaf) 32 0 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000073910s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.243865+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 22 5 Leaf, t2: Node Leaf 14 3 (Node (Node Leaf 21 4 Leaf) 30 4 (Node Leaf 39 5 Leaf)), t3: Node (Node (Node Leaf 10 5 Leaf) 12 0 Leaf) 30 0 (Node Leaf 31 4 (Node Leaf 40 4 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000066996s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.248561+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 4 3 Leaf, t2: Node (Node Leaf 11 4 Leaf) 12 4 (Node Leaf 25 4 (Node (Node Leaf 32 1 Leaf) 35 1 Leaf)), t3: Node (Node Leaf 2 5 Leaf) 6 1 (Node Leaf 8 4 (Node (Node Leaf 25 2 Leaf) 34 2 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000104904s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.254219+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 27 2 Leaf, t2: Node (Node (Node Leaf 1 5 Leaf) 2 2 Leaf) 11 4 (Node Leaf 26 4 (Node Leaf 37 3 Leaf)), t3: Node Leaf 8 4 (Node Leaf 14 0 (Node (Node Leaf 21 0 Leaf) 30 5 (Node Leaf 36 0 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000681162s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.261089+00:00","trial":0,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 7 2 Leaf, t2: Node (Node Leaf 12 2 Leaf) 20 4 (Node (Node Leaf 32 4 Leaf) 34 1 (Node Leaf 36 1 Leaf)), t3: Node (Node Leaf 2 5 (Node Leaf 24 0 (Node Leaf 25 3 Leaf))) 34 5 (Node Leaf 39 3 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000581026s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.267199+00:00","trial":1,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 24 5 Leaf, t2: Node (Node Leaf 5 0 (Node (Node Leaf 8 1 Leaf) 10 1 Leaf)) 25 5 (Node Leaf 39 2 Leaf), t3: Node (Node (Node Leaf 9 4 Leaf) 17 2 Leaf) 26 5 (Node (Node Leaf 27 4 Leaf) 37 2 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000552893s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.272406+00:00","trial":2,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 12 1 Leaf, t2: Node (Node (Node Leaf 0 3 Leaf) 15 3 (Node Leaf 25 5 Leaf)) 26 0 (Node Leaf 38 5 Leaf), t3: Node Leaf 3 5 (Node Leaf 22 1 (Node (Node Leaf 25 5 (Node Leaf 38 1 Leaf)) 40 4 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000542879s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.277334+00:00","trial":3,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 5 0 Leaf, t2: Node Leaf 1 3 (Node Leaf 12 0 (Node (Node Leaf 34 5 Leaf) 35 2 (Node Leaf 40 1 Leaf))), t3: Node Leaf 1 0 (Node Leaf 2 5 (Node (Node (Node Leaf 10 3 Leaf) 23 2 Leaf) 36 3 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000548124s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.283222+00:00","trial":4,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 19 0 Leaf, t2: Node (Node (Node Leaf 7 3 Leaf) 20 4 (Node Leaf 23 5 Leaf)) 31 0 (Node Leaf 32 2 Leaf), t3: Node (Node Leaf 14 3 Leaf) 17 2 (Node Leaf 23 5 (Node Leaf 33 3 (Node Leaf 37 3 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000520945s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.288811+00:00","trial":5,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 15 3 Leaf, t2: Node (Node (Node (Node Leaf 4 2 Leaf) 20 3 (Node Leaf 25 0 Leaf)) 26 1 Leaf) 28 3 Leaf, t3: Node (Node Leaf 6 2 (Node Leaf 11 5 Leaf)) 12 5 (Node Leaf 28 3 (Node Leaf 34 3 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000612020s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.293694+00:00","trial":6,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 19 5 Leaf, t2: Node (Node (Node Leaf 0 2 Leaf) 13 1 Leaf) 17 2 (Node (Node Leaf 18 1 Leaf) 32 0 Leaf), t3: Node (Node (Node Leaf 8 2 (Node Leaf 10 3 Leaf)) 25 5 Leaf) 27 2 (Node Leaf 36 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000573158s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.298839+00:00","trial":7,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 1 4 Leaf, t2: Node (Node Leaf 14 4 (Node Leaf 16 3 (Node (Node Leaf 19 2 Leaf) 20 5 Leaf))) 22 5 Leaf, t3: Node (Node Leaf 6 0 Leaf) 10 3 (Node Leaf 17 1 (Node Leaf 18 3 (Node Leaf 33 3 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000804901s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.304598+00:00","trial":8,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t1: Node Leaf 5 3 Leaf, t2: Node (Node (Node (Node Leaf 1 2 Leaf) 5 2 (Node Leaf 9 1 Leaf)) 11 3 Leaf) 29 4 Leaf, t3: Node (Node (Node Leaf 2 1 Leaf) 3 1 (Node Leaf 9 0 Leaf)) 24 1 (Node Leaf 27 1 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_7"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000537157s","timeout":600.0,"timestamp":"2026-01-19T15:20:38.311396+00:00","trial":9,"workload":"BSTProplang"},"hash":"9ab139b30317cb7db12f5c432422aee95b5e137f"}
{"data":{"counterexample":"t: Node (Node Leaf 2 1 Leaf) 20 3 Leaf, t': Node (Node (Node Leaf 0 3 (Node Leaf 2 3 Leaf)) 23 3 (Node Leaf 30 5 Leaf)) 35 5 Leaf, k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":87,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000294924s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.199805+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 0 1 Leaf) 8 0 Leaf) 17 3 (Node Leaf 23 5 (Node Leaf 25 4 Leaf)), t': Node (Node (Node Leaf 0 0 Leaf) 18 0 (Node Leaf 20 2 (Node Leaf 34 3 Leaf))) 36 2 Leaf, k: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":228,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000736952s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.389599+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 4 Leaf) 8 5 (Node (Node Leaf 14 2 Leaf) 18 2 (Node Leaf 32 2 Leaf)), t': Node Leaf 2 1 (Node (Node (Node Leaf 10 3 Leaf) 19 0 Leaf) 25 5 (Node Leaf 33 4 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":151,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000957012s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.394340+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 1 1 Leaf) 19 5 Leaf) 29 4 (Node Leaf 33 4 Leaf), t': Node (Node Leaf 1 3 (Node Leaf 17 0 Leaf)) 24 2 (Node Leaf 25 2 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":553,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.001512051s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.400790+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 4 4 Leaf) 11 0 Leaf) 20 4 (Node (Node Leaf 23 3 Leaf) 33 3 Leaf), t': Node (Node Leaf 4 5 (Node Leaf 18 3 (Node Leaf 19 3 Leaf))) 34 4 (Node Leaf 38 5 Leaf), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":157,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000597954s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.407845+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 1 5 Leaf) 2 1 (Node (Node Leaf 5 2 (Node Leaf 27 4 Leaf)) 38 0 Leaf), t': Node (Node Leaf 0 1 Leaf) 1 4 (Node (Node (Node Leaf 2 2 Leaf) 38 0 Leaf) 39 3 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":109,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000401020s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.412903+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 1 2 Leaf) 3 3 Leaf) 6 5 Leaf, t': Node (Node (Node Leaf 1 5 Leaf) 9 4 Leaf) 32 2 (Node (Node Leaf 33 5 Leaf) 38 0 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":47,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000190020s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.418386+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 3 Leaf) 8 4 (Node Leaf 20 0 Leaf), t': Node (Node Leaf 2 5 Leaf) 3 3 (Node (Node (Node Leaf 6 1 Leaf) 7 4 Leaf) 34 0 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":292,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000859022s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.423070+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 0 Leaf) 6 3 Leaf, t': Node Leaf 2 4 (Node (Node (Node Leaf 4 0 Leaf) 9 0 (Node Leaf 36 5 Leaf)) 38 4 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":255,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000777006s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.428083+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 1 Leaf) 8 1 (Node (Node Leaf 19 0 Leaf) 30 4 (Node Leaf 35 0 Leaf)), t': Node (Node Leaf 2 5 Leaf) 7 0 (Node Leaf 20 3 (Node Leaf 37 4 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":114,"property":"UnionPost","strategy":"BespokeGenerator","time":"0.000410795s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.432799+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 5 Leaf) 7 1 (Node Leaf 17 5 (Node Leaf 23 1 Leaf)), t': Node Leaf 2 4 (Node (Node (Node Leaf 21 3 Leaf) 25 2 Leaf) 36 5 (Node Leaf 39 5 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":172,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.218487024s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.440145+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 3 Leaf) 8 0 Leaf, t': Node (Node Leaf 2 1 Leaf) 5 0 (Node Leaf 18 4 (Node (Node Leaf 22 5 Leaf) 39 0 Leaf)), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":282,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.355849028s","timeout":600.0,"timestamp":"2026-01-19T15:20:47.879442+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 1 3 (Node Leaf 24 1 Leaf)) 29 4 Leaf, t': Node Leaf 1 2 (Node (Node Leaf 12 2 (Node Leaf 14 3 (Node Leaf 18 2 Leaf))) 26 3 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":102,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.124207020s","timeout":600.0,"timestamp":"2026-01-19T15:20:48.240270+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 4 3 (Node Leaf 5 2 Leaf)) 34 5 (Node Leaf 35 5 Leaf), t': Node (Node Leaf 4 2 (Node Leaf 16 1 (Node Leaf 27 5 Leaf))) 28 1 (Node Leaf 35 4 Leaf), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":146,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.191888094s","timeout":600.0,"timestamp":"2026-01-19T15:20:48.369187+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 4 5 Leaf) 7 0 Leaf, t': Node Leaf 4 2 (Node (Node (Node Leaf 9 2 Leaf) 11 1 (Node Leaf 24 5 Leaf)) 39 0 Leaf), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":161,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.200221062s","timeout":600.0,"timestamp":"2026-01-19T15:20:48.566104+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node (Node Leaf 3 2 Leaf) 5 4 Leaf) 19 2 Leaf) 25 3 Leaf, t': Node Leaf 0 1 (Node (Node Leaf 5 5 (Node Leaf 15 0 Leaf)) 21 5 (Node Leaf 32 1 Leaf)), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":486,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.646241903s","timeout":600.0,"timestamp":"2026-01-19T15:20:48.771384+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 3 1 (Node Leaf 14 2 (Node Leaf 22 4 Leaf))) 23 0 (Node Leaf 34 4 Leaf), t': Node Leaf 3 2 (Node (Node Leaf 12 5 Leaf) 18 0 (Node Leaf 23 3 (Node Leaf 28 3 Leaf))), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":123,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.166496038s","timeout":600.0,"timestamp":"2026-01-19T15:20:49.424019+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 4 2 Leaf) 12 2 Leaf) 18 2 Leaf, t': Node (Node Leaf 4 3 (Node Leaf 6 2 (Node Leaf 14 1 (Node Leaf 17 3 Leaf)))) 30 3 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":111,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.140098095s","timeout":600.0,"timestamp":"2026-01-19T15:20:49.612286+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 2 Leaf) 10 3 Leaf, t': Node Leaf 2 3 (Node (Node Leaf 12 5 Leaf) 15 3 (Node Leaf 17 0 (Node Leaf 22 1 Leaf))), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":259,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.330077887s","timeout":600.0,"timestamp":"2026-01-19T15:20:49.757763+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 4 2 (Node (Node Leaf 12 5 Leaf) 19 1 Leaf)) 20 1 (Node Leaf 25 0 Leaf), t': Node (Node Leaf 0 1 (Node Leaf 4 1 Leaf)) 18 5 (Node Leaf 32 5 (Node Leaf 35 1 Leaf)), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":416,"property":"UnionPost","strategy":"CoverageGenerator","time":"0.557976007s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.093367+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 22 3 Leaf) 30 5 Leaf) 37 0 Leaf, t': Node (Node (Node Leaf 16 2 Leaf) 19 4 (Node Leaf 26 3 Leaf)) 30 1 (Node Leaf 38 1 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":3,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000086069s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.657999+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 7 1 Leaf) 19 0 Leaf) 24 4 (Node (Node Leaf 26 3 Leaf) 36 4 Leaf), t': Node (Node (Node Leaf 2 2 (Node (Node Leaf 8 3 Leaf) 11 0 Leaf)) 16 0 Leaf) 19 3 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000086069s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.662864+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 2 (Node (Node Leaf 9 3 Leaf) 16 3 Leaf)) 18 3 Leaf, t': Node (Node (Node Leaf 1 1 Leaf) 13 3 (Node Leaf 16 2 (Node Leaf 30 1 Leaf))) 33 3 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":7,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000117064s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.668208+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 3 1 Leaf) 23 2 (Node Leaf 35 4 Leaf)) 36 4 (Node Leaf 37 5 Leaf), t': Node (Node (Node Leaf 12 3 (Node Leaf 15 0 Leaf)) 23 1 Leaf) 28 4 (Node Leaf 38 3 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000098944s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.672726+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 2 1 Leaf) 11 4 (Node Leaf 30 2 Leaf)) 32 2 (Node Leaf 38 1 Leaf), t': Node (Node Leaf 4 4 (Node Leaf 9 2 (Node (Node Leaf 10 0 Leaf) 15 0 Leaf))) 30 0 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000077009s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.677012+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 10 5 Leaf) 12 2 (Node (Node Leaf 19 2 (Node Leaf 25 0 Leaf)) 33 4 Leaf), t': Node (Node Leaf 9 4 Leaf) 10 0 (Node (Node Leaf 21 4 Leaf) 36 2 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000091076s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.682133+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 7 5 Leaf) 8 5 (Node (Node (Node Leaf 14 2 Leaf) 31 3 Leaf) 39 2 Leaf), t': Node Leaf 7 1 (Node (Node Leaf 18 2 Leaf) 25 3 (Node Leaf 26 4 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":3,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000077009s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.688027+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 16 3 Leaf) 20 5 Leaf, t': Node (Node (Node Leaf 5 5 Leaf) 14 0 Leaf) 16 4 (Node (Node Leaf 35 3 Leaf) 39 2 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":7,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000116110s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.692466+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 6 5 Leaf) 30 1 Leaf, t': Node (Node Leaf 7 5 Leaf) 15 1 (Node Leaf 21 4 (Node Leaf 30 3 (Node Leaf 34 3 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":6,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000099897s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.696900+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 36 5 Leaf) 40 3 Leaf, t': Node Leaf 13 0 (Node Leaf 32 2 (Node (Node (Node Leaf 38 5 Leaf) 39 4 Leaf) 40 4 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":5,"property":"UnionModel","strategy":"BespokeGenerator","time":"0.000106096s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.702638+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 1 (Node Leaf 17 0 Leaf)) 24 1 (Node (Node Leaf 26 5 Leaf) 32 0 Leaf), t': Node (Node Leaf 1 2 Leaf) 9 1 (Node (Node Leaf 13 3 Leaf) 21 0 (Node Leaf 24 2 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":6,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.005784035s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.709121+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 14 4 Leaf) 23 5 Leaf, t': Node Leaf 5 1 (Node Leaf 7 5 (Node Leaf 9 5 (Node Leaf 23 4 (Node Leaf 36 3 Leaf))))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":6,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.006738901s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.719422+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 1 2 (Node Leaf 3 1 (Node (Node Leaf 7 1 Leaf) 16 1 Leaf))) 39 5 Leaf, t': Node Leaf 1 5 (Node (Node (Node Leaf 4 4 Leaf) 15 5 (Node Leaf 17 5 Leaf)) 22 1 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":3,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.002572060s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.732354+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node (Node Leaf 1 5 Leaf) 7 1 Leaf) 10 1 Leaf) 14 4 (Node Leaf 29 1 Leaf), t': Node Leaf 0 2 (Node Leaf 14 0 (Node (Node (Node Leaf 24 4 Leaf) 35 3 Leaf) 39 1 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":14,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.019028902s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.739918+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 1 2 (Node Leaf 4 4 Leaf)) 7 3 (Node (Node Leaf 25 2 Leaf) 28 1 Leaf), t': Node Leaf 4 1 (Node (Node Leaf 8 0 Leaf) 20 3 (Node Leaf 27 2 (Node Leaf 39 4 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.001202822s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.763823+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node (Node Leaf 0 1 Leaf) 2 4 (Node Leaf 6 4 Leaf)) 11 3 Leaf) 20 3 Leaf, t': Node (Node Leaf 2 0 Leaf) 12 4 (Node (Node Leaf 22 1 (Node Leaf 33 0 Leaf)) 37 1 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.003066063s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.770941+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node Leaf 21 2 Leaf, t': Node (Node Leaf 8 3 Leaf) 11 3 (Node Leaf 21 1 (Node (Node Leaf 27 3 Leaf) 28 3 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.001130819s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.779837+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 35 1 Leaf) 40 4 Leaf, t': Node (Node (Node Leaf 8 1 (Node Leaf 16 2 Leaf)) 18 4 (Node Leaf 26 0 Leaf)) 35 3 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.002966881s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.785714+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node Leaf 40 3 Leaf, t': Node (Node Leaf 11 4 Leaf) 32 3 (Node Leaf 33 4 (Node (Node Leaf 38 0 Leaf) 40 0 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.003338099s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.792992+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 19 4 Leaf) 25 0 Leaf, t': Node (Node Leaf 5 0 Leaf) 9 0 (Node Leaf 23 1 (Node Leaf 25 5 (Node Leaf 36 1 Leaf)))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"UnionModel","strategy":"CoverageGenerator","time":"0.003085136s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.801651+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node Leaf 4 0 (Node Leaf 10 2 (Node Leaf 28 5 Leaf)), t': Node (Node Leaf 3 4 (Node (Node Leaf 17 4 Leaf) 19 1 (Node Leaf 24 5 Leaf))) 30 4 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":9,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000084877s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.811330+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 1 4 (Node Leaf 4 2 (Node Leaf 22 3 Leaf))) 29 5 (Node Leaf 38 1 Leaf), t': Node (Node Leaf 4 5 (Node Leaf 5 0 (Node Leaf 19 1 Leaf))) 20 0 (Node Leaf 25 1 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":22,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000153065s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.816133+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node Leaf 2 2 (Node (Node Leaf 5 0 Leaf) 11 3 (Node Leaf 18 4 Leaf)), t': Node (Node (Node Leaf 0 3 (Node Leaf 13 4 Leaf)) 32 3 Leaf) 38 1 (Node Leaf 39 0 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":10,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000087023s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.820950+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 0 (Node Leaf 23 5 (Node Leaf 36 0 Leaf))) 38 4 (Node Leaf 39 3 Leaf), t': Node Leaf 4 4 (Node (Node Leaf 11 2 Leaf) 18 1 Leaf), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":29,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000164032s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.825009+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 0 4 Leaf) 2 0 (Node Leaf 14 1 Leaf)) 15 5 Leaf, t': Node (Node Leaf 1 5 Leaf) 5 1 (Node (Node Leaf 23 4 Leaf) 27 1 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":267,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.001163960s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.828791+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 1 4 Leaf) 22 5 (Node Leaf 24 5 (Node Leaf 28 1 Leaf)), t': Node Leaf 0 2 (Node Leaf 5 3 (Node (Node Leaf 18 0 (Node Leaf 24 4 Leaf)) 39 3 Leaf)), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000062943s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.834490+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 0 4 Leaf) 18 5 (Node Leaf 28 2 (Node Leaf 29 4 (Node Leaf 40 1 Leaf))), t': Node Leaf 4 2 (Node Leaf 13 3 (Node (Node Leaf 20 2 Leaf) 21 0 Leaf)), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":177,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000763178s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.838879+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 5 (Node Leaf 8 3 (Node Leaf 17 0 Leaf))) 30 2 (Node Leaf 35 2 Leaf), t': Node (Node (Node (Node Leaf 2 2 Leaf) 4 5 Leaf) 8 5 Leaf) 20 1 (Node Leaf 36 1 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000067949s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.844111+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 0 1 Leaf) 1 5 (Node Leaf 2 5 Leaf)) 28 1 (Node Leaf 40 3 Leaf), t': Node Leaf 4 3 (Node (Node (Node Leaf 18 1 Leaf) 23 0 Leaf) 29 4 (Node Leaf 31 0 Leaf)), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000079870s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.849530+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 2 0 Leaf) 5 2 (Node (Node Leaf 28 4 Leaf) 32 2 Leaf)) 36 4 Leaf, t': Node (Node Leaf 3 1 Leaf) 20 3 (Node Leaf 28 1 (Node (Node Leaf 29 1 Leaf) 32 4 Leaf)), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"DeleteUnion","strategy":"BespokeGenerator","time":"0.000063181s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.855071+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node Leaf 5 5 (Node (Node Leaf 6 0 (Node Leaf 13 0 Leaf)) 34 2 Leaf), t': Node (Node (Node (Node Leaf 3 3 Leaf) 6 1 Leaf) 13 0 Leaf) 18 2 (Node Leaf 27 3 Leaf), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":86,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.110110998s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.861453+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 4 0 Leaf) 5 2 (Node Leaf 12 1 (Node Leaf 17 4 (Node Leaf 27 0 Leaf))), t': Node (Node (Node Leaf 1 4 (Node Leaf 4 2 Leaf)) 12 5 Leaf) 22 4 (Node Leaf 25 4 Leaf), k: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":75,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.101087093s","timeout":600.0,"timestamp":"2026-01-19T15:20:50.976308+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node Leaf 3 1 Leaf, t': Node (Node (Node Leaf 0 3 (Node (Node Leaf 2 1 Leaf) 17 4 Leaf)) 36 4 Leaf) 38 4 Leaf, k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":33,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.040400028s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.082564+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 1 3 Leaf) 4 3 (Node Leaf 5 4 Leaf)) 12 2 (Node Leaf 14 1 Leaf), t': Node (Node (Node (Node Leaf 1 1 (Node Leaf 26 5 Leaf)) 30 2 Leaf) 35 1 Leaf) 40 5 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":5,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.011465073s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.128380+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 3 (Node Leaf 5 1 Leaf)) 13 1 (Node Leaf 19 1 Leaf), t': Node Leaf 4 5 (Node (Node Leaf 10 1 (Node Leaf 11 3 (Node Leaf 28 3 Leaf))) 37 3 Leaf), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":6,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.019262075s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.181766+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node (Node Leaf 1 2 (Node Leaf 6 2 Leaf)) 8 3 Leaf) 18 5 Leaf, t': Node (Node Leaf 3 2 Leaf) 15 0 (Node Leaf 29 5 (Node (Node Leaf 33 2 Leaf) 39 4 Leaf)), k: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":34,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.050194979s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.226475+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node Leaf 4 0 Leaf, t': Node (Node (Node Leaf 2 4 Leaf) 6 1 (Node Leaf 12 2 (Node Leaf 32 3 Leaf))) 35 0 Leaf, k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":8,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.008247852s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.283286+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 1 1 (Node Leaf 7 4 Leaf)) 30 5 (Node (Node Leaf 33 0 Leaf) 34 5 Leaf), t': Node Leaf 2 2 (Node (Node (Node Leaf 3 3 (Node Leaf 10 1 Leaf)) 39 1 Leaf) 40 4 Leaf), k: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":73,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.091223001s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.296058+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 3 0 (Node Leaf 15 0 Leaf)) 18 4 Leaf, t': Node Leaf 4 0 (Node (Node Leaf 14 3 Leaf) 17 4 (Node (Node Leaf 32 2 Leaf) 34 3 Leaf)), k: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":76,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.092554092s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.393533+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 2 2 Leaf) 5 2 (Node Leaf 11 5 (Node Leaf 22 1 (Node Leaf 30 1 Leaf))), t': Node Leaf 2 4 (Node (Node Leaf 5 5 Leaf) 7 0 (Node (Node Leaf 12 2 Leaf) 18 5 Leaf)), k: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":131,"property":"DeleteUnion","strategy":"CoverageGenerator","time":"0.184923172s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.490842+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 0 2 (Node Leaf 1 5 Leaf)) 7 2 (Node Leaf 30 3 (Node Leaf 34 2 Leaf)), k: 1, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000051975s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.682863+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 10 5 Leaf) 13 2 (Node Leaf 22 4 Leaf)) 30 1 (Node Leaf 37 5 Leaf), k: 3, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":3,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000051022s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.688330+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 3 5 Leaf) 11 3 (Node Leaf 20 4 (Node Leaf 31 3 Leaf))) 38 5 Leaf, k: 0, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000061989s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.693339+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 3 2 Leaf) 6 0 Leaf) 29 1 (Node Leaf 34 1 (Node Leaf 37 0 Leaf)), k: 2, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000041962s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.700778+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 8 5 Leaf) 13 2 (Node (Node Leaf 14 2 Leaf) 19 3 Leaf)) 32 1 Leaf, k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000039101s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.706566+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 3 1 Leaf) 12 2 (Node Leaf 23 2 Leaf), k: 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000027895s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.711819+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 3 5 (Node (Node (Node (Node Leaf 5 2 Leaf) 13 1 Leaf) 17 1 Leaf) 35 4 Leaf), k: 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":17,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000115871s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.716191+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 0 0 (Node Leaf 3 2 Leaf)) 11 1 (Node (Node Leaf 13 2 Leaf) 25 3 Leaf), k: 3, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000072956s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.721194+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 3 4 Leaf) 4 3 (Node (Node Leaf 9 2 Leaf) 36 3 Leaf), k: 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000038862s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.725914+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 7 3 Leaf) 20 1 (Node Leaf 26 5 Leaf)) 27 2 (Node Leaf 28 4 Leaf), k: 2, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"InsertUnion","strategy":"BespokeGenerator","time":"0.000046015s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.731301+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node (Node (Node Leaf 7 5 Leaf) 9 5 Leaf) 14 2 Leaf) 15 1 Leaf) 37 5 Leaf, k: 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.003495932s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.737987+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node (Node Leaf 9 4 Leaf) 10 5 Leaf) 12 3 Leaf) 23 2 (Node Leaf 35 5 Leaf), k: 1, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.001322031s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.746080+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 11 3 Leaf) 16 2 (Node (Node Leaf 27 2 (Node Leaf 28 4 Leaf)) 35 0 Leaf), k: 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":15,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.021018982s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.755231+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 2 4 (Node (Node (Node Leaf 18 4 Leaf) 27 3 Leaf) 30 5 Leaf)) 32 0 Leaf, k: 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.004106045s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.781839+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node Leaf 3 4 Leaf) 7 4 (Node (Node Leaf 12 2 Leaf) 29 4 (Node Leaf 30 3 Leaf)), k: 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":6,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.005903959s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.791084+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node Leaf 6 5 Leaf, t': Node Leaf 2 0 (Node (Node (Node Leaf 12 1 (Node Leaf 17 0 Leaf)) 22 2 Leaf) 29 2 Leaf), k: 2, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":12,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.013935804s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.802226+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node Leaf 0 1 (Node (Node (Node Leaf 2 0 Leaf) 22 2 Leaf) 23 4 (Node Leaf 27 1 Leaf)), k: 5, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.001051903s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.820712+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node Leaf 4 0 (Node Leaf 10 0 Leaf)) 11 4 (Node Leaf 20 2 Leaf)) 21 3 Leaf, k: 2, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":6,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.005678177s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.826162+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Leaf, t': Node (Node (Node (Node Leaf 1 1 (Node Leaf 13 4 Leaf)) 24 3 Leaf) 36 3 Leaf) 38 4 Leaf, k: 1, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":5,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.004281044s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.835865+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t: Node (Node Leaf 0 4 (Node Leaf 11 5 Leaf)) 23 0 Leaf, t': Node Leaf 0 4 (Node Leaf 4 3 (Node (Node (Node Leaf 13 2 Leaf) 28 4 Leaf) 37 5 Leaf)), k: 0, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":3,"property":"InsertUnion","strategy":"CoverageGenerator","time":"0.002112865s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.844331+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node (Node Leaf 6 5 (Node Leaf 7 2 Leaf)) 22 3 Leaf) 30 1 Leaf, t': Node (Node Leaf 7 5 (Node Leaf 16 4 (Node Leaf 31 5 Leaf))) 32 3 (Node Leaf 35 4 Leaf), k: 5, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000072002s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.853118+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node (Node Leaf 2 0 Leaf) 5 3 Leaf) 6 1 (Node Leaf 8 4 (Node Leaf 24 5 Leaf)), t': Node (Node Leaf 1 2 Leaf) 12 0 (Node (Node Leaf 21 5 Leaf) 26 4 Leaf), k: 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":3,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000064135s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.857781+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node (Node Leaf 1 4 Leaf) 3 0 Leaf) 7 0 (Node Leaf 37 1 Leaf), t': Node (Node Leaf 20 3 Leaf) 28 3 (Node Leaf 39 1 (Node Leaf 40 3 Leaf)), k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":3,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000069141s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.862043+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node (Node Leaf 2 1 Leaf) 6 3 Leaf) 17 0 (Node Leaf 25 4 (Node Leaf 34 5 Leaf)), t': Node (Node (Node Leaf 1 3 Leaf) 18 4 Leaf) 23 1 (Node (Node Leaf 31 4 Leaf) 39 4 Leaf), k: 5, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000073910s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.866498+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node Leaf 3 3 Leaf) 12 1 Leaf, t': Node Leaf 5 1 (Node (Node Leaf 10 4 (Node Leaf 16 2 (Node Leaf 27 3 Leaf))) 39 4 Leaf), k: 0, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":5,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000062943s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.870903+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node Leaf 1 4 (Node (Node Leaf 23 5 Leaf) 27 2 (Node Leaf 40 2 Leaf)), t': Node Leaf 2 1 (Node (Node Leaf 5 4 Leaf) 15 2 (Node Leaf 22 3 Leaf)), k: 1, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":8,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000077963s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.875843+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node Leaf 12 0 (Node Leaf 14 0 Leaf)) 27 4 (Node (Node Leaf 29 5 Leaf) 38 5 Leaf), t': Node Leaf 15 0 (Node Leaf 18 3 (Node Leaf 31 3 (Node Leaf 38 5 Leaf))), k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000052929s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.879921+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node Leaf 3 4 Leaf) 4 2 Leaf, t': Node (Node (Node Leaf 20 5 Leaf) 21 2 (Node Leaf 28 1 Leaf)) 30 3 Leaf, k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000041008s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.883808+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node Leaf 6 4 Leaf) 9 1 Leaf, t': Node (Node Leaf 10 5 Leaf) 12 0 (Node Leaf 15 4 (Node (Node Leaf 29 0 Leaf) 30 5 Leaf)), k: 0, v: 3","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":3,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000054121s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.887670+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node Leaf 4 1 Leaf) 12 1 Leaf, t': Node Leaf 6 4 (Node Leaf 15 4 (Node Leaf 16 2 (Node Leaf 39 2 Leaf))), k: 0, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"UnionDeleteInsert","strategy":"BespokeGenerator","time":"0.000054121s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.892085+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node Leaf 0 1 Leaf, t': Node (Node Leaf 1 2 Leaf) 3 0 (Node Leaf 4 3 (Node (Node Leaf 19 3 Leaf) 34 4 Leaf)), k: 0, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":5,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.004265070s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.898338+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node Leaf 7 2 Leaf) 14 0 Leaf, t': Node (Node (Node Leaf 27 1 Leaf) 32 4 (Node Leaf 33 2 Leaf)) 35 3 (Node Leaf 40 3 Leaf), k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":5,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.004372120s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.907420+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node Leaf 5 3 (Node (Node Leaf 12 4 Leaf) 14 5 (Node Leaf 28 2 Leaf))) 40 5 Leaf, t': Node Leaf 11 0 (Node (Node Leaf 20 5 (Node Leaf 26 4 Leaf)) 30 2 (Node Leaf 36 0 Leaf)), k: 2, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.001060009s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.916079+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node (Node Leaf 1 4 Leaf) 5 1 Leaf) 13 5 (Node Leaf 34 0 (Node Leaf 40 1 Leaf)), t': Node Leaf 14 5 (Node (Node (Node (Node Leaf 15 4 Leaf) 16 0 Leaf) 25 2 Leaf) 39 0 Leaf), k: 1, v: 4","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000319004s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.921400+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node Leaf 4 2 (Node Leaf 7 1 Leaf)) 12 4 (Node Leaf 24 2 (Node Leaf 38 5 Leaf)), t': Node (Node Leaf 14 4 Leaf) 25 5 (Node (Node (Node Leaf 29 2 Leaf) 30 5 Leaf) 31 4 Leaf), k: 0, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":7,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.006589174s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.925628+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node Leaf 5 1 Leaf) 7 3 (Node Leaf 8 3 (Node (Node Leaf 10 3 Leaf) 14 5 Leaf)), t': Node Leaf 3 2 (Node (Node Leaf 7 4 Leaf) 8 3 (Node (Node Leaf 22 2 Leaf) 36 1 Leaf)), k: 4, v: 0","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.000329018s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.936047+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node Leaf 2 2 (Node Leaf 9 2 Leaf)) 11 3 (Node Leaf 19 0 Leaf), t': Node (Node (Node Leaf 4 5 Leaf) 12 3 Leaf) 13 4 (Node Leaf 16 5 (Node Leaf 34 3 Leaf)), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":5,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.004928112s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.940718+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node (Node Leaf 5 5 Leaf) 16 4 (Node (Node Leaf 34 5 Leaf) 35 5 Leaf)) 38 0 Leaf, t': Node Leaf 21 4 (Node (Node (Node Leaf 24 2 Leaf) 31 4 (Node Leaf 37 0 Leaf)) 40 3 Leaf), k: 5, v: 1","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":6,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.005910873s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.949797+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node Leaf 1 2 (Node Leaf 6 4 (Node (Node Leaf 13 4 Leaf) 30 4 Leaf)), t': Node Leaf 0 1 (Node (Node (Node Leaf 1 0 (Node Leaf 5 4 Leaf)) 23 3 Leaf) 37 1 Leaf), k: 1, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":9,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.009335995s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.960065+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t : Node (Node Leaf 9 0 Leaf) 14 2 Leaf, t': Node Leaf 23 0 (Node (Node Leaf 25 0 Leaf) 27 0 (Node Leaf 34 2 (Node Leaf 40 5 Leaf))), k: 3, v: 2","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":3,"property":"UnionDeleteInsert","strategy":"CoverageGenerator","time":"0.002036810s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.973815+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node Leaf 6 4 Leaf) 25 4 (Node (Node Leaf 28 3 Leaf) 34 3 (Node Leaf 35 3 Leaf)), t2: Node (Node (Node Leaf 0 0 Leaf) 17 1 (Node Leaf 20 2 (Node Leaf 36 5 Leaf))) 39 3 Leaf, t3: Node (Node (Node (Node Leaf 13 3 Leaf) 26 3 Leaf) 29 1 Leaf) 37 0 (Node Leaf 39 3 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":7,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000129938s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.982531+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node Leaf 21 0 Leaf, t2: Node (Node (Node Leaf 0 0 (Node Leaf 7 3 Leaf)) 25 4 Leaf) 29 0 (Node Leaf 33 0 Leaf), t3: Node (Node (Node Leaf 8 0 Leaf) 13 0 (Node (Node Leaf 20 0 Leaf) 25 3 Leaf)) 30 1 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":10,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000124931s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.987051+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node Leaf 23 4 (Node Leaf 31 4 Leaf), t2: Node (Node (Node Leaf 1 3 Leaf) 10 5 Leaf) 18 1 (Node Leaf 31 3 Leaf), t3: Node (Node (Node Leaf 10 4 Leaf) 14 2 Leaf) 19 3 (Node Leaf 20 2 (Node Leaf 27 5 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000085831s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.991607+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node Leaf 10 1 Leaf) 14 5 Leaf, t2: Node (Node Leaf 1 2 (Node (Node Leaf 12 0 Leaf) 19 4 Leaf)) 28 3 (Node Leaf 38 1 Leaf), t3: Node (Node (Node Leaf 10 0 Leaf) 14 2 (Node Leaf 18 3 (Node Leaf 24 5 Leaf))) 29 0 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000076056s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.995346+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node Leaf 17 3 (Node Leaf 19 4 Leaf)) 25 2 (Node Leaf 27 2 (Node Leaf 28 4 Leaf)), t2: Node (Node (Node Leaf 3 3 Leaf) 8 1 (Node Leaf 15 3 (Node Leaf 35 3 Leaf))) 39 3 Leaf, t3: Node (Node Leaf 17 4 (Node Leaf 20 2 Leaf)) 28 4 (Node Leaf 40 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":8,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000126839s","timeout":600.0,"timestamp":"2026-01-19T15:20:51.998974+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node (Node Leaf 9 3 Leaf) 14 1 Leaf) 20 3 Leaf, t2: Node (Node (Node (Node Leaf 10 4 Leaf) 14 3 Leaf) 23 5 Leaf) 24 5 (Node Leaf 28 4 Leaf), t3: Node (Node (Node (Node Leaf 1 5 Leaf) 6 1 Leaf) 20 4 Leaf) 25 4 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000083923s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.002962+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node Leaf 12 4 Leaf) 13 1 (Node Leaf 15 3 (Node Leaf 34 3 Leaf)), t2: Node (Node (Node Leaf 0 2 (Node Leaf 1 5 (Node Leaf 4 1 Leaf))) 10 1 Leaf) 22 0 Leaf, t3: Node (Node Leaf 10 0 (Node Leaf 12 5 Leaf)) 26 2 (Node Leaf 28 0 (Node Leaf 32 0 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000097036s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.007097+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node (Node (Node Leaf 5 0 Leaf) 11 3 Leaf) 15 0 (Node Leaf 32 1 Leaf)) 38 0 Leaf, t2: Node (Node (Node Leaf 4 3 Leaf) 7 4 Leaf) 15 0 (Node (Node Leaf 32 5 Leaf) 33 0 Leaf), t3: Node (Node (Node Leaf 6 0 Leaf) 16 1 Leaf) 38 1 (Node (Node Leaf 39 2 Leaf) 40 4 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":5,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000109911s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.011809+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node Leaf 13 4 Leaf) 21 2 (Node (Node Leaf 29 4 Leaf) 33 0 Leaf), t2: Node (Node (Node Leaf 0 2 Leaf) 19 3 Leaf) 21 3 (Node (Node Leaf 26 1 Leaf) 27 3 Leaf), t3: Node Leaf 18 5 (Node (Node (Node Leaf 32 0 Leaf) 36 2 Leaf) 37 0 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000095844s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.015887+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node Leaf 2 3 Leaf) 19 5 (Node Leaf 26 2 Leaf), t2: Node (Node Leaf 4 4 (Node (Node Leaf 6 0 Leaf) 16 5 (Node Leaf 27 0 Leaf))) 37 1 Leaf, t3: Node (Node (Node (Node Leaf 8 4 Leaf) 19 3 (Node Leaf 21 1 Leaf)) 23 0 Leaf) 36 3 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":3,"property":"UnionUnionAssoc","strategy":"BespokeGenerator","time":"0.000094175s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.019642+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node Leaf 3 2 Leaf) 6 2 Leaf, t2: Node (Node (Node (Node Leaf 3 0 (Node Leaf 9 5 Leaf)) 21 2 Leaf) 35 2 Leaf) 40 5 Leaf, t3: Node (Node Leaf 1 2 (Node (Node Leaf 2 2 Leaf) 11 1 (Node Leaf 18 5 Leaf))) 22 2 Leaf","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.001707077s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.025925+00:00","trial":0,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node (Node Leaf 18 1 (Node Leaf 19 1 Leaf)) 25 0 Leaf) 31 4 Leaf, t2: Node (Node (Node Leaf 3 3 (Node Leaf 5 2 (Node Leaf 8 2 Leaf))) 23 2 Leaf) 26 1 Leaf, t3: Node (Node Leaf 4 3 (Node (Node Leaf 11 3 Leaf) 12 3 Leaf)) 31 1 (Node Leaf 39 0 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000597954s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.031804+00:00","trial":1,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node (Node Leaf 12 3 Leaf) 25 1 (Node (Node Leaf 31 1 Leaf) 32 4 Leaf)) 35 3 Leaf, t2: Node (Node (Node Leaf 9 2 (Node Leaf 11 3 (Node Leaf 16 5 Leaf))) 21 4 Leaf) 33 4 Leaf, t3: Node (Node Leaf 10 2 Leaf) 11 5 (Node (Node Leaf 16 4 (Node Leaf 22 1 Leaf)) 23 5 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":5,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.007457018s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.036585+00:00","trial":2,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node Leaf 29 2 Leaf, t2: Node (Node (Node (Node Leaf 1 4 Leaf) 2 2 (Node Leaf 16 2 Leaf)) 30 5 Leaf) 35 5 Leaf, t3: Node Leaf 3 3 (Node (Node Leaf 7 4 Leaf) 11 3 (Node (Node Leaf 27 3 Leaf) 37 5 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":7,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.011441946s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.048427+00:00","trial":3,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node Leaf 33 4 Leaf) 39 5 Leaf, t2: Node (Node (Node Leaf 1 0 Leaf) 10 3 Leaf) 12 2 (Node Leaf 23 1 (Node Leaf 30 4 Leaf)), t3: Node (Node (Node (Node Leaf 6 1 Leaf) 10 1 Leaf) 21 3 Leaf) 29 1 (Node Leaf 39 0 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.001622915s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.064347+00:00","trial":4,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node Leaf 11 4 (Node (Node Leaf 13 5 Leaf) 22 4 Leaf), t2: Node (Node (Node (Node Leaf 0 2 Leaf) 11 3 Leaf) 16 1 Leaf) 20 0 (Node Leaf 28 1 Leaf), t3: Node (Node (Node Leaf 9 2 Leaf) 15 0 Leaf) 19 0 (Node (Node Leaf 36 3 Leaf) 38 0 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":5,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.006733894s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.070530+00:00","trial":5,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node Leaf 32 1 Leaf, t2: Node (Node (Node Leaf 0 0 (Node Leaf 15 4 Leaf)) 32 3 Leaf) 33 0 (Node Leaf 38 3 Leaf), t3: Node Leaf 0 5 (Node (Node Leaf 8 1 Leaf) 11 1 (Node (Node Leaf 17 0 Leaf) 40 0 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":2,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.001627922s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.081780+00:00","trial":6,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node Leaf 8 4 Leaf, t2: Node (Node (Node Leaf 5 3 (Node Leaf 6 3 Leaf)) 10 1 Leaf) 11 4 (Node Leaf 32 5 Leaf), t3: Node (Node Leaf 6 0 Leaf) 17 0 (Node (Node (Node Leaf 25 1 Leaf) 28 1 Leaf) 39 2 Leaf)","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":5,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.006704807s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.087814+00:00","trial":7,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node Leaf 0 1 (Node Leaf 7 2 (Node Leaf 9 3 (Node Leaf 25 5 Leaf)))) 36 5 Leaf, t2: Node (Node (Node Leaf 0 0 Leaf) 1 2 (Node Leaf 9 3 Leaf)) 11 2 (Node Leaf 24 3 Leaf), t3: Node Leaf 1 5 (Node (Node (Node Leaf 11 5 Leaf) 12 4 Leaf) 15 5 (Node Leaf 24 2 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":4,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.005250931s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.098813+00:00","trial":8,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"counterexample":"t1: Node (Node (Node Leaf 14 5 Leaf) 16 1 Leaf) 31 2 Leaf, t2: Node Leaf 2 5 (Node (Node (Node Leaf 10 5 Leaf) 24 4 Leaf) 30 2 (Node Leaf 38 5 Leaf)), t3: Node (Node Leaf 4 2 Leaf) 18 0 (Node (Node Leaf 19 1 Leaf) 24 3 (Node Leaf 33 1 Leaf))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["union_8"],"passed":1,"property":"UnionUnionAssoc","strategy":"CoverageGenerator","time":"0.000511169s","timeout":600.0,"timestamp":"2026-01-19T15:20:52.108373+00:00","trial":9,"workload":"BSTProplang"},"hash":"95230c54e7e854edd855b7fb56a499e5505a3436"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"InsertPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":600.0,"timestamp":"2026-01-20T11:30:34.640291+00:00","trial":0,"workload":"BSTProplang"},"hash":"a0c0bb4b1ad80494c9b95e689212d042dd9b34ef"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"InsertPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":600.0,"timestamp":"2026-01-20T11:40:34.651801+00:00","trial":1,"workload":"BSTProplang"},"hash":"a0c0bb4b1ad80494c9b95e689212d042dd9b34ef"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"InsertPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":600.0,"timestamp":"2026-01-20T11:50:34.659688+00:00","trial":2,"workload":"BSTProplang"},"hash":"a0c0bb4b1ad80494c9b95e689212d042dd9b34ef"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"InsertPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":600.0,"timestamp":"2026-01-20T12:00:34.666659+00:00","trial":3,"workload":"BSTProplang"},"hash":"a0c0bb4b1ad80494c9b95e689212d042dd9b34ef"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"InsertPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":600.0,"timestamp":"2026-01-20T12:10:34.673750+00:00","trial":4,"workload":"BSTProplang"},"hash":"a0c0bb4b1ad80494c9b95e689212d042dd9b34ef"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"InsertPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":600.0,"timestamp":"2026-01-20T12:28:37.845973+00:00","trial":5,"workload":"BSTProplang"},"hash":"a0c0bb4b1ad80494c9b95e689212d042dd9b34ef"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"InsertPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":600.0,"timestamp":"2026-01-20T12:38:37.853592+00:00","trial":6,"workload":"BSTProplang"},"hash":"a0c0bb4b1ad80494c9b95e689212d042dd9b34ef"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"InsertPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:23:17.082790+00:00","trial":7,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"InsertModel","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:25:17.097799+00:00","trial":0,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"DeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:27:17.112508+00:00","trial":0,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 5, v: 5, v': 5","cross":false,"discards":3500,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.900048971s","timeout":120.0,"timestamp":"2026-01-21T20:29:17.128203+00:00","trial":0,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 0, v: 0, v': 3","cross":false,"discards":5450,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"1.462240934s","timeout":120.0,"timestamp":"2026-01-21T20:29:18.037614+00:00","trial":1,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 1, v: 4, v': 1","cross":false,"discards":545,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.132250071s","timeout":120.0,"timestamp":"2026-01-21T20:29:19.506316+00:00","trial":2,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 2, v: 1, v': 2","cross":false,"discards":260,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.063031912s","timeout":120.0,"timestamp":"2026-01-21T20:29:19.643100+00:00","trial":3,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 2, v: 3, v': 0","cross":false,"discards":499,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.121799946s","timeout":120.0,"timestamp":"2026-01-21T20:29:19.710525+00:00","trial":4,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 5, v: 0, v': 3","cross":false,"discards":1006,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.242609024s","timeout":120.0,"timestamp":"2026-01-21T20:29:19.836818+00:00","trial":5,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 0, v: 4, v': 4","cross":false,"discards":5549,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"1.491549015s","timeout":120.0,"timestamp":"2026-01-21T20:29:20.083946+00:00","trial":6,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 1, v: 2, v': 5","cross":false,"discards":1293,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.344944954s","timeout":120.0,"timestamp":"2026-01-21T20:29:21.580058+00:00","trial":7,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 1, v: 3, v': 1","cross":false,"discards":3877,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.945898056s","timeout":120.0,"timestamp":"2026-01-21T20:29:21.929562+00:00","trial":8,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 2, v: 4, v': 5","cross":false,"discards":8998,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"2.181089163s","timeout":120.0,"timestamp":"2026-01-21T20:29:22.880852+00:00","trial":9,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"InsertUnion","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:29:25.072888+00:00","trial":0,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_1"],"property":"UnionDeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:31:25.090705+00:00","trial":0,"workload":"BSTProplang"},"hash":"0c17aeb32f8726ae4d5596fed7479b09b9a79035"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_2"],"property":"InsertPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:33:35.482991+00:00","trial":0,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_2"],"property":"InsertModel","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:35:35.496768+00:00","trial":0,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Node (Node Leaf 0 0 Leaf) 4 0 Leaf, k: 4, k': 4, v: 1","cross":false,"discards":91964,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":55,"property":"InsertDelete","strategy":"TypeBasedCoverageGenerator","time":"48.767973900s","timeout":120.0,"timestamp":"2026-01-21T20:37:35.510448+00:00","trial":0,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Node Leaf 0 0 (Node Leaf 1 1 Leaf), k: 0, k': 0, v: 1","cross":false,"discards":159696,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":60,"property":"InsertDelete","strategy":"TypeBasedCoverageGenerator","time":"99.966571093s","timeout":120.0,"timestamp":"2026-01-21T20:38:24.286375+00:00","trial":1,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_2"],"property":"InsertDelete","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:40:04.260981+00:00","trial":2,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Node Leaf 2 0 (Node Leaf 4 0 Leaf), k: 2, k': 0, v': 2","cross":false,"discards":184466,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":69,"property":"DeleteInsert","strategy":"TypeBasedCoverageGenerator","time":"118.289030075s","timeout":120.0,"timestamp":"2026-01-21T20:42:04.277327+00:00","trial":0,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Node Leaf 2 0 (Node Leaf 3 0 Leaf), k: 2, k': 0, v': 1","cross":false,"discards":49100,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":16,"property":"DeleteInsert","strategy":"TypeBasedCoverageGenerator","time":"15.182982922s","timeout":120.0,"timestamp":"2026-01-21T20:44:02.576472+00:00","trial":1,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_2"],"property":"DeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:44:17.766182+00:00","trial":2,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 5, v: 5, v': 0","cross":false,"discards":177,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.045058966s","timeout":120.0,"timestamp":"2026-01-21T20:46:17.782240+00:00","trial":0,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 2, v: 2, v': 1","cross":false,"discards":12056,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":6,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"3.063289881s","timeout":120.0,"timestamp":"2026-01-21T20:46:17.834438+00:00","trial":1,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 5, v: 0, v': 0","cross":false,"discards":9535,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"2.627205849s","timeout":120.0,"timestamp":"2026-01-21T20:46:20.902306+00:00","trial":2,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 4, v: 1, v': 5","cross":false,"discards":2557,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.630697012s","timeout":120.0,"timestamp":"2026-01-21T20:46:23.535727+00:00","trial":3,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 2, v: 4, v': 1","cross":false,"discards":3849,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":3,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"1.008416891s","timeout":120.0,"timestamp":"2026-01-21T20:46:24.172555+00:00","trial":4,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 0, v: 0, v': 4","cross":false,"discards":932,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.227887869s","timeout":120.0,"timestamp":"2026-01-21T20:46:25.185452+00:00","trial":5,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 5, v: 4, v': 0","cross":false,"discards":186,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.048887014s","timeout":120.0,"timestamp":"2026-01-21T20:46:25.417891+00:00","trial":6,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 1, v: 4, v': 0","cross":false,"discards":2429,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.622131824s","timeout":120.0,"timestamp":"2026-01-21T20:46:25.471569+00:00","trial":7,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 2, v: 4, v': 0","cross":false,"discards":133,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.035159826s","timeout":120.0,"timestamp":"2026-01-21T20:46:26.098048+00:00","trial":8,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"counterexample":"t: Leaf, k: 3, k': 1, v: 4, v': 5","cross":false,"discards":2990,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_2"],"passed":2,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.733699083s","timeout":120.0,"timestamp":"2026-01-21T20:46:26.139648+00:00","trial":9,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_2"],"property":"InsertUnion","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:46:26.882864+00:00","trial":0,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_2"],"property":"UnionDeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:48:26.899544+00:00","trial":0,"workload":"BSTProplang"},"hash":"b8d50e031e8246207ccbc37f2ef1592dc8401c59"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_3"],"property":"InsertPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:50:37.571152+00:00","trial":0,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_3"],"property":"InsertModel","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:52:37.588084+00:00","trial":0,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_3"],"property":"InsertDelete","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:54:37.603835+00:00","trial":0,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 0, v: 4, v': 3","cross":false,"discards":3436,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.834775925s","timeout":120.0,"timestamp":"2026-01-21T20:56:37.618847+00:00","trial":0,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 2, v: 4, v': 2","cross":false,"discards":515,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.128444910s","timeout":120.0,"timestamp":"2026-01-21T20:56:38.463103+00:00","trial":1,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 4, v: 0, v': 5","cross":false,"discards":310,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.090954065s","timeout":120.0,"timestamp":"2026-01-21T20:56:38.597909+00:00","trial":2,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 1, v: 3, v': 2","cross":false,"discards":4255,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"1.063416004s","timeout":120.0,"timestamp":"2026-01-21T20:56:38.693891+00:00","trial":3,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"counterexample":"t: Leaf, k: 4, k': 3, v: 5, v': 3","cross":false,"discards":6,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.001658201s","timeout":120.0,"timestamp":"2026-01-21T20:56:39.761681+00:00","trial":4,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 2, v: 3, v': 2","cross":false,"discards":14105,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":4,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"3.721260071s","timeout":120.0,"timestamp":"2026-01-21T20:56:39.767629+00:00","trial":5,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"counterexample":"t: Leaf, k: 2, k': 5, v: 1, v': 4","cross":false,"discards":1027,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.264032841s","timeout":120.0,"timestamp":"2026-01-21T20:56:43.493259+00:00","trial":6,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"counterexample":"t: Leaf, k: 0, k': 5, v: 3, v': 3","cross":false,"discards":5415,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":3,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"1.425760984s","timeout":120.0,"timestamp":"2026-01-21T20:56:43.761662+00:00","trial":7,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"counterexample":"t: Leaf, k: 1, k': 4, v: 3, v': 1","cross":false,"discards":1286,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":1,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.306900978s","timeout":120.0,"timestamp":"2026-01-21T20:56:45.191746+00:00","trial":8,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"counterexample":"t: Leaf, k: 5, k': 0, v: 5, v': 0","cross":false,"discards":976,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_3"],"passed":2,"property":"InsertInsert","strategy":"TypeBasedCoverageGenerator","time":"0.254534006s","timeout":120.0,"timestamp":"2026-01-21T20:56:45.503009+00:00","trial":9,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_3"],"property":"InsertUnion","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:56:45.766822+00:00","trial":0,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["insert_3"],"property":"UnionDeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T20:58:45.780170+00:00","trial":0,"workload":"BSTProplang"},"hash":"10ad15dc3475067c05794a9f6bfbc55d78fef5a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_4"],"property":"DeleteModel","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:00:55.990934+00:00","trial":0,"workload":"BSTProplang"},"hash":"92730dc0f264e23a9db113fc75e4535651a03a6a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_4"],"property":"DeletePost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:02:56.007856+00:00","trial":0,"workload":"BSTProplang"},"hash":"92730dc0f264e23a9db113fc75e4535651a03a6a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_4"],"property":"DeleteDelete","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:04:56.027941+00:00","trial":0,"workload":"BSTProplang"},"hash":"92730dc0f264e23a9db113fc75e4535651a03a6a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_4"],"property":"DeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:06:56.042406+00:00","trial":0,"workload":"BSTProplang"},"hash":"92730dc0f264e23a9db113fc75e4535651a03a6a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_4"],"property":"DeleteUnion","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:08:56.060182+00:00","trial":0,"workload":"BSTProplang"},"hash":"92730dc0f264e23a9db113fc75e4535651a03a6a"}
{"data":{"counterexample":"t: Node Leaf 3 0 (Node Leaf 5 0 Leaf), k: 2, k': 3, v: 5","cross":false,"discards":89022,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":33,"property":"InsertDelete","strategy":"TypeBasedCoverageGenerator","time":"41.464766979s","timeout":120.0,"timestamp":"2026-01-21T21:10:56.079095+00:00","trial":0,"workload":"BSTProplang"},"hash":"92730dc0f264e23a9db113fc75e4535651a03a6a"}
{"data":{"counterexample":"t: Node Leaf 2 0 (Node Leaf 5 0 Leaf), k: 0, k': 2, v: 0","cross":false,"discards":137893,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_4"],"passed":61,"property":"InsertDelete","strategy":"TypeBasedCoverageGenerator","time":"89.744793177s","timeout":120.0,"timestamp":"2026-01-21T21:11:37.552803+00:00","trial":1,"workload":"BSTProplang"},"hash":"92730dc0f264e23a9db113fc75e4535651a03a6a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_4"],"property":"InsertDelete","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:13:07.306674+00:00","trial":2,"workload":"BSTProplang"},"hash":"92730dc0f264e23a9db113fc75e4535651a03a6a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_4"],"property":"UnionDeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:15:07.324978+00:00","trial":0,"workload":"BSTProplang"},"hash":"92730dc0f264e23a9db113fc75e4535651a03a6a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_5"],"property":"DeleteModel","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:17:17.208699+00:00","trial":0,"workload":"BSTProplang"},"hash":"4434aca1d6e06c29ce023f08bffa4a5364015d11"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_5"],"property":"DeletePost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:19:17.224466+00:00","trial":0,"workload":"BSTProplang"},"hash":"4434aca1d6e06c29ce023f08bffa4a5364015d11"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_5"],"property":"DeleteDelete","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:21:17.241459+00:00","trial":0,"workload":"BSTProplang"},"hash":"4434aca1d6e06c29ce023f08bffa4a5364015d11"}
{"data":{"counterexample":"t: Node Leaf 4 0 (Node Leaf 5 0 Leaf), k: 4, k': 2, v': 2","cross":false,"discards":14898,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["delete_5"],"passed":8,"property":"DeleteInsert","strategy":"TypeBasedCoverageGenerator","time":"4.579169035s","timeout":120.0,"timestamp":"2026-01-21T21:23:17.256979+00:00","trial":0,"workload":"BSTProplang"},"hash":"4434aca1d6e06c29ce023f08bffa4a5364015d11"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_5"],"property":"DeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:23:21.844627+00:00","trial":1,"workload":"BSTProplang"},"hash":"4434aca1d6e06c29ce023f08bffa4a5364015d11"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_5"],"property":"DeleteUnion","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:25:21.857756+00:00","trial":0,"workload":"BSTProplang"},"hash":"4434aca1d6e06c29ce023f08bffa4a5364015d11"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["delete_5"],"property":"UnionDeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:27:21.872502+00:00","trial":0,"workload":"BSTProplang"},"hash":"4434aca1d6e06c29ce023f08bffa4a5364015d11"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_6"],"property":"UnionValid","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:29:32.240592+00:00","trial":0,"workload":"BSTProplang"},"hash":"4dc4389d70d15148a62404762991d0e2da8c6d62"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_6"],"property":"UnionPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:31:32.254623+00:00","trial":0,"workload":"BSTProplang"},"hash":"4dc4389d70d15148a62404762991d0e2da8c6d62"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_6"],"property":"UnionModel","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:31:55.936099+00:00","trial":0,"workload":"BSTProplang"},"hash":"4dc4389d70d15148a62404762991d0e2da8c6d62"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_6"],"property":"DeleteUnion","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:33:55.993032+00:00","trial":0,"workload":"BSTProplang"},"hash":"4dc4389d70d15148a62404762991d0e2da8c6d62"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_6"],"property":"InsertUnion","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:35:56.010458+00:00","trial":0,"workload":"BSTProplang"},"hash":"4dc4389d70d15148a62404762991d0e2da8c6d62"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_6"],"property":"UnionDeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:37:56.023788+00:00","trial":0,"workload":"BSTProplang"},"hash":"4dc4389d70d15148a62404762991d0e2da8c6d62"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_6"],"property":"UnionUnionAssoc","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:39:56.040001+00:00","trial":0,"workload":"BSTProplang"},"hash":"4dc4389d70d15148a62404762991d0e2da8c6d62"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_7"],"property":"UnionValid","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:42:05.860007+00:00","trial":0,"workload":"BSTProplang"},"hash":"4308ca19dfe4a9a40bfd2b78ba4fde15ad5e71b1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_7"],"property":"UnionPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:44:05.868112+00:00","trial":0,"workload":"BSTProplang"},"hash":"4308ca19dfe4a9a40bfd2b78ba4fde15ad5e71b1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_7"],"property":"UnionModel","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:46:05.886501+00:00","trial":0,"workload":"BSTProplang"},"hash":"4308ca19dfe4a9a40bfd2b78ba4fde15ad5e71b1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_7"],"property":"DeleteUnion","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:48:05.904372+00:00","trial":0,"workload":"BSTProplang"},"hash":"4308ca19dfe4a9a40bfd2b78ba4fde15ad5e71b1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_7"],"property":"InsertUnion","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:50:05.916800+00:00","trial":0,"workload":"BSTProplang"},"hash":"4308ca19dfe4a9a40bfd2b78ba4fde15ad5e71b1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_7"],"property":"UnionDeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:52:05.928793+00:00","trial":0,"workload":"BSTProplang"},"hash":"4308ca19dfe4a9a40bfd2b78ba4fde15ad5e71b1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_7"],"property":"UnionUnionAssoc","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:54:05.940985+00:00","trial":0,"workload":"BSTProplang"},"hash":"4308ca19dfe4a9a40bfd2b78ba4fde15ad5e71b1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_8"],"property":"UnionPost","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:56:15.503881+00:00","trial":0,"workload":"BSTProplang"},"hash":"87a41763a11731340946454be4a159928c63236d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_8"],"property":"UnionModel","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T21:58:15.521298+00:00","trial":0,"workload":"BSTProplang"},"hash":"87a41763a11731340946454be4a159928c63236d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_8"],"property":"DeleteUnion","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T22:00:15.534713+00:00","trial":0,"workload":"BSTProplang"},"hash":"87a41763a11731340946454be4a159928c63236d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_8"],"property":"InsertUnion","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T22:02:15.549631+00:00","trial":0,"workload":"BSTProplang"},"hash":"87a41763a11731340946454be4a159928c63236d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_8"],"property":"UnionDeleteInsert","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T22:04:15.566959+00:00","trial":0,"workload":"BSTProplang"},"hash":"87a41763a11731340946454be4a159928c63236d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["union_8"],"property":"UnionUnionAssoc","status":"timed_out","strategy":"TypeBasedCoverageGenerator","timeout":120.0,"timestamp":"2026-01-21T22:06:15.583877+00:00","trial":0,"workload":"BSTProplang"},"hash":"87a41763a11731340946454be4a159928c63236d"}
{"data":{"counterexample":"t: Node Leaf 5 0 Leaf, k: 2, k': 5, v: 4","cross":false,"discards":47,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":13,"property":"InsertPost","strategy":"TypeBasedGenerator","time":"0.000243902s","timeout":120.0,"timestamp":"2026-01-22T16:03:23.240914+00:00","trial":0,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 5 0 Leaf, k: 1, k': 5, v: 1","cross":false,"discards":32,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":5,"property":"InsertPost","strategy":"TypeBasedGenerator","time":"0.000161886s","timeout":120.0,"timestamp":"2026-01-22T16:03:23.420031+00:00","trial":1,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 3 0 Leaf, k: 1, k': 3, v: 1","cross":false,"discards":174,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":39,"property":"InsertPost","strategy":"TypeBasedGenerator","time":"0.001000881s","timeout":120.0,"timestamp":"2026-01-22T16:03:23.423796+00:00","trial":2,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 5 0 Leaf, k: 0, k': 5, v: 5","cross":false,"discards":37,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":11,"property":"InsertPost","strategy":"TypeBasedGenerator","time":"0.000216007s","timeout":120.0,"timestamp":"2026-01-22T16:03:23.428771+00:00","trial":3,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 4 0 Leaf, k: 2, k': 4, v: 1","cross":false,"discards":201,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":58,"property":"InsertPost","strategy":"TypeBasedGenerator","time":"0.000998020s","timeout":120.0,"timestamp":"2026-01-22T16:03:23.433092+00:00","trial":4,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 4 0 Leaf, k: 5, k': 4, v: 3","cross":false,"discards":121,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":35,"property":"InsertPost","strategy":"TypeBasedGenerator","time":"0.001219034s","timeout":120.0,"timestamp":"2026-01-22T16:03:23.438193+00:00","trial":5,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 2 0 Leaf, k: 1, k': 2, v: 2","cross":false,"discards":53,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":10,"property":"InsertPost","strategy":"TypeBasedGenerator","time":"0.000492096s","timeout":120.0,"timestamp":"2026-01-22T16:03:23.444425+00:00","trial":6,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 2 0 Leaf, k: 5, k': 2, v: 3","cross":false,"discards":224,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":67,"property":"InsertPost","strategy":"TypeBasedGenerator","time":"0.001915932s","timeout":120.0,"timestamp":"2026-01-22T16:03:23.452029+00:00","trial":7,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 5 0 Leaf, k: 1, k': 5, v: 0","cross":false,"discards":115,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":49,"property":"InsertPost","strategy":"TypeBasedGenerator","time":"0.001019001s","timeout":120.0,"timestamp":"2026-01-22T16:03:23.459628+00:00","trial":8,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 3, k': 0, v: 5","cross":false,"discards":155,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":45,"property":"InsertPost","strategy":"TypeBasedGenerator","time":"0.001104832s","timeout":120.0,"timestamp":"2026-01-22T16:03:23.466539+00:00","trial":9,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 2, k': 0, v: 5","cross":false,"discards":33667,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":18,"property":"InsertPost","strategy":"TypeBasedCoverageGenerator","time":"12.964679003s","timeout":120.0,"timestamp":"2026-01-22T16:03:23.475797+00:00","trial":8,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 5 0 Leaf, k: 2, k': 5, v: 4","cross":false,"discards":16950,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":6,"property":"InsertPost","strategy":"TypeBasedCoverageGenerator","time":"4.570381880s","timeout":120.0,"timestamp":"2026-01-22T16:03:36.586343+00:00","trial":9,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 1, v: 4","cross":false,"discards":36,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":4,"property":"InsertModel","strategy":"TypeBasedGenerator","time":"0.000200033s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.163869+00:00","trial":0,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 3, v: 5","cross":false,"discards":12,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":5,"property":"InsertModel","strategy":"TypeBasedGenerator","time":"0.000071049s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.168616+00:00","trial":1,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 2, v: 3","cross":false,"discards":20,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":5,"property":"InsertModel","strategy":"TypeBasedGenerator","time":"0.000124931s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.172534+00:00","trial":2,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 5, v: 3","cross":false,"discards":18,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertModel","strategy":"TypeBasedGenerator","time":"0.000312090s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.176660+00:00","trial":3,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 1, v: 3","cross":false,"discards":5,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":4,"property":"InsertModel","strategy":"TypeBasedGenerator","time":"0.000049114s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.187714+00:00","trial":4,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 2, v: 3","cross":false,"discards":8,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertModel","strategy":"TypeBasedGenerator","time":"0.000059128s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.210516+00:00","trial":5,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 5, v: 0","cross":false,"discards":1,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"TypeBasedGenerator","time":"0.000019073s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.220635+00:00","trial":6,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 4, v: 5","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"TypeBasedGenerator","time":"0.000019073s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.224751+00:00","trial":7,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 3, v: 1","cross":false,"discards":11,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"TypeBasedGenerator","time":"0.000063181s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.229054+00:00","trial":8,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 4, v: 2","cross":false,"discards":22,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":5,"property":"InsertModel","strategy":"TypeBasedGenerator","time":"0.000139952s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.232935+00:00","trial":9,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 1 0 Leaf, k: 0, v: 4","cross":false,"discards":2198,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"TypeBasedCoverageGenerator","time":"0.526294947s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.239337+00:00","trial":1,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 2, v: 3","cross":false,"discards":9616,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"TypeBasedCoverageGenerator","time":"2.328499794s","timeout":120.0,"timestamp":"2026-01-22T16:03:41.770295+00:00","trial":2,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 1, v: 2","cross":false,"discards":2795,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertModel","strategy":"TypeBasedCoverageGenerator","time":"0.689188957s","timeout":120.0,"timestamp":"2026-01-22T16:03:44.103377+00:00","trial":3,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 4, v: 2","cross":false,"discards":354,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"TypeBasedCoverageGenerator","time":"0.085373163s","timeout":120.0,"timestamp":"2026-01-22T16:03:44.797180+00:00","trial":4,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 2 5 Leaf, k: 1, v: 1","cross":false,"discards":1412,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"TypeBasedCoverageGenerator","time":"0.339367867s","timeout":120.0,"timestamp":"2026-01-22T16:03:44.887064+00:00","trial":5,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 1 0 Leaf, k: 0, v: 3","cross":false,"discards":5932,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":2,"property":"InsertModel","strategy":"TypeBasedCoverageGenerator","time":"1.470363140s","timeout":120.0,"timestamp":"2026-01-22T16:03:45.232876+00:00","trial":6,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 1, v: 1","cross":false,"discards":4257,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"TypeBasedCoverageGenerator","time":"1.027101040s","timeout":120.0,"timestamp":"2026-01-22T16:03:46.707733+00:00","trial":7,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 2, v: 5","cross":false,"discards":2018,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":1,"property":"InsertModel","strategy":"TypeBasedCoverageGenerator","time":"0.491382122s","timeout":120.0,"timestamp":"2026-01-22T16:03:47.739447+00:00","trial":8,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 2, v: 4","cross":false,"discards":4823,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":4,"property":"InsertModel","strategy":"TypeBasedCoverageGenerator","time":"1.162833214s","timeout":120.0,"timestamp":"2026-01-22T16:03:48.235587+00:00","trial":9,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 2, k': 2, v': 4","cross":false,"discards":300,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":84,"property":"DeleteInsert","strategy":"TypeBasedGenerator","time":"0.001354933s","timeout":120.0,"timestamp":"2026-01-22T16:03:49.405677+00:00","trial":0,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 1, k': 1, v': 5","cross":false,"discards":96,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":29,"property":"DeleteInsert","strategy":"TypeBasedGenerator","time":"0.000560999s","timeout":120.0,"timestamp":"2026-01-22T16:03:49.411739+00:00","trial":1,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 1 0 Leaf, k: 0, k': 0, v': 4","cross":false,"discards":62,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":22,"property":"DeleteInsert","strategy":"TypeBasedGenerator","time":"0.000383854s","timeout":120.0,"timestamp":"2026-01-22T16:03:49.417129+00:00","trial":2,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 4, k': 4, v': 4","cross":false,"discards":155,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":39,"property":"DeleteInsert","strategy":"TypeBasedGenerator","time":"0.000773191s","timeout":120.0,"timestamp":"2026-01-22T16:03:49.421506+00:00","trial":3,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 2, k': 2, v': 1","cross":false,"discards":139,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":33,"property":"DeleteInsert","strategy":"TypeBasedGenerator","time":"0.000720024s","timeout":120.0,"timestamp":"2026-01-22T16:03:49.426379+00:00","trial":4,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 4, k': 4, v': 0","cross":false,"discards":179,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":43,"property":"DeleteInsert","strategy":"TypeBasedGenerator","time":"0.000834942s","timeout":120.0,"timestamp":"2026-01-22T16:03:49.431433+00:00","trial":5,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 2, k': 2, v': 0","cross":false,"discards":159,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":48,"property":"DeleteInsert","strategy":"TypeBasedGenerator","time":"0.000771046s","timeout":120.0,"timestamp":"2026-01-22T16:03:49.436235+00:00","trial":6,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 1, k': 1, v': 2","cross":false,"discards":197,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":37,"property":"DeleteInsert","strategy":"TypeBasedGenerator","time":"0.000909090s","timeout":120.0,"timestamp":"2026-01-22T16:03:49.441044+00:00","trial":7,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 2, k': 2, v': 5","cross":false,"discards":223,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":56,"property":"DeleteInsert","strategy":"TypeBasedGenerator","time":"0.000998974s","timeout":120.0,"timestamp":"2026-01-22T16:03:49.447030+00:00","trial":8,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 1, k': 1, v': 1","cross":false,"discards":30,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":9,"property":"DeleteInsert","strategy":"TypeBasedGenerator","time":"0.000169992s","timeout":120.0,"timestamp":"2026-01-22T16:03:49.452234+00:00","trial":9,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"t: Node Leaf 0 0 Leaf, k: 4, k': 4, v': 4","cross":false,"discards":22546,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["insert_1"],"passed":7,"property":"DeleteInsert","strategy":"TypeBasedCoverageGenerator","time":"6.579797029s","timeout":120.0,"timestamp":"2026-01-22T16:03:49.459133+00:00","trial":1,"workload":"BSTProplang"},"hash":"12f6f182e6090a2b50d813bd8366c6b50fb96bd5"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Lab 1 8 1 : Lab 1 8  PC: { 1 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  M1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  1 @ M2 , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 5 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 6 : Vint  -1 @ M2 , 7 : Vlab  M2 @ { M2 / M1 } , 8 : Vint  0 @ M2 , 9 : Vlab  L @ { L / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  -5 @ M1 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  4 @ H 5 : Vint  0 @ L 6 : Vint  -1 @ M1 7 : Vint  -1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  -2 @ M2  RetReg : 0 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  -5 @ M1 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  4 @ H 5 : Vint  0 @ L 6 : Vint  -1 @ M1 7 : Vint  -1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  -2 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLab_1"],"passed":91,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004536152s","timeout":60.0,"timestamp":"2026-01-26T23:49:02.360479+00:00","trial":0,"workload":"IFC"},"hash":"03aabba3b1cc885294302eae9fec452840aac496"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Lab 0 8 1 : Lab 0 8  PC: { 1 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  -2 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 6 : Vlab  M2 @ { M2 / M1 } , 7 : Vlab  M1 @ { M1 / M2 } , 8 : Vint  0 @ { L / M1 } , 9 : Vlab  H @ { M2 / H } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLab_1"],"passed":88,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004494905s","timeout":60.0,"timestamp":"2026-01-26T23:49:02.535098+00:00","trial":1,"workload":"IFC"},"hash":"03aabba3b1cc885294302eae9fec452840aac496"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Lab 5 5 1 : Lab 5 5  PC: { 1 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ H , 1 : Vlab  H @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  -5 @ { L / M1 } , 4 : Vlab  L @ { L / M1 } , 5 : Vint  0 @ H , 6 : Vint  5 @ { M1 / M2 } , 7 : Vlab  H @ M1 , 8 : Vint  0 @ { L / M1 } , 9 : Vint  0 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  -3 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vlab  L @ L 8 : Vint  1 @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 9 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  -3 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vlab  L @ L 8 : Vint  1 @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLab_1"],"passed":130,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005629063s","timeout":60.0,"timestamp":"2026-01-26T23:49:02.543316+00:00","trial":2,"workload":"IFC"},"hash":"03aabba3b1cc885294302eae9fec452840aac496"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Lab 6 4 1 : Lab 6 4  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { H / M1 } , 1 : Vlab  M1 @ M1 , Cont2 : 3 : Vlab  H @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ M2 , 1 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vlab  L @ L , 7 : Vlab  M2 @ H , 8 : Vlab  H @ { M1 / H } , 9 : Vint  -5 @ { M1 / H } ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  L @ L 4 : Vint  0 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  5 @ M1 7 : Vint  0 @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 8 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  L @ L 4 : Vint  0 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  5 @ M1 7 : Vint  0 @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLab_1"],"passed":55,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002274036s","timeout":60.0,"timestamp":"2026-01-26T23:49:02.552864+00:00","trial":3,"workload":"IFC"},"hash":"03aabba3b1cc885294302eae9fec452840aac496"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Lab 2 4 1 : Lab 2 4  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / H } , 1 : Vint  0 @ { H / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , 1 : Vint  1 @ { M2 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { H / M2 } , 4 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 5 : Vlab  M2 @ L , 6 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 7 : Vlab  L @ { L / M1 } , 8 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 9 : Vint  0 @ L ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vlab  H @ H 2 : Vlab  M1 @ M1 3 : Vlab  M1 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  1 @ M2 6 : Vlab  H @ M2 7 : Vint  -3 @ H 8 : Vlab  L @ M2 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 8 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vlab  H @ H 2 : Vlab  M1 @ M1 3 : Vlab  M1 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  1 @ M2 6 : Vlab  H @ M2 7 : Vint  -3 @ H 8 : Vlab  L @ M2 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLab_1"],"passed":49,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002247810s","timeout":60.0,"timestamp":"2026-01-26T23:49:02.559341+00:00","trial":4,"workload":"IFC"},"hash":"03aabba3b1cc885294302eae9fec452840aac496"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Lab 5 0 1 : Lab 5 0  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  H @ { H / L } ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ L , 1 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  1 @ { M1 / M2 } , 5 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 6 : Vlab  M2 @ L , 7 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 8 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 9 : Vint  1 @ H ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  1 @ H 3 : Vlab  H @ M2 4 : Vlab  L @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vint  -2 @ M1 8 : Vlab  H @ H 9 : Vint  0 @ H  RetReg : 3 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  1 @ H 3 : Vlab  H @ M2 4 : Vlab  L @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vint  -2 @ M1 8 : Vlab  H @ H 9 : Vint  0 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLab_1"],"passed":86,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003414869s","timeout":60.0,"timestamp":"2026-01-26T23:49:02.565790+00:00","trial":5,"workload":"IFC"},"hash":"03aabba3b1cc885294302eae9fec452840aac496"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Lab 6 1 1 : Lab 6 1  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  L @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  1 @ M1 , Cont2 : 3 : Vlab  M1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ { L / M2 } , 5 : Vlab  H @ { M2 / M1 } , 6 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 7 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } , 8 : Vlab  H @ { M1 / L } , 9 : Vint  1 @ { H / M2 } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  5 @ M1 2 : Vint  -1 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  2 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vint  1 @ M2 9 : Vint  1 @ H  RetReg : 7 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  5 @ M1 2 : Vint  -1 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  2 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vint  1 @ M2 9 : Vint  1 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLab_1"],"passed":127,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004760027s","timeout":60.0,"timestamp":"2026-01-26T23:49:02.573919+00:00","trial":6,"workload":"IFC"},"hash":"03aabba3b1cc885294302eae9fec452840aac496"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Lab 8 9 1 : Lab 8 9  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , Cont2 : 3 : Vlab  M2 @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { H / L } , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ { M2 / H } , 4 : Vlab  H @ { L / H } , 5 : Vint  0 @ H , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 8 : Vint  1 @ { L / H } , 9 : Vint  0 @ { L / H } ] Stack1:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  M2 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 4 Stack2:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  M2 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLab_1"],"passed":152,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005621195s","timeout":60.0,"timestamp":"2026-01-26T23:49:02.583089+00:00","trial":7,"workload":"IFC"},"hash":"03aabba3b1cc885294302eae9fec452840aac496"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Lab 9 1 1 : Lab 9 1  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vint  1 @ { M2 / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 1 : Vint  0 @ H , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  -2 @ { L / M1 } , 5 : Vlab  M1 @ { L / M1 } , 6 : Vlab  H @ { H / M2 } , 7 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 8 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 9 : Vint  -5 @ M1 ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vint  -3 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vint  0 @ H 5 : Vlab  M2 @ M1 6 : Vint  -3 @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  4 @ M2 9 : Vint  -4 @ L  RetReg : 6 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vint  -3 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vint  0 @ H 5 : Vlab  M2 @ M1 6 : Vint  -3 @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  4 @ M2 9 : Vint  -4 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLab_1"],"passed":4,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000416040s","timeout":60.0,"timestamp":"2026-01-26T23:49:02.593483+00:00","trial":8,"workload":"IFC"},"hash":"03aabba3b1cc885294302eae9fec452840aac496"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Lab 2 0 1 : Lab 2 0  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { L / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vlab  H @ { L / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 2 : Vlab  L @ { M1 / M2 } , 3 : Vint  0 @ L , 4 : Vlab  M2 @ L , 5 : Vlab  M1 @ { L / M2 } , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vint  2 @ { M1 / M2 } , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M2 @ L 2 : Vint  0 @ M1 3 : Vlab  L @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vint  0 @ M2 6 : Vint  -3 @ M2 7 : Vlab  M2 @ M1 8 : Vlab  M2 @ L 9 : Vint  0 @ M2  RetReg : 9 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M2 @ L 2 : Vint  0 @ M1 3 : Vlab  L @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vint  0 @ M2 6 : Vint  -3 @ M2 7 : Vlab  M2 @ M1 8 : Vlab  M2 @ L 9 : Vint  0 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLab_1"],"passed":38,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001521111s","timeout":60.0,"timestamp":"2026-01-26T23:49:02.597929+00:00","trial":9,"workload":"IFC"},"hash":"03aabba3b1cc885294302eae9fec452840aac496"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : MLab 0 6 1 : MLab 0 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ { M2 / H } , 1 : Vlab  L @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M2 , 5 : Vint  0 @ L , 6 : Vlab  H @ M1 , 7 : Vint  0 @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ H , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  M2 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  M1 @ M1 5 : Vint  0 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 0 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  M2 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  M1 @ M1 5 : Vint  0 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_1"],"passed":47,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002289057s","timeout":60.0,"timestamp":"2026-01-26T23:49:31.699982+00:00","trial":0,"workload":"IFC"},"hash":"1da830767b1906003fbdcbc8ec6ce4d65523ca77"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : MLab 7 0 1 : MLab 7 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } ] (1 @ L)DFR @ L : [ [ 0 : Vint  -5 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  4 @ H , 6 : Vlab  M1 @ M2 , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  M2 @ L 2 : Vlab  L @ L 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  -1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M1 @ M2 7 : Vint  1 @ M1 8 : Vint  -3 @ H 9 : Vlab  M1 @ L  RetReg : 4 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  M2 @ L 2 : Vlab  L @ L 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  -1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M1 @ M2 7 : Vint  1 @ M1 8 : Vint  -3 @ H 9 : Vlab  M1 @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_1"],"passed":71,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002338171s","timeout":60.0,"timestamp":"2026-01-26T23:49:31.873976+00:00","trial":1,"workload":"IFC"},"hash":"1da830767b1906003fbdcbc8ec6ce4d65523ca77"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : MLab 1 8 1 : MLab 1 8  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  M2 @ { M1 / H } , Cont2 : 3 : Vint  1 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M1 , 1 : Vint  1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vlab  L @ M2 , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vlab  H @ H , 8 : Vlab  H @ L , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  H @ H 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M2 @ H 4 : Vlab  M2 @ M2 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  M1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  H @ M1  RetReg : 1 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  H @ H 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M2 @ H 4 : Vlab  M2 @ M2 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  M1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  H @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_1"],"passed":114,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005564928s","timeout":60.0,"timestamp":"2026-01-26T23:49:31.880485+00:00","trial":2,"workload":"IFC"},"hash":"1da830767b1906003fbdcbc8ec6ce4d65523ca77"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : MLab 0 6 1 : MLab 0 6  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , Cont2 : 3 : Vint  1 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vlab  L @ M1 , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vlab  M1 @ L , 7 : Vint  1 @ H , 8 : Vint  4 @ H , 9 : Vint  1 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vlab  M1 @ H 4 : Vlab  M1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M1 @ H 7 : Vlab  M1 @ M2 8 : Vlab  M2 @ L 9 : Vint  1 @ L  RetReg : 9 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vlab  M1 @ H 4 : Vlab  M1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M1 @ H 7 : Vlab  M1 @ M2 8 : Vlab  M2 @ L 9 : Vint  1 @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_1"],"passed":49,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002210140s","timeout":60.0,"timestamp":"2026-01-26T23:49:31.891124+00:00","trial":3,"workload":"IFC"},"hash":"1da830767b1906003fbdcbc8ec6ce4d65523ca77"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : MLab 3 2 1 : MLab 3 2  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { L / M1 } , 1 : Vlab  H @ { H / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  4 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M2 , 4 : Vlab  M2 @ M1 , 5 : Vlab  L @ H , 6 : Vlab  M2 @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ H , 8 : Vlab  M1 @ M2 , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  0 @ L 3 : Vlab  H @ M2 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  H @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  M1 @ M2 9 : Vint  1 @ M1  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  0 @ L 3 : Vlab  H @ M2 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  H @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  M1 @ M2 9 : Vint  1 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_1"],"passed":4251,"property":"SSNI","strategy":"BespokeGenerator","time":"0.113289833s","timeout":60.0,"timestamp":"2026-01-26T23:49:31.897618+00:00","trial":4,"workload":"IFC"},"hash":"1da830767b1906003fbdcbc8ec6ce4d65523ca77"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : MLab 0 6 1 : MLab 0 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vint  5 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ H , 1 : Vlab  H @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  1 @ H , 6 : Vlab  M1 @ L , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vint  0 @ L , 9 : Vlab  H @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  1 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  H @ L 7 : Vlab  M1 @ M1 8 : Vlab  L @ M2 9 : Vlab  M2 @ H  RetReg : 6 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  1 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  H @ L 7 : Vlab  M1 @ M1 8 : Vlab  L @ M2 9 : Vlab  M2 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_1"],"passed":6,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000905991s","timeout":60.0,"timestamp":"2026-01-26T23:49:32.015416+00:00","trial":5,"workload":"IFC"},"hash":"1da830767b1906003fbdcbc8ec6ce4d65523ca77"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : MLab 2 4 1 : MLab 2 4  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  4 @ M2 , 1 : Vint  1 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M1 , 3 : Vlab  L @ M2 , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vint  0 @ H , 6 : Vint  2 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vint  0 @ M1 , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M2 @ M2 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  -5 @ H 6 : Vlab  H @ H 7 : Vlab  M1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vint  1 @ L  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M2 @ M2 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  -5 @ H 6 : Vlab  H @ H 7 : Vlab  M1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vint  1 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_1"],"passed":423,"property":"SSNI","strategy":"BespokeGenerator","time":"0.012276888s","timeout":60.0,"timestamp":"2026-01-26T23:49:32.020021+00:00","trial":6,"workload":"IFC"},"hash":"1da830767b1906003fbdcbc8ec6ce4d65523ca77"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : MLab 5 2 1 : MLab 5 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { H / M2 } , 1 : Vlab  L @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vlab  M1 @ H , 5 : Vptr  (f=(1 @ L);i=1) @ H , 6 : Vptr  (f=(0 @ L);i=0) @ M2 , 7 : Vptr  (f=(1 @ L);i=0) @ H , 8 : Vlab  L @ M2 , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vlab  M2 @ H 2 : Vint  1 @ M2 3 : Vlab  H @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  -5 @ M1 6 : Vint  -3 @ L 7 : Vlab  M1 @ M2 8 : Vlab  L @ H 9 : Vlab  M2 @ L  RetReg : 6 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vlab  M2 @ H 2 : Vint  1 @ M2 3 : Vlab  H @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  -5 @ M1 6 : Vint  -3 @ L 7 : Vlab  M1 @ M2 8 : Vlab  L @ H 9 : Vlab  M2 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_1"],"passed":737,"property":"SSNI","strategy":"BespokeGenerator","time":"0.020194054s","timeout":60.0,"timestamp":"2026-01-26T23:49:32.036400+00:00","trial":7,"workload":"IFC"},"hash":"1da830767b1906003fbdcbc8ec6ce4d65523ca77"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : MLab 9 3 1 : MLab 9 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 1 : Vint  2 @ { M2 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 1 : Vint  0 @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vint  0 @ H , 6 : Vlab  L @ H , 7 : Vint  3 @ H , 8 : Vlab  M2 @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  1 @ M2 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  0 @ M1 5 : Vlab  M1 @ H 6 : Vint  0 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 9 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  1 @ M2 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  0 @ M1 5 : Vlab  M1 @ H 6 : Vint  0 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_1"],"passed":1587,"property":"SSNI","strategy":"BespokeGenerator","time":"0.041596889s","timeout":60.0,"timestamp":"2026-01-26T23:49:32.060867+00:00","trial":8,"workload":"IFC"},"hash":"1da830767b1906003fbdcbc8ec6ce4d65523ca77"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : MLab 6 0 1 : MLab 6 0  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M1 / M2 } , 1 : Vlab  M2 @ { M1 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ H , 7 : Vlab  H @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ L 1 : Vint  1 @ L 2 : Vint  4 @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vlab  H @ M1 5 : Vlab  M2 @ H 6 : Vlab  M2 @ H 7 : Vlab  L @ H 8 : Vint  4 @ L 9 : Vint  1 @ M1  RetReg : 3 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ L 1 : Vint  1 @ L 2 : Vint  4 @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vlab  H @ M1 5 : Vlab  M2 @ H 6 : Vlab  M2 @ H 7 : Vlab  L @ H 8 : Vint  4 @ L 9 : Vint  1 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_1"],"passed":1037,"property":"SSNI","strategy":"BespokeGenerator","time":"0.027414083s","timeout":60.0,"timestamp":"2026-01-26T23:49:32.108277+00:00","trial":9,"workload":"IFC"},"hash":"1da830767b1906003fbdcbc8ec6ce4d65523ca77"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : MLab 6 5 1 : MLab 6 5  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 1 : Vint  5 @ { H / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M2 / H } , 1 : Vint  0 @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  3 @ { M1 / L } , 4 : Vlab  L @ H , 5 : Vint  1 @ { H / M1 } , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vlab  M1 @ { L / M1 } , 8 : Vlab  M2 @ { M1 / M2 } , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vint  -5 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vlab  M1 @ H 7 : Vint  -3 @ M2 8 : Vlab  M2 @ L 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 7 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vint  -5 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vlab  M1 @ H 7 : Vint  -3 @ M2 8 : Vlab  M2 @ L 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_2"],"passed":1064,"property":"SSNI","strategy":"BespokeGenerator","time":"0.036791801s","timeout":60.0,"timestamp":"2026-01-26T23:50:00.806293+00:00","trial":0,"workload":"IFC"},"hash":"fc22c9aff28b4c2fa7f9b8846af907dfc9a01df9"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : MLab 6 1 1 : MLab 6 1  PC: { 1 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ L , 1 : Vint  0 @ { M2 / M1 } , Cont2 : 3 : Vlab  L @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  M1 @ { M2 / H } , 3 : Vint  0 @ L , 4 : Vlab  L @ { M2 / L } , 5 : Vlab  L @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 7 : Vlab  L @ { M2 / L } , 8 : Vint  -1 @ { L / H } , 9 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_2"],"passed":275,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009592056s","timeout":60.0,"timestamp":"2026-01-26T23:50:01.011271+00:00","trial":1,"workload":"IFC"},"hash":"fc22c9aff28b4c2fa7f9b8846af907dfc9a01df9"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : MLab 6 3 1 : MLab 6 3  PC: { 1 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { M1 / L } , 1 : Vint  0 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vint  5 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { M2 / H } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ M2 , 5 : Vlab  H @ { L / H } , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vint  0 @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } , 9 : Vint  -3 @ { L / M1 } ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  4 @ L 2 : Vlab  M2 @ L 3 : Vint  -1 @ M2 4 : Vlab  M1 @ H 5 : Vint  -4 @ M2 6 : Vint  5 @ M1 7 : Vlab  M2 @ M1 8 : Vint  2 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 9 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  4 @ L 2 : Vlab  M2 @ L 3 : Vint  -1 @ M2 4 : Vlab  M1 @ H 5 : Vint  -4 @ M2 6 : Vint  5 @ M1 7 : Vlab  M2 @ M1 8 : Vint  2 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_2"],"passed":237,"property":"SSNI","strategy":"BespokeGenerator","time":"0.008656979s","timeout":60.0,"timestamp":"2026-01-26T23:50:01.025221+00:00","trial":2,"workload":"IFC"},"hash":"fc22c9aff28b4c2fa7f9b8846af907dfc9a01df9"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : MLab 4 7 1 : MLab 4 7  PC: { 0 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ { M1 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { H / M1 } , 1 : Vint  1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  H @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 5 : Vlab  L @ L , 6 : Vint  3 @ { M2 / M1 } , 7 : Vint  1 @ { L / H } , 8 : Vint  0 @ { H / M1 } , 9 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_2"],"passed":303,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009936810s","timeout":60.0,"timestamp":"2026-01-26T23:50:01.038584+00:00","trial":3,"workload":"IFC"},"hash":"fc22c9aff28b4c2fa7f9b8846af907dfc9a01df9"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : MLab 0 3 1 : MLab 0 3  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  M1 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  2 @ { M2 / H } , 2 : Vlab  L @ L , 3 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vlab  M1 @ { M2 / L } , 8 : Vint  5 @ { H / L } , 9 : Vint  0 @ { M2 / H } ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  0 @ M2 3 : Vlab  M2 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  5 @ H 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M2 @ H 9 : Vint  1 @ M1  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  0 @ M2 3 : Vlab  M2 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  5 @ H 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M2 @ H 9 : Vint  1 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_2"],"passed":20,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001037121s","timeout":60.0,"timestamp":"2026-01-26T23:50:01.052782+00:00","trial":4,"workload":"IFC"},"hash":"fc22c9aff28b4c2fa7f9b8846af907dfc9a01df9"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : MLab 2 8 1 : MLab 2 8  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  M2 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ { M2 / M1 } , 5 : Vlab  L @ { H / M1 } , 6 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 7 : Vlab  M2 @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 9 : Vint  1 @ { H / M2 } ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  H @ M2 2 : Vlab  H @ L 3 : Vlab  M1 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  H @ M1 6 : Vlab  M2 @ M2 7 : Vlab  L @ M2 8 : Vint  1 @ M2 9 : Vint  1 @ M1  RetReg : 7 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  H @ M2 2 : Vlab  H @ L 3 : Vlab  M1 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  H @ M1 6 : Vlab  M2 @ M2 7 : Vlab  L @ M2 8 : Vint  1 @ M2 9 : Vint  1 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_2"],"passed":1220,"property":"SSNI","strategy":"BespokeGenerator","time":"0.033531904s","timeout":60.0,"timestamp":"2026-01-26T23:50:01.057690+00:00","trial":5,"workload":"IFC"},"hash":"fc22c9aff28b4c2fa7f9b8846af907dfc9a01df9"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : MLab 4 1 1 : MLab 4 1  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M2 , 1 : Vint  -3 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ L , 2 : Vlab  M2 @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vint  0 @ L , 6 : Vlab  M1 @ { L / H } , 7 : Vint  2 @ { L / M1 } , 8 : Vint  -5 @ { M1 / L } , 9 : Vlab  H @ { M1 / L } ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vlab  M2 @ L 3 : Vint  1 @ H 4 : Vint  0 @ M1 5 : Vint  1 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  H @ L  RetReg : 0 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vlab  M2 @ L 3 : Vint  1 @ H 4 : Vint  0 @ M1 5 : Vint  1 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  H @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_2"],"passed":125,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005201817s","timeout":60.0,"timestamp":"2026-01-26T23:50:01.095026+00:00","trial":6,"workload":"IFC"},"hash":"fc22c9aff28b4c2fa7f9b8846af907dfc9a01df9"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : MLab 8 3 1 : MLab 8 3  PC: { 0 @ M1 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { M1 / M2 } , 5 : Vlab  L @ { L / H } , 6 : Vint  1 @ { L / M2 } , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vint  0 @ { M1 / M2 } ] Stack1:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  1 @ M2 3 : Vint  1 @ M2 4 : Vlab  L @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vlab  H @ H 7 : Vlab  L @ M2 8 : Vlab  M2 @ M1 9 : Vlab  H @ M1  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  1 @ M2 3 : Vint  1 @ M2 4 : Vlab  L @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vlab  H @ H 7 : Vlab  L @ M2 8 : Vlab  M2 @ M1 9 : Vlab  H @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_2"],"passed":120,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003560781s","timeout":60.0,"timestamp":"2026-01-26T23:50:01.104144+00:00","trial":7,"workload":"IFC"},"hash":"fc22c9aff28b4c2fa7f9b8846af907dfc9a01df9"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : MLab 6 2 1 : MLab 6 2  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  1 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  5 @ M2 , 1 : Vint  2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vlab  H @ { M1 / H } , 5 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 6 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vlab  L @ { H / M2 } , 9 : Vlab  H @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  M1 @ H 2 : Vint  1 @ H 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M2 @ M2 6 : Vlab  M2 @ M2 7 : Vint  1 @ M2 8 : Vint  1 @ H 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 8 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  M1 @ H 2 : Vint  1 @ H 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M2 @ M2 6 : Vlab  M2 @ M2 7 : Vint  1 @ M2 8 : Vint  1 @ H 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_2"],"passed":41,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001566172s","timeout":60.0,"timestamp":"2026-01-26T23:50:01.111444+00:00","trial":8,"workload":"IFC"},"hash":"fc22c9aff28b4c2fa7f9b8846af907dfc9a01df9"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : MLab 6 9 1 : MLab 6 9  PC: { 0 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -3 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ { L / H } ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ M2 , 1 : Vlab  L @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { M2 / L } , 4 : Vlab  L @ M1 , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 7 : Vint  0 @ M1 , 8 : Vlab  H @ { M1 / M2 } , 9 : Vlab  M2 @ { H / M1 } ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  M2 @ H 2 : Vlab  H @ H 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  0 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 4 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  M2 @ H 2 : Vlab  H @ H 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  0 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpMLab_2"],"passed":262,"property":"SSNI","strategy":"BespokeGenerator","time":"0.007231951s","timeout":60.0,"timestamp":"2026-01-26T23:50:01.117237+00:00","trial":9,"workload":"IFC"},"hash":"fc22c9aff28b4c2fa7f9b8846af907dfc9a01df9"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : PcLab 0 1 : PcLab 0  PC: { 1 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vint  3 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 2 : Vlab  H @ { M2 / L } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vlab  M1 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vptr  (f=(1 @ L);i=0) @ { H / L } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPcLab_1"],"passed":92,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005689859s","timeout":60.0,"timestamp":"2026-01-26T23:50:30.088832+00:00","trial":0,"workload":"IFC"},"hash":"9a7ecdaa51935467cf0be61750eae84e1748d8b1"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : PcLab 1 1 : PcLab 1  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  4 @ { M2 / M1 } , 1 : Vlab  M2 @ { M2 / L } , Cont2 : 3 : Vint  1 @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ H , 1 : Vint  -2 @ H , Cont2 : 3 : Vint  0 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ { M2 / H } , 6 : Vint  0 @ M1 , 7 : Vlab  M2 @ { H / L } , 8 : Vlab  L @ { L / M2 } , 9 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vint  1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  1 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vint  5 @ L 6 : Vint  0 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  0 @ L 9 : Vint  -3 @ H  RetReg : 3 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vint  1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  1 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vint  5 @ L 6 : Vint  0 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  0 @ L 9 : Vint  -3 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPcLab_1"],"passed":178,"property":"SSNI","strategy":"BespokeGenerator","time":"0.011918068s","timeout":60.0,"timestamp":"2026-01-26T23:50:30.271680+00:00","trial":1,"workload":"IFC"},"hash":"9a7ecdaa51935467cf0be61750eae84e1748d8b1"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : PcLab 0 1 : PcLab 0  PC: { 1 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M2 , 1 : Vint  2 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ H , 1 : Vint  -2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  -4 @ M1 , 4 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 5 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 6 : Vint  0 @ { H / M1 } , 7 : Vlab  M2 @ { H / M1 } , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 9 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vint  0 @ M1 2 : Vint  -4 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  5 @ L 8 : Vint  3 @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 5 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vint  0 @ M1 2 : Vint  -4 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  5 @ L 8 : Vint  3 @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPcLab_1"],"passed":38,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002985001s","timeout":60.0,"timestamp":"2026-01-26T23:50:30.287424+00:00","trial":2,"workload":"IFC"},"hash":"9a7ecdaa51935467cf0be61750eae84e1748d8b1"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : PcLab 6 1 : PcLab 6  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , 1 : Vlab  H @ { H / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  3 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ { M2 / L } , 2 : Vptr  (f=(0 @ L);i=1) @ L , 3 : Vlab  M2 @ { L / M1 } , 4 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vint  1 @ { M2 / M1 } , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  -1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vlab  L @ L 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 6 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  -1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vlab  L @ L 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPcLab_1"],"passed":716,"property":"SSNI","strategy":"BespokeGenerator","time":"0.028916836s","timeout":60.0,"timestamp":"2026-01-26T23:50:30.295139+00:00","trial":3,"workload":"IFC"},"hash":"9a7ecdaa51935467cf0be61750eae84e1748d8b1"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : PcLab 8 1 : PcLab 8  PC: { 1 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M2 / M1 } , 1 : Vint  1 @ { H / L } ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ H , 1 : Vint  4 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { M2 / H } , 3 : Vint  0 @ { M2 / H } , 4 : Vlab  L @ { L / M1 } , 5 : Vint  0 @ L , 6 : Vlab  L @ { L / M2 } , 7 : Vlab  M1 @ L , 8 : Vlab  H @ M2 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  -4 @ H 1 : Vlab  M1 @ M1 2 : Vint  1 @ H 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  L @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  0 @ M1 9 : Vlab  M1 @ L  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  -4 @ H 1 : Vlab  M1 @ M1 2 : Vint  1 @ H 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  L @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  0 @ M1 9 : Vlab  M1 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPcLab_1"],"passed":82,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003015041s","timeout":60.0,"timestamp":"2026-01-26T23:50:30.328472+00:00","trial":4,"workload":"IFC"},"hash":"9a7ecdaa51935467cf0be61750eae84e1748d8b1"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : PcLab 7 1 : PcLab 7  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  2 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  1 @ { M2 / L } , 6 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 7 : Vlab  L @ { L / H } , 8 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 9 : Vint  1 @ { H / M2 } ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vlab  M2 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  1 @ L 7 : Vint  3 @ M2 8 : Vlab  M2 @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 9 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vlab  M2 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  1 @ L 7 : Vint  3 @ M2 8 : Vlab  M2 @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPcLab_1"],"passed":248,"property":"SSNI","strategy":"BespokeGenerator","time":"0.007426977s","timeout":60.0,"timestamp":"2026-01-26T23:50:30.335950+00:00","trial":5,"workload":"IFC"},"hash":"9a7ecdaa51935467cf0be61750eae84e1748d8b1"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : PcLab 7 1 : PcLab 7  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -4 @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vlab  H @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { L / M2 } , 1 : Vlab  M1 @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { M1 / H } , 5 : Vptr  (f=(0 @ L);i=0) @ H , 6 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 7 : Vlab  M1 @ M2 , 8 : Vlab  M2 @ L , 9 : Vint  1 @ { H / L } ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  0 @ M2 5 : Vint  1 @ M1 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  0 @ M2 9 : Vint  0 @ M2  RetReg : 1 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  0 @ M2 5 : Vint  1 @ M1 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  0 @ M2 9 : Vint  0 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPcLab_1"],"passed":238,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006727934s","timeout":60.0,"timestamp":"2026-01-26T23:50:30.347398+00:00","trial":6,"workload":"IFC"},"hash":"9a7ecdaa51935467cf0be61750eae84e1748d8b1"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : PcLab 1 1 : PcLab 1  PC: { 1 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 2 : Vlab  L @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 6 : Vlab  L @ L , 7 : Vlab  M2 @ { L / H } , 8 : Vlab  L @ L , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  M1 @ H 3 : Vlab  H @ H 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  1 @ L 7 : Vlab  M2 @ M2 8 : Vint  -1 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 8 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  M1 @ H 3 : Vlab  H @ H 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  1 @ L 7 : Vlab  M2 @ M2 8 : Vint  -1 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPcLab_1"],"passed":334,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009056091s","timeout":60.0,"timestamp":"2026-01-26T23:50:30.358005+00:00","trial":7,"workload":"IFC"},"hash":"9a7ecdaa51935467cf0be61750eae84e1748d8b1"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : PcLab 7 1 : PcLab 7  PC: { 0 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ M1 , 1 : Vlab  H @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vlab  L @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  -5 @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , 5 : Vint  -1 @ { L / M1 } , 6 : Vint  0 @ { M1 / H } , 7 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 8 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 9 : Vlab  H @ { M2 / H } ] Stack1:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  1 @ M1 3 : Vint  -4 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  H @ M1 6 : Vlab  L @ H 7 : Vlab  M2 @ M1 8 : Vlab  L @ H 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 6 Stack2:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  1 @ M1 3 : Vint  -4 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  H @ M1 6 : Vlab  L @ H 7 : Vlab  M2 @ M1 8 : Vlab  L @ H 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPcLab_1"],"passed":59,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001900911s","timeout":60.0,"timestamp":"2026-01-26T23:50:30.370874+00:00","trial":8,"workload":"IFC"},"hash":"9a7ecdaa51935467cf0be61750eae84e1748d8b1"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : PcLab 9 1 : PcLab 9  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vlab  M1 @ { M1 / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vint  -1 @ L , 1 : Vint  -4 @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 5 : Vlab  L @ { H / M2 } , 6 : Vptr  (f=(1 @ L);i=1) @ M1 , 7 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 8 : Vlab  M1 @ H , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vint  -4 @ H 2 : Vint  -4 @ H 3 : Vlab  M1 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  1 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 4 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vint  -4 @ H 2 : Vint  -4 @ H 3 : Vlab  M1 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  1 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPcLab_1"],"passed":18,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000931978s","timeout":60.0,"timestamp":"2026-01-26T23:50:30.376235+00:00","trial":9,"workload":"IFC"},"hash":"9a7ecdaa51935467cf0be61750eae84e1748d8b1"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 3 1 0 1 : BCall 3 1 0  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 1 : Vint  1 @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ { L / H } , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 5 : Vint  0 @ H , 6 : Vint  -2 @ { H / M1 } , 7 : Vint  1 @ M1 , 8 : Vint  1 @ { L / H } , 9 : Vlab  H @ { H / L } ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  1 @ M1 3 : Vint  0 @ H 4 : Vlab  M2 @ M2 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  L @ M2 8 : Vint  0 @ H 9 : Vlab  H @ H  RetReg : 5 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  1 @ M1 3 : Vint  0 @ H 4 : Vlab  M2 @ M2 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  L @ M2 8 : Vint  0 @ H 9 : Vlab  H @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":132,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006423950s","timeout":60.0,"timestamp":"2026-01-26T23:50:58.528968+00:00","trial":0,"workload":"IFC"},"hash":"e7259b04a1b8db0129bb115fc4f4493bff749f2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 4 8 2 1 : BCall 4 8 2  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / L } , 1 : Vlab  M2 @ { M2 / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  5 @ { L / H } , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  1 @ { L / M1 } , 5 : Vint  0 @ L , 6 : Vlab  L @ L , 7 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } , 8 : Vlab  M2 @ { M2 / L } , 9 : Vint  1 @ { H / L } ] Stack1:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vint  1 @ L 1 : Vint  1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  1 @ L 4 : Vint  0 @ H 5 : Vint  0 @ H 6 : Vlab  M2 @ L 7 : Vint  0 @ H 8 : Vint  2 @ H 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 1 Stack2:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vint  1 @ L 1 : Vint  1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  1 @ L 4 : Vint  0 @ H 5 : Vint  0 @ H 6 : Vlab  M2 @ L 7 : Vint  0 @ H 8 : Vint  2 @ H 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":139,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009990931s","timeout":60.0,"timestamp":"2026-01-26T23:50:58.710978+00:00","trial":1,"workload":"IFC"},"hash":"e7259b04a1b8db0129bb115fc4f4493bff749f2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 2 1 1 : BCall 7 2 1  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 1 : Vint  0 @ { L / H } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  1 @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / M1 } , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 5 : Vint  0 @ { H / M2 } , 6 : Vint  -5 @ { H / M1 } , 7 : Vint  0 @ { L / M1 } , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } ] Stack1:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  H @ M2 4 : Vlab  M1 @ L 5 : Vlab  M1 @ L 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  M2 @ M1 8 : Vlab  M2 @ M2 9 : Vlab  L @ M2  RetReg : 4 Stack2:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  H @ M2 4 : Vlab  M1 @ L 5 : Vlab  M1 @ L 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  M2 @ M1 8 : Vlab  M2 @ M2 9 : Vlab  L @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":81,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005352020s","timeout":60.0,"timestamp":"2026-01-26T23:50:58.725111+00:00","trial":2,"workload":"IFC"},"hash":"e7259b04a1b8db0129bb115fc4f4493bff749f2e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 1 3 7 1 : BCall 1 3 7  PC: { 1 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -2 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , Cont2 : 3 : Vint  0 @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  0 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=1) @ M1 , 6 : Vlab  M1 @ { M2 / L } , 7 : Vlab  M1 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  L @ M1 3 : Vint  0 @ H 4 : Vint  -4 @ M2 5 : Vlab  L @ H 6 : Vlab  H @ M2 7 : Vlab  L @ H 8 : Vlab  M2 @ M1 9 : Vint  1 @ M2  RetReg : 1 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  L @ M1 3 : Vint  0 @ H 4 : Vint  -4 @ M2 5 : Vlab  L @ H 6 : Vlab  H @ M2 7 : Vlab  L @ H 8 : Vlab  M2 @ M1 9 : Vint  1 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":65,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003753901s","timeout":60.0,"timestamp":"2026-01-26T23:50:58.736862+00:00","trial":3,"workload":"IFC"},"hash":"e7259b04a1b8db0129bb115fc4f4493bff749f2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 1 2 5 1 : BCall 1 2 5  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vlab  M2 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  L @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { L / H } , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vlab  M1 @ { M1 / L } , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 8 : Vlab  L @ { M1 / H } , 9 : Vint  1 @ { L / M1 } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vint  0 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vlab  M2 @ H 4 : Vlab  M1 @ L 5 : Vint  -3 @ M1 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  3 @ L 9 : Vint  1 @ M2  RetReg : 9 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vint  0 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vlab  M2 @ H 4 : Vlab  M1 @ L 5 : Vint  -3 @ M1 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  3 @ L 9 : Vint  1 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":46,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002578974s","timeout":60.0,"timestamp":"2026-01-26T23:50:58.746110+00:00","trial":4,"workload":"IFC"},"hash":"e7259b04a1b8db0129bb115fc4f4493bff749f2e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 0 5 1 1 : BCall 0 5 1  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  H @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ M2 , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=1) @ M1 , 8 : Vint  -2 @ M1 , 9 : Vlab  L @ H ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ M2 2 : Vlab  H @ H 3 : Vlab  L @ M2 4 : Vint  0 @ H 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  0 @ M1 8 : Vlab  H @ M1 9 : Vint  -1 @ L  RetReg : 2 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ M2 2 : Vlab  H @ H 3 : Vlab  L @ M2 4 : Vint  0 @ H 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  0 @ M1 8 : Vlab  H @ M1 9 : Vint  -1 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":37,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002151966s","timeout":60.0,"timestamp":"2026-01-26T23:50:58.753512+00:00","trial":5,"workload":"IFC"},"hash":"e7259b04a1b8db0129bb115fc4f4493bff749f2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 0 9 1 1 : BCall 0 9 1  PC: { 0 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vint  0 @ { L / M1 } , 2 : Vint  4 @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ L , 5 : Vlab  L @ { M1 / M2 } , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 8 : Vint  0 @ L , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vlab  M1 @ L 2 : Vint  -5 @ M2 3 : Vlab  M2 @ L 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vlab  H @ L  RetReg : 8 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vlab  M1 @ L 2 : Vint  -5 @ M2 3 : Vlab  M2 @ L 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vlab  H @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":379,"property":"SSNI","strategy":"BespokeGenerator","time":"0.012945175s","timeout":60.0,"timestamp":"2026-01-26T23:50:58.760528+00:00","trial":6,"workload":"IFC"},"hash":"e7259b04a1b8db0129bb115fc4f4493bff749f2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 6 5 3 1 : BCall 6 5 3  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vlab  L @ H , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vint  2 @ H ] Stack1:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  0 @ L 2 : Vlab  M2 @ L 3 : Vlab  H @ H 4 : Vlab  H @ M1 5 : Vint  3 @ L 6 : Vint  1 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  L @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 9 Stack2:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  0 @ L 2 : Vlab  M2 @ L 3 : Vlab  H @ H 4 : Vlab  H @ M1 5 : Vint  3 @ L 6 : Vint  1 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  L @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":20,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001055956s","timeout":60.0,"timestamp":"2026-01-26T23:50:58.777979+00:00","trial":7,"workload":"IFC"},"hash":"e7259b04a1b8db0129bb115fc4f4493bff749f2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 3 1 1 : BCall 9 3 1  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  M2 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vlab  M1 @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M2 , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  -2 @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ H , 8 : Vint  0 @ H , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vlab  L @ L 3 : Vint  0 @ L 4 : Vlab  L @ H 5 : Vint  3 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vlab  L @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vint  4 @ M1  RetReg : 2 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vlab  L @ L 3 : Vint  0 @ L 4 : Vlab  L @ H 5 : Vint  3 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vlab  L @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vint  4 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":53,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002183199s","timeout":60.0,"timestamp":"2026-01-26T23:50:58.782967+00:00","trial":8,"workload":"IFC"},"hash":"e7259b04a1b8db0129bb115fc4f4493bff749f2e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 7 8 6 1 : BCall 7 8 6  PC: { 1 @ M1 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , Cont2 : 3 : Vlab  L @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -3 @ M1 , 1 : Vlab  H @ { M1 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  M1 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { M1 / M2 } , 5 : Vlab  M1 @ { M1 / H } , 6 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 7 : Vint  0 @ L , 8 : Vlab  M1 @ H , 9 : Vlab  M2 @ { M1 / M2 } ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ L 1 : Vlab  M2 @ H 2 : Vint  5 @ M2 3 : Vlab  M2 @ M2 4 : Vlab  M2 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  H @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  0 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 4 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ L 1 : Vlab  M2 @ H 2 : Vint  5 @ M2 3 : Vlab  M2 @ M2 4 : Vlab  M2 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  H @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  0 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":46,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001685858s","timeout":60.0,"timestamp":"2026-01-26T23:50:58.789351+00:00","trial":9,"workload":"IFC"},"hash":"e7259b04a1b8db0129bb115fc4f4493bff749f2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 5 0 1 : BCall 9 5 0  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  1 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ H , 1 : Vint  0 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { H / M1 } , 5 : Vlab  L @ { L / M1 } , 6 : Vptr  (f=(1 @ L);i=1) @ M1 , 7 : Vlab  H @ { M2 / H } , 8 : Vint  1 @ M2 , 9 : Vint  0 @ { H / L } ] Stack1:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vint  0 @ M2 1 : Vlab  H @ M2 2 : Vint  -2 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  M2 @ M2 6 : Vlab  L @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vint  -2 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 3 Stack2:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vint  0 @ M2 1 : Vlab  H @ M2 2 : Vint  -2 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  M2 @ M2 6 : Vlab  L @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vint  -2 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_2"],"passed":354,"property":"SSNI","strategy":"BespokeGenerator","time":"0.014886141s","timeout":60.0,"timestamp":"2026-01-26T23:51:26.653474+00:00","trial":0,"workload":"IFC"},"hash":"b8eabb4ff815dcda99b55cd2af081142f09dfa99"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 8 4 3 1 : BCall 8 4 3  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ M2 , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  2 @ M1 , 1 : Vint  0 @ L , 2 : Vint  2 @ { M1 / L } , 3 : Vint  -1 @ { M1 / M2 } , 4 : Vlab  L @ { L / H } , 5 : Vint  -5 @ { L / H } , 6 : Vlab  L @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vint  0 @ M1 , 9 : Vint  0 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  L @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  0 @ M1 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vlab  M1 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  1 @ M1  RetReg : 1 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  L @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  0 @ M1 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vlab  M1 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  1 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_2"],"passed":84,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004764080s","timeout":60.0,"timestamp":"2026-01-26T23:51:26.843389+00:00","trial":1,"workload":"IFC"},"hash":"b8eabb4ff815dcda99b55cd2af081142f09dfa99"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 7 8 4 1 : BCall 7 8 4  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , Cont2 : 3 : Vlab  M2 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { L / M1 } , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 3 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  1 @ { L / M1 } , 8 : Vlab  L @ L , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_2"],"passed":773,"property":"SSNI","strategy":"BespokeGenerator","time":"0.026757956s","timeout":60.0,"timestamp":"2026-01-26T23:51:26.853591+00:00","trial":2,"workload":"IFC"},"hash":"b8eabb4ff815dcda99b55cd2af081142f09dfa99"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 1 8 1 1 : BCall 1 8 1  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / L } , Cont2 : 3 : Vlab  L @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M1 , 1 : Vint  3 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { M2 / M1 } , 4 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } , 5 : Vint  2 @ H , 6 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 7 : Vint  0 @ { H / M1 } , 8 : Vlab  M1 @ { L / H } , 9 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  M1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M2 @ M2 4 : Vint  0 @ L 5 : Vlab  L @ M1 6 : Vint  0 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  L @ L  RetReg : 7 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  M1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M2 @ M2 4 : Vint  0 @ L 5 : Vlab  L @ M1 6 : Vint  0 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  L @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_2"],"passed":62,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002262831s","timeout":60.0,"timestamp":"2026-01-26T23:51:26.884745+00:00","trial":3,"workload":"IFC"},"hash":"b8eabb4ff815dcda99b55cd2af081142f09dfa99"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 2 7 5 1 : BCall 2 7 5  PC: { 1 @ M1 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  M2 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 1 : Vlab  M1 @ { M2 / L } , Cont2 : 3 : Vlab  M2 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ { L / H } , 4 : Vptr  (f=(0 @ L);i=1) @ M1 , 5 : Vint  0 @ { M2 / L } , 6 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 7 : Vlab  L @ { L / M2 } , 8 : Vlab  L @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  -1 @ H 3 : Vlab  L @ M1 4 : Vlab  M1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  0 @ L 7 : Vlab  H @ H 8 : Vlab  M1 @ H 9 : Vint  -4 @ M1  RetReg : 1 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  -1 @ H 3 : Vlab  L @ M1 4 : Vlab  M1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  0 @ L 7 : Vlab  H @ H 8 : Vlab  M1 @ H 9 : Vint  -4 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_2"],"passed":637,"property":"SSNI","strategy":"BespokeGenerator","time":"0.017382145s","timeout":60.0,"timestamp":"2026-01-26T23:51:26.890957+00:00","trial":4,"workload":"IFC"},"hash":"b8eabb4ff815dcda99b55cd2af081142f09dfa99"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 0 5 4 1 : BCall 0 5 4  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { M2 / H } , 4 : Vint  0 @ { M2 / M1 } , 5 : Vlab  M2 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 7 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 8 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 9 : Vint  -1 @ { L / M2 } ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ H 1 : Vint  1 @ L 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M2 @ L 7 : Vint  1 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  0 @ M2  RetReg : 0 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ H 1 : Vint  1 @ L 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M2 @ L 7 : Vint  1 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  0 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_2"],"passed":492,"property":"SSNI","strategy":"BespokeGenerator","time":"0.012849092s","timeout":60.0,"timestamp":"2026-01-26T23:51:26.912242+00:00","trial":5,"workload":"IFC"},"hash":"b8eabb4ff815dcda99b55cd2af081142f09dfa99"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 1 3 0 1 : BCall 1 3 0  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / M1 } , 1 : Vlab  M2 @ L , Cont2 : 3 : Vlab  L @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / H } , 3 : Vlab  M1 @ { L / M2 } , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vint  -3 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vint  -4 @ { L / H } , 9 : Vint  -5 @ { M1 / L } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_2"],"passed":111,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003342867s","timeout":60.0,"timestamp":"2026-01-26T23:51:26.928792+00:00","trial":6,"workload":"IFC"},"hash":"b8eabb4ff815dcda99b55cd2af081142f09dfa99"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 8 2 1 1 : BCall 8 2 1  PC: { 0 @ M2 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ H , 1 : Vint  -2 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 1 : Vlab  L @ { H / M1 } , Cont2 : 3 : Vlab  M2 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  H @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  4 @ { L / M1 } , 6 : Vint  2 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 8 : Vint  1 @ { H / L } , 9 : Vint  -4 @ { M2 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  -2 @ M2 3 : Vlab  M2 @ M1 4 : Vlab  H @ H 5 : Vlab  L @ M1 6 : Vlab  M1 @ M2 7 : Vlab  L @ M1 8 : Vlab  H @ M2 9 : Vint  0 @ M1  RetReg : 2 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  -2 @ M2 3 : Vlab  M2 @ M1 4 : Vlab  H @ H 5 : Vlab  L @ M1 6 : Vlab  M1 @ M2 7 : Vlab  L @ M1 8 : Vlab  H @ M2 9 : Vint  0 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_2"],"passed":40,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001412153s","timeout":60.0,"timestamp":"2026-01-26T23:51:26.935759+00:00","trial":7,"workload":"IFC"},"hash":"b8eabb4ff815dcda99b55cd2af081142f09dfa99"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 5 7 7 1 : BCall 5 7 7  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , Cont2 : 3 : Vlab  M1 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { L / H } , 1 : Vlab  L @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vlab  H @ M2 , 1 : Vlab  M2 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { M2 / M1 } , 4 : Vlab  M1 @ { L / M1 } , 5 : Vint  1 @ { L / M1 } , 6 : Vint  0 @ L , 7 : Vlab  M2 @ { L / H } , 8 : Vint  0 @ L , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ M1 2 : Vlab  L @ H 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  L @ H 6 : Vlab  M1 @ M1 7 : Vint  0 @ M1 8 : Vlab  H @ L 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 7 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ M1 2 : Vlab  L @ H 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  L @ H 6 : Vlab  M1 @ M1 7 : Vint  0 @ M1 8 : Vlab  H @ L 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_2"],"passed":461,"property":"SSNI","strategy":"BespokeGenerator","time":"0.012305021s","timeout":60.0,"timestamp":"2026-01-26T23:51:26.940606+00:00","trial":8,"workload":"IFC"},"hash":"b8eabb4ff815dcda99b55cd2af081142f09dfa99"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 6 4 1 : BCall 7 6 4  PC: { 0 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vint  2 @ { M2 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / M1 } , 1 : Vint  5 @ L , 2 : Vint  0 @ { M2 / L } , 3 : Vptr  (f=(1 @ L);i=1) @ M2 , 4 : Vlab  H @ M2 , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vlab  L @ { L / H } , 7 : Vint  0 @ L , 8 : Vint  0 @ L , 9 : Vint  0 @ H ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  -3 @ L 4 : Vlab  M2 @ M2 5 : Vint  -4 @ H 6 : Vlab  M2 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  0 @ L 9 : Vint  -4 @ L  RetReg : 7 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  -3 @ L 4 : Vlab  M2 @ M2 5 : Vint  -4 @ H 6 : Vlab  M2 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  0 @ L 9 : Vint  -4 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_2"],"passed":85,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002563000s","timeout":60.0,"timestamp":"2026-01-26T23:51:26.956600+00:00","trial":9,"workload":"IFC"},"hash":"b8eabb4ff815dcda99b55cd2af081142f09dfa99"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 6 0 0 1 : BCall 6 0 0  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M2 , 4 : Vint  0 @ M1 , 5 : Vlab  M1 @ H , 6 : Vint  0 @ H , 7 : Vptr  (f=(0 @ L);i=1) @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  -2 @ M1 ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  M1 @ H 1 : Vlab  M1 @ M2 2 : Vlab  M1 @ H 3 : Vlab  M1 @ H 4 : Vint  0 @ H 5 : Vint  0 @ H 6 : Vlab  L @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vint  5 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 5 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  M1 @ H 1 : Vlab  M1 @ M2 2 : Vlab  M1 @ H 3 : Vlab  M1 @ H 4 : Vint  0 @ H 5 : Vint  0 @ H 6 : Vlab  L @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vint  5 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":47,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002218962s","timeout":60.0,"timestamp":"2026-01-26T23:51:54.097366+00:00","trial":0,"workload":"IFC"},"hash":"d88b608f960a3dec782a491ffd01898a163aca77"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 0 6 4 1 : BCall 0 6 4  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vint  0 @ M1 , Cont2 : 3 : Vlab  L @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vint  1 @ M1 , 6 : Vlab  H @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vlab  M2 @ H , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  -5 @ L 4 : Vint  4 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vint  1 @ H  RetReg : 3 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  -5 @ L 4 : Vint  4 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vint  1 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":95,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002863884s","timeout":60.0,"timestamp":"2026-01-26T23:51:54.272040+00:00","trial":1,"workload":"IFC"},"hash":"d88b608f960a3dec782a491ffd01898a163aca77"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 7 1 3 1 : BCall 7 1 3  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , Cont2 : 3 : Vlab  M2 @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  1 @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ M1 , 7 : Vint  1 @ M1 , 8 : Vint  2 @ H , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  1 @ L 4 : Vlab  H @ M1 5 : Vint  1 @ H 6 : Vlab  L @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vint  1 @ M2  RetReg : 7 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  1 @ L 4 : Vlab  H @ M1 5 : Vint  1 @ H 6 : Vlab  L @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vint  1 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":216,"property":"SSNI","strategy":"BespokeGenerator","time":"0.008599997s","timeout":60.0,"timestamp":"2026-01-26T23:51:54.278365+00:00","trial":2,"workload":"IFC"},"hash":"d88b608f960a3dec782a491ffd01898a163aca77"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 6 0 1 : BCall 4 6 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vint  3 @ { M1 / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vlab  M1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  M1 @ M1 , 7 : Vint  1 @ H , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vint  0 @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  1 @ M2 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  L @ H 5 : Vlab  M2 @ H 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  -3 @ M1 8 : Vlab  H @ H 9 : Vint  -4 @ L  RetReg : 7 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  1 @ M2 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  L @ H 5 : Vlab  M2 @ H 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  -3 @ M1 8 : Vlab  H @ H 9 : Vint  -4 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":139,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005929947s","timeout":60.0,"timestamp":"2026-01-26T23:51:54.291239+00:00","trial":3,"workload":"IFC"},"hash":"d88b608f960a3dec782a491ffd01898a163aca77"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 5 3 6 1 : BCall 5 3 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  3 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vlab  H @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  M2 @ M1 , 4 : Vint  0 @ M2 , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M2 @ H 4 : Vint  1 @ M2 5 : Vint  1 @ M2 6 : Vint  4 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  -3 @ M1 9 : Vlab  H @ M1  RetReg : 2 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M2 @ H 4 : Vint  1 @ M2 5 : Vint  1 @ M2 6 : Vint  4 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  -3 @ M1 9 : Vlab  H @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":756,"property":"SSNI","strategy":"BespokeGenerator","time":"0.023460150s","timeout":60.0,"timestamp":"2026-01-26T23:51:54.301495+00:00","trial":4,"workload":"IFC"},"hash":"d88b608f960a3dec782a491ffd01898a163aca77"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 0 9 1 1 : BCall 0 9 1  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  L @ H ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / H } , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vlab  L @ M1 , 3 : Vlab  L @ L , 4 : Vlab  L @ M1 , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  1 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  0 @ M2 4 : Vlab  M1 @ L 5 : Vint  -4 @ L 6 : Vlab  H @ L 7 : Vlab  M2 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 3 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  1 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  0 @ M2 4 : Vlab  M1 @ L 5 : Vint  -4 @ L 6 : Vlab  H @ L 7 : Vlab  M2 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":513,"property":"SSNI","strategy":"BespokeGenerator","time":"0.013901949s","timeout":60.0,"timestamp":"2026-01-26T23:51:54.329536+00:00","trial":5,"workload":"IFC"},"hash":"d88b608f960a3dec782a491ffd01898a163aca77"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 9 8 1 : BCall 7 9 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M1 / L } , 1 : Vint  0 @ { L / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  1 @ H , 5 : Vptr  (f=(0 @ L);i=0) @ H , 6 : Vlab  H @ M2 , 7 : Vint  0 @ H , 8 : Vint  4 @ L , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  0 @ M1 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vlab  M1 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  -5 @ H 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  M2 @ M1  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  0 @ M1 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vlab  M1 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  -5 @ H 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  M2 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":363,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009484053s","timeout":60.0,"timestamp":"2026-01-26T23:51:54.347446+00:00","trial":6,"workload":"IFC"},"hash":"d88b608f960a3dec782a491ffd01898a163aca77"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 1 5 1 : BCall 9 1 5  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M1 @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vlab  L @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vlab  L @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  1 @ M2 1 : Vint  0 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  0 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vlab  L @ L 8 : Vlab  H @ L 9 : Vint  2 @ H  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  1 @ M2 1 : Vint  0 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  0 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vlab  L @ L 8 : Vlab  H @ L 9 : Vint  2 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":540,"property":"SSNI","strategy":"BespokeGenerator","time":"0.014722109s","timeout":60.0,"timestamp":"2026-01-26T23:51:54.360750+00:00","trial":7,"workload":"IFC"},"hash":"d88b608f960a3dec782a491ffd01898a163aca77"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 3 9 2 1 : BCall 3 9 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 1 : Vlab  H @ { M1 / H } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vint  0 @ M1 , 7 : Vlab  M1 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vlab  H @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ H 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  L @ M2 6 : Vlab  L @ L 7 : Vint  2 @ M2 8 : Vint  0 @ M1 9 : Vlab  H @ M2  RetReg : 0 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ H 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  L @ M2 6 : Vlab  L @ L 7 : Vint  2 @ M2 8 : Vint  0 @ M1 9 : Vlab  H @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":213,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006283998s","timeout":60.0,"timestamp":"2026-01-26T23:51:54.379098+00:00","trial":8,"workload":"IFC"},"hash":"d88b608f960a3dec782a491ffd01898a163aca77"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 2 5 1 1 : BCall 2 5 1  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 1 : Vint  0 @ H , Cont2 : 3 : Vint  0 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vint  2 @ { M1 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vlab  M1 @ M2 , 6 : Vint  0 @ L , 7 : Vlab  M1 @ L , 8 : Vlab  L @ H , 9 : Vint  5 @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vlab  M1 @ M2 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vlab  H @ L 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  H @ H 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M2 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vlab  M1 @ M2 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vlab  H @ L 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  H @ H 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M2 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":56,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001977921s","timeout":60.0,"timestamp":"2026-01-26T23:51:54.389078+00:00","trial":9,"workload":"IFC"},"hash":"d88b608f960a3dec782a491ffd01898a163aca77"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 3 5 6 1 : BCall 3 5 6  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  3 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 5 : Vlab  L @ L , 6 : Vint  1 @ { M2 / M1 } , 7 : Vint  -5 @ L , 8 : Vlab  M1 @ { M2 / M1 } , 9 : Vint  0 @ { M1 / H } ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  1 @ M2 2 : Vint  -1 @ M1 3 : Vint  0 @ L 4 : Vint  2 @ M1 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  L @ H 8 : Vint  1 @ H 9 : Vlab  H @ M2  RetReg : 9 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  1 @ M2 2 : Vint  -1 @ M1 3 : Vint  0 @ L 4 : Vint  2 @ M1 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  L @ H 8 : Vint  1 @ H 9 : Vlab  H @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":450,"property":"SSNI","strategy":"BespokeGenerator","time":"0.014978886s","timeout":60.0,"timestamp":"2026-01-26T23:52:24.162176+00:00","trial":0,"workload":"IFC"},"hash":"097d4940e7c13e53731143d872df6ed22f33700b"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 7 1 0 1 : BCall 7 1 0  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vint  1 @ L , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vint  -1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { M1 / L } , 2 : Vint  0 @ L , 3 : Vint  1 @ L , 4 : Vint  0 @ L , 5 : Vlab  M2 @ { L / H } , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vint  0 @ { L / M2 } , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vptr  (f=(0 @ L);i=1) @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  1 @ M1 2 : Vlab  L @ H 3 : Vint  1 @ L 4 : Vint  1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  M1 @ M2 8 : Vint  -1 @ L 9 : Vint  1 @ M1  RetReg : 3 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  1 @ M1 2 : Vlab  L @ H 3 : Vint  1 @ L 4 : Vint  1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  M1 @ M2 8 : Vint  -1 @ L 9 : Vint  1 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":507,"property":"SSNI","strategy":"BespokeGenerator","time":"0.017326117s","timeout":60.0,"timestamp":"2026-01-26T23:52:24.352926+00:00","trial":1,"workload":"IFC"},"hash":"097d4940e7c13e53731143d872df6ed22f33700b"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 8 4 1 1 : BCall 8 4 1  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , Cont2 : 3 : Vint  1 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 4 : Vlab  L @ { M2 / L } , 5 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 6 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , 7 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 8 : Vint  0 @ { M1 / H } , 9 : Vint  -5 @ L ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  -5 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vint  4 @ H 3 : Vlab  M1 @ M2 4 : Vlab  M2 @ M2 5 : Vint  0 @ L 6 : Vlab  M1 @ M2 7 : Vlab  M2 @ M1 8 : Vlab  M1 @ M1 9 : Vlab  L @ L  RetReg : 5 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  -5 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vint  4 @ H 3 : Vlab  M1 @ M2 4 : Vlab  M2 @ M2 5 : Vint  0 @ L 6 : Vlab  M1 @ M2 7 : Vlab  M2 @ M1 8 : Vlab  M1 @ M1 9 : Vlab  L @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":536,"property":"SSNI","strategy":"BespokeGenerator","time":"0.017715931s","timeout":60.0,"timestamp":"2026-01-26T23:52:24.374348+00:00","trial":2,"workload":"IFC"},"hash":"097d4940e7c13e53731143d872df6ed22f33700b"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 0 0 1 : BCall 7 0 0  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M2 / H } , 1 : Vint  5 @ { L / H } , Cont2 : 3 : Vint  0 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / L } , 1 : Vlab  L @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ H , 6 : Vint  -5 @ M1 , 7 : Vint  0 @ H , 8 : Vptr  (f=(0 @ L);i=0) @ H , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  2 @ H 2 : Vlab  M1 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  1 @ L 5 : Vint  4 @ H 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vlab  H @ H 9 : Vint  1 @ M1  RetReg : 6 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  2 @ H 2 : Vlab  M1 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  1 @ L 5 : Vint  4 @ H 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vlab  H @ H 9 : Vint  1 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":826,"property":"SSNI","strategy":"BespokeGenerator","time":"0.022359848s","timeout":60.0,"timestamp":"2026-01-26T23:52:24.396337+00:00","trial":3,"workload":"IFC"},"hash":"097d4940e7c13e53731143d872df6ed22f33700b"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 8 9 3 1 : BCall 8 9 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 1 : Vlab  L @ { H / L } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ L , Cont2 : 3 : Vlab  L @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  -1 @ M2 , 4 : Vint  0 @ L , 5 : Vint  3 @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ M1 , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vint  0 @ M1 , 9 : Vlab  L @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":326,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009148836s","timeout":60.0,"timestamp":"2026-01-26T23:52:24.422993+00:00","trial":4,"workload":"IFC"},"hash":"097d4940e7c13e53731143d872df6ed22f33700b"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 7 1 4 1 : BCall 7 1 4  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vlab  M1 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ L , Cont2 : 3 : Vint  0 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vptr  (f=(1 @ L);i=1) @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 5 : Vint  0 @ H , 6 : Vlab  L @ M1 , 7 : Vint  1 @ { M1 / M2 } , 8 : Vlab  H @ { H / L } , 9 : Vlab  H @ { M2 / H } ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  -5 @ L 2 : Vlab  L @ M2 3 : Vlab  H @ M1 4 : Vint  -2 @ M1 5 : Vlab  M1 @ M2 6 : Vint  -1 @ M1 7 : Vint  0 @ H 8 : Vlab  M2 @ L 9 : Vlab  H @ M1  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  -5 @ L 2 : Vlab  L @ M2 3 : Vlab  H @ M1 4 : Vint  -2 @ M1 5 : Vlab  M1 @ M2 6 : Vint  -1 @ M1 7 : Vint  0 @ H 8 : Vlab  M2 @ L 9 : Vlab  H @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":597,"property":"SSNI","strategy":"BespokeGenerator","time":"0.016110897s","timeout":60.0,"timestamp":"2026-01-26T23:52:24.435683+00:00","trial":5,"workload":"IFC"},"hash":"097d4940e7c13e53731143d872df6ed22f33700b"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 8 3 6 1 : BCall 8 3 6  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / L } , 1 : Vint  -4 @ L , Cont2 : 3 : Vint  0 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vint  1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  H @ H , 4 : Vptr  (f=(1 @ L);i=1) @ H , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vint  1 @ M2 , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vint  1 @ H , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vint  2 @ M1 2 : Vint  -5 @ H 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vlab  M1 @ L 5 : Vlab  M1 @ M1 6 : Vint  -2 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  0 @ M1 9 : Vlab  M2 @ M2  RetReg : 9 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vint  2 @ M1 2 : Vint  -5 @ H 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vlab  M1 @ L 5 : Vlab  M1 @ M1 6 : Vint  -2 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  0 @ M1 9 : Vlab  M2 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":298,"property":"SSNI","strategy":"BespokeGenerator","time":"0.008347988s","timeout":60.0,"timestamp":"2026-01-26T23:52:24.455400+00:00","trial":6,"workload":"IFC"},"hash":"097d4940e7c13e53731143d872df6ed22f33700b"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 2 4 1 : BCall 4 2 4  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ M1 , 5 : Vlab  H @ M1 , 6 : Vint  1 @ M2 , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vint  1 @ H , 9 : Vint  2 @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vlab  H @ H 3 : Vint  -4 @ L 4 : Vint  1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M1 @ H 7 : Vlab  L @ H 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 3 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vlab  H @ H 3 : Vint  -4 @ L 4 : Vint  1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M1 @ H 7 : Vlab  L @ H 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":608,"property":"SSNI","strategy":"BespokeGenerator","time":"0.016019106s","timeout":60.0,"timestamp":"2026-01-26T23:52:24.467462+00:00","trial":7,"workload":"IFC"},"hash":"097d4940e7c13e53731143d872df6ed22f33700b"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 8 1 1 : BCall 1 8 1  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ { L / H } , 1 : Vlab  H @ { L / M2 } , Cont2 : 3 : Vint  1 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vint  5 @ { M2 / M1 } , 1 : Vlab  H @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ M1 , 5 : Vlab  L @ H , 6 : Vptr  (f=(1 @ L);i=1) @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vlab  M1 @ L , 9 : Vlab  M2 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vlab  M1 @ M2 3 : Vint  0 @ L 4 : Vlab  L @ L 5 : Vint  1 @ L 6 : Vlab  L @ M2 7 : Vint  0 @ L 8 : Vlab  H @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 0 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vlab  M1 @ M2 3 : Vint  0 @ L 4 : Vlab  L @ L 5 : Vint  1 @ L 6 : Vlab  L @ M2 7 : Vint  0 @ L 8 : Vlab  H @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":638,"property":"SSNI","strategy":"BespokeGenerator","time":"0.017194033s","timeout":60.0,"timestamp":"2026-01-26T23:52:24.487249+00:00","trial":8,"workload":"IFC"},"hash":"097d4940e7c13e53731143d872df6ed22f33700b"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 0 9 2 1 : BCall 0 9 2  PC: { 0 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 1 : Vlab  H @ { L / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { H / M2 } , 1 : Vint  3 @ { M2 / M1 } , Cont2 : 3 : Vlab  L @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M1 / H } , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vint  1 @ { L / H } , 7 : Vint  -4 @ { H / L } , 8 : Vint  0 @ { M2 / M1 } , 9 : Vlab  M1 @ { M2 / H } ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M2 @ H 2 : Vlab  M2 @ M1 3 : Vint  1 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M1 @ M1 6 : Vlab  H @ H 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  H @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 0 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M2 @ H 2 : Vlab  M2 @ M1 3 : Vint  1 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M1 @ M1 6 : Vlab  H @ H 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  H @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":65,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002078056s","timeout":60.0,"timestamp":"2026-01-26T23:52:24.508098+00:00","trial":9,"workload":"IFC"},"hash":"097d4940e7c13e53731143d872df6ed22f33700b"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-26T23:53:12.783224+00:00","trial":0,"workload":"IFC"},"hash":"07be0205a00ecdcea7536a2288ef3d34d87b1ad3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-26T23:54:12.788405+00:00","trial":1,"workload":"IFC"},"hash":"07be0205a00ecdcea7536a2288ef3d34d87b1ad3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-26T23:55:12.792758+00:00","trial":2,"workload":"IFC"},"hash":"07be0205a00ecdcea7536a2288ef3d34d87b1ad3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-26T23:56:12.797132+00:00","trial":3,"workload":"IFC"},"hash":"07be0205a00ecdcea7536a2288ef3d34d87b1ad3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-26T23:57:12.802362+00:00","trial":4,"workload":"IFC"},"hash":"07be0205a00ecdcea7536a2288ef3d34d87b1ad3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-26T23:58:12.807238+00:00","trial":5,"workload":"IFC"},"hash":"07be0205a00ecdcea7536a2288ef3d34d87b1ad3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-26T23:59:12.809124+00:00","trial":6,"workload":"IFC"},"hash":"07be0205a00ecdcea7536a2288ef3d34d87b1ad3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:00:12.813492+00:00","trial":7,"workload":"IFC"},"hash":"07be0205a00ecdcea7536a2288ef3d34d87b1ad3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:01:12.825138+00:00","trial":8,"workload":"IFC"},"hash":"07be0205a00ecdcea7536a2288ef3d34d87b1ad3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:02:12.853764+00:00","trial":9,"workload":"IFC"},"hash":"07be0205a00ecdcea7536a2288ef3d34d87b1ad3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:03:42.292860+00:00","trial":0,"workload":"IFC"},"hash":"c27b50f3beecf99c2cc8596447a29df6a8e6b320"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:04:42.299952+00:00","trial":1,"workload":"IFC"},"hash":"c27b50f3beecf99c2cc8596447a29df6a8e6b320"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:05:42.302057+00:00","trial":2,"workload":"IFC"},"hash":"c27b50f3beecf99c2cc8596447a29df6a8e6b320"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:06:42.308013+00:00","trial":3,"workload":"IFC"},"hash":"c27b50f3beecf99c2cc8596447a29df6a8e6b320"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:07:42.309027+00:00","trial":4,"workload":"IFC"},"hash":"c27b50f3beecf99c2cc8596447a29df6a8e6b320"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:08:42.311586+00:00","trial":5,"workload":"IFC"},"hash":"c27b50f3beecf99c2cc8596447a29df6a8e6b320"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:09:42.318827+00:00","trial":6,"workload":"IFC"},"hash":"c27b50f3beecf99c2cc8596447a29df6a8e6b320"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:10:42.325619+00:00","trial":7,"workload":"IFC"},"hash":"c27b50f3beecf99c2cc8596447a29df6a8e6b320"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:11:42.332562+00:00","trial":8,"workload":"IFC"},"hash":"c27b50f3beecf99c2cc8596447a29df6a8e6b320"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:12:42.339572+00:00","trial":9,"workload":"IFC"},"hash":"c27b50f3beecf99c2cc8596447a29df6a8e6b320"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:14:11.432268+00:00","trial":0,"workload":"IFC"},"hash":"b5abf2b05a182cd44bf807a3e8617c40b50391e9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:15:11.436412+00:00","trial":1,"workload":"IFC"},"hash":"b5abf2b05a182cd44bf807a3e8617c40b50391e9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:16:11.438153+00:00","trial":2,"workload":"IFC"},"hash":"b5abf2b05a182cd44bf807a3e8617c40b50391e9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:17:11.444012+00:00","trial":3,"workload":"IFC"},"hash":"b5abf2b05a182cd44bf807a3e8617c40b50391e9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:18:11.447660+00:00","trial":4,"workload":"IFC"},"hash":"b5abf2b05a182cd44bf807a3e8617c40b50391e9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:19:11.453708+00:00","trial":5,"workload":"IFC"},"hash":"b5abf2b05a182cd44bf807a3e8617c40b50391e9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:20:11.460517+00:00","trial":6,"workload":"IFC"},"hash":"b5abf2b05a182cd44bf807a3e8617c40b50391e9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:21:11.467728+00:00","trial":7,"workload":"IFC"},"hash":"b5abf2b05a182cd44bf807a3e8617c40b50391e9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:22:11.471540+00:00","trial":8,"workload":"IFC"},"hash":"b5abf2b05a182cd44bf807a3e8617c40b50391e9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpMLab_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:23:11.477532+00:00","trial":9,"workload":"IFC"},"hash":"b5abf2b05a182cd44bf807a3e8617c40b50391e9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPcLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:24:40.963061+00:00","trial":0,"workload":"IFC"},"hash":"d3bbc5ee88851cab2f9dce978ac8a29b6d95530a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPcLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:25:40.970186+00:00","trial":1,"workload":"IFC"},"hash":"d3bbc5ee88851cab2f9dce978ac8a29b6d95530a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPcLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:26:40.976596+00:00","trial":2,"workload":"IFC"},"hash":"d3bbc5ee88851cab2f9dce978ac8a29b6d95530a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPcLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:27:40.982601+00:00","trial":3,"workload":"IFC"},"hash":"d3bbc5ee88851cab2f9dce978ac8a29b6d95530a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPcLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:28:40.990384+00:00","trial":4,"workload":"IFC"},"hash":"d3bbc5ee88851cab2f9dce978ac8a29b6d95530a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPcLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:29:41.000352+00:00","trial":5,"workload":"IFC"},"hash":"d3bbc5ee88851cab2f9dce978ac8a29b6d95530a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPcLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:30:41.010648+00:00","trial":6,"workload":"IFC"},"hash":"d3bbc5ee88851cab2f9dce978ac8a29b6d95530a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPcLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:31:41.021322+00:00","trial":7,"workload":"IFC"},"hash":"d3bbc5ee88851cab2f9dce978ac8a29b6d95530a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPcLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:32:41.026878+00:00","trial":8,"workload":"IFC"},"hash":"d3bbc5ee88851cab2f9dce978ac8a29b6d95530a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPcLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:33:41.031163+00:00","trial":9,"workload":"IFC"},"hash":"d3bbc5ee88851cab2f9dce978ac8a29b6d95530a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:35:09.244602+00:00","trial":0,"workload":"IFC"},"hash":"fceac5d2a8649989e01f529bc4475c25282ef94c"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:36:09.249757+00:00","trial":1,"workload":"IFC"},"hash":"fceac5d2a8649989e01f529bc4475c25282ef94c"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:37:09.254612+00:00","trial":2,"workload":"IFC"},"hash":"fceac5d2a8649989e01f529bc4475c25282ef94c"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:38:09.256947+00:00","trial":3,"workload":"IFC"},"hash":"fceac5d2a8649989e01f529bc4475c25282ef94c"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:39:09.262713+00:00","trial":4,"workload":"IFC"},"hash":"fceac5d2a8649989e01f529bc4475c25282ef94c"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:40:09.263569+00:00","trial":5,"workload":"IFC"},"hash":"fceac5d2a8649989e01f529bc4475c25282ef94c"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:41:09.269218+00:00","trial":6,"workload":"IFC"},"hash":"fceac5d2a8649989e01f529bc4475c25282ef94c"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:42:09.273993+00:00","trial":7,"workload":"IFC"},"hash":"fceac5d2a8649989e01f529bc4475c25282ef94c"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:43:09.274846+00:00","trial":8,"workload":"IFC"},"hash":"fceac5d2a8649989e01f529bc4475c25282ef94c"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:44:09.275571+00:00","trial":9,"workload":"IFC"},"hash":"fceac5d2a8649989e01f529bc4475c25282ef94c"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:45:38.059760+00:00","trial":0,"workload":"IFC"},"hash":"ec8aab2d936f9721569bb541a1d1e6538aabace3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:46:38.065739+00:00","trial":1,"workload":"IFC"},"hash":"ec8aab2d936f9721569bb541a1d1e6538aabace3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:47:38.069006+00:00","trial":2,"workload":"IFC"},"hash":"ec8aab2d936f9721569bb541a1d1e6538aabace3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:48:38.074827+00:00","trial":3,"workload":"IFC"},"hash":"ec8aab2d936f9721569bb541a1d1e6538aabace3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:49:38.079968+00:00","trial":4,"workload":"IFC"},"hash":"ec8aab2d936f9721569bb541a1d1e6538aabace3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:50:38.084904+00:00","trial":5,"workload":"IFC"},"hash":"ec8aab2d936f9721569bb541a1d1e6538aabace3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:51:38.089717+00:00","trial":6,"workload":"IFC"},"hash":"ec8aab2d936f9721569bb541a1d1e6538aabace3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:52:38.095338+00:00","trial":7,"workload":"IFC"},"hash":"ec8aab2d936f9721569bb541a1d1e6538aabace3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:53:38.101016+00:00","trial":8,"workload":"IFC"},"hash":"ec8aab2d936f9721569bb541a1d1e6538aabace3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:54:38.105792+00:00","trial":9,"workload":"IFC"},"hash":"ec8aab2d936f9721569bb541a1d1e6538aabace3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:56:05.651363+00:00","trial":0,"workload":"IFC"},"hash":"be1772be79adbe3e864ecc662ab72cc92b147409"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:57:05.664336+00:00","trial":1,"workload":"IFC"},"hash":"be1772be79adbe3e864ecc662ab72cc92b147409"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:58:05.674912+00:00","trial":2,"workload":"IFC"},"hash":"be1772be79adbe3e864ecc662ab72cc92b147409"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T00:59:05.685700+00:00","trial":3,"workload":"IFC"},"hash":"be1772be79adbe3e864ecc662ab72cc92b147409"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:00:05.692275+00:00","trial":4,"workload":"IFC"},"hash":"be1772be79adbe3e864ecc662ab72cc92b147409"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:01:05.697116+00:00","trial":5,"workload":"IFC"},"hash":"be1772be79adbe3e864ecc662ab72cc92b147409"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:02:05.703538+00:00","trial":6,"workload":"IFC"},"hash":"be1772be79adbe3e864ecc662ab72cc92b147409"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:03:05.709498+00:00","trial":7,"workload":"IFC"},"hash":"be1772be79adbe3e864ecc662ab72cc92b147409"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:04:05.715975+00:00","trial":8,"workload":"IFC"},"hash":"be1772be79adbe3e864ecc662ab72cc92b147409"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:05:05.722372+00:00","trial":9,"workload":"IFC"},"hash":"be1772be79adbe3e864ecc662ab72cc92b147409"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:06:34.688644+00:00","trial":0,"workload":"IFC"},"hash":"d8d73c1fa2e8538b2b5320f8e8865f42b546153d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:07:34.694549+00:00","trial":1,"workload":"IFC"},"hash":"d8d73c1fa2e8538b2b5320f8e8865f42b546153d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:08:34.700187+00:00","trial":2,"workload":"IFC"},"hash":"d8d73c1fa2e8538b2b5320f8e8865f42b546153d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:09:34.706745+00:00","trial":3,"workload":"IFC"},"hash":"d8d73c1fa2e8538b2b5320f8e8865f42b546153d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:10:34.717256+00:00","trial":4,"workload":"IFC"},"hash":"d8d73c1fa2e8538b2b5320f8e8865f42b546153d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:11:34.727774+00:00","trial":5,"workload":"IFC"},"hash":"d8d73c1fa2e8538b2b5320f8e8865f42b546153d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:12:34.738430+00:00","trial":6,"workload":"IFC"},"hash":"d8d73c1fa2e8538b2b5320f8e8865f42b546153d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:13:34.749013+00:00","trial":7,"workload":"IFC"},"hash":"d8d73c1fa2e8538b2b5320f8e8865f42b546153d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:14:34.759560+00:00","trial":8,"workload":"IFC"},"hash":"d8d73c1fa2e8538b2b5320f8e8865f42b546153d"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:15:34.770102+00:00","trial":9,"workload":"IFC"},"hash":"d8d73c1fa2e8538b2b5320f8e8865f42b546153d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 8 2 0 1 : BCall 8 2 0  PC: { 0 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  1 @ { M2 / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  3 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  1 @ { M2 / M1 } , 1 : Vlab  L @ { L / M1 } , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  1 @ M2 , 5 : Vint  0 @ M1 , 6 : Vint  1 @ { L / H } , 7 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 8 : Vint  1 @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  0 @ L 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vlab  H @ L 6 : Vint  1 @ M1 7 : Vint  1 @ H 8 : Vint  -3 @ M1 9 : Vint  0 @ H  RetReg : 7 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  0 @ L 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vlab  H @ L 6 : Vint  1 @ M1 7 : Vint  1 @ H 8 : Vint  -3 @ M1 9 : Vint  0 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":4344,"property":"SSNI","strategy":"BespokeGenerator","time":"0.144052982s","timeout":60.0,"timestamp":"2026-01-27T01:17:02.607981+00:00","trial":0,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 9 7 1 : BCall 4 9 7  PC: { 1 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vlab  L @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  1 @ { L / M2 } , 2 : Vlab  M1 @ { L / M2 } , 3 : Vint  0 @ { L / H } , 4 : Vint  0 @ { M2 / L } , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 8 : Vint  0 @ { L / M2 } , 9 : Vlab  L @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vint  1 @ H 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  -2 @ H 4 : Vlab  M1 @ M1 5 : Vint  0 @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vlab  L @ M2  RetReg : 9 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vint  1 @ H 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  -2 @ H 4 : Vlab  M1 @ M1 5 : Vint  0 @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vlab  L @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":3676,"property":"SSNI","strategy":"BespokeGenerator","time":"0.091158867s","timeout":60.0,"timestamp":"2026-01-27T01:17:03.067714+00:00","trial":1,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 8 1 4 1 : BCall 8 1 4  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , Cont2 : 3 : Vlab  M2 @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ H , 1 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { L / H } , 2 : Vint  0 @ { L / H } , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=1) @ H , 7 : Vlab  M1 @ { H / L } , 8 : Vint  1 @ L , 9 : Vint  0 @ { H / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  M2 @ M2 4 : Vlab  M2 @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  M2 @ M1 7 : Vlab  H @ M2 8 : Vlab  M2 @ H 9 : Vint  0 @ M1  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  M2 @ M2 4 : Vlab  M2 @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  M2 @ M1 7 : Vlab  H @ M2 8 : Vlab  M2 @ H 9 : Vint  0 @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":35946,"property":"SSNI","strategy":"BespokeGenerator","time":"0.891314030s","timeout":60.0,"timestamp":"2026-01-27T01:17:03.162427+00:00","trial":2,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 6 1 7 1 : BCall 6 1 7  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -2 @ M1 , 1 : Vint  4 @ M2 , Cont2 : 3 : Vint  1 @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 5 : Vint  0 @ { L / H } , 6 : Vint  1 @ { M2 / L } , 7 : Vint  3 @ M2 , 8 : Vlab  M1 @ { L / M1 } , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  L @ M1 5 : Vint  0 @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  L @ M2 8 : Vlab  H @ H 9 : Vint  0 @ M1  RetReg : 9 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  L @ M1 5 : Vint  0 @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  L @ M2 8 : Vlab  H @ H 9 : Vint  0 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":4293,"property":"SSNI","strategy":"BespokeGenerator","time":"0.108057022s","timeout":60.0,"timestamp":"2026-01-27T01:17:04.057371+00:00","trial":3,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 5 3 1 : BCall 7 5 3  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ { H / M2 } , 1 : Vint  0 @ { L / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M2 , 1 : Vlab  M1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 2 : Vlab  H @ { L / M1 } , 3 : Vptr  (f=(0 @ L);i=1) @ L , 4 : Vlab  L @ { M2 / M1 } , 5 : Vlab  L @ L , 6 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 7 : Vint  0 @ L , 8 : Vlab  L @ { L / M2 } , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ H 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vint  0 @ L 5 : Vint  -1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vint  -4 @ L 8 : Vint  1 @ L 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 2 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ H 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vint  0 @ L 5 : Vint  -1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vint  -4 @ L 8 : Vint  1 @ L 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":8882,"property":"SSNI","strategy":"BespokeGenerator","time":"0.221131086s","timeout":60.0,"timestamp":"2026-01-27T01:17:04.169428+00:00","trial":4,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 3 5 1 : BCall 7 3 5  PC: { 0 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -5 @ L , 1 : Vint  4 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  M1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ { L / M2 } , 4 : Vint  0 @ L , 5 : Vint  0 @ { M1 / L } , 6 : Vlab  H @ { L / M2 } , 7 : Vint  0 @ { L / M2 } , 8 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , 9 : Vptr  (f=(1 @ L);i=0) @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vint  0 @ L 2 : Vlab  H @ L 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  1 @ H 5 : Vint  0 @ M1 6 : Vint  -1 @ M2 7 : Vint  0 @ L 8 : Vlab  L @ H 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 1 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vint  0 @ L 2 : Vlab  H @ L 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  1 @ H 5 : Vint  0 @ M1 6 : Vint  -1 @ M2 7 : Vint  0 @ L 8 : Vlab  L @ H 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":4426,"property":"SSNI","strategy":"BespokeGenerator","time":"0.110239983s","timeout":60.0,"timestamp":"2026-01-27T01:17:04.394323+00:00","trial":5,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 3 8 7 1 : BCall 3 8 7  PC: { 0 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ L , Cont2 : 3 : Vlab  M2 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  0 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  1 @ { M1 / L } , 6 : Vlab  M1 @ { H / L } , 7 : Vint  1 @ H , 8 : Vlab  M1 @ { L / H } , 9 : Vlab  M2 @ { L / M1 } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vint  5 @ H 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  5 @ M2 4 : Vint  0 @ H 5 : Vint  3 @ M2 6 : Vint  0 @ H 7 : Vint  0 @ M1 8 : Vint  0 @ L 9 : Vlab  L @ M1  RetReg : 3 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vint  5 @ H 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  5 @ M2 4 : Vint  0 @ H 5 : Vint  3 @ M2 6 : Vint  0 @ H 7 : Vint  0 @ M1 8 : Vint  0 @ L 9 : Vlab  L @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":21654,"property":"SSNI","strategy":"BespokeGenerator","time":"0.547809124s","timeout":60.0,"timestamp":"2026-01-27T01:17:04.508188+00:00","trial":6,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 1 8 0 1 : BCall 1 8 0  PC: { 1 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { M2 / H } , 1 : Vint  1 @ { M2 / H } , Cont2 : 3 : Vint  0 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / H } , 1 : Vint  -1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 6 : Vint  -5 @ { M1 / M2 } , 7 : Vint  2 @ M2 , 8 : Vlab  H @ { M1 / H } , 9 : Vint  5 @ { M2 / M1 } ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  1 @ M1 5 : Vlab  L @ M1 6 : Vlab  M1 @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  M1 @ H  RetReg : 9 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  1 @ M1 5 : Vlab  L @ M1 6 : Vlab  M1 @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  M1 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":16733,"property":"SSNI","strategy":"BespokeGenerator","time":"0.467412949s","timeout":60.0,"timestamp":"2026-01-27T01:17:05.059958+00:00","trial":7,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 1 5 8 1 : BCall 1 5 8  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 1 : Vint  -2 @ { L / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  H @ { M1 / L } , 4 : Vint  0 @ L , 5 : Vlab  L @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ H , 7 : Vlab  H @ M1 , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vint  0 @ { M2 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  1 @ L 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vlab  M1 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  0 @ L 8 : Vlab  L @ L 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  1 @ L 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vlab  M1 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  0 @ L 8 : Vlab  L @ L 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":8969,"property":"SSNI","strategy":"BespokeGenerator","time":"0.241334200s","timeout":60.0,"timestamp":"2026-01-27T01:17:05.531312+00:00","trial":8,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 2 3 7 1 : BCall 2 3 7  PC: { 1 @ M1 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vlab  H @ L ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ { L / M1 } , 5 : Vint  0 @ L , 6 : Vint  0 @ { M2 / L } , 7 : Vint  1 @ { M1 / H } , 8 : Vint  0 @ { L / M1 } , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vint  1 @ H 2 : Vlab  M1 @ H 3 : Vint  0 @ M1 4 : Vint  -1 @ H 5 : Vint  -1 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  M1 @ L 8 : Vlab  H @ L 9 : Vint  0 @ M1  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vint  1 @ H 2 : Vlab  M1 @ H 3 : Vint  0 @ M1 4 : Vint  -1 @ H 5 : Vint  -1 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  M1 @ L 8 : Vlab  H @ L 9 : Vint  0 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":19014,"property":"SSNI","strategy":"BespokeGenerator","time":"0.478746891s","timeout":60.0,"timestamp":"2026-01-27T01:17:05.776527+00:00","trial":9,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:17:06.262429+00:00","trial":0,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:18:06.272933+00:00","trial":1,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:19:06.280542+00:00","trial":2,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:20:06.291219+00:00","trial":3,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:21:06.301846+00:00","trial":4,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:22:06.312397+00:00","trial":5,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:23:06.322894+00:00","trial":6,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:24:06.327442+00:00","trial":7,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:25:06.341038+00:00","trial":8,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:26:06.361080+00:00","trial":9,"workload":"IFC"},"hash":"a62b4962aeab79347fa54fc1d1b206983ac1c474"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 2 8 6 1 : BCall 2 8 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ H , 1 : Vint  0 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  -5 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vlab  H @ M1 , 5 : Vlab  L @ M1 , 6 : Vlab  M2 @ M1 , 7 : Vlab  L @ M1 , 8 : Vlab  H @ H , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vint  -4 @ H 1 : Vlab  H @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  M2 @ M1 4 : Vlab  M1 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  H @ L 7 : Vlab  M1 @ M1 8 : Vlab  H @ M1 9 : Vlab  M1 @ M1  RetReg : 8 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vint  -4 @ H 1 : Vlab  H @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  M2 @ M1 4 : Vlab  M1 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  H @ L 7 : Vlab  M1 @ M1 8 : Vlab  H @ M1 9 : Vlab  M1 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":1345,"property":"SSNI","strategy":"BespokeGenerator","time":"0.061314106s","timeout":60.0,"timestamp":"2026-01-27T01:27:33.458227+00:00","trial":0,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 2 9 8 1 : BCall 2 9 8  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { H / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vlab  L @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vptr  (f=(1 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vlab  L @ L , 9 : Vlab  L @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":54,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002241135s","timeout":60.0,"timestamp":"2026-01-27T01:27:33.695253+00:00","trial":1,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 5 1 9 1 : BCall 5 1 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 1 : Vlab  H @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ L , 4 : Vlab  H @ M2 , 5 : Vint  1 @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ M2 , 7 : Vlab  M2 @ M2 , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vint  0 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vlab  H @ M2 5 : Vint  -4 @ M1 6 : Vint  -2 @ M2 7 : Vlab  L @ L 8 : Vint  5 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vint  0 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vlab  H @ M2 5 : Vint  -4 @ M1 6 : Vint  -2 @ M2 7 : Vlab  L @ L 8 : Vint  5 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":2197,"property":"SSNI","strategy":"BespokeGenerator","time":"0.057283163s","timeout":60.0,"timestamp":"2026-01-27T01:27:33.701500+00:00","trial":2,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 3 6 7 1 : BCall 3 6 7  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vlab  L @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ L , 5 : Vlab  L @ M1 , 6 : Vlab  L @ L , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vlab  L @ M1 , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M2 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  M1 @ M1 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  -5 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 2 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M2 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  M1 @ M1 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  -5 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":14,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001213074s","timeout":60.0,"timestamp":"2026-01-27T01:27:33.763265+00:00","trial":3,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 3 0 4 1 : BCall 3 0 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  3 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vint  1 @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ H , 5 : Vlab  L @ M2 , 6 : Vlab  M2 @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  -3 @ L 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vint  0 @ L 4 : Vint  1 @ M2 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vint  0 @ H 8 : Vlab  L @ M2 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 1 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  -3 @ L 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vint  0 @ L 4 : Vint  1 @ M2 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vint  0 @ H 8 : Vlab  L @ M2 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":353,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009532928s","timeout":60.0,"timestamp":"2026-01-27T01:27:33.767844+00:00","trial":4,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 9 8 0 1 : BCall 9 8 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  0 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / L } , 1 : Vlab  M2 @ { M1 / H } , Cont2 : 3 : Vlab  L @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  -1 @ M1 , 6 : Vint  0 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vlab  H @ L , 9 : Vint  0 @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M1 @ H 3 : Vlab  H @ H 4 : Vlab  L @ M2 5 : Vint  0 @ M2 6 : Vlab  M2 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M1 @ H 3 : Vlab  H @ H 4 : Vlab  L @ M2 5 : Vint  0 @ M2 6 : Vlab  M2 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":671,"property":"SSNI","strategy":"BespokeGenerator","time":"0.017279148s","timeout":60.0,"timestamp":"2026-01-27T01:27:33.781035+00:00","trial":5,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 2 9 5 1 : BCall 2 9 5  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vint  0 @ { L / M2 } , Cont2 : 3 : Vint  -4 @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vlab  M2 @ M1 , 7 : Vlab  M1 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  1 @ M1 3 : Vlab  M1 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  L @ H 7 : Vint  1 @ L 8 : Vint  0 @ L 9 : Vlab  L @ M2  RetReg : 7 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  1 @ M1 3 : Vlab  M1 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  L @ H 7 : Vint  1 @ L 8 : Vint  0 @ L 9 : Vlab  L @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":417,"property":"SSNI","strategy":"BespokeGenerator","time":"0.011214972s","timeout":60.0,"timestamp":"2026-01-27T01:27:33.801842+00:00","trial":6,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 4 2 1 : BCall 9 4 2  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vint  1 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , Cont2 : 3 : Vint  1 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vlab  M2 @ M1 , 8 : Vlab  L @ M2 , 9 : Vint  1 @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  -1 @ M2 1 : Vlab  L @ L 2 : Vlab  M1 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  H @ L 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  -1 @ L 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  0 @ M1  RetReg : 4 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  -1 @ M2 1 : Vlab  L @ L 2 : Vlab  M1 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  H @ L 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  -1 @ L 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  0 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":147,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004324913s","timeout":60.0,"timestamp":"2026-01-27T01:27:33.816890+00:00","trial":7,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 7 9 9 1 : BCall 7 9 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  H @ { M2 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vint  2 @ L , 1 : Vlab  M2 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(1 @ L);i=1) @ L , 5 : Vlab  H @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vint  1 @ H , 8 : Vlab  H @ L , 9 : Vlab  H @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vlab  L @ M2 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vint  1 @ H 5 : Vint  1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  -2 @ M2 8 : Vlab  L @ M1 9 : Vlab  H @ H  RetReg : 0 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vlab  L @ M2 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vint  1 @ H 5 : Vint  1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  -2 @ M2 8 : Vlab  L @ M1 9 : Vlab  H @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":178,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005038977s","timeout":60.0,"timestamp":"2026-01-27T01:27:33.824704+00:00","trial":8,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 1 4 1 : BCall 9 1 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { L / H } , 1 : Vlab  M2 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / L } , Cont2 : 3 : Vlab  H @ L  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vlab  L @ H 2 : Vlab  H @ M2 3 : Vlab  M2 @ L 4 : Vlab  M1 @ M1 5 : Vint  0 @ L 6 : Vlab  M1 @ L 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  M2 @ M1  RetReg : 4 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vlab  L @ H 2 : Vlab  H @ M2 3 : Vlab  M2 @ L 4 : Vlab  M1 @ M1 5 : Vint  0 @ L 6 : Vlab  M1 @ L 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  M2 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":188,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005973101s","timeout":60.0,"timestamp":"2026-01-27T01:27:33.833202+00:00","trial":9,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:27:33.845098+00:00","trial":0,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:28:33.856125+00:00","trial":1,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:29:33.866942+00:00","trial":2,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:30:33.877786+00:00","trial":3,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:31:33.888630+00:00","trial":4,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:32:33.900429+00:00","trial":5,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:33:33.905900+00:00","trial":6,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:34:33.912685+00:00","trial":7,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:35:33.917095+00:00","trial":8,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:36:33.922879+00:00","trial":9,"workload":"IFC"},"hash":"804aaa93e51c2071ec0b9c3150e6362f3694b411"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  3 @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  M1 @ { M1 / H } , 4 : Vint  0 @ { L / M1 } , 5 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 6 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 7 : Vint  0 @ { H / M1 } , 8 : Vint  0 @ { H / M2 } , 9 : Vint  1 @ { M2 / M1 } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vint  -5 @ M2 2 : Vint  1 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  H @ H 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  M1 @ M1  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vint  -5 @ M2 2 : Vint  1 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  H @ H 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  M1 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":28,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001230001s","timeout":60.0,"timestamp":"2026-01-27T01:38:03.910147+00:00","trial":0,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  L @ { H / L } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vlab  L @ { M2 / L } , Cont2 : 3 : Vlab  L @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  M2 @ M1 , 6 : Vlab  H @ M1 , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vlab  H @ M1 , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ M1 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  2 @ M2 4 : Vint  -5 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  0 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ M1 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  2 @ M2 4 : Vint  -5 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  0 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":6,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000695944s","timeout":60.0,"timestamp":"2026-01-27T01:38:04.086589+00:00","trial":1,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vint  0 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vint  0 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 2 : Vint  0 @ L , 3 : Vint  1 @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vlab  M1 @ { L / M2 } , 8 : Vlab  L @ { H / L } , 9 : Vint  1 @ { L / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  -5 @ H 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  -4 @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vlab  M1 @ M2 5 : Vint  2 @ L 6 : Vint  0 @ M2 7 : Vlab  L @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vint  0 @ H  RetReg : 0 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  -5 @ H 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  -4 @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vlab  M1 @ M2 5 : Vint  2 @ L 6 : Vint  0 @ M2 7 : Vlab  L @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vint  0 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":2,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000304937s","timeout":60.0,"timestamp":"2026-01-27T01:38:04.090620+00:00","trial":2,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vint  0 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vint  -3 @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  1 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vlab  L @ { M2 / H } , 6 : Vint  0 @ { H / M1 } , 7 : Vint  0 @ { L / M2 } , 8 : Vlab  L @ L , 9 : Vint  1 @ { L / H } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  1 @ H 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  1 @ L 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  -4 @ M2 9 : Vint  3 @ M2  RetReg : 7 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  1 @ H 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  1 @ L 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  -4 @ M2 9 : Vint  3 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":63,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003361940s","timeout":60.0,"timestamp":"2026-01-27T01:38:04.095127+00:00","trial":3,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ L , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ M2 , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M2 , 7 : Vint  0 @ L , 8 : Vlab  H @ L , 9 : Vptr  (f=(1 @ L);i=0) @ L ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  -1 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  M2 @ H 5 : Vint  0 @ L 6 : Vint  4 @ M2 7 : Vint  0 @ H 8 : Vint  -2 @ H 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 1 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  -1 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  M2 @ H 5 : Vint  0 @ L 6 : Vint  4 @ M2 7 : Vint  0 @ H 8 : Vint  -2 @ H 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":99,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005921841s","timeout":60.0,"timestamp":"2026-01-27T01:38:04.102871+00:00","trial":4,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vlab  M1 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vint  4 @ M1 , 6 : Vlab  L @ M1 , 7 : Vint  -4 @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vint  1 @ L 2 : Vint  -5 @ L 3 : Vint  0 @ L 4 : Vlab  M1 @ H 5 : Vlab  L @ H 6 : Vlab  M2 @ M2 7 : Vlab  M1 @ H 8 : Vlab  M1 @ H 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 7 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vint  1 @ L 2 : Vint  -5 @ L 3 : Vint  0 @ L 4 : Vlab  M1 @ H 5 : Vlab  L @ H 6 : Vlab  M2 @ M2 7 : Vlab  M1 @ H 8 : Vlab  M1 @ H 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":8,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001065016s","timeout":60.0,"timestamp":"2026-01-27T01:38:04.115179+00:00","trial":5,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  4 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(0 @ L);i=0) @ { L / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 5 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 6 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 7 : Vlab  L @ { L / M1 } , 8 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 9 : Vint  -1 @ { M2 / H } ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  2 @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  L @ H 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vint  -1 @ M1 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vint  2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vlab  H @ H  RetReg : 4 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  2 @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  L @ H 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vint  -1 @ M1 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vint  2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vlab  H @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":98,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004348993s","timeout":60.0,"timestamp":"2026-01-27T01:38:04.120996+00:00","trial":6,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { L / M2 } , 1 : Vint  0 @ { M2 / L } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vint  2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 2 : Vint  0 @ L , 3 : Vlab  M1 @ { M2 / L } , 4 : Vint  0 @ { L / H } , 5 : Vlab  L @ { M2 / L } , 6 : Vint  1 @ M2 , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vint  0 @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vlab  M1 @ L 2 : Vint  1 @ M1 3 : Vint  1 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  L @ L 8 : Vlab  L @ H 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 0 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vlab  M1 @ L 2 : Vint  1 @ M1 3 : Vint  1 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  L @ L 8 : Vlab  L @ H 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":149,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005886793s","timeout":60.0,"timestamp":"2026-01-27T01:38:04.129832+00:00","trial":7,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vint  5 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  1 @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  M2 @ M1 , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vptr  (f=(0 @ L);i=1) @ M2 , 6 : Vint  -5 @ H , 7 : Vlab  M2 @ M2 , 8 : Vint  0 @ M2 , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  -5 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vlab  M1 @ L 3 : Vlab  L @ L 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vint  4 @ M2 6 : Vint  1 @ M1 7 : Vint  -2 @ H 8 : Vlab  L @ L 9 : Vint  -3 @ M2  RetReg : 6 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  -5 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vlab  M1 @ L 3 : Vlab  L @ L 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vint  4 @ M2 6 : Vint  1 @ M1 7 : Vint  -2 @ H 8 : Vlab  L @ L 9 : Vint  -3 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":113,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004268885s","timeout":60.0,"timestamp":"2026-01-27T01:38:04.140966+00:00","trial":8,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vint  1 @ { M2 / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vint  1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ { M2 / H } , 5 : Vlab  M1 @ { M2 / L } , 6 : Vlab  H @ { M1 / M2 } , 7 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 8 : Vlab  M2 @ { M1 / M2 } , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vint  0 @ M1 2 : Vlab  M1 @ L 3 : Vint  0 @ L 4 : Vint  0 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vint  -2 @ M2 7 : Vlab  H @ H 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 3 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vint  0 @ M1 2 : Vlab  M1 @ L 3 : Vint  0 @ L 4 : Vint  0 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vint  -2 @ M2 7 : Vlab  H @ H 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":448,"property":"SSNI","strategy":"BespokeGenerator","time":"0.012890816s","timeout":60.0,"timestamp":"2026-01-27T01:38:04.149663+00:00","trial":9,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:38:04.169976+00:00","trial":0,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:39:04.176144+00:00","trial":1,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:40:04.179600+00:00","trial":2,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:41:04.186253+00:00","trial":3,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:42:04.192893+00:00","trial":4,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:43:04.199012+00:00","trial":5,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:44:04.210058+00:00","trial":6,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:45:04.220914+00:00","trial":7,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:46:04.231844+00:00","trial":8,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:47:04.242867+00:00","trial":9,"workload":"IFC"},"hash":"f0b176021c26b6c5c48bda07f72aa8a212290494"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { L / H } , 1 : Vlab  L @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M2 / H } , 1 : Vlab  M1 @ L , Cont2 : 3 : Vint  -4 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / M1 } , 1 : Vint  5 @ { M2 / L } , 2 : Vint  0 @ { M2 / L } , 3 : Vint  0 @ L , 4 : Vint  1 @ { L / H } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ { H / M1 } , 8 : Vlab  L @ { M2 / M1 } , 9 : Vlab  M2 @ { H / L } ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  H @ L 4 : Vint  -1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  H @ M2 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  H @ L 4 : Vint  -1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  H @ M2 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":3667,"property":"SSNI","strategy":"BespokeGenerator","time":"0.124250889s","timeout":60.0,"timestamp":"2026-01-27T01:48:31.476478+00:00","trial":0,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ H , 1 : Vint  -2 @ { H / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ { L / H } , 1 : Vint  -3 @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  M2 @ { L / M2 } , 3 : Vlab  L @ { M2 / H } , 4 : Vlab  H @ { L / M2 } , 5 : Vint  0 @ L , 6 : Vlab  M1 @ { L / H } , 7 : Vlab  M2 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 9 : Vint  0 @ { M2 / H } ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  0 @ H 2 : Vlab  M1 @ M1 3 : Vint  0 @ H 4 : Vlab  M1 @ H 5 : Vlab  H @ M2 6 : Vlab  L @ L 7 : Vlab  H @ M1 8 : Vlab  M1 @ H 9 : Vlab  L @ H  RetReg : 7 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  0 @ H 2 : Vlab  M1 @ M1 3 : Vint  0 @ H 4 : Vlab  M1 @ H 5 : Vlab  H @ M2 6 : Vlab  L @ L 7 : Vlab  H @ M1 8 : Vlab  M1 @ H 9 : Vlab  L @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":757,"property":"SSNI","strategy":"BespokeGenerator","time":"0.019486904s","timeout":60.0,"timestamp":"2026-01-27T01:48:31.777110+00:00","trial":1,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , Cont2 : 3 : Vlab  L @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 1 : Vint  1 @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vint  0 @ L , 2 : Vlab  M2 @ M1 , 3 : Vlab  L @ { M1 / L } , 4 : Vlab  L @ { L / M1 } , 5 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 6 : Vint  0 @ { M1 / H } , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  M1 @ M2 3 : Vint  -5 @ M1 4 : Vint  3 @ M1 5 : Vint  0 @ H 6 : Vint  5 @ M1 7 : Vlab  H @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 4 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  M1 @ M2 3 : Vint  -5 @ M1 4 : Vint  3 @ M1 5 : Vint  0 @ H 6 : Vint  5 @ M1 7 : Vlab  H @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":2857,"property":"SSNI","strategy":"BespokeGenerator","time":"0.071356058s","timeout":60.0,"timestamp":"2026-01-27T01:48:31.800415+00:00","trial":2,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M1 / L } , 1 : Vlab  L @ { M2 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 1 : Vlab  H @ { H / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { M1 / H } , 2 : Vlab  M2 @ M1 , 3 : Vint  0 @ L , 4 : Vlab  M1 @ { M1 / H } , 5 : Vint  0 @ L , 6 : Vint  0 @ M2 , 7 : Vlab  L @ { M1 / H } , 8 : Vlab  H @ { M1 / L } , 9 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vint  -2 @ M1 2 : Vlab  M2 @ M1 3 : Vlab  M2 @ L 4 : Vint  1 @ H 5 : Vint  0 @ H 6 : Vint  0 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  5 @ M1  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vint  -2 @ M1 2 : Vlab  M2 @ M1 3 : Vlab  M2 @ L 4 : Vint  1 @ H 5 : Vint  0 @ H 6 : Vint  0 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  5 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":1180,"property":"SSNI","strategy":"BespokeGenerator","time":"0.029768944s","timeout":60.0,"timestamp":"2026-01-27T01:48:31.875303+00:00","trial":3,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  M2 @ { M1 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vint  -5 @ M2 , 1 : Vint  -5 @ { M2 / M1 } , Cont2 : 3 : Vint  1 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  2 @ M2 , 1 : Vint  0 @ L , 2 : Vlab  H @ L , 3 : Vint  0 @ L , 4 : Vint  -4 @ { M2 / M1 } , 5 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 8 : Vlab  M1 @ L , 9 : Vint  5 @ { L / H } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  -1 @ M2 1 : Vlab  M2 @ H 2 : Vlab  H @ M2 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  0 @ M1  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  -1 @ M2 1 : Vlab  M2 @ H 2 : Vlab  H @ M2 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  0 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":1195,"property":"SSNI","strategy":"BespokeGenerator","time":"0.030147076s","timeout":60.0,"timestamp":"2026-01-27T01:48:31.908766+00:00","trial":4,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  5 @ { H / L } , 1 : Vlab  M1 @ { H / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ L , 1 : Vlab  L @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vlab  M2 @ { M1 / M2 } , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 3 : Vlab  L @ { L / M2 } , 4 : Vlab  L @ { L / M1 } , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 7 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 8 : Vint  0 @ L , 9 : Vint  0 @ { M2 / L } ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  4 @ H 1 : Vint  4 @ M1 2 : Vlab  M1 @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  -1 @ H 5 : Vlab  M1 @ M1 6 : Vint  2 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  0 @ M2  RetReg : 2 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  4 @ H 1 : Vint  4 @ M1 2 : Vlab  M1 @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  -1 @ H 5 : Vlab  M1 @ M1 6 : Vint  2 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  0 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":3007,"property":"SSNI","strategy":"BespokeGenerator","time":"0.076520920s","timeout":60.0,"timestamp":"2026-01-27T01:48:31.942599+00:00","trial":5,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ M2 , 1 : Vlab  H @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  M1 @ { L / M1 } , 4 : Vint  -2 @ { M1 / H } , 5 : Vint  -5 @ { M1 / M2 } , 6 : Vlab  L @ L , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 9 : Vlab  M1 @ { M2 / H } ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  1 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vint  2 @ M1 5 : Vlab  H @ M1 6 : Vint  1 @ M1 7 : Vint  1 @ M1 8 : Vlab  M2 @ L 9 : Vlab  H @ L  RetReg : 3 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  1 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vint  2 @ M1 5 : Vlab  H @ M1 6 : Vint  1 @ M1 7 : Vint  1 @ M1 8 : Vlab  M2 @ L 9 : Vlab  H @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":395,"property":"SSNI","strategy":"BespokeGenerator","time":"0.010725021s","timeout":60.0,"timestamp":"2026-01-27T01:48:32.022817+00:00","trial":6,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  -3 @ { M2 / L } , 1 : Vint  -1 @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vlab  H @ H , 8 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 9 : Vlab  H @ { L / H } ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vlab  M2 @ M2 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  H @ H 6 : Vint  1 @ H 7 : Vlab  H @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 2 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vlab  M2 @ M2 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  H @ H 6 : Vint  1 @ H 7 : Vlab  H @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":2059,"property":"SSNI","strategy":"BespokeGenerator","time":"0.051773071s","timeout":60.0,"timestamp":"2026-01-27T01:48:32.037266+00:00","trial":7,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ { L / M1 } , 4 : Vptr  (f=(1 @ L);i=0) @ { H / L } , 5 : Vlab  H @ M2 , 6 : Vlab  M2 @ { L / H } , 7 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 8 : Vint  -2 @ { M2 / H } , 9 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  0 @ L 2 : Vint  -4 @ M1 3 : Vlab  L @ M2 4 : Vint  0 @ L 5 : Vint  -4 @ M1 6 : Vlab  H @ H 7 : Vlab  M1 @ H 8 : Vint  1 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 7 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  0 @ L 2 : Vint  -4 @ M1 3 : Vlab  L @ M2 4 : Vint  0 @ L 5 : Vint  -4 @ M1 6 : Vlab  H @ H 7 : Vlab  M1 @ H 8 : Vint  1 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":771,"property":"SSNI","strategy":"BespokeGenerator","time":"0.020280838s","timeout":60.0,"timestamp":"2026-01-27T01:48:32.092708+00:00","trial":8,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M2 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M2 / H } , 1 : Vlab  H @ { M1 / L } , Cont2 : 3 : Vint  0 @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ H , 1 : Vint  2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  M2 @ L , 3 : Vlab  H @ { L / M2 } , 4 : Vint  0 @ L , 5 : Vint  0 @ { M2 / L } , 6 : Vptr  (f=(0 @ L);i=0) @ M2 , 7 : Vint  -1 @ H , 8 : Vint  -3 @ { M1 / M2 } , 9 : Vlab  H @ { M1 / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  0 @ H 6 : Vlab  M2 @ M1 7 : Vint  1 @ M1 8 : Vlab  M1 @ H 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 2 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  0 @ H 6 : Vlab  M2 @ M1 7 : Vint  1 @ M1 8 : Vlab  M1 @ H 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":2842,"property":"SSNI","strategy":"BespokeGenerator","time":"0.102287054s","timeout":60.0,"timestamp":"2026-01-27T01:48:32.116847+00:00","trial":9,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:48:32.228765+00:00","trial":0,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:49:32.239862+00:00","trial":1,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:50:32.250628+00:00","trial":2,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:51:32.261331+00:00","trial":3,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:52:32.272257+00:00","trial":4,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:53:32.283118+00:00","trial":5,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:54:32.293857+00:00","trial":6,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:55:32.304575+00:00","trial":7,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:56:32.322602+00:00","trial":8,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:57:32.334145+00:00","trial":9,"workload":"IFC"},"hash":"3603d7c6b41f629ea41cb35e4071e73b4cfb7bc9"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ H , Cont2 : 3 : Vint  3 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  0 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ { M2 / L } , 5 : Vint  0 @ L , 6 : Vlab  H @ { M2 / H } , 7 : Vint  1 @ { M2 / L } , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 9 : Vint  0 @ { M2 / L } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M1 @ H 2 : Vlab  L @ L 3 : Vint  0 @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 4 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M1 @ H 2 : Vlab  L @ L 3 : Vint  0 @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":38,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001359940s","timeout":60.0,"timestamp":"2026-01-27T01:58:59.283312+00:00","trial":0,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M1 / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / L } , Cont2 : 3 : Vlab  L @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / L } , 1 : Vint  0 @ { M1 / H } , Cont2 : 3 : Vlab  M1 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M1 @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vint  0 @ { L / M1 } , 4 : Vint  1 @ { M1 / H } , 5 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 6 : Vlab  H @ { M1 / L } , 7 : Vlab  M2 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 9 : Vint  0 @ { M2 / M1 } ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  H @ M2 4 : Vlab  M2 @ M2 5 : Vlab  H @ H 6 : Vlab  L @ L 7 : Vlab  L @ L 8 : Vlab  M1 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 6 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  H @ M2 4 : Vlab  M2 @ M2 5 : Vlab  H @ H 6 : Vlab  L @ L 7 : Vlab  L @ L 8 : Vlab  M1 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":261,"property":"SSNI","strategy":"BespokeGenerator","time":"0.017282963s","timeout":60.0,"timestamp":"2026-01-27T01:58:59.459641+00:00","trial":1,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ H , 1 : Vlab  M1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vint  3 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ { M2 / M1 } , 6 : Vint  0 @ { M1 / H } , 7 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 8 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 9 : Vlab  L @ { H / L } ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  3 @ L 2 : Vint  0 @ L 3 : Vint  3 @ H 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  H @ H 9 : Vlab  M1 @ L  RetReg : 1 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  3 @ L 2 : Vint  0 @ L 3 : Vint  3 @ H 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  H @ H 9 : Vlab  M1 @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":2822,"property":"SSNI","strategy":"BespokeGenerator","time":"0.088026047s","timeout":60.0,"timestamp":"2026-01-27T01:58:59.480541+00:00","trial":2,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vlab  H @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M1 , 1 : Vlab  M2 @ { L / M1 } , Cont2 : 3 : Vint  0 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vlab  M2 @ { M2 / H } , 2 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 3 : Vptr  (f=(1 @ L);i=0) @ M2 , 4 : Vptr  (f=(1 @ L);i=1) @ L , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vlab  M2 @ { L / H } , 7 : Vint  0 @ L , 8 : Vint  0 @ L , 9 : Vlab  L @ { M2 / M1 } ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ L 1 : Vlab  H @ H 2 : Vlab  L @ L 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  M2 @ M2 7 : Vlab  L @ M1 8 : Vlab  H @ M2 9 : Vlab  L @ M2  RetReg : 4 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ L 1 : Vlab  H @ H 2 : Vlab  L @ L 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  M2 @ M2 7 : Vlab  L @ M1 8 : Vlab  H @ M2 9 : Vlab  L @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":462,"property":"SSNI","strategy":"BespokeGenerator","time":"0.012004137s","timeout":60.0,"timestamp":"2026-01-27T01:58:59.572502+00:00","trial":3,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -1 @ L , 1 : Vlab  H @ { M2 / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 2 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 3 : Vint  0 @ M1 , 4 : Vlab  L @ { M1 / L } , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 7 : Vint  0 @ L , 8 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  1 @ L 7 : Vint  1 @ H 8 : Vlab  M1 @ L 9 : Vint  5 @ L  RetReg : 1 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  1 @ L 7 : Vint  1 @ H 8 : Vlab  M1 @ L 9 : Vint  5 @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":363,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009319067s","timeout":60.0,"timestamp":"2026-01-27T01:58:59.588109+00:00","trial":4,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 1 : Vlab  H @ { M2 / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M1 @ M2 , 2 : Vlab  M1 @ { L / M2 } , 3 : Vlab  H @ { M2 / M1 } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ { L / M2 } , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vint  -4 @ { L / M1 } , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  2 @ M1 2 : Vlab  M1 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vint  1 @ L 5 : Vlab  M1 @ H 6 : Vint  0 @ L 7 : Vint  5 @ L 8 : Vlab  H @ L 9 : Vint  1 @ M2  RetReg : 7 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  2 @ M1 2 : Vlab  M1 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vint  1 @ L 5 : Vlab  M1 @ H 6 : Vint  0 @ L 7 : Vint  5 @ L 8 : Vlab  H @ L 9 : Vint  1 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":3865,"property":"SSNI","strategy":"BespokeGenerator","time":"0.097835064s","timeout":60.0,"timestamp":"2026-01-27T01:58:59.601063+00:00","trial":5,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / L } , Cont2 : 3 : Vint  1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 2 : Vlab  M2 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 8 : Vlab  M2 @ { L / M1 } , 9 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  1 @ L 1 : Vlab  M2 @ L 2 : Vlab  M2 @ H 3 : Vlab  M1 @ M1 4 : Vlab  H @ H 5 : Vint  5 @ M1 6 : Vint  4 @ M2 7 : Vint  0 @ M2 8 : Vint  1 @ H 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 2 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  1 @ L 1 : Vlab  M2 @ L 2 : Vlab  M2 @ H 3 : Vlab  M1 @ M1 4 : Vlab  H @ H 5 : Vint  5 @ M1 6 : Vint  4 @ M2 7 : Vint  0 @ M2 8 : Vint  1 @ H 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":402,"property":"SSNI","strategy":"BespokeGenerator","time":"0.010369062s","timeout":60.0,"timestamp":"2026-01-27T01:58:59.702434+00:00","trial":6,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M1 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , Cont2 : 3 : Vint  1 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / L } , 1 : Vlab  M2 @ L , Cont2 : 3 : Vlab  L @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  -4 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 5 : Vint  0 @ L , 6 : Vint  0 @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 8 : Vint  1 @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  3 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  4 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  H @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  L @ H  RetReg : 0 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  3 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  4 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  H @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  L @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":631,"property":"SSNI","strategy":"BespokeGenerator","time":"0.016139030s","timeout":60.0,"timestamp":"2026-01-27T01:58:59.716497+00:00","trial":7,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vlab  H @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 1 : Vint  0 @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { L / M1 } , 2 : Vlab  H @ { M1 / H } , 3 : Vptr  (f=(0 @ L);i=1) @ L , 4 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 5 : Vint  1 @ { L / H } , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vlab  L @ L , 9 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  -3 @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  -4 @ H 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vint  2 @ M2 7 : Vint  4 @ L 8 : Vint  1 @ H 9 : Vint  0 @ L  RetReg : 7 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  -3 @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  -4 @ H 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vint  2 @ M2 7 : Vint  4 @ L 8 : Vint  1 @ H 9 : Vint  0 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":397,"property":"SSNI","strategy":"BespokeGenerator","time":"0.010527134s","timeout":60.0,"timestamp":"2026-01-27T01:58:59.736232+00:00","trial":8,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } ] (1 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { L / M1 } , 1 : Vint  2 @ { H / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  3 @ M2 , 5 : Vint  0 @ L , 6 : Vint  3 @ L , 7 : Vint  0 @ { M2 / H } , 8 : Vlab  M1 @ { M2 / H } , 9 : Vlab  L @ { M2 / H } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ H 3 : Vlab  M1 @ L 4 : Vint  1 @ H 5 : Vint  0 @ M2 6 : Vlab  M2 @ H 7 : Vint  2 @ M1 8 : Vlab  L @ H 9 : Vlab  M2 @ M2  RetReg : 4 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ H 3 : Vlab  M1 @ L 4 : Vint  1 @ H 5 : Vint  0 @ M2 6 : Vlab  M2 @ H 7 : Vint  2 @ M1 8 : Vlab  L @ H 9 : Vlab  M2 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":130,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004457951s","timeout":60.0,"timestamp":"2026-01-27T01:58:59.750498+00:00","trial":9,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:58:59.761316+00:00","trial":0,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T01:59:59.772593+00:00","trial":1,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:00:59.783493+00:00","trial":2,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:01:59.794369+00:00","trial":3,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:02:59.805378+00:00","trial":4,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:03:59.806813+00:00","trial":5,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:04:59.817736+00:00","trial":6,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:05:59.828624+00:00","trial":7,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:06:59.839555+00:00","trial":8,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:07:59.850461+00:00","trial":9,"workload":"IFC"},"hash":"eaef7b143b7019c2702d68be4c7d033606fab987"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vlab  H @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ M1 , 5 : Vint  -4 @ { M1 / H } , 6 : Vint  0 @ { M2 / L } , 7 : Vlab  M1 @ { M2 / H } , 8 : Vlab  L @ { H / M2 } , 9 : Vint  0 @ { M1 / L } ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M2 @ M1 2 : Vint  1 @ L 3 : Vlab  L @ L 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  2 @ M1 7 : Vint  0 @ L 8 : Vint  1 @ M1 9 : Vint  0 @ L  RetReg : 4 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M2 @ M1 2 : Vint  1 @ L 3 : Vlab  L @ L 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  2 @ M1 7 : Vint  0 @ L 8 : Vint  1 @ M1 9 : Vint  0 @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":642,"property":"SSNI","strategy":"BespokeGenerator","time":"0.035253048s","timeout":60.0,"timestamp":"2026-01-27T02:09:27.068786+00:00","trial":0,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ M2 , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ { M2 / L } , 1 : Vlab  M1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  -5 @ { M2 / H } , 6 : Vint  0 @ H , 7 : Vlab  M1 @ M2 , 8 : Vint  2 @ { L / M2 } , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  3 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  1 @ M2 5 : Vlab  M2 @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  -1 @ L 9 : Vlab  H @ M1  RetReg : 8 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  3 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  1 @ M2 5 : Vlab  M2 @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  -1 @ L 9 : Vlab  H @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1259,"property":"SSNI","strategy":"BespokeGenerator","time":"0.042558908s","timeout":60.0,"timestamp":"2026-01-27T02:09:27.273920+00:00","trial":1,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 1 : Vlab  M2 @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 4 : Vlab  L @ { M2 / M1 } , 5 : Vint  1 @ { M2 / L } , 6 : Vlab  H @ M2 , 7 : Vint  0 @ { L / M1 } , 8 : Vint  0 @ L , 9 : Vint  0 @ { M2 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  0 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M2 @ M2 3 : Vlab  L @ H 4 : Vlab  M2 @ H 5 : Vint  1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  M1 @ M1 8 : Vint  1 @ M2 9 : Vint  -5 @ H  RetReg : 9 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  0 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M2 @ M2 3 : Vlab  L @ H 4 : Vlab  M2 @ H 5 : Vint  1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  M1 @ M1 8 : Vint  1 @ M2 9 : Vint  -5 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":714,"property":"SSNI","strategy":"BespokeGenerator","time":"0.018813848s","timeout":60.0,"timestamp":"2026-01-27T02:09:27.321460+00:00","trial":2,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vlab  M2 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 9 : Vint  -3 @ { L / H } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  1 @ M1 1 : Vlab  H @ M2 2 : Vlab  M2 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vlab  L @ M2 5 : Vlab  H @ L 6 : Vlab  M2 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  -5 @ L 9 : Vlab  L @ M1  RetReg : 7 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  1 @ M1 1 : Vlab  H @ M2 2 : Vlab  M2 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vlab  L @ M2 5 : Vlab  H @ L 6 : Vlab  M2 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  -5 @ L 9 : Vlab  L @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":649,"property":"SSNI","strategy":"BespokeGenerator","time":"0.017186165s","timeout":60.0,"timestamp":"2026-01-27T02:09:27.343949+00:00","trial":3,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ H , 1 : Vlab  M2 @ { H / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ { M1 / L } , 1 : Vlab  H @ { M2 / L } , Cont2 : 3 : Vlab  L @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 3 : Vlab  H @ M2 , 4 : Vint  -1 @ { L / H } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  1 @ { M1 / H } , 8 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 9 : Vint  0 @ { M1 / M2 } ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  M2 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M1 @ L 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vint  0 @ L 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  L @ H 8 : Vint  1 @ M2 9 : Vint  0 @ H  RetReg : 2 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  M2 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M1 @ L 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vint  0 @ L 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  L @ H 8 : Vint  1 @ M2 9 : Vint  0 @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1746,"property":"SSNI","strategy":"BespokeGenerator","time":"0.044320107s","timeout":60.0,"timestamp":"2026-01-27T02:09:27.364709+00:00","trial":4,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ { H / L } , Cont2 : 3 : Vint  1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ { M1 / H } , 2 : Vint  0 @ L , 3 : Vint  -5 @ L , 4 : Vlab  M2 @ { L / M1 } , 5 : Vint  0 @ { L / M2 } , 6 : Vlab  L @ L , 7 : Vptr  (f=(0 @ L);i=1) @ M1 , 8 : Vlab  L @ { M1 / M2 } , 9 : Vint  0 @ { M1 / H } ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  M1 @ M2 9 : Vlab  M2 @ L  RetReg : 6 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  M1 @ M2 9 : Vlab  M2 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1655,"property":"SSNI","strategy":"BespokeGenerator","time":"0.041869879s","timeout":60.0,"timestamp":"2026-01-27T02:09:27.412627+00:00","trial":5,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , Cont2 : 3 : Vint  0 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vlab  L @ { H / L } , Cont2 : 3 : Vlab  L @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ M2 , 2 : Vint  0 @ { M2 / M1 } , 3 : Vlab  M2 @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vint  0 @ { M2 / H } , 9 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vint  -4 @ L 2 : Vlab  M1 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  0 @ L 6 : Vlab  M2 @ M1 7 : Vint  0 @ M2 8 : Vlab  H @ L 9 : Vlab  L @ L  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vint  -4 @ L 2 : Vlab  M1 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  0 @ L 6 : Vlab  M2 @ M1 7 : Vint  0 @ M2 8 : Vlab  H @ L 9 : Vlab  L @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":3,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000351191s","timeout":60.0,"timestamp":"2026-01-27T02:09:27.458145+00:00","trial":6,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ { H / L } , Cont2 : 3 : Vint  -3 @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ { L / M1 } , 1 : Vlab  M1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vlab  H @ { M2 / L } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ M2 , 6 : Vlab  H @ L , 7 : Vint  0 @ { H / M2 } , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vlab  M2 @ { L / M2 } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  -2 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vint  0 @ L 6 : Vint  1 @ L 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 9 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  -2 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vint  0 @ L 6 : Vint  1 @ L 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1785,"property":"SSNI","strategy":"BespokeGenerator","time":"0.113515854s","timeout":60.0,"timestamp":"2026-01-27T02:09:27.461952+00:00","trial":7,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 3 : Vint  0 @ L , 4 : Vint  5 @ { L / M2 } , 5 : Vint  0 @ L , 6 : Vint  -2 @ { M1 / L } , 7 : Vint  0 @ L , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vint  0 @ { L / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  H @ M2 1 : Vint  5 @ M2 2 : Vint  -2 @ M2 3 : Vint  -1 @ M1 4 : Vint  2 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  -4 @ H 9 : Vlab  M2 @ M2  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  H @ M2 1 : Vint  5 @ M2 2 : Vint  -2 @ M2 3 : Vint  -1 @ M1 4 : Vint  2 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  -4 @ H 9 : Vlab  M2 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":71,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002241135s","timeout":60.0,"timestamp":"2026-01-27T02:09:27.579283+00:00","trial":8,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M2 , 1 : Vint  -1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vint  -2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { L / H } , 3 : Vlab  H @ { M1 / L } , 4 : Vint  0 @ L , 5 : Vlab  L @ M1 , 6 : Vint  0 @ { M2 / M1 } , 7 : Vint  -3 @ L , 8 : Vint  -5 @ { L / M1 } , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vlab  H @ L 2 : Vint  1 @ M1 3 : Vlab  L @ L 4 : Vint  -4 @ M1 5 : Vlab  H @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vlab  H @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vlab  H @ L 2 : Vint  1 @ M1 3 : Vlab  L @ L 4 : Vint  -4 @ M1 5 : Vlab  H @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vlab  H @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":129,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004261971s","timeout":60.0,"timestamp":"2026-01-27T02:09:27.585366+00:00","trial":9,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:09:27.596292+00:00","trial":0,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:10:27.607289+00:00","trial":1,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:11:27.618175+00:00","trial":2,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:12:27.629090+00:00","trial":3,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:13:27.640041+00:00","trial":4,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:14:27.645782+00:00","trial":5,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:15:27.657421+00:00","trial":6,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:16:27.668940+00:00","trial":7,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:17:27.674133+00:00","trial":8,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:18:27.687029+00:00","trial":9,"workload":"IFC"},"hash":"fbe11296f92f3890d99ac4d36d4d16d0a804d609"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { L / H } , 1 : Vlab  M2 @ { L / M2 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(0 @ L);i=1) @ H , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vlab  M1 @ M2 , 9 : Vlab  H @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vint  2 @ M1 2 : Vlab  L @ H 3 : Vint  -1 @ M2 4 : Vint  2 @ H 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vlab  H @ L 7 : Vint  0 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vint  2 @ M1 2 : Vlab  L @ H 3 : Vint  -1 @ M2 4 : Vint  2 @ H 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vlab  H @ L 7 : Vint  0 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":271,"property":"SSNI","strategy":"BespokeGenerator","time":"0.011290073s","timeout":60.0,"timestamp":"2026-01-27T02:19:55.444863+00:00","trial":0,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vlab  L @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vlab  M2 @ H , 7 : Vint  1 @ M1 , 8 : Vint  0 @ M2 , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  3 @ M1 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vint  -2 @ M2 8 : Vint  1 @ H 9 : Vlab  M2 @ M1  RetReg : 9 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  3 @ M1 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vint  -2 @ M2 8 : Vint  1 @ H 9 : Vlab  M2 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":599,"property":"SSNI","strategy":"BespokeGenerator","time":"0.026295900s","timeout":60.0,"timestamp":"2026-01-27T02:19:55.626008+00:00","trial":1,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ L , 1 : Vint  0 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  -4 @ H , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vint  1 @ L , 9 : Vint  2 @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  H @ L 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  M2 @ M1 5 : Vint  3 @ L 6 : Vint  -1 @ M1 7 : Vlab  H @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 2 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  H @ L 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  M2 @ M1 5 : Vint  3 @ L 6 : Vint  -1 @ M1 7 : Vlab  H @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":425,"property":"SSNI","strategy":"BespokeGenerator","time":"0.015845060s","timeout":60.0,"timestamp":"2026-01-27T02:19:55.656010+00:00","trial":2,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vint  -4 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vlab  H @ M2 , 9 : Vlab  L @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vint  0 @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  M2 @ M2  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vint  0 @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  M2 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":517,"property":"SSNI","strategy":"BespokeGenerator","time":"0.015708923s","timeout":60.0,"timestamp":"2026-01-27T02:19:55.677083+00:00","trial":3,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -4 @ M1 , 1 : Vlab  H @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ M2 , 7 : Vlab  H @ H , 8 : Vint  4 @ M1 , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  3 @ M2 1 : Vint  0 @ L 2 : Vlab  L @ M2 3 : Vlab  M2 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vlab  M2 @ M2 6 : Vint  0 @ H 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 7 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  3 @ M2 1 : Vint  0 @ L 2 : Vlab  L @ M2 3 : Vlab  M2 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vlab  M2 @ M2 6 : Vint  0 @ H 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":255,"property":"SSNI","strategy":"BespokeGenerator","time":"0.007220030s","timeout":60.0,"timestamp":"2026-01-27T02:19:55.697088+00:00","trial":4,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ L , Cont2 : 3 : Vlab  M1 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ H , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vlab  H @ M1 , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vint  1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  1 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  1 @ L 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  M1 @ H  RetReg : 2 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vint  1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  1 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  1 @ L 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  M1 @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":158,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005002022s","timeout":60.0,"timestamp":"2026-01-27T02:19:55.708027+00:00","trial":5,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , Cont2 : 3 : Vlab  H @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vlab  M2 @ { L / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ M2 , 8 : Vlab  L @ M1 , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  -1 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  L @ L 6 : Vint  -2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  H @ H 9 : Vlab  H @ H  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  -1 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  L @ L 6 : Vint  -2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  H @ H 9 : Vlab  H @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":1947,"property":"SSNI","strategy":"BespokeGenerator","time":"0.049757957s","timeout":60.0,"timestamp":"2026-01-27T02:19:55.716635+00:00","trial":6,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 1 : Vptr  (f=(0 @ L);i=1) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  M1 @ H , 5 : Vptr  (f=(0 @ L);i=1) @ L , 6 : Vlab  H @ M2 , 7 : Vint  5 @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vptr  (f=(0 @ L);i=1) @ H ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vlab  L @ M1 4 : Vlab  M1 @ M1 5 : Vint  1 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vint  1 @ M1 8 : Vint  0 @ M1 9 : Vint  -4 @ L  RetReg : 9 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vlab  L @ M1 4 : Vlab  M1 @ M1 5 : Vint  1 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vint  1 @ M1 8 : Vint  0 @ M1 9 : Vint  -4 @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":202,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006122828s","timeout":60.0,"timestamp":"2026-01-27T02:19:55.769908+00:00","trial":7,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 1 : Vlab  M1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vint  0 @ H , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vint  3 @ L , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  0 @ M2 2 : Vlab  M2 @ H 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  0 @ M1 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  L @ M2 8 : Vint  0 @ M2 9 : Vint  -2 @ L  RetReg : 3 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  0 @ M2 2 : Vlab  M2 @ H 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  0 @ M1 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  L @ M2 8 : Vint  0 @ M2 9 : Vint  -2 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":589,"property":"SSNI","strategy":"BespokeGenerator","time":"0.015623093s","timeout":60.0,"timestamp":"2026-01-27T02:19:55.779555+00:00","trial":8,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vint  1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M1 , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vint  -4 @ H , 7 : Vint  1 @ L , 8 : Vlab  L @ M2 , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  -3 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  1 @ M1 4 : Vlab  L @ M2 5 : Vlab  H @ M1 6 : Vlab  H @ M2 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vint  1 @ M1 9 : Vint  1 @ H  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  -3 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  1 @ M1 4 : Vlab  L @ M2 5 : Vlab  H @ M1 6 : Vlab  H @ M2 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vint  1 @ M1 9 : Vint  1 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":388,"property":"SSNI","strategy":"BespokeGenerator","time":"0.010509014s","timeout":60.0,"timestamp":"2026-01-27T02:19:55.799073+00:00","trial":9,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:19:55.815951+00:00","trial":0,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:20:55.826877+00:00","trial":1,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:21:55.837770+00:00","trial":2,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:22:55.848823+00:00","trial":3,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:23:55.853833+00:00","trial":4,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:24:55.864731+00:00","trial":5,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:25:55.875611+00:00","trial":6,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:26:55.885887+00:00","trial":7,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:27:55.884943+00:00","trial":8,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_5"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:28:55.895317+00:00","trial":9,"workload":"IFC"},"hash":"7f0035991970f3cc0c0fb0bfdee2ded872d91642"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vint  0 @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vlab  M1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ L , 6 : Vint  1 @ M1 , 7 : Vlab  M1 @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vint  4 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  L @ L 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vlab  H @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M2 @ M2 7 : Vint  5 @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  1 @ M1  RetReg : 1 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  L @ L 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vlab  H @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M2 @ M2 7 : Vint  5 @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  1 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_6"],"passed":387,"property":"SSNI","strategy":"BespokeGenerator","time":"0.024142981s","timeout":60.0,"timestamp":"2026-01-27T02:30:23.158847+00:00","trial":0,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { L / M2 } , 1 : Vint  0 @ { M2 / L } , Cont2 : 3 : Vlab  H @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { H / M1 } , 1 : Vint  1 @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ L , 5 : Vptr  (f=(0 @ L);i=1) @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ H , 7 : Vlab  M2 @ M1 , 8 : Vint  1 @ M1 , 9 : Vint  0 @ H ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vlab  M1 @ M1 2 : Vlab  M2 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  0 @ M2 6 : Vlab  M1 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  M2 @ H 9 : Vlab  M1 @ H  RetReg : 7 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vlab  M1 @ M1 2 : Vlab  M2 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  0 @ M2 6 : Vlab  M1 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  M2 @ H 9 : Vlab  M1 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_6"],"passed":133,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006953001s","timeout":60.0,"timestamp":"2026-01-27T02:30:23.359175+00:00","trial":1,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  M1 @ { H / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ M2 , 6 : Vlab  L @ H , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vlab  M2 @ L , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  5 @ L 1 : Vlab  M2 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 7 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  5 @ L 1 : Vlab  M2 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_6"],"passed":418,"property":"SSNI","strategy":"BespokeGenerator","time":"0.016710043s","timeout":60.0,"timestamp":"2026-01-27T02:30:23.370774+00:00","trial":2,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ { L / M1 } , Cont2 : 3 : Vint  0 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  1 @ { M1 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vlab  M1 @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ M2 , 7 : Vlab  M1 @ H , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vint  0 @ M2 2 : Vlab  M2 @ H 3 : Vlab  H @ L 4 : Vint  -1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vint  0 @ L 8 : Vlab  H @ H 9 : Vlab  L @ M1  RetReg : 4 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vint  0 @ M2 2 : Vlab  M2 @ H 3 : Vlab  H @ L 4 : Vint  -1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vint  0 @ L 8 : Vlab  H @ H 9 : Vlab  L @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_6"],"passed":427,"property":"SSNI","strategy":"BespokeGenerator","time":"0.013638973s","timeout":60.0,"timestamp":"2026-01-27T02:30:23.391616+00:00","trial":3,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vint  -4 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  2 @ H , 1 : Vint  -2 @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vint  0 @ M2 , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  0 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  H @ M2 6 : Vlab  H @ L 7 : Vlab  M1 @ L 8 : Vint  -4 @ H 9 : Vint  -3 @ H  RetReg : 8 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  0 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  H @ M2 6 : Vlab  H @ L 7 : Vlab  M1 @ L 8 : Vint  -4 @ H 9 : Vint  -3 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_6"],"passed":182,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005470991s","timeout":60.0,"timestamp":"2026-01-27T02:30:23.409816+00:00","trial":4,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / H } , Cont2 : 3 : Vlab  M2 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  -1 @ M2 , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vlab  H @ M1 , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vlab  M1 @ H 3 : Vint  0 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vlab  M1 @ L 6 : Vlab  L @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  3 @ L 9 : Vint  0 @ L  RetReg : 3 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vlab  M1 @ H 3 : Vint  0 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vlab  M1 @ L 6 : Vlab  L @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  3 @ L 9 : Vint  0 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_6"],"passed":91,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003129005s","timeout":60.0,"timestamp":"2026-01-27T02:30:23.419306+00:00","trial":5,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vint  0 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  4 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vint  0 @ M1 , 6 : Vint  0 @ H , 7 : Vlab  M1 @ L , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  M2 @ H 2 : Vint  0 @ L 3 : Vlab  H @ M1 4 : Vint  0 @ M2 5 : Vint  0 @ H 6 : Vlab  M2 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  M2 @ H 9 : Vlab  H @ M2  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  M2 @ H 2 : Vint  0 @ L 3 : Vlab  H @ M1 4 : Vint  0 @ M2 5 : Vint  0 @ H 6 : Vlab  M2 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  M2 @ H 9 : Vlab  H @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_6"],"passed":633,"property":"SSNI","strategy":"BespokeGenerator","time":"0.016741037s","timeout":60.0,"timestamp":"2026-01-27T02:30:23.425974+00:00","trial":6,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ L , 1 : Vint  3 @ { H / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M1 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , Cont2 : 3 : Vlab  M1 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vlab  L @ H , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vlab  M2 @ H , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vint  1 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  H @ L 4 : Vint  0 @ M1 5 : Vint  0 @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  0 @ L 8 : Vint  4 @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 4 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vint  1 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  H @ L 4 : Vint  0 @ M1 5 : Vint  0 @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  0 @ L 8 : Vint  4 @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_6"],"passed":543,"property":"SSNI","strategy":"BespokeGenerator","time":"0.014399052s","timeout":60.0,"timestamp":"2026-01-27T02:30:23.446820+00:00","trial":7,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  L @ { M2 / M1 } , Cont2 : 3 : Vlab  M1 @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { L / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  M1 @ M1 , 5 : Vint  1 @ H , 6 : Vlab  H @ H , 7 : Vptr  (f=(1 @ L);i=0) @ H , 8 : Vint  1 @ L , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  0 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  0 @ H 6 : Vlab  M1 @ L 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vint  0 @ H  RetReg : 3 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  0 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  0 @ H 6 : Vlab  M1 @ L 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vint  0 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_6"],"passed":1350,"property":"SSNI","strategy":"BespokeGenerator","time":"0.034341097s","timeout":60.0,"timestamp":"2026-01-27T02:30:23.464985+00:00","trial":8,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M2 / L } , 1 : Vlab  L @ { L / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ M1 , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vlab  M2 @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ M1 , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vlab  L @ L 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  L @ L 6 : Vint  2 @ M2 7 : Vint  0 @ M2 8 : Vlab  L @ M2 9 : Vint  0 @ M1  RetReg : 6 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vlab  L @ L 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  L @ L 6 : Vint  2 @ M2 7 : Vint  0 @ M2 8 : Vlab  L @ M2 9 : Vint  0 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_6"],"passed":98,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003051996s","timeout":60.0,"timestamp":"2026-01-27T02:30:23.502897+00:00","trial":9,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:30:23.512359+00:00","trial":0,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:31:23.523080+00:00","trial":1,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:32:23.533709+00:00","trial":2,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:33:23.544452+00:00","trial":3,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:34:23.555146+00:00","trial":4,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:35:23.565803+00:00","trial":5,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:36:23.576557+00:00","trial":6,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:37:23.587258+00:00","trial":7,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:38:23.591597+00:00","trial":8,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_6"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:39:23.602246+00:00","trial":9,"workload":"IFC"},"hash":"2d4c34fac4031a243f42aad72b4f1d7ab032f896"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ H , 1 : Vint  1 @ { M2 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  L @ H , 5 : Vint  -2 @ L , 6 : Vlab  M2 @ H , 7 : Vint  0 @ H , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vint  3 @ M1 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  M1 @ L 3 : Vint  1 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  1 @ M2  RetReg : 4 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  M1 @ L 3 : Vint  1 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  1 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_7"],"passed":954,"property":"SSNI","strategy":"BespokeGenerator","time":"0.046120167s","timeout":60.0,"timestamp":"2026-01-27T02:40:50.820530+00:00","trial":0,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vint  -5 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M2 } , 1 : Vint  0 @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  L @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vint  0 @ M2 , 7 : Vlab  M2 @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  -4 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  0 @ L 3 : Vint  -5 @ M1 4 : Vint  3 @ L 5 : Vint  5 @ L 6 : Vint  5 @ H 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M2 @ M2 9 : Vint  1 @ M1  RetReg : 2 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  -4 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  0 @ L 3 : Vint  -5 @ M1 4 : Vint  3 @ L 5 : Vint  5 @ L 6 : Vint  5 @ H 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M2 @ M2 9 : Vint  1 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_7"],"passed":333,"property":"SSNI","strategy":"BespokeGenerator","time":"0.012765884s","timeout":60.0,"timestamp":"2026-01-27T02:40:51.039642+00:00","trial":1,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  L @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vint  4 @ L , 8 : Vint  2 @ H , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  1 @ L 4 : Vint  0 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vint  0 @ M1  RetReg : 6 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  1 @ L 4 : Vint  0 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vint  0 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_7"],"passed":1047,"property":"SSNI","strategy":"BespokeGenerator","time":"0.029653072s","timeout":60.0,"timestamp":"2026-01-27T02:40:51.057016+00:00","trial":2,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  H @ H , 7 : Vlab  H @ M2 , 8 : Vlab  H @ H , 9 : Vint  1 @ L ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  M1 @ M2 2 : Vlab  L @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vlab  H @ M1 6 : Vint  2 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  M2 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 0 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  M1 @ M2 2 : Vlab  L @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vlab  H @ M1 6 : Vint  2 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  M2 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_7"],"passed":2,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000874996s","timeout":60.0,"timestamp":"2026-01-27T02:40:51.091085+00:00","trial":3,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ M2 , 3 : Vint  0 @ M2 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vint  0 @ L , 8 : Vint  0 @ M1 , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vlab  M2 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vint  0 @ L 7 : Vlab  H @ M2 8 : Vlab  H @ L 9 : Vlab  L @ M2  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vlab  M2 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vint  0 @ L 7 : Vlab  H @ M2 8 : Vlab  H @ L 9 : Vlab  L @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_7"],"passed":1959,"property":"SSNI","strategy":"BespokeGenerator","time":"0.049468040s","timeout":60.0,"timestamp":"2026-01-27T02:40:51.095571+00:00","trial":4,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M1 , 1 : Vint  1 @ H , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vint  0 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  L @ M1 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ M2 , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vlab  L @ M1 , 7 : Vlab  L @ L , 8 : Vint  0 @ L , 9 : Vint  0 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vint  -5 @ H 2 : Vint  -4 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  0 @ M1 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  H @ M1 9 : Vint  1 @ H  RetReg : 3 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vint  -5 @ H 2 : Vint  -4 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  0 @ M1 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  H @ M1 9 : Vint  1 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_7"],"passed":499,"property":"SSNI","strategy":"BespokeGenerator","time":"0.013349056s","timeout":60.0,"timestamp":"2026-01-27T02:40:51.148780+00:00","trial":5,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vint  0 @ L , 8 : Vint  -2 @ L , 9 : Vptr  (f=(1 @ L);i=0) @ L ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vint  -1 @ M2 2 : Vlab  H @ L 3 : Vint  0 @ M2 4 : Vlab  M1 @ M1 5 : Vint  -3 @ L 6 : Vlab  M2 @ H 7 : Vint  0 @ L 8 : Vlab  H @ L 9 : Vlab  M1 @ L  RetReg : 2 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vint  -1 @ M2 2 : Vlab  H @ L 3 : Vint  0 @ M2 4 : Vlab  M1 @ M1 5 : Vint  -3 @ L 6 : Vlab  M2 @ H 7 : Vint  0 @ L 8 : Vlab  H @ L 9 : Vlab  M1 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_7"],"passed":1723,"property":"SSNI","strategy":"BespokeGenerator","time":"0.043245077s","timeout":60.0,"timestamp":"2026-01-27T02:40:51.165684+00:00","trial":6,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M2 / H } , 1 : Vint  3 @ { L / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(0 @ L);i=1) @ L , 6 : Vlab  L @ M1 , 7 : Vlab  H @ L , 8 : Vlab  H @ H , 9 : Vlab  L @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vint  5 @ H 2 : Vint  5 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vlab  M2 @ M2 6 : Vint  1 @ L 7 : Vlab  H @ M1 8 : Vlab  H @ M1 9 : Vint  4 @ L  RetReg : 8 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vint  5 @ H 2 : Vint  5 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vlab  M2 @ M2 6 : Vint  1 @ L 7 : Vlab  H @ M1 8 : Vlab  H @ M1 9 : Vint  4 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_7"],"passed":37,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001376152s","timeout":60.0,"timestamp":"2026-01-27T02:40:51.212565+00:00","trial":7,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M1 / H } , 1 : Vint  4 @ { M1 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M1 , 1 : Vint  5 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M2 , 7 : Vlab  L @ L , 8 : Vint  -3 @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  L @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  H @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  L @ M2 7 : Vlab  L @ M1 8 : Vlab  M1 @ L 9 : Vlab  M1 @ M2  RetReg : 0 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  L @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  H @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  L @ M2 7 : Vlab  L @ M1 8 : Vlab  M1 @ L 9 : Vlab  M1 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_7"],"passed":149,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004499912s","timeout":60.0,"timestamp":"2026-01-27T02:40:51.217395+00:00","trial":8,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ H , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vint  0 @ M2 , 6 : Vlab  L @ M2 , 7 : Vint  -5 @ L , 8 : Vint  0 @ H , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  H @ M2 2 : Vint  1 @ M2 3 : Vlab  L @ L 4 : Vlab  L @ M2 5 : Vint  4 @ L 6 : Vint  0 @ L 7 : Vint  2 @ M2 8 : Vlab  H @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 5 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  H @ M2 2 : Vint  1 @ M2 3 : Vlab  L @ L 4 : Vlab  L @ M2 5 : Vint  4 @ L 6 : Vint  0 @ L 7 : Vint  2 @ M2 8 : Vlab  H @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_7"],"passed":73,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002302885s","timeout":60.0,"timestamp":"2026-01-27T02:40:51.225475+00:00","trial":9,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_7"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:40:51.234407+00:00","trial":0,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_7"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:41:51.245102+00:00","trial":1,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_7"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:42:51.255787+00:00","trial":2,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_7"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:43:51.266640+00:00","trial":3,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_7"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:44:51.268526+00:00","trial":4,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_7"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:45:51.279154+00:00","trial":5,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_7"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:46:51.289936+00:00","trial":6,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_7"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:47:51.295809+00:00","trial":7,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_7"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:48:51.306676+00:00","trial":8,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_7"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T02:49:51.317351+00:00","trial":9,"workload":"IFC"},"hash":"ed21eac4e9c0070428eaac39e928eda02ba78490"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T02:51:18.474859+00:00","trial":0,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T02:52:18.485785+00:00","trial":1,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T02:53:18.496431+00:00","trial":2,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T02:54:18.507056+00:00","trial":3,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T02:55:18.517690+00:00","trial":4,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T02:56:18.517677+00:00","trial":5,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T02:57:18.527938+00:00","trial":6,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T02:58:18.538332+00:00","trial":7,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T02:59:18.548747+00:00","trial":8,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T03:00:18.559151+00:00","trial":9,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:01:18.572325+00:00","trial":0,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:02:18.583922+00:00","trial":1,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:03:18.594545+00:00","trial":2,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:04:18.605027+00:00","trial":3,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:05:18.615635+00:00","trial":4,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:06:18.626173+00:00","trial":5,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:07:18.636819+00:00","trial":6,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:08:18.647344+00:00","trial":7,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:09:18.652516+00:00","trial":8,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_8"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:10:18.663063+00:00","trial":9,"workload":"IFC"},"hash":"04bef3c7c63d73d50031d00501c427d689bf61a3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T03:11:46.066328+00:00","trial":0,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T03:12:46.076798+00:00","trial":1,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T03:13:46.087435+00:00","trial":2,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T03:14:46.097972+00:00","trial":3,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T03:15:46.108393+00:00","trial":4,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T03:16:46.118804+00:00","trial":5,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T03:17:46.129423+00:00","trial":6,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T03:18:46.139806+00:00","trial":7,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T03:19:46.132377+00:00","trial":8,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-27T03:20:46.129076+00:00","trial":9,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:21:46.141817+00:00","trial":0,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:22:46.153128+00:00","trial":1,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:23:46.163239+00:00","trial":2,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:24:46.173335+00:00","trial":3,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:25:46.184220+00:00","trial":4,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:26:46.195077+00:00","trial":5,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:27:46.205169+00:00","trial":6,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:28:46.216374+00:00","trial":7,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:29:46.226237+00:00","trial":8,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_9"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:30:46.237472+00:00","trial":9,"workload":"IFC"},"hash":"19996974b94065787c578403ca76311f2bdf0d14"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / H } , 1 : Vlab  L @ { L / M2 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  -1 @ { M2 / L } , 2 : Vint  0 @ { M2 / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vlab  L @ M2 , 7 : Vlab  H @ H , 8 : Vlab  M1 @ { M2 / L } , 9 : Vlab  L @ { L / M2 } ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  2 @ M1 3 : Vint  1 @ L 4 : Vlab  M2 @ M1 5 : Vint  0 @ M1 6 : Vint  3 @ L 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 1 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  2 @ M1 3 : Vint  1 @ L 4 : Vlab  M2 @ M1 5 : Vint  0 @ M1 6 : Vint  3 @ L 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_10"],"passed":26,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001208067s","timeout":60.0,"timestamp":"2026-01-27T03:32:13.846471+00:00","trial":0,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M2 , 1 : Vint  3 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M2 / L } , 1 : Vlab  M1 @ { M1 / M2 } , Cont2 : 3 : Vlab  M1 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 2 : Vint  3 @ { M2 / M1 } , 3 : Vint  0 @ L , 4 : Vlab  H @ { L / M2 } , 5 : Vint  0 @ L , 6 : Vint  -3 @ M2 , 7 : Vint  0 @ { M1 / L } , 8 : Vint  0 @ L , 9 : Vint  0 @ { L / M1 } ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  -3 @ M2 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  1 @ H 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  1 @ L 7 : Vlab  M2 @ M1 8 : Vint  1 @ L 9 : Vint  1 @ L  RetReg : 7 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  -3 @ M2 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  1 @ H 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  1 @ L 7 : Vlab  M2 @ M1 8 : Vint  1 @ L 9 : Vint  1 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_10"],"passed":279,"property":"SSNI","strategy":"BespokeGenerator","time":"0.013348818s","timeout":60.0,"timestamp":"2026-01-27T03:32:14.019498+00:00","trial":1,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { H / M1 } , 1 : Vint  -5 @ { L / H } , Cont2 : 3 : Vlab  L @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vlab  L @ { M1 / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ { M2 / M1 } , 6 : Vlab  H @ { M1 / L } , 7 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vlab  L @ M1 2 : Vlab  H @ H 3 : Vint  1 @ M2 4 : Vint  1 @ M2 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  0 @ M2 9 : Vint  0 @ M1  RetReg : 4 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vlab  L @ M1 2 : Vlab  H @ H 3 : Vint  1 @ M2 4 : Vint  1 @ M2 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  0 @ M2 9 : Vint  0 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_10"],"passed":290,"property":"SSNI","strategy":"BespokeGenerator","time":"0.014803886s","timeout":60.0,"timestamp":"2026-01-27T03:32:14.036580+00:00","trial":2,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vint  0 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M2 / M1 } , 1 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { M1 / L } , 5 : Vint  1 @ { M2 / M1 } , 6 : Vlab  H @ { L / H } , 7 : Vlab  M1 @ L , 8 : Vint  1 @ { H / M2 } , 9 : Vlab  L @ { M1 / L } ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  0 @ M2 1 : Vlab  M1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  H @ H 5 : Vlab  L @ L 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vint  0 @ M1 8 : Vint  3 @ H 9 : Vlab  H @ M1  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  0 @ M2 1 : Vlab  M1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  H @ H 5 : Vlab  L @ L 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vint  0 @ M1 8 : Vint  3 @ H 9 : Vlab  H @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_10"],"passed":926,"property":"SSNI","strategy":"BespokeGenerator","time":"0.031407118s","timeout":60.0,"timestamp":"2026-01-27T03:32:14.056495+00:00","trial":3,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M1 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -2 @ { M2 / M1 } , 1 : Vlab  L @ M2 , Cont2 : 3 : Vlab  H @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  M1 @ { H / M2 } , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vint  -3 @ { L / M2 } , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  -2 @ { M2 / L } ] Stack1:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  -2 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vlab  M1 @ H 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  0 @ L 8 : Vint  0 @ H 9 : Vlab  L @ H  RetReg : 4 Stack2:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  -2 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vlab  M1 @ H 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  0 @ L 8 : Vint  0 @ H 9 : Vlab  L @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_10"],"passed":204,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006574869s","timeout":60.0,"timestamp":"2026-01-27T03:32:14.092218+00:00","trial":4,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vint  -4 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -5 @ { M1 / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { M2 / L } , 4 : Vlab  H @ { H / M1 } , 5 : Vint  1 @ { L / M1 } , 6 : Vlab  L @ { M1 / H } , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 9 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  H @ M2 1 : Vint  0 @ L 2 : Vlab  L @ L 3 : Vlab  L @ M2 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  H @ H 7 : Vint  1 @ M1 8 : Vint  -4 @ M2 9 : Vlab  H @ M1  RetReg : 7 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  H @ M2 1 : Vint  0 @ L 2 : Vlab  L @ L 3 : Vlab  L @ M2 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  H @ H 7 : Vint  1 @ M1 8 : Vint  -4 @ M2 9 : Vlab  H @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_10"],"passed":20,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000968218s","timeout":60.0,"timestamp":"2026-01-27T03:32:14.102589+00:00","trial":5,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  2 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  H @ M1 , 6 : Vlab  H @ L , 7 : Vint  0 @ H , 8 : Vlab  L @ M2 , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vint  5 @ H 2 : Vint  1 @ H 3 : Vint  5 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  M1 @ M2 6 : Vint  0 @ M2 7 : Vint  2 @ M1 8 : Vint  1 @ M2 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vint  5 @ H 2 : Vint  1 @ H 3 : Vint  5 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  M1 @ M2 6 : Vint  0 @ M2 7 : Vint  2 @ M1 8 : Vint  1 @ M2 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_10"],"passed":89,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002730846s","timeout":60.0,"timestamp":"2026-01-27T03:32:14.106973+00:00","trial":6,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 1 : Vlab  M2 @ { H / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 1 : Vlab  L @ { M2 / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  4 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { H / M2 } , 5 : Vint  2 @ { M1 / H } , 6 : Vint  1 @ { L / H } , 7 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 8 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 9 : Vlab  H @ { M2 / H } ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  1 @ M1 3 : Vint  0 @ M2 4 : Vlab  M1 @ M1 5 : Vlab  M2 @ M1 6 : Vint  3 @ H 7 : Vint  -4 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  1 @ M1 3 : Vint  0 @ M2 4 : Vlab  M1 @ M1 5 : Vlab  M2 @ M1 6 : Vint  3 @ H 7 : Vint  -4 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_10"],"passed":187,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005484104s","timeout":60.0,"timestamp":"2026-01-27T03:32:14.113101+00:00","trial":7,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M2 / H } , 1 : Vlab  L @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  L @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  0 @ H , 7 : Vint  -2 @ M1 , 8 : Vlab  H @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vint  3 @ H 2 : Vlab  M2 @ M2 3 : Vint  1 @ M1 4 : Vint  1 @ H 5 : Vint  0 @ L 6 : Vint  1 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vlab  L @ L 9 : Vlab  M2 @ M2  RetReg : 0 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vint  3 @ H 2 : Vlab  M2 @ M2 3 : Vint  1 @ M1 4 : Vint  1 @ H 5 : Vint  0 @ L 6 : Vint  1 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vlab  L @ L 9 : Vlab  M2 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_10"],"passed":235,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006419897s","timeout":60.0,"timestamp":"2026-01-27T03:32:14.121889+00:00","trial":8,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ M2 , 1 : Vint  0 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M1 / M2 } , 1 : Vint  1 @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=1) @ M1 , 7 : Vlab  H @ H , 8 : Vptr  (f=(1 @ L);i=0) @ M1 , 9 : Vint  1 @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  1 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  1 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  1 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vlab  M2 @ M2 9 : Vint  0 @ H  RetReg : 8 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  1 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  1 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  1 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vlab  M2 @ M2 9 : Vint  0 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_10"],"passed":68,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002544165s","timeout":60.0,"timestamp":"2026-01-27T03:32:14.131692+00:00","trial":9,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_10"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:32:14.140604+00:00","trial":0,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_10"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:33:14.151486+00:00","trial":1,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_10"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:34:14.162513+00:00","trial":2,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_10"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:35:14.173594+00:00","trial":3,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_10"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:36:14.184555+00:00","trial":4,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_10"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:37:14.195422+00:00","trial":5,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_10"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:38:14.206393+00:00","trial":6,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_10"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:39:14.217382+00:00","trial":7,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_10"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:40:14.228235+00:00","trial":8,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_10"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:41:14.239133+00:00","trial":9,"workload":"IFC"},"hash":"87c332ea2c6dc7a8dfa9362f69f14568d50bf268"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 1 : Vint  2 @ L , Cont2 : 3 : Vlab  H @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vlab  H @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  1 @ M1 , 7 : Vlab  M1 @ H , 8 : Vint  0 @ L , 9 : Vlab  H @ H ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vint  -4 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  -3 @ M1 3 : Vlab  M2 @ M2 4 : Vint  1 @ H 5 : Vint  1 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vint  0 @ L 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 5 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vint  -4 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  -3 @ M1 3 : Vlab  M2 @ M2 4 : Vint  1 @ H 5 : Vint  1 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vint  0 @ L 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_11"],"passed":146,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004390001s","timeout":60.0,"timestamp":"2026-01-27T03:42:41.681660+00:00","trial":0,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vint  0 @ M1 , 7 : Vlab  M2 @ L , 8 : Vint  0 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ M2 2 : Vlab  L @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vlab  H @ H 5 : Vint  1 @ M2 6 : Vlab  H @ L 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  0 @ L  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ M2 2 : Vlab  L @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vlab  H @ H 5 : Vint  1 @ M2 6 : Vlab  H @ L 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  0 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_11"],"passed":47,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002204895s","timeout":60.0,"timestamp":"2026-01-27T03:42:41.857013+00:00","trial":1,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vptr  (f=(0 @ L);i=0) @ L , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vlab  H @ M2 , 7 : Vint  0 @ M2 , 8 : Vlab  L @ H , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  -5 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vlab  H @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  -3 @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  M1 @ L  RetReg : 6 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  -5 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vlab  H @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  -3 @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  M1 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_11"],"passed":21,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001431227s","timeout":60.0,"timestamp":"2026-01-27T03:42:41.862561+00:00","trial":2,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { H / M2 } , 1 : Vlab  M1 @ { M2 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ L , 6 : Vint  0 @ L , 7 : Vlab  L @ M2 , 8 : Vint  0 @ M2 , 9 : Vint  0 @ H ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  0 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  H @ M2 6 : Vint  0 @ L 7 : Vint  0 @ M1 8 : Vint  1 @ L 9 : Vlab  M1 @ M2  RetReg : 7 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  0 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  H @ M2 6 : Vint  0 @ L 7 : Vint  0 @ M1 8 : Vint  1 @ L 9 : Vlab  M1 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_11"],"passed":8,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000540018s","timeout":60.0,"timestamp":"2026-01-27T03:42:41.867910+00:00","trial":3,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 5 : Vint  -1 @ { M1 / M2 } , 6 : Vint  1 @ M1 , 7 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , 8 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 9 : Vint  1 @ { H / M2 } ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  M2 @ H 2 : Vlab  M2 @ L 3 : Vlab  L @ M2 4 : Vint  1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  -2 @ H 8 : Vlab  M2 @ M2 9 : Vlab  L @ M2  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  M2 @ H 2 : Vlab  M2 @ L 3 : Vlab  L @ M2 4 : Vint  1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  -2 @ H 8 : Vlab  M2 @ M2 9 : Vlab  L @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_11"],"passed":22,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001252174s","timeout":60.0,"timestamp":"2026-01-27T03:42:41.872722+00:00","trial":4,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ M1 , 7 : Vint  0 @ L , 8 : Vlab  M2 @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vint  -3 @ M1 2 : Vlab  L @ M2 3 : Vlab  L @ M2 4 : Vlab  H @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vint  1 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  L @ M2  RetReg : 5 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vint  -3 @ M1 2 : Vlab  L @ M2 3 : Vlab  L @ M2 4 : Vlab  H @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vint  1 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  L @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_11"],"passed":30,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001345158s","timeout":60.0,"timestamp":"2026-01-27T03:42:41.878162+00:00","trial":5,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M1 / L } , 1 : Vlab  M1 @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vint  0 @ L , 2 : Vlab  H @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vlab  M2 @ { L / M1 } , 6 : Vint  0 @ L , 7 : Vlab  L @ L , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 9 : Vint  0 @ L ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M1 @ H 2 : Vlab  L @ L 3 : Vint  0 @ L 4 : Vint  0 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  L @ M1  RetReg : 6 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M1 @ H 2 : Vlab  L @ L 3 : Vint  0 @ L 4 : Vint  0 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  L @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_11"],"passed":76,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002494812s","timeout":60.0,"timestamp":"2026-01-27T03:42:41.883210+00:00","trial":6,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { H / L } , 1 : Vlab  H @ { L / M2 } , Cont2 : 3 : Vint  0 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M1 , 1 : Vlab  M2 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ L , 6 : Vlab  L @ L , 7 : Vint  -3 @ M1 , 8 : Vint  -4 @ M1 , 9 : Vlab  L @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  2 @ H 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  -5 @ M1 4 : Vint  1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  4 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  1 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 7 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  2 @ H 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  -5 @ M1 4 : Vint  1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  4 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  1 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_11"],"passed":13,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000792027s","timeout":60.0,"timestamp":"2026-01-27T03:42:41.889537+00:00","trial":7,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ H , 1 : Vint  0 @ { H / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , Cont2 : 3 : Vint  -3 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vptr  (f=(1 @ L);i=0) @ H , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vlab  H @ L , 7 : Vint  -5 @ L , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vlab  H @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  -4 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vlab  H @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  3 @ L 6 : Vint  3 @ M2 7 : Vint  0 @ M1 8 : Vlab  H @ M2 9 : Vlab  L @ H  RetReg : 9 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  -4 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vlab  H @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  3 @ L 6 : Vint  3 @ M2 7 : Vint  0 @ M1 8 : Vlab  H @ M2 9 : Vlab  L @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_11"],"passed":57,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001962900s","timeout":60.0,"timestamp":"2026-01-27T03:42:41.893955+00:00","trial":8,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 1 : Vlab  H @ { L / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 3 : Vint  0 @ L , 4 : Vint  1 @ { M2 / M1 } , 5 : Vlab  M1 @ { L / H } , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vint  0 @ { M2 / M1 } , 9 : Vint  1 @ M1 ] Stack1:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  1 @ M2 3 : Vint  0 @ M1 4 : Vint  0 @ M1 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vint  0 @ M1 8 : Vint  1 @ M2 9 : Vint  2 @ M1  RetReg : 9 Stack2:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  1 @ M2 3 : Vint  0 @ M1 4 : Vint  0 @ M1 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vint  0 @ M1 8 : Vint  1 @ M2 9 : Vint  2 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_11"],"passed":21,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000973940s","timeout":60.0,"timestamp":"2026-01-27T03:42:41.900231+00:00","trial":9,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_11"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:42:41.907496+00:00","trial":0,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_11"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:43:41.917714+00:00","trial":1,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_11"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:44:41.927979+00:00","trial":2,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_11"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:45:41.938140+00:00","trial":3,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_11"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:46:41.948178+00:00","trial":4,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_11"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:47:41.958318+00:00","trial":5,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_11"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:48:41.968557+00:00","trial":6,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_11"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:49:41.986780+00:00","trial":7,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_11"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:50:41.997911+00:00","trial":8,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBRet_11"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:51:41.999940+00:00","trial":9,"workload":"IFC"},"hash":"3e70cd3889eed000813ad838368a626204f86800"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : PutLab L 2 1 : PutLab L 2  PC: { 1 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ H , 1 : Vint  -5 @ { L / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  M1 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vlab  M1 @ { L / H } , 8 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 9 : Vlab  L @ { M1 / L } ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  -5 @ H 1 : Vlab  H @ L 2 : Vlab  M2 @ L 3 : Vint  1 @ H 4 : Vint  2 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vlab  M2 @ M1 7 : Vlab  L @ H 8 : Vint  0 @ L 9 : Vlab  H @ L  RetReg : 2 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  -5 @ H 1 : Vlab  H @ L 2 : Vlab  M2 @ L 3 : Vint  1 @ H 4 : Vint  2 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vlab  M2 @ M1 7 : Vlab  L @ H 8 : Vint  0 @ L 9 : Vlab  H @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPutLab_1"],"passed":61,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001981020s","timeout":60.0,"timestamp":"2026-01-27T03:53:09.077871+00:00","trial":0,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : PutLab M2 0 1 : PutLab M2 0  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / L } , 1 : Vint  0 @ { M1 / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { L / H } , 1 : Vint  3 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 7 : Vlab  M2 @ { L / H } , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  -4 @ M2 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  0 @ H 3 : Vlab  H @ M1 4 : Vint  -3 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  0 @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  -1 @ M2  RetReg : 1 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  -4 @ M2 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  0 @ H 3 : Vlab  H @ M1 4 : Vint  -3 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  0 @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  -1 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPutLab_1"],"passed":48,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001644135s","timeout":60.0,"timestamp":"2026-01-27T03:53:09.251325+00:00","trial":1,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : PutLab M1 3 1 : PutLab M1 3  PC: { 1 @ M2 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 1 : Vlab  H @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ L , 3 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 4 : Vlab  L @ { L / H } , 5 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 6 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 7 : Vint  0 @ M2 , 8 : Vint  1 @ M1 , 9 : Vlab  H @ { M2 / L } ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  -4 @ M2 3 : Vint  -4 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  -4 @ M2 6 : Vlab  M2 @ M2 7 : Vlab  M1 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 6 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  -4 @ M2 3 : Vint  -4 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  -4 @ M2 6 : Vlab  M2 @ M2 7 : Vlab  M1 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPutLab_1"],"passed":16,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001029968s","timeout":60.0,"timestamp":"2026-01-27T03:53:09.256162+00:00","trial":2,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : PutLab M2 2 1 : PutLab M2 2  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ M1 , 1 : Vlab  M2 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { M1 / L } , 2 : Vlab  L @ { L / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  M1 @ { M2 / L } , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vlab  H @ { M1 / L } , 8 : Vint  5 @ { M2 / M1 } , 9 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ H 1 : Vint  1 @ M2 2 : Vint  1 @ L 3 : Vint  0 @ M2 4 : Vlab  M2 @ M2 5 : Vlab  L @ M2 6 : Vint  0 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vlab  L @ L 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 7 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ H 1 : Vint  1 @ M2 2 : Vint  1 @ L 3 : Vint  0 @ M2 4 : Vlab  M2 @ M2 5 : Vlab  L @ M2 6 : Vint  0 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vlab  L @ L 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPutLab_1"],"passed":35,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001363993s","timeout":60.0,"timestamp":"2026-01-27T03:53:09.261091+00:00","trial":3,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : PutLab M2 5 1 : PutLab M2 5  PC: { 0 @ M2 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 1 : Vlab  L @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { H / M1 } , 5 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 6 : Vint  0 @ M2 , 7 : Vint  0 @ { H / L } , 8 : Vlab  M1 @ M1 , 9 : Vlab  M2 @ { H / L } ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  3 @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  L @ L 4 : Vint  1 @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  H @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vlab  M2 @ H  RetReg : 9 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  3 @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  L @ L 4 : Vint  1 @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  H @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vlab  M2 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPutLab_1"],"passed":24,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001122952s","timeout":60.0,"timestamp":"2026-01-27T03:53:09.266228+00:00","trial":4,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : PutLab M1 8 1 : PutLab M1 8  PC: { 1 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 4 : Vint  -5 @ { L / M1 } , 5 : Vint  0 @ M1 , 6 : Vlab  H @ { L / H } , 7 : Vlab  M1 @ { H / M2 } , 8 : Vint  0 @ { M1 / M2 } , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M2 @ M1 3 : Vlab  L @ M1 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ H 8 : Vlab  M2 @ L 9 : Vint  0 @ L  RetReg : 5 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M2 @ M1 3 : Vlab  L @ M1 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ H 8 : Vlab  M2 @ L 9 : Vint  0 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPutLab_1"],"passed":7,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000959873s","timeout":60.0,"timestamp":"2026-01-27T03:53:09.270882+00:00","trial":5,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : PutLab M2 6 1 : PutLab M2 6  PC: { 1 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } , 1 : Vlab  L @ { L / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , Cont2 : 3 : Vint  -2 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 6 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vlab  L @ M1 , 9 : Vint  -2 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  0 @ L 2 : Vlab  M1 @ M1 3 : Vlab  M1 @ M1 4 : Vlab  M1 @ M2 5 : Vint  1 @ L 6 : Vint  3 @ M1 7 : Vlab  M1 @ M2 8 : Vint  0 @ L 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  0 @ L 2 : Vlab  M1 @ M1 3 : Vlab  M1 @ M1 4 : Vlab  M1 @ M2 5 : Vint  1 @ L 6 : Vint  3 @ M1 7 : Vlab  M1 @ M2 8 : Vint  0 @ L 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPutLab_1"],"passed":59,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003623962s","timeout":60.0,"timestamp":"2026-01-27T03:53:09.276975+00:00","trial":6,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : PutLab L 1 1 : PutLab L 1  PC: { 0 @ M2 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { L / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  1 @ { M2 / L } , 5 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 6 : Vint  1 @ { M1 / M2 } , 7 : Vint  1 @ { L / H } , 8 : Vint  3 @ { H / M2 } , 9 : Vlab  M1 @ { L / M2 } ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vint  1 @ H 2 : Vint  2 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  L @ M2 5 : Vlab  M2 @ L 6 : Vint  0 @ H 7 : Vint  -5 @ H 8 : Vlab  M2 @ L 9 : Vlab  M1 @ M2  RetReg : 3 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vint  1 @ H 2 : Vint  2 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  L @ M2 5 : Vlab  M2 @ L 6 : Vint  0 @ H 7 : Vint  -5 @ H 8 : Vlab  M2 @ L 9 : Vlab  M1 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPutLab_1"],"passed":195,"property":"SSNI","strategy":"BespokeGenerator","time":"0.008647919s","timeout":60.0,"timestamp":"2026-01-27T03:53:09.285722+00:00","trial":7,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : PutLab L 0 1 : PutLab L 0  PC: { 1 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vlab  L @ { M1 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ M1 , 1 : Vlab  H @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ { H / L } , 7 : Vptr  (f=(1 @ L);i=0) @ { H / L } , 8 : Vptr  (f=(0 @ L);i=0) @ M1 , 9 : Vlab  M1 @ { M2 / L } ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  L @ M1 2 : Vlab  H @ M2 3 : Vlab  M1 @ L 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vint  0 @ L 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vlab  M2 @ L 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  4 @ M1  RetReg : 1 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  L @ M1 2 : Vlab  H @ M2 3 : Vlab  M1 @ L 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vint  0 @ L 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vlab  M2 @ L 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  4 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPutLab_1"],"passed":99,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004171133s","timeout":60.0,"timestamp":"2026-01-27T03:53:09.298999+00:00","trial":8,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : PutLab M1 1 1 : PutLab M1 1  PC: { 1 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  H @ H ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  M2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vlab  H @ { M2 / H } , 7 : Vlab  M1 @ { M1 / L } , 8 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 9 : Vint  3 @ { M2 / L } ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vlab  M1 @ M2 4 : Vlab  L @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  L @ H 8 : Vint  0 @ L 9 : Vint  0 @ M2  RetReg : 2 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vlab  M1 @ M2 4 : Vlab  L @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  L @ H 8 : Vint  0 @ L 9 : Vint  0 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPutLab_1"],"passed":88,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003542900s","timeout":60.0,"timestamp":"2026-01-27T03:53:09.307905+00:00","trial":9,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPutLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:53:09.319363+00:00","trial":0,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPutLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:54:09.329674+00:00","trial":1,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPutLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:55:09.340046+00:00","trial":2,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPutLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:56:09.350361+00:00","trial":3,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPutLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:57:09.360584+00:00","trial":4,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPutLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:58:09.370829+00:00","trial":5,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPutLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T03:59:09.381117+00:00","trial":6,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPutLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:00:09.391533+00:00","trial":7,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPutLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:01:09.401724+00:00","trial":8,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPutLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:02:09.411974+00:00","trial":9,"workload":"IFC"},"hash":"b9b44172c43bef223429416454258fc1f7d18d67"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Nop 1 : Nop  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  L @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ M1 , 1 : Vint  -5 @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 5 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 6 : Vint  0 @ { H / L } , 7 : Vint  -4 @ { M1 / M2 } , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 9 : Vlab  M1 @ { L / H } ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  1 @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M1 @ M2 9 : Vint  0 @ M1  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  1 @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M1 @ M2 9 : Vint  0 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpNop_1"],"passed":2232,"property":"SSNI","strategy":"BespokeGenerator","time":"0.087678909s","timeout":60.0,"timestamp":"2026-01-27T04:03:36.848139+00:00","trial":0,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Nop 1 : Nop  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vint  0 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vint  -3 @ { L / H } , 6 : Vlab  H @ { M1 / M2 } , 7 : Vlab  M2 @ { M2 / L } , 8 : Vptr  (f=(1 @ L);i=1) @ M2 , 9 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpNop_1"],"passed":1957,"property":"SSNI","strategy":"BespokeGenerator","time":"0.049664974s","timeout":60.0,"timestamp":"2026-01-27T04:03:37.105658+00:00","trial":1,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Nop 1 : Nop  PC: { 0 @ M2 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { M1 / H } , 1 : Vint  0 @ { L / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { H / M1 } , 1 : Vint  0 @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vlab  L @ { H / M2 } , 5 : Vlab  M1 @ { H / M1 } , 6 : Vint  1 @ { H / L } , 7 : Vlab  L @ H , 8 : Vint  -4 @ M1 , 9 : Vlab  M2 @ { M1 / L } ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  1 @ M2 3 : Vlab  M1 @ H 4 : Vint  0 @ M1 5 : Vint  5 @ M2 6 : Vint  -4 @ M2 7 : Vlab  L @ M2 8 : Vlab  H @ H 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  1 @ M2 3 : Vlab  M1 @ H 4 : Vint  0 @ M1 5 : Vint  5 @ M2 6 : Vint  -4 @ M2 7 : Vlab  L @ M2 8 : Vlab  H @ H 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpNop_1"],"passed":644,"property":"SSNI","strategy":"BespokeGenerator","time":"0.017322063s","timeout":60.0,"timestamp":"2026-01-27T04:03:37.159355+00:00","trial":2,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Nop 1 : Nop  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vlab  M1 @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / H } , 1 : Vlab  H @ { M2 / H } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ { H / M1 } , 6 : Vint  0 @ { M2 / L } , 7 : Vint  5 @ L , 8 : Vint  1 @ { L / H } , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M2 @ L 2 : Vlab  H @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  1 @ H 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  0 @ M2 9 : Vint  1 @ L  RetReg : 5 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M2 @ L 2 : Vlab  H @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  1 @ H 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  0 @ M2 9 : Vint  1 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpNop_1"],"passed":170,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004793167s","timeout":60.0,"timestamp":"2026-01-27T04:03:37.180273+00:00","trial":3,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Nop 1 : Nop  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M2 , 1 : Vint  5 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M1 / H } , 1 : Vint  0 @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { M1 / H } , 1 : Vlab  H @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=1) @ M1 , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vint  0 @ L , 9 : Vint  0 @ { M2 / M1 } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vint  1 @ H 2 : Vlab  M1 @ H 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vint  -1 @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  0 @ L 9 : Vint  0 @ M2  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vint  1 @ H 2 : Vlab  M1 @ H 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vint  -1 @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  0 @ L 9 : Vint  0 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpNop_1"],"passed":148,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004351139s","timeout":60.0,"timestamp":"2026-01-27T04:03:37.188655+00:00","trial":4,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Nop 1 : Nop  PC: { 1 @ M2 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 1 : Vlab  M1 @ { M2 / M1 } , Cont2 : 3 : Vint  0 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / L } , 1 : Vint  1 @ { M1 / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  1 @ { M2 / M1 } , 5 : Vlab  L @ { M2 / M1 } , 6 : Vlab  M2 @ L , 7 : Vint  0 @ { M1 / L } , 8 : Vlab  M1 @ { L / M2 } , 9 : Vint  -5 @ { M2 / M1 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpNop_1"],"passed":4573,"property":"SSNI","strategy":"BespokeGenerator","time":"0.116290808s","timeout":60.0,"timestamp":"2026-01-27T04:03:37.196966+00:00","trial":5,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Nop 1 : Nop  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / L } , Cont2 : 3 : Vlab  L @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vint  1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 5 : Vint  1 @ { L / H } , 6 : Vlab  H @ H , 7 : Vlab  L @ { M1 / M2 } , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vlab  L @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpNop_1"],"passed":1165,"property":"SSNI","strategy":"BespokeGenerator","time":"0.029595137s","timeout":60.0,"timestamp":"2026-01-27T04:03:37.316863+00:00","trial":6,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Nop 1 : Nop  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vint  0 @ M2 , Cont2 : 3 : Vlab  L @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ M2 , 1 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  M1 @ { L / M2 } , 3 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vint  -2 @ { L / H } , 6 : Vint  -5 @ { M1 / H } , 7 : Vint  -3 @ { H / M1 } , 8 : Vint  0 @ { L / M2 } , 9 : Vint  1 @ { H / M2 } ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  -3 @ M2 3 : Vlab  L @ L 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  H @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  M1 @ M2 9 : Vint  1 @ L  RetReg : 3 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  -3 @ M2 3 : Vlab  L @ L 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  H @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  M1 @ M2 9 : Vint  1 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpNop_1"],"passed":1646,"property":"SSNI","strategy":"BespokeGenerator","time":"0.043612003s","timeout":60.0,"timestamp":"2026-01-27T04:03:37.350094+00:00","trial":7,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Nop 1 : Nop  PC: { 0 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -4 @ { M2 / L } , 1 : Vlab  M2 @ L , Cont2 : 3 : Vint  0 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  H @ { M2 / M1 } , Cont2 : 3 : Vint  1 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { M1 / L } , 5 : Vint  5 @ { L / M1 } , 6 : Vint  0 @ { H / M2 } , 7 : Vlab  H @ { M2 / H } , 8 : Vlab  M1 @ { H / M1 } , 9 : Vint  0 @ { H / L } ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vlab  M1 @ L 2 : Vint  1 @ L 3 : Vint  -4 @ M1 4 : Vlab  M2 @ L 5 : Vlab  H @ L 6 : Vlab  H @ L 7 : Vint  0 @ L 8 : Vint  -1 @ H 9 : Vint  4 @ H  RetReg : 6 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vlab  M1 @ L 2 : Vint  1 @ L 3 : Vint  -4 @ M1 4 : Vlab  M2 @ L 5 : Vlab  H @ L 6 : Vlab  H @ L 7 : Vint  0 @ L 8 : Vint  -1 @ H 9 : Vint  4 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpNop_1"],"passed":221,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006712198s","timeout":60.0,"timestamp":"2026-01-27T04:03:37.397816+00:00","trial":8,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Nop 1 : Nop  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { H / M1 } , 1 : Vint  0 @ { M2 / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { H / M2 } , 1 : Vint  -2 @ { M2 / M1 } , Cont2 : 3 : Vint  0 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 5 : Vint  1 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vint  5 @ M1 , 9 : Vint  1 @ M2 ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ M2 1 : Vlab  L @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  -5 @ M1 4 : Vint  2 @ H 5 : Vlab  M2 @ H 6 : Vlab  M2 @ L 7 : Vint  -4 @ M2 8 : Vint  0 @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 6 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ M2 1 : Vlab  L @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  -5 @ M1 4 : Vint  2 @ H 5 : Vlab  M2 @ H 6 : Vlab  M2 @ L 7 : Vint  -4 @ M2 8 : Vint  0 @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpNop_1"],"passed":976,"property":"SSNI","strategy":"BespokeGenerator","time":"0.025007010s","timeout":60.0,"timestamp":"2026-01-27T04:03:37.408181+00:00","trial":9,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpNop_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:03:37.439875+00:00","trial":0,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpNop_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:04:37.450189+00:00","trial":1,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpNop_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:05:37.460561+00:00","trial":2,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpNop_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:06:37.470986+00:00","trial":3,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpNop_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:07:37.481286+00:00","trial":4,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpNop_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:08:37.491711+00:00","trial":5,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpNop_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:09:37.492712+00:00","trial":6,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpNop_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:10:37.502923+00:00","trial":7,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpNop_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:11:37.513200+00:00","trial":8,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpNop_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:12:37.523604+00:00","trial":9,"workload":"IFC"},"hash":"b17c84c6619031cace75811b6c361e8191c9020b"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Push -2 9 1 : Push -2 9  PC: 1 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -4 @ H , 1 : Vlab  L @ L ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 1 : Vint  0 @ { H / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  H @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vlab  L @ { M2 / L } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  1 @ { H / L } , 8 : Vint  1 @ { M2 / L } , 9 : Vint  -5 @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  0 @ H 1 : Vint  -5 @ M1 2 : Vint  0 @ H 3 : Vint  0 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M2 @ H 7 : Vint  2 @ M1 8 : Vint  1 @ L 9 : Vlab  H @ H  RetReg : 4 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  0 @ H 1 : Vint  -5 @ M1 2 : Vint  0 @ H 3 : Vint  0 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M2 @ H 7 : Vint  2 @ M1 8 : Vint  1 @ L 9 : Vlab  H @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPut_1"],"passed":190,"property":"SSNI","strategy":"BespokeGenerator","time":"0.010509014s","timeout":60.0,"timestamp":"2026-01-27T04:14:04.661583+00:00","trial":0,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Push 3 4 1 : Push 3 4  PC: { 1 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  1 @ { H / M1 } , Cont2 : 3 : Vlab  M2 @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vlab  M2 @ { L / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 3 : Vint  0 @ { L / M2 } , 4 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 5 : Vint  0 @ L , 6 : Vint  0 @ { L / M2 } , 7 : Vint  0 @ L , 8 : Vint  0 @ { H / M1 } , 9 : Vint  -2 @ { H / M1 } ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M1 @ L 2 : Vlab  M2 @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  M1 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  1 @ L 7 : Vlab  M2 @ H 8 : Vint  2 @ M2 9 : Vlab  H @ M2  RetReg : 1 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M1 @ L 2 : Vlab  M2 @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  M1 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  1 @ L 7 : Vlab  M2 @ H 8 : Vint  2 @ M2 9 : Vlab  H @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPut_1"],"passed":3,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000347137s","timeout":60.0,"timestamp":"2026-01-27T04:14:04.843978+00:00","trial":1,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Push 3 0 1 : Push 3 0  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M1 / L } , 1 : Vlab  M1 @ { M1 / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { L / M2 } , 2 : Vlab  L @ M2 , 3 : Vlab  L @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  3 @ { M1 / L } , 7 : Vlab  L @ { L / M2 } , 8 : Vint  -2 @ { M2 / H } , 9 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vint  -5 @ L 1 : Vint  1 @ L 2 : Vint  0 @ H 3 : Vint  -1 @ L 4 : Vint  1 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  0 @ L  RetReg : 5 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vint  -5 @ L 1 : Vint  1 @ L 2 : Vint  0 @ H 3 : Vint  -1 @ L 4 : Vint  1 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  0 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPut_1"],"passed":9,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001430035s","timeout":60.0,"timestamp":"2026-01-27T04:14:04.847657+00:00","trial":2,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Push 1 8 1 : Push 1 8  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ M1 , Cont2 : 3 : Vlab  M1 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  H @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ { L / H } , 3 : Vint  0 @ L , 4 : Vint  1 @ { L / H } , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 7 : Vlab  M1 @ { L / M1 } , 8 : Vint  0 @ { M1 / H } , 9 : Vint  0 @ { H / M2 } ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  -5 @ M1 4 : Vlab  L @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  L @ L 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  M1 @ H 9 : Vlab  M2 @ L  RetReg : 0 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  -5 @ M1 4 : Vlab  L @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  L @ L 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  M1 @ H 9 : Vlab  M2 @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPut_1"],"passed":33,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002736092s","timeout":60.0,"timestamp":"2026-01-27T04:14:04.856012+00:00","trial":3,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Push -4 1 1 : Push -4 1  PC: { 1 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vlab  H @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  3 @ { L / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  M2 @ L , 6 : Vlab  H @ { H / M1 } , 7 : Vlab  H @ { L / M1 } , 8 : Vint  2 @ { M1 / L } , 9 : Vptr  (f=(1 @ L);i=0) @ { H / L } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vint  0 @ M2 2 : Vint  0 @ L 3 : Vlab  H @ H 4 : Vint  -3 @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vint  5 @ M1 7 : Vlab  M2 @ H 8 : Vlab  H @ L 9 : Vint  -4 @ M2  RetReg : 2 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vint  0 @ M2 2 : Vint  0 @ L 3 : Vlab  H @ H 4 : Vint  -3 @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vint  5 @ M1 7 : Vlab  M2 @ H 8 : Vlab  H @ L 9 : Vint  -4 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPut_1"],"passed":154,"property":"SSNI","strategy":"BespokeGenerator","time":"0.007401943s","timeout":60.0,"timestamp":"2026-01-27T04:14:04.864623+00:00","trial":4,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Push -4 7 1 : Push -4 7  PC: { 0 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 1 : Vlab  H @ { M1 / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 2 : Vlab  M2 @ { L / H } , 3 : Vlab  L @ { L / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vlab  H @ { M1 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  1 @ L 2 : Vlab  M2 @ M2 3 : Vlab  L @ L 4 : Vlab  M2 @ M1 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vint  1 @ L  RetReg : 3 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  1 @ L 2 : Vlab  M2 @ M2 3 : Vlab  L @ L 4 : Vlab  M2 @ M1 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vint  1 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPut_1"],"passed":145,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006137133s","timeout":60.0,"timestamp":"2026-01-27T04:14:04.877156+00:00","trial":5,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Push -3 7 1 : Push -3 7  PC: { 0 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M1 , 1 : Vint  2 @ { M2 / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vlab  M1 @ L , 6 : Vint  0 @ M2 , 7 : Vint  4 @ { L / M1 } , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M1 @ H 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  M1 @ M1 7 : Vlab  M2 @ L 8 : Vint  1 @ M1 9 : Vlab  M1 @ L  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M1 @ H 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  M1 @ M1 7 : Vlab  M2 @ L 8 : Vint  1 @ M1 9 : Vlab  M1 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPut_1"],"passed":28,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001475811s","timeout":60.0,"timestamp":"2026-01-27T04:14:04.888257+00:00","trial":6,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Push 0 7 1 : Push 0 7  PC: 1 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  3 @ M1 , 1 : Vint  1 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -3 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / M1 } , 3 : Vlab  M2 @ { L / M1 } , 4 : Vint  4 @ { M1 / L } , 5 : Vlab  L @ { L / M2 } , 6 : Vlab  M2 @ { M1 / L } , 7 : Vlab  M2 @ { M1 / M2 } , 8 : Vint  0 @ L , 9 : Vlab  M2 @ { H / M1 } ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  1 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  H @ M2 4 : Vint  1 @ L 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  1 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  H @ M2 4 : Vint  1 @ L 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPut_1"],"passed":36,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001687050s","timeout":60.0,"timestamp":"2026-01-27T04:14:04.894306+00:00","trial":7,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Push 1 1 1 : Push 1 1  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vlab  L @ { H / M2 } , Cont2 : 3 : Vint  0 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / L } , Cont2 : 3 : Vint  0 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vlab  M2 @ { M1 / H } , 5 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 6 : Vint  1 @ L , 7 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 8 : Vint  1 @ { L / M1 } , 9 : Vint  1 @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vint  -2 @ L 2 : Vint  -1 @ M1 3 : Vint  0 @ M2 4 : Vint  0 @ L 5 : Vint  1 @ L 6 : Vlab  L @ M2 7 : Vint  0 @ M1 8 : Vint  0 @ M2 9 : Vint  -3 @ M2  RetReg : 6 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vint  -2 @ L 2 : Vint  -1 @ M1 3 : Vint  0 @ M2 4 : Vint  0 @ L 5 : Vint  1 @ L 6 : Vlab  L @ M2 7 : Vint  0 @ M1 8 : Vint  0 @ M2 9 : Vint  -3 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPut_1"],"passed":135,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004481077s","timeout":60.0,"timestamp":"2026-01-27T04:14:04.900642+00:00","trial":8,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Push -3 6 1 : Push -3 6  PC: { 1 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { L / H } , 1 : Vint  1 @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M1 / H } , 1 : Vlab  H @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 5 : Vint  0 @ L , 6 : Vlab  H @ M1 , 7 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 8 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 9 : Vint  0 @ { H / M2 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpPut_1"],"passed":17,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000888824s","timeout":60.0,"timestamp":"2026-01-27T04:14:04.909610+00:00","trial":9,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPut_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:14:04.917719+00:00","trial":0,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPut_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:15:04.928404+00:00","trial":1,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPut_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:16:04.938825+00:00","trial":2,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPut_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:17:04.949393+00:00","trial":3,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPut_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:18:04.963831+00:00","trial":4,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPut_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:19:04.974288+00:00","trial":5,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPut_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:20:04.984820+00:00","trial":6,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPut_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:21:04.985242+00:00","trial":7,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPut_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:22:04.995574+00:00","trial":8,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpPut_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:23:05.006067+00:00","trial":9,"workload":"IFC"},"hash":"9e4dfa6d20a46ea9e69f1e406a670767e6107277"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop = 3 1 4 1 : Binop = 3 1 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  1 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  M2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ L , 5 : Vint  -1 @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ M1 , 7 : Vlab  M2 @ L , 8 : Vint  -2 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  0 @ H 1 : Vint  0 @ M1 2 : Vlab  M2 @ L 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vint  5 @ L 5 : Vlab  L @ M2 6 : Vlab  H @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  0 @ L 9 : Vlab  M2 @ M1  RetReg : 7 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  0 @ H 1 : Vint  0 @ M1 2 : Vlab  M2 @ L 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vint  5 @ L 5 : Vlab  L @ M2 6 : Vlab  H @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  0 @ L 9 : Vlab  M2 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_1"],"passed":686,"property":"SSNI","strategy":"BespokeGenerator","time":"0.035326958s","timeout":60.0,"timestamp":"2026-01-27T04:24:32.304060+00:00","trial":0,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Binop + 0 7 8 1 : Binop + 0 7 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / H } , 1 : Vint  3 @ { H / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ L , 1 : Vlab  L @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  H @ M1 , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vptr  (f=(1 @ L);i=0) @ M1 , 7 : Vint  0 @ M2 , 8 : Vint  1 @ H , 9 : Vint  4 @ L ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ M1 3 : Vlab  H @ L 4 : Vlab  L @ M1 5 : Vlab  H @ H 6 : Vint  1 @ H 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  L @ H  RetReg : 0 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ M1 3 : Vlab  H @ L 4 : Vlab  L @ M1 5 : Vlab  H @ H 6 : Vint  1 @ H 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  L @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_1"],"passed":1646,"property":"SSNI","strategy":"BespokeGenerator","time":"0.052328825s","timeout":60.0,"timestamp":"2026-01-27T04:24:32.509634+00:00","trial":1,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Binop + 6 9 7 1 : Binop + 6 9 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vlab  L @ L , 9 : Vint  0 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_1"],"passed":326,"property":"SSNI","strategy":"BespokeGenerator","time":"0.008733988s","timeout":60.0,"timestamp":"2026-01-27T04:24:32.566267+00:00","trial":2,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop + 7 9 3 1 : Binop + 7 9 3  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -4 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vint  1 @ { H / L } , Cont2 : 3 : Vlab  L @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ H , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vint  0 @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vint  -4 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vlab  M2 @ M2 2 : Vint  -1 @ M2 3 : Vint  -5 @ L 4 : Vint  3 @ M1 5 : Vint  1 @ M1 6 : Vlab  L @ M2 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 3 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vlab  M2 @ M2 2 : Vint  -1 @ M2 3 : Vint  -5 @ L 4 : Vint  3 @ M1 5 : Vint  1 @ M1 6 : Vlab  L @ M2 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_1"],"passed":138,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003808975s","timeout":60.0,"timestamp":"2026-01-27T04:24:32.578586+00:00","trial":3,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop + 4 4 1 1 : Binop + 4 4 1  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  -5 @ H , 5 : Vptr  (f=(1 @ L);i=1) @ H , 6 : Vlab  M2 @ M2 , 7 : Vlab  L @ L , 8 : Vptr  (f=(0 @ L);i=0) @ H , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  L @ M2 2 : Vint  -4 @ M2 3 : Vlab  H @ M1 4 : Vlab  H @ L 5 : Vint  0 @ M1 6 : Vint  0 @ L 7 : Vlab  H @ H 8 : Vlab  H @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 3 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  L @ M2 2 : Vint  -4 @ M2 3 : Vlab  H @ M1 4 : Vlab  H @ L 5 : Vint  0 @ M1 6 : Vint  0 @ L 7 : Vlab  H @ H 8 : Vlab  H @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_1"],"passed":751,"property":"SSNI","strategy":"BespokeGenerator","time":"0.019592047s","timeout":60.0,"timestamp":"2026-01-27T04:24:32.586009+00:00","trial":4,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop * 0 0 3 1 : Binop * 0 0 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vlab  H @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  -1 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ M1 , 6 : Vint  -3 @ M1 , 7 : Vlab  H @ M2 , 8 : Vlab  M1 @ L , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vlab  H @ M2 2 : Vint  -1 @ L 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M1 @ H 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 7 Stack2:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vlab  H @ M2 2 : Vint  -1 @ L 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M1 @ H 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_1"],"passed":143,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004178047s","timeout":60.0,"timestamp":"2026-01-27T04:24:32.609377+00:00","trial":5,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop + 4 2 5 1 : Binop + 4 2 5  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 1 : Vint  2 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / M1 } , 1 : Vlab  M1 @ { M1 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vlab  L @ L , 6 : Vint  0 @ H , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vint  3 @ H , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vint  -2 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vint  -1 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M1 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  L @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  H @ M1  RetReg : 4 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vint  -2 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vint  -1 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M1 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  L @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  H @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_1"],"passed":996,"property":"SSNI","strategy":"BespokeGenerator","time":"0.025695801s","timeout":60.0,"timestamp":"2026-01-27T04:24:32.617326+00:00","trial":6,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop * 5 5 3 1 : Binop * 5 5 3  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vint  1 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M1 , 1 : Vint  0 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vint  1 @ H , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vlab  M2 @ M2 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  M1 @ H 2 : Vlab  M1 @ L 3 : Vlab  M1 @ M2 4 : Vint  0 @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  L @ L 7 : Vlab  L @ L 8 : Vlab  H @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 2 Stack2:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  M1 @ H 2 : Vlab  M1 @ L 3 : Vlab  M1 @ M2 4 : Vint  0 @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  L @ L 7 : Vlab  L @ L 8 : Vlab  H @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_1"],"passed":583,"property":"SSNI","strategy":"BespokeGenerator","time":"0.015779018s","timeout":60.0,"timestamp":"2026-01-27T04:24:32.646517+00:00","trial":7,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop + 0 0 3 1 : Binop + 0 0 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  0 @ { L / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ L , 1 : Vint  1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  -1 @ M2 , 4 : Vlab  L @ H , 5 : Vlab  M2 @ L , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vint  0 @ M2 , 8 : Vlab  M1 @ M1 , 9 : Vint  1 @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  -3 @ H 4 : Vint  1 @ M1 5 : Vint  -3 @ M1 6 : Vint  2 @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  M2 @ M1  RetReg : 1 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  -3 @ H 4 : Vint  1 @ M1 5 : Vint  -3 @ M1 6 : Vint  2 @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  M2 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_1"],"passed":134,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004567862s","timeout":60.0,"timestamp":"2026-01-27T04:24:32.666015+00:00","trial":8,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop * 4 4 8 1 : Binop * 4 4 8  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ H , 1 : Vint  1 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vint  -1 @ M2 , 5 : Vint  0 @ H , 6 : Vint  5 @ M1 , 7 : Vlab  M2 @ M2 , 8 : Vlab  M1 @ M2 , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  0 @ M2 2 : Vlab  M1 @ M1 3 : Vint  -2 @ L 4 : Vlab  H @ M2 5 : Vlab  M2 @ M2 6 : Vint  -5 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  M1 @ M1  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  0 @ M2 2 : Vlab  M1 @ M1 3 : Vint  -2 @ L 4 : Vlab  H @ M2 5 : Vlab  M2 @ M2 6 : Vint  -5 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  M1 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_1"],"passed":160,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005247116s","timeout":60.0,"timestamp":"2026-01-27T04:24:32.674316+00:00","trial":9,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:24:32.686345+00:00","trial":0,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:25:32.696906+00:00","trial":1,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:26:32.707417+00:00","trial":2,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:27:32.717717+00:00","trial":3,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:28:32.727171+00:00","trial":4,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:29:32.737534+00:00","trial":5,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:30:32.747878+00:00","trial":6,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:31:32.758177+00:00","trial":7,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:32:32.768546+00:00","trial":8,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:33:32.778930+00:00","trial":9,"workload":"IFC"},"hash":"c0410eec895ecb6756f45ff6ed455a68a0d0f087"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Binop + 7 1 4 1 : Binop + 7 1 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / L } , 1 : Vlab  H @ L , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  1 @ L , Cont2 : 3 : Vlab  M2 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vlab  M2 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vlab  M2 @ M1 , 7 : Vint  5 @ L , 8 : Vlab  L @ L , 9 : Vint  1 @ H ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  -5 @ H 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  0 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vint  -5 @ H 6 : Vint  -2 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  -3 @ M1 9 : Vlab  M1 @ M2  RetReg : 4 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  -5 @ H 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  0 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vint  -5 @ H 6 : Vint  -2 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  -3 @ M1 9 : Vlab  M1 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_2"],"passed":3040,"property":"SSNI","strategy":"BespokeGenerator","time":"0.108272791s","timeout":60.0,"timestamp":"2026-01-27T04:34:59.954864+00:00","trial":0,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop * 0 5 8 1 : Binop * 0 5 8  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  H @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  -1 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vlab  M1 @ L , 7 : Vlab  L @ M1 , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vint  1 @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  -5 @ M2 1 : Vlab  M1 @ M2 2 : Vlab  H @ L 3 : Vlab  L @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  M1 @ H 6 : Vlab  M2 @ L 7 : Vint  0 @ L 8 : Vlab  H @ M2 9 : Vlab  M1 @ H  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  -5 @ M2 1 : Vlab  M1 @ M2 2 : Vlab  H @ L 3 : Vlab  L @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  M1 @ H 6 : Vlab  M2 @ L 7 : Vint  0 @ L 8 : Vlab  H @ M2 9 : Vlab  M1 @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_2"],"passed":4861,"property":"SSNI","strategy":"BespokeGenerator","time":"0.120897055s","timeout":60.0,"timestamp":"2026-01-27T04:35:00.237056+00:00","trial":1,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Binop = 7 8 6 1 : Binop = 7 8 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vlab  L @ L , 6 : Vlab  M1 @ H , 7 : Vint  -1 @ L , 8 : Vint  -1 @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  L @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  1 @ H 5 : Vint  1 @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  L @ M1 8 : Vint  3 @ M1 9 : Vint  1 @ M2  RetReg : 2 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  L @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  1 @ H 5 : Vint  1 @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  L @ M1 8 : Vint  3 @ M1 9 : Vint  1 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_2"],"passed":2999,"property":"SSNI","strategy":"BespokeGenerator","time":"0.123580933s","timeout":60.0,"timestamp":"2026-01-27T04:35:00.361473+00:00","trial":2,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop * 1 7 6 1 : Binop * 1 7 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  3 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  -1 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vlab  L @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vint  -1 @ H , 8 : Vlab  H @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M2 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  1 @ M2 7 : Vlab  M2 @ L 8 : Vint  1 @ M1 9 : Vlab  M2 @ M1  RetReg : 3 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M2 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  1 @ M2 7 : Vlab  M2 @ L 8 : Vint  1 @ M1 9 : Vlab  M2 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_2"],"passed":4099,"property":"SSNI","strategy":"BespokeGenerator","time":"0.105040073s","timeout":60.0,"timestamp":"2026-01-27T04:35:00.488854+00:00","trial":3,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop + 1 6 2 1 : Binop + 1 6 2  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M1 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M2 / M1 } , 1 : Vint  1 @ { L / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vint  1 @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vint  0 @ M1 , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M2 @ H 4 : Vint  -1 @ L 5 : Vlab  M2 @ H 6 : Vint  4 @ H 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vint  0 @ M1  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M2 @ H 4 : Vint  -1 @ L 5 : Vlab  M2 @ H 6 : Vint  4 @ H 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vint  0 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_2"],"passed":1837,"property":"SSNI","strategy":"BespokeGenerator","time":"0.047483206s","timeout":60.0,"timestamp":"2026-01-27T04:35:00.597639+00:00","trial":4,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop + 1 2 6 1 : Binop + 1 2 6  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  L @ { H / L } , Cont2 : 3 : Vint  0 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ H , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  -1 @ M1 , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vint  0 @ M2 , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vlab  L @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_2"],"passed":7907,"property":"SSNI","strategy":"BespokeGenerator","time":"0.198108912s","timeout":60.0,"timestamp":"2026-01-27T04:35:00.648831+00:00","trial":5,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop + 8 4 3 1 : Binop + 8 4 3  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ H , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  -5 @ H , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vlab  H @ L , 7 : Vlab  H @ L , 8 : Vint  1 @ M2 , 9 : Vlab  H @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  1 @ L 2 : Vlab  M1 @ H 3 : Vlab  M1 @ M1 4 : Vint  1 @ M1 5 : Vlab  L @ H 6 : Vint  1 @ M1 7 : Vint  1 @ M1 8 : Vint  3 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 0 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  1 @ L 2 : Vlab  M1 @ H 3 : Vlab  M1 @ M1 4 : Vint  1 @ M1 5 : Vlab  L @ H 6 : Vint  1 @ M1 7 : Vint  1 @ M1 8 : Vint  3 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_2"],"passed":5822,"property":"SSNI","strategy":"BespokeGenerator","time":"0.145316839s","timeout":60.0,"timestamp":"2026-01-27T04:35:00.851115+00:00","trial":6,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Binop + 4 6 0 1 : Binop + 4 6 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  3 @ { H / M2 } , 1 : Vint  1 @ { M1 / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , 1 : Vint  2 @ { M1 / M2 } , Cont2 : 3 : Vlab  M1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  H @ H , 4 : Vint  0 @ L , 5 : Vint  -5 @ L , 6 : Vint  1 @ H , 7 : Vlab  L @ M1 , 8 : Vlab  L @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  4 @ M2 3 : Vint  0 @ L 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vint  1 @ M2 6 : Vlab  M1 @ M2 7 : Vint  4 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 9 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  4 @ M2 3 : Vint  0 @ L 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vint  1 @ M2 6 : Vlab  M1 @ M2 7 : Vint  4 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_2"],"passed":22834,"property":"SSNI","strategy":"BespokeGenerator","time":"0.571846008s","timeout":60.0,"timestamp":"2026-01-27T04:35:01.000148+00:00","trial":7,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop + 5 0 8 1 : Binop + 5 0 8  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -5 @ { M1 / H } , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , Cont2 : 3 : Vlab  L @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vlab  L @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vlab  L @ M2 , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vint  0 @ L , 8 : Vint  0 @ H , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M1 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  L @ M2 5 : Vlab  H @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  L @ M1  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M1 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  L @ M2 5 : Vlab  H @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  L @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_2"],"passed":2091,"property":"SSNI","strategy":"BespokeGenerator","time":"0.052776098s","timeout":60.0,"timestamp":"2026-01-27T04:35:01.575694+00:00","trial":8,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop + 0 6 3 1 : Binop + 0 6 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ L , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vlab  L @ M2 , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  -1 @ M1 , 7 : Vlab  L @ M2 , 8 : Vint  1 @ H , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M2 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  -2 @ L 7 : Vint  0 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vlab  L @ L  RetReg : 3 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M2 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  -2 @ L 7 : Vint  0 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vlab  L @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_2"],"passed":1881,"property":"SSNI","strategy":"BespokeGenerator","time":"0.048240900s","timeout":60.0,"timestamp":"2026-01-27T04:35:01.632173+00:00","trial":9,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:35:01.687185+00:00","trial":0,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:36:01.697636+00:00","trial":1,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:37:01.708131+00:00","trial":2,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:38:01.718675+00:00","trial":3,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:39:01.729356+00:00","trial":4,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:40:01.740039+00:00","trial":5,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:41:01.750466+00:00","trial":6,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:42:01.761006+00:00","trial":7,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:43:01.771621+00:00","trial":8,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:44:01.782037+00:00","trial":9,"workload":"IFC"},"hash":"545bd7cf548633e81ce6b503659222b6eb3831f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop + 0 1 9 1 : Binop + 0 1 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  -3 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / M1 } , 1 : Vlab  H @ M2 , Cont2 : 3 : Vlab  H @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vlab  H @ L , 8 : Vptr  (f=(0 @ L);i=0) @ M1 , 9 : Vlab  M1 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_3"],"passed":2389,"property":"SSNI","strategy":"BespokeGenerator","time":"0.084480047s","timeout":60.0,"timestamp":"2026-01-27T04:45:29.145967+00:00","trial":0,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop * 7 4 2 1 : Binop * 7 4 2  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , Cont2 : 3 : Vint  1 @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ M1 , 1 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vint  1 @ L , 5 : Vint  0 @ H , 6 : Vptr  (f=(0 @ L);i=0) @ M2 , 7 : Vint  1 @ M2 , 8 : Vlab  L @ H , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  M1 @ M2 4 : Vint  1 @ L 5 : Vlab  M1 @ M2 6 : Vlab  L @ L 7 : Vlab  M2 @ H 8 : Vint  -4 @ L 9 : Vlab  H @ H  RetReg : 4 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  M1 @ M2 4 : Vint  1 @ L 5 : Vlab  M1 @ M2 6 : Vlab  L @ L 7 : Vlab  M2 @ H 8 : Vint  -4 @ L 9 : Vlab  H @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_3"],"passed":4039,"property":"SSNI","strategy":"BespokeGenerator","time":"0.103606939s","timeout":60.0,"timestamp":"2026-01-27T04:45:29.422794+00:00","trial":1,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop * 5 0 0 1 : Binop * 5 0 0  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { L / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  1 @ M1 , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vlab  H @ H , 8 : Vlab  H @ L , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  2 @ M2 1 : Vlab  H @ H 2 : Vlab  M2 @ M2 3 : Vint  0 @ L 4 : Vlab  H @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  1 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  -1 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 8 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  2 @ M2 1 : Vlab  H @ H 2 : Vlab  M2 @ M2 3 : Vint  0 @ L 4 : Vlab  H @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  1 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  -1 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_3"],"passed":1606,"property":"SSNI","strategy":"BespokeGenerator","time":"0.040604115s","timeout":60.0,"timestamp":"2026-01-27T04:45:29.530207+00:00","trial":2,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop * 5 1 5 1 : Binop * 5 1 5  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vlab  M2 @ { L / H } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vptr  (f=(0 @ L);i=1) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  1 @ M2 , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vint  0 @ M1 , 6 : Vlab  L @ L , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vlab  H @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  1 @ M2 3 : Vlab  M1 @ L 4 : Vint  1 @ M1 5 : Vint  0 @ L 6 : Vlab  M2 @ M2 7 : Vlab  L @ M1 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 6 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  1 @ M2 3 : Vlab  M1 @ L 4 : Vint  1 @ M1 5 : Vint  0 @ L 6 : Vlab  M2 @ M2 7 : Vlab  L @ M1 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_3"],"passed":4430,"property":"SSNI","strategy":"BespokeGenerator","time":"0.110472918s","timeout":60.0,"timestamp":"2026-01-27T04:45:29.574479+00:00","trial":3,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop = 1 0 6 1 : Binop = 1 0 6  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  -1 @ M2 , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vint  0 @ M1 , 7 : Vlab  H @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  0 @ M1 3 : Vint  1 @ M1 4 : Vlab  H @ H 5 : Vint  3 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  M2 @ M1 9 : Vlab  L @ M1  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  0 @ M1 3 : Vint  1 @ M1 4 : Vlab  H @ H 5 : Vint  3 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  M2 @ M1 9 : Vlab  L @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_3"],"passed":2296,"property":"SSNI","strategy":"BespokeGenerator","time":"0.058155060s","timeout":60.0,"timestamp":"2026-01-27T04:45:29.688805+00:00","trial":4,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop + 8 5 0 1 : Binop + 8 5 0  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { H / M2 } , 1 : Vlab  M1 @ { L / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / H } , 1 : Vint  2 @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ M1 , 5 : Vint  -1 @ L , 6 : Vint  1 @ L , 7 : Vlab  M2 @ H , 8 : Vint  0 @ M2 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M1 @ M2 3 : Vint  0 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M2 @ M1 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 1 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M1 @ M2 3 : Vint  0 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M2 @ M1 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_3"],"passed":1063,"property":"SSNI","strategy":"BespokeGenerator","time":"0.026680946s","timeout":60.0,"timestamp":"2026-01-27T04:45:29.750736+00:00","trial":5,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop + 3 5 2 1 : Binop + 3 5 2  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  -1 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ M2 , 1 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  -1 @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ M1 , 7 : Vlab  L @ M1 , 8 : Vint  0 @ H , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_3"],"passed":1783,"property":"SSNI","strategy":"BespokeGenerator","time":"0.044210911s","timeout":60.0,"timestamp":"2026-01-27T04:45:29.781080+00:00","trial":6,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop + 9 3 9 1 : Binop + 9 3 9  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { L / M2 } , 1 : Vlab  H @ { L / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  -1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ H , 5 : Vlab  L @ H , 6 : Vint  -4 @ M1 , 7 : Vint  5 @ M2 , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vint  0 @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_3"],"passed":4038,"property":"SSNI","strategy":"BespokeGenerator","time":"0.100033998s","timeout":60.0,"timestamp":"2026-01-27T04:45:29.828807+00:00","trial":7,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop + 7 2 3 1 : Binop + 7 2 3  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  1 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vint  0 @ M1 , 7 : Vint  0 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vint  0 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vint  4 @ M1 2 : Vint  0 @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  1 @ H 7 : Vint  1 @ L 8 : Vint  1 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 7 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vint  4 @ M1 2 : Vint  0 @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  1 @ H 7 : Vint  1 @ L 8 : Vint  1 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_3"],"passed":3372,"property":"SSNI","strategy":"BespokeGenerator","time":"0.083657980s","timeout":60.0,"timestamp":"2026-01-27T04:45:29.932426+00:00","trial":8,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop * 5 8 8 1 : Binop * 5 8 8  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M2 } , 1 : Vlab  M2 @ { H / L } , Cont2 : 3 : Vlab  L @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vlab  H @ { L / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ M2 , 6 : Vlab  H @ M2 , 7 : Vlab  M1 @ L , 8 : Vint  -1 @ L , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  H @ H 2 : Vlab  L @ L 3 : Vlab  H @ L 4 : Vlab  M1 @ H 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  L @ M1 7 : Vlab  M2 @ H 8 : Vlab  M1 @ H 9 : Vint  0 @ M2  RetReg : 6 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  H @ H 2 : Vlab  L @ L 3 : Vlab  H @ L 4 : Vlab  M1 @ H 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  L @ M1 7 : Vlab  M2 @ H 8 : Vlab  M1 @ H 9 : Vint  0 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_3"],"passed":9803,"property":"SSNI","strategy":"BespokeGenerator","time":"0.271631956s","timeout":60.0,"timestamp":"2026-01-27T04:45:30.020+00:00","trial":9,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:45:30.298518+00:00","trial":0,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:46:30.307966+00:00","trial":1,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:47:30.317805+00:00","trial":2,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:48:30.327472+00:00","trial":3,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:49:30.337275+00:00","trial":4,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:50:30.347235+00:00","trial":5,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:51:30.357226+00:00","trial":6,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:52:30.366968+00:00","trial":7,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:53:30.376865+00:00","trial":8,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:54:30.386641+00:00","trial":9,"workload":"IFC"},"hash":"bbed2cffae6bab4996f332a2ab57e78b5bbc3a73"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Binop + 5 5 7 1 : Binop + 5 5 7  PC: { 0 @ M2 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 1 : Vlab  H @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  5 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 4 : Vint  0 @ M2 , 5 : Vint  1 @ L , 6 : Vlab  L @ { M1 / H } , 7 : Vlab  H @ { M1 / H } , 8 : Vint  0 @ L , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  -4 @ L 1 : Vlab  M2 @ M1 2 : Vlab  M1 @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  1 @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  0 @ M2 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M1 @ M2  RetReg : 4 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  -4 @ L 1 : Vlab  M2 @ M1 2 : Vlab  M1 @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  1 @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  0 @ M2 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M1 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_4"],"passed":53,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005043983s","timeout":60.0,"timestamp":"2026-01-27T04:55:57.635550+00:00","trial":0,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop = 3 2 8 1 : Binop = 3 2 8  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 1 : Vlab  M2 @ { H / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { L / M2 } , 1 : Vlab  M1 @ { L / M2 } , Cont2 : 3 : Vint  -4 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vint  -4 @ { M1 / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 6 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 7 : Vint  0 @ M2 , 8 : Vlab  H @ { H / L } , 9 : Vint  3 @ { M2 / L } ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  L @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  L @ H 9 : Vlab  M1 @ M1  RetReg : 0 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  L @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  L @ H 9 : Vlab  M1 @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_4"],"passed":532,"property":"SSNI","strategy":"BespokeGenerator","time":"0.028306007s","timeout":60.0,"timestamp":"2026-01-27T04:55:57.827694+00:00","trial":1,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop = 3 3 6 1 : Binop = 3 3 6  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  M1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { L / M2 } , 4 : Vlab  M2 @ { M1 / M2 } , 5 : Vlab  L @ { H / M2 } , 6 : Vlab  M1 @ H , 7 : Vint  -4 @ { M2 / M1 } , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vint  -3 @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vlab  M1 @ L 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  L @ M1 4 : Vlab  H @ H 5 : Vlab  M2 @ L 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  0 @ M1 8 : Vint  0 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 5 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vlab  M1 @ L 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  L @ M1 4 : Vlab  H @ H 5 : Vlab  M2 @ L 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  0 @ M1 8 : Vint  0 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_4"],"passed":375,"property":"SSNI","strategy":"BespokeGenerator","time":"0.014743090s","timeout":60.0,"timestamp":"2026-01-27T04:55:57.860030+00:00","trial":2,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Binop = 8 9 1 1 : Binop = 8 9 1  PC: { 1 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vlab  M2 @ { L / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { H / M2 } , 1 : Vlab  H @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  H @ { L / H } , 4 : Vint  0 @ { M2 / H } , 5 : Vlab  M1 @ H , 6 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 7 : Vlab  M2 @ { L / M1 } , 8 : Vint  1 @ L , 9 : Vint  3 @ L ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  0 @ L 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  -4 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  L @ L 6 : Vlab  M2 @ L 7 : Vint  -1 @ L 8 : Vlab  L @ M1 9 : Vlab  M2 @ L  RetReg : 6 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  0 @ L 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  -4 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  L @ L 6 : Vlab  M2 @ L 7 : Vint  -1 @ L 8 : Vlab  L @ M1 9 : Vlab  M2 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_4"],"passed":163,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005458117s","timeout":60.0,"timestamp":"2026-01-27T04:55:57.879517+00:00","trial":3,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop = 4 0 6 1 : Binop = 4 0 6  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vlab  M1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { M1 / M2 } , 5 : Vint  5 @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 7 : Vlab  L @ { M2 / H } , 8 : Vlab  M1 @ { L / M1 } , 9 : Vlab  H @ { H / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  4 @ L 3 : Vint  0 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  L @ L 7 : Vlab  M1 @ L 8 : Vint  1 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 4 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  4 @ L 3 : Vint  0 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  L @ L 7 : Vlab  M1 @ L 8 : Vint  1 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_4"],"passed":1900,"property":"SSNI","strategy":"BespokeGenerator","time":"0.048972130s","timeout":60.0,"timestamp":"2026-01-27T04:55:57.888987+00:00","trial":4,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Binop = 0 0 9 1 : Binop = 0 0 9  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M1 , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  -4 @ M2 , 1 : Vint  0 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  2 @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  M1 @ { L / H } , 7 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 8 : Vlab  M2 @ { M1 / L } , 9 : Vlab  M1 @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_4"],"passed":373,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009672880s","timeout":60.0,"timestamp":"2026-01-27T04:55:57.941699+00:00","trial":5,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Binop * 5 5 8 1 : Binop * 5 5 8  PC: { 0 @ M2 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  0 @ { H / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  M1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  -1 @ H , 5 : Vint  5 @ M1 , 6 : Vint  0 @ { M2 / H } , 7 : Vint  4 @ { L / M2 } , 8 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 9 : Vlab  M2 @ { M1 / H } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_4"],"passed":106,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002938986s","timeout":60.0,"timestamp":"2026-01-27T04:55:57.954591+00:00","trial":6,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop * 4 4 4 1 : Binop * 4 4 4  PC: { 1 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { L / H } , 2 : Vlab  L @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ { M2 / L } , 6 : Vlab  M1 @ { H / M2 } , 7 : Vlab  L @ M2 , 8 : Vlab  M2 @ M1 , 9 : Vlab  M1 @ { M1 / L } ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ L 1 : Vlab  M2 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  1 @ L 4 : Vlab  H @ L 5 : Vlab  M1 @ L 6 : Vlab  H @ M2 7 : Vlab  M1 @ M1 8 : Vint  1 @ M1 9 : Vlab  H @ M2  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ L 1 : Vlab  M2 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  1 @ L 4 : Vlab  H @ L 5 : Vlab  M1 @ L 6 : Vlab  H @ M2 7 : Vlab  M1 @ M1 8 : Vint  1 @ M1 9 : Vlab  H @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_4"],"passed":983,"property":"SSNI","strategy":"BespokeGenerator","time":"0.024549007s","timeout":60.0,"timestamp":"2026-01-27T04:55:57.960710+00:00","trial":7,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop * 9 9 1 1 : Binop * 9 9 1  PC: { 1 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  M1 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  H @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  4 @ { M2 / L } , 5 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 6 : Vlab  M1 @ { L / M2 } , 7 : Vint  0 @ M2 , 8 : Vint  0 @ M1 , 9 : Vint  -1 @ { L / M2 } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  -2 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  M1 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  M2 @ M2 7 : Vlab  M2 @ M1 8 : Vint  3 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  -2 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  M1 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  M2 @ M2 7 : Vlab  M2 @ M1 8 : Vint  3 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_4"],"passed":379,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009759903s","timeout":60.0,"timestamp":"2026-01-27T04:55:57.988480+00:00","trial":8,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Binop + 9 9 5 1 : Binop + 9 9 5  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vlab  M2 @ L , 5 : Vint  4 @ { M2 / L } , 6 : Vint  1 @ { L / H } , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , 9 : Vint  0 @ { H / M2 } ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  -5 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  M1 @ M2 9 : Vlab  M2 @ M2  RetReg : 0 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  -5 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  M1 @ M2 9 : Vlab  M2 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBinOp_4"],"passed":1206,"property":"SSNI","strategy":"BespokeGenerator","time":"0.030313015s","timeout":60.0,"timestamp":"2026-01-27T04:55:58.001663+00:00","trial":9,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:55:58.038716+00:00","trial":0,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:56:58.048523+00:00","trial":1,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:57:58.058208+00:00","trial":2,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:58:58.067879+00:00","trial":3,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T04:59:58.077542+00:00","trial":4,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:00:58.087247+00:00","trial":5,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:01:58.096900+00:00","trial":6,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:02:58.106589+00:00","trial":7,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:03:58.116224+00:00","trial":8,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBinOp_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:04:58.125960+00:00","trial":9,"workload":"IFC"},"hash":"3d8ff869202e5e7dc6fb3327767ea2fed7029684"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 3 1 : Jump 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ { L / H } , 1 : Vlab  H @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(0 @ L);i=1) @ L , 5 : Vint  -5 @ M1 , 6 : Vlab  H @ M2 , 7 : Vlab  M2 @ L , 8 : Vlab  H @ H , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  L @ M1 2 : Vint  3 @ M1 3 : Vint  0 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vlab  L @ H 7 : Vint  1 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  H @ H  RetReg : 9 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  L @ M1 2 : Vint  3 @ M1 3 : Vint  0 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vlab  L @ H 7 : Vint  1 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  H @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":115,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005024910s","timeout":60.0,"timestamp":"2026-01-27T05:06:25.319737+00:00","trial":0,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 0 1 : Jump 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  4 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vint  0 @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vlab  H @ L , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vint  1 @ H , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vlab  L @ L 2 : Vint  3 @ M1 3 : Vint  1 @ M2 4 : Vint  -5 @ L 5 : Vint  -1 @ M1 6 : Vlab  M1 @ L 7 : Vlab  H @ M2 8 : Vlab  L @ M1 9 : Vlab  M2 @ L  RetReg : 0 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vlab  L @ L 2 : Vint  3 @ M1 3 : Vint  1 @ M2 4 : Vint  -5 @ L 5 : Vint  -1 @ M1 6 : Vlab  M1 @ L 7 : Vlab  H @ M2 8 : Vlab  L @ M1 9 : Vlab  M2 @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":166,"property":"SSNI","strategy":"BespokeGenerator","time":"0.011521101s","timeout":60.0,"timestamp":"2026-01-27T05:06:25.497475+00:00","trial":1,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 6 1 : Jump 6  PC: { 1 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M1 / L } , 1 : Vint  1 @ M2 , Cont2 : 3 : Vlab  L @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { L / M1 } , 1 : Vint  -3 @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 1 : Vint  2 @ { M2 / L } , 2 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 3 : Vint  -2 @ { L / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vint  0 @ { M1 / H } , 9 : Vlab  M1 @ { H / M1 } ] Stack1:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vint  0 @ L 2 : Vint  0 @ H 3 : Vint  -3 @ M2 4 : Vint  1 @ L 5 : Vlab  H @ L 6 : Vint  0 @ M1 7 : Vint  1 @ H 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 5 Stack2:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vint  0 @ L 2 : Vint  0 @ H 3 : Vint  -3 @ M2 4 : Vint  1 @ L 5 : Vlab  H @ L 6 : Vint  0 @ M1 7 : Vint  1 @ H 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":124,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006680965s","timeout":60.0,"timestamp":"2026-01-27T05:06:25.515711+00:00","trial":2,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 8 1 : Jump 8  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  1 @ H , 6 : Vptr  (f=(1 @ L);i=1) @ H , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vint  0 @ H , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  0 @ M2 2 : Vint  0 @ M1 3 : Vint  5 @ H 4 : Vlab  H @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  H @ M2 7 : Vlab  M2 @ H 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 9 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  0 @ M2 2 : Vint  0 @ M1 3 : Vint  5 @ H 4 : Vlab  H @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  H @ M2 7 : Vlab  M2 @ H 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":130,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006153822s","timeout":60.0,"timestamp":"2026-01-27T05:06:25.528310+00:00","trial":3,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 1 1 : Jump 1  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ M1 , 1 : Vint  0 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 1 : Vint  1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ { L / H } , 6 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 7 : Vint  0 @ { M2 / H } , 8 : Vint  1 @ { H / M2 } , 9 : Vint  0 @ { M1 / H } ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  H @ M2 5 : Vint  0 @ M1 6 : Vint  0 @ M1 7 : Vlab  H @ M1 8 : Vlab  M2 @ M1 9 : Vlab  H @ M2  RetReg : 1 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  H @ M2 5 : Vint  0 @ M1 6 : Vint  0 @ M1 7 : Vlab  H @ M1 8 : Vlab  M2 @ M1 9 : Vlab  H @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":666,"property":"SSNI","strategy":"BespokeGenerator","time":"0.022115946s","timeout":60.0,"timestamp":"2026-01-27T05:06:25.539438+00:00","trial":4,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 4 1 : Jump 4  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ M2 , 1 : Vlab  M2 @ { H / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -5 @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ M2 , 6 : Vint  -3 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  0 @ L 4 : Vint  5 @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vlab  H @ L  RetReg : 1 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  0 @ L 4 : Vint  5 @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vlab  H @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":53,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002014875s","timeout":60.0,"timestamp":"2026-01-27T05:06:25.565612+00:00","trial":5,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 8 1 : Jump 8  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 1 : Vint  1 @ { H / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , Cont2 : 3 : Vint  0 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vlab  M2 @ L , 7 : Vlab  H @ M1 , 8 : Vint  1 @ M2 , 9 : Vlab  M2 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":229,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006547928s","timeout":60.0,"timestamp":"2026-01-27T05:06:25.571158+00:00","trial":6,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 7 1 : Jump 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / H } , 1 : Vint  1 @ { L / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  M2 @ M1 , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vint  0 @ M2 , 8 : Vlab  L @ M1 , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  -2 @ M2 3 : Vlab  H @ M1 4 : Vint  -2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 6 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  -2 @ M2 3 : Vlab  H @ M1 4 : Vint  -2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":54,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001848936s","timeout":60.0,"timestamp":"2026-01-27T05:06:25.581147+00:00","trial":7,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 1 1 : Jump 1  PC: { 0 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ { L / H } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  0 @ { M2 / H } , 5 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 6 : Vlab  M2 @ { H / M2 } , 7 : Vint  1 @ { H / M2 } , 8 : Vint  0 @ { M1 / M2 } , 9 : Vlab  M2 @ { L / H } ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ L 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  0 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vlab  M2 @ M2 9 : Vlab  L @ L  RetReg : 9 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ L 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  0 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vlab  M2 @ M2 9 : Vlab  L @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":190,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005179882s","timeout":60.0,"timestamp":"2026-01-27T05:06:25.586193+00:00","trial":8,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 3 1 : Jump 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M1 , 1 : Vint  1 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  -1 @ { L / M1 } , 1 : Vlab  M2 @ { M1 / L } , Cont2 : 3 : Vint  3 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ M1 , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vlab  H @ L , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vlab  M2 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vlab  M1 @ L 5 : Vlab  L @ M2 6 : Vint  0 @ H 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  1 @ M1 9 : Vlab  M2 @ H  RetReg : 7 Stack2:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vlab  M2 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vlab  M1 @ L 5 : Vlab  L @ M2 6 : Vint  0 @ H 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  1 @ M1 9 : Vlab  M2 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":5,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000494003s","timeout":60.0,"timestamp":"2026-01-27T05:06:25.594530+00:00","trial":9,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:06:25.601229+00:00","trial":0,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:07:25.603620+00:00","trial":1,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:08:25.605949+00:00","trial":2,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:09:25.615638+00:00","trial":3,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:10:25.625280+00:00","trial":4,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:11:25.635104+00:00","trial":5,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:12:25.645016+00:00","trial":6,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:13:25.654753+00:00","trial":7,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:14:25.664639+00:00","trial":8,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:15:25.674536+00:00","trial":9,"workload":"IFC"},"hash":"e85ea1934599001496d159915f8265c0e7d920d1"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 4 1 : Jump 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 1 : Vlab  L @ { M2 / L } , Cont2 : 3 : Vint  -3 @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ L , 6 : Vint  0 @ M2 , 7 : Vint  1 @ H , 8 : Vint  -3 @ H , 9 : Vint  1 @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":1042,"property":"SSNI","strategy":"BespokeGenerator","time":"0.051928043s","timeout":60.0,"timestamp":"2026-01-27T05:16:52.809374+00:00","trial":0,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 9 1 : Jump 9  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M2 , 1 : Vint  -4 @ { M1 / M2 } , Cont2 : 3 : Vint  2 @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / L } , 1 : Vint  1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(1 @ L);i=1) @ M2 , 5 : Vptr  (f=(0 @ L);i=0) @ H , 6 : Vlab  L @ L , 7 : Vptr  (f=(0 @ L);i=0) @ H , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  1 @ H 2 : Vlab  L @ L 3 : Vint  -5 @ M2 4 : Vlab  M1 @ M1 5 : Vint  1 @ L 6 : Vint  -5 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  0 @ H 9 : Vlab  M2 @ M2  RetReg : 2 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  1 @ H 2 : Vlab  L @ L 3 : Vint  -5 @ M2 4 : Vlab  M1 @ M1 5 : Vint  1 @ L 6 : Vint  -5 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  0 @ H 9 : Vlab  M2 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":679,"property":"SSNI","strategy":"BespokeGenerator","time":"0.021552086s","timeout":60.0,"timestamp":"2026-01-27T05:16:53.037613+00:00","trial":1,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 1 1 : Jump 1  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M1 / H } , 1 : Vint  0 @ { M2 / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { M1 / H } , 1 : Vint  5 @ { H / M2 } , Cont2 : 3 : Vlab  L @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ H , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vint  -2 @ H , 9 : Vint  5 @ L ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  5 @ M1 3 : Vlab  L @ M2 4 : Vlab  H @ M2 5 : Vlab  L @ M2 6 : Vint  1 @ L 7 : Vint  0 @ M2 8 : Vint  -3 @ M2 9 : Vint  1 @ M2  RetReg : 5 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  5 @ M1 3 : Vlab  L @ M2 4 : Vlab  H @ M2 5 : Vlab  L @ M2 6 : Vint  1 @ L 7 : Vint  0 @ M2 8 : Vint  -3 @ M2 9 : Vint  1 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":63,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002614021s","timeout":60.0,"timestamp":"2026-01-27T05:16:53.063598+00:00","trial":2,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 4 1 : Jump 4  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vlab  L @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 1 : Vint  1 @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  2 @ M2 , 6 : Vptr  (f=(0 @ L);i=1) @ H , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vlab  M1 @ M2 , 9 : Vint  0 @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vint  0 @ M2 2 : Vint  0 @ H 3 : Vlab  M2 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  H @ M2 6 : Vlab  M1 @ M2 7 : Vint  0 @ L 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vint  0 @ M2 2 : Vint  0 @ H 3 : Vlab  M2 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  H @ M2 6 : Vlab  M1 @ M2 7 : Vint  0 @ L 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":105,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003180027s","timeout":60.0,"timestamp":"2026-01-27T05:16:53.069909+00:00","trial":3,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 8 1 : Jump 8  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vlab  L @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M2 , 7 : Vint  -2 @ L , 8 : Vint  0 @ H , 9 : Vint  -1 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  4 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M2 @ M1 3 : Vint  1 @ M2 4 : Vlab  H @ M2 5 : Vlab  L @ L 6 : Vint  0 @ M2 7 : Vint  0 @ H 8 : Vlab  H @ M2 9 : Vlab  H @ M1  RetReg : 2 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  4 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M2 @ M1 3 : Vint  1 @ M2 4 : Vlab  H @ M2 5 : Vlab  L @ L 6 : Vint  0 @ M2 7 : Vint  0 @ H 8 : Vlab  H @ M2 9 : Vlab  H @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":210,"property":"SSNI","strategy":"BespokeGenerator","time":"0.005926847s","timeout":60.0,"timestamp":"2026-01-27T05:16:53.076532+00:00","trial":4,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 6 1 : Jump 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { L / H } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ L , 1 : Vint  4 @ { L / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vlab  L @ L , 6 : Vint  1 @ H , 7 : Vlab  H @ L , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vint  -2 @ H ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vlab  H @ M1 2 : Vint  0 @ H 3 : Vlab  M1 @ H 4 : Vlab  M2 @ L 5 : Vlab  M2 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M1 @ M2  RetReg : 7 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vlab  H @ M1 2 : Vint  0 @ H 3 : Vlab  M1 @ H 4 : Vlab  M2 @ L 5 : Vlab  M2 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M1 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":34,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001233101s","timeout":60.0,"timestamp":"2026-01-27T05:16:53.085736+00:00","trial":5,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 0 1 : Jump 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ { M1 / M2 } , 1 : Vint  2 @ { M1 / M2 } , Cont2 : 3 : Vint  1 @ H  ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vlab  H @ { H / M1 } , Cont2 : 3 : Vint  1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  1 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ M1 , 5 : Vlab  M2 @ H , 6 : Vlab  M1 @ H , 7 : Vint  1 @ H , 8 : Vlab  H @ M1 , 9 : Vint  1 @ L ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -4 @ H 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  L @ M2 3 : Vint  1 @ M1 4 : Vint  -2 @ L 5 : Vint  0 @ M2 6 : Vlab  H @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 5 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -4 @ H 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  L @ M2 3 : Vint  1 @ M1 4 : Vint  -2 @ L 5 : Vint  0 @ M2 6 : Vlab  H @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":152,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004538059s","timeout":60.0,"timestamp":"2026-01-27T05:16:53.090113+00:00","trial":6,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { H / M1 } , 1 : Vint  1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vlab  L @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vint  -5 @ H , 8 : Vlab  H @ H , 9 : Vint  1 @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vlab  M1 @ L 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  1 @ L 4 : Vlab  M1 @ H 5 : Vlab  M2 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vint  0 @ M2 8 : Vint  0 @ M2 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 2 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vlab  M1 @ L 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  1 @ L 4 : Vlab  M1 @ H 5 : Vlab  M2 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vint  0 @ M2 8 : Vint  0 @ M2 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":466,"property":"SSNI","strategy":"BespokeGenerator","time":"0.011888027s","timeout":60.0,"timestamp":"2026-01-27T05:16:53.097861+00:00","trial":7,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 3 1 : Jump 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ M1 , 4 : Vlab  L @ M2 , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vptr  (f=(0 @ L);i=0) @ H , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  3 @ M1 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  H @ H 4 : Vlab  L @ L 5 : Vint  3 @ M1 6 : Vlab  L @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  L @ H 9 : Vlab  H @ M1  RetReg : 2 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  3 @ M1 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  H @ H 4 : Vlab  L @ L 5 : Vint  3 @ M1 6 : Vlab  L @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  L @ H 9 : Vlab  H @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":726,"property":"SSNI","strategy":"BespokeGenerator","time":"0.018516064s","timeout":60.0,"timestamp":"2026-01-27T05:16:53.112843+00:00","trial":8,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 7 1 : Jump 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ L , 1 : Vint  1 @ M2 , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vint  -4 @ L , 1 : Vlab  L @ { M2 / H } , Cont2 : 3 : Vlab  L @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vlab  L @ M2 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vlab  L @ M2 , 7 : Vint  0 @ M1 , 8 : Vint  0 @ H , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":128,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003491163s","timeout":60.0,"timestamp":"2026-01-27T05:16:53.134628+00:00","trial":9,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:16:53.144454+00:00","trial":0,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:17:53.154203+00:00","trial":1,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:18:53.164052+00:00","trial":2,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:19:53.173765+00:00","trial":3,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:20:53.183502+00:00","trial":4,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:21:53.193379+00:00","trial":5,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:22:53.203236+00:00","trial":6,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:23:53.212953+00:00","trial":7,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:24:53.222857+00:00","trial":8,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:25:53.232629+00:00","trial":9,"workload":"IFC"},"hash":"a7b7e2f4132a26e29c1c691ba7aa2948a9a9e76a"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 0 1 : Jump 0  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vint  1 @ { L / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vlab  M1 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  4 @ M1 , 5 : Vint  5 @ { L / M1 } , 6 : Vint  1 @ { L / M1 } , 7 : Vint  -2 @ { H / M1 } , 8 : Vlab  M2 @ { M1 / M2 } , 9 : Vlab  L @ { L / M2 } ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  0 @ M2 4 : Vlab  M1 @ M2 5 : Vlab  H @ L 6 : Vint  1 @ M1 7 : Vlab  H @ M1 8 : Vlab  L @ M2 9 : Vint  0 @ M1  RetReg : 7 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  0 @ M2 4 : Vlab  M1 @ M2 5 : Vlab  H @ L 6 : Vint  1 @ M1 7 : Vlab  H @ M1 8 : Vlab  L @ M2 9 : Vint  0 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":1405,"property":"SSNI","strategy":"BespokeGenerator","time":"0.064254999s","timeout":60.0,"timestamp":"2026-01-27T05:27:20.329596+00:00","trial":0,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 4 1 : Jump 4  PC: { 0 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , Cont2 : 3 : Vint  5 @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 1 : Vint  4 @ { L / H } , Cont2 : 3 : Vlab  L @ H  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 2 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 3 : Vlab  H @ { L / M2 } , 4 : Vint  0 @ { M2 / L } , 5 : Vint  0 @ L , 6 : Vlab  M2 @ { L / M1 } , 7 : Vlab  M2 @ { L / M2 } , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  1 @ M2 2 : Vlab  L @ M1 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vint  2 @ L 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  M1 @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 0 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  1 @ M2 2 : Vlab  L @ M1 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vint  2 @ L 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  M1 @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":4716,"property":"SSNI","strategy":"BespokeGenerator","time":"0.119133949s","timeout":60.0,"timestamp":"2026-01-27T05:27:20.574430+00:00","trial":1,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ H , 1 : Vlab  M1 @ { H / M1 } , Cont2 : 3 : Vlab  M1 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M1 , 1 : Vlab  H @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 5 : Vint  0 @ M2 , 6 : Vint  3 @ { M1 / L } , 7 : Vint  1 @ { M2 / L } , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 9 : Vint  0 @ { L / M2 } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  2 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  M1 @ H 6 : Vlab  L @ M2 7 : Vint  1 @ M2 8 : Vint  4 @ H 9 : Vlab  H @ M2  RetReg : 6 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  2 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  M1 @ H 6 : Vlab  L @ M2 7 : Vint  1 @ M2 8 : Vint  4 @ H 9 : Vlab  H @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":617,"property":"SSNI","strategy":"BespokeGenerator","time":"0.015609026s","timeout":60.0,"timestamp":"2026-01-27T05:27:20.697606+00:00","trial":2,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 0 1 : Jump 0  PC: { 0 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ L , 5 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 8 : Vlab  H @ M2 , 9 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  -5 @ M2 1 : Vint  0 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  4 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  3 @ M1 6 : Vlab  M2 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 6 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  -5 @ M2 1 : Vint  0 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  4 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  3 @ M1 6 : Vlab  M2 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":687,"property":"SSNI","strategy":"BespokeGenerator","time":"0.018252134s","timeout":60.0,"timestamp":"2026-01-27T05:27:20.716662+00:00","trial":3,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 2 1 : Jump 2  PC: { 1 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vlab  M1 @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ { M1 / L } , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 9 : Vint  0 @ { H / L } ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vlab  M1 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  0 @ M1 9 : Vint  0 @ M2  RetReg : 0 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vlab  M1 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  0 @ M1 9 : Vint  0 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":2377,"property":"SSNI","strategy":"BespokeGenerator","time":"0.058800936s","timeout":60.0,"timestamp":"2026-01-27T05:27:20.738371+00:00","trial":4,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 0 1 : Jump 0  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ { H / L } , 1 : Vint  0 @ { M2 / L } , Cont2 : 3 : Vlab  H @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 2 : Vint  -3 @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vint  -1 @ { L / H } , 5 : Vlab  H @ { M2 / L } , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vint  0 @ L , 9 : Vlab  H @ { L / M2 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":313,"property":"SSNI","strategy":"BespokeGenerator","time":"0.008167028s","timeout":60.0,"timestamp":"2026-01-27T05:27:20.800928+00:00","trial":5,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 5 1 : Jump 5  PC: { 0 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ M2 , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  0 @ { M2 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  0 @ L , 6 : Vlab  M1 @ H , 7 : Vlab  M1 @ { H / M1 } , 8 : Vptr  (f=(0 @ L);i=0) @ H , 9 : Vlab  M2 @ { H / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -3 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  2 @ L 3 : Vint  1 @ H 4 : Vlab  H @ H 5 : Vint  1 @ L 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  L @ H 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  M1 @ M2  RetReg : 6 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -3 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  2 @ L 3 : Vint  1 @ H 4 : Vlab  H @ H 5 : Vint  1 @ L 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  L @ H 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  M1 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":783,"property":"SSNI","strategy":"BespokeGenerator","time":"0.019554853s","timeout":60.0,"timestamp":"2026-01-27T05:27:20.812501+00:00","trial":6,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 2 1 : Jump 2  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vint  1 @ M1 , Cont2 : 3 : Vlab  H @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 6 : Vint  0 @ M2 , 7 : Vint  4 @ { M1 / M2 } , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vlab  M2 @ { H / M2 } ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vint  2 @ L 2 : Vlab  H @ L 3 : Vlab  M2 @ H 4 : Vint  -5 @ H 5 : Vlab  H @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 3 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vint  2 @ L 2 : Vlab  H @ L 3 : Vlab  M2 @ H 4 : Vint  -5 @ H 5 : Vlab  H @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":1826,"property":"SSNI","strategy":"BespokeGenerator","time":"0.045308113s","timeout":60.0,"timestamp":"2026-01-27T05:27:20.835434+00:00","trial":7,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 6 1 : Jump 6  PC: { 0 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ L , 1 : Vint  -3 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 2 : Vint  0 @ { M1 / L } , 3 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 4 : Vint  0 @ L , 5 : Vlab  M2 @ M1 , 6 : Vint  0 @ M1 , 7 : Vint  0 @ { H / M1 } , 8 : Vint  5 @ { H / M2 } , 9 : Vint  -4 @ { M1 / L } ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  M2 @ M2 2 : Vlab  L @ L 3 : Vlab  M2 @ M1 4 : Vlab  M1 @ M1 5 : Vlab  M2 @ H 6 : Vlab  M2 @ M2 7 : Vint  1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 9 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  M2 @ M2 2 : Vlab  L @ L 3 : Vlab  M2 @ M1 4 : Vlab  M1 @ M1 5 : Vlab  M2 @ H 6 : Vlab  M2 @ M2 7 : Vint  1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":9534,"property":"SSNI","strategy":"BespokeGenerator","time":"0.236057043s","timeout":60.0,"timestamp":"2026-01-27T05:27:20.884110+00:00","trial":8,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 7 1 : Jump 7  PC: { 1 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 1 : Vlab  M1 @ { M1 / M2 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ M1 , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M1 , 3 : Vint  0 @ L , 4 : Vlab  L @ { M1 / M2 } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  1 @ L , 8 : Vint  4 @ { H / M2 } , 9 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  4 @ M1 1 : Vlab  M2 @ M1 2 : Vint  -2 @ L 3 : Vint  0 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  0 @ M1 7 : Vint  0 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 4 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  4 @ M1 1 : Vlab  M2 @ M1 2 : Vint  -2 @ L 3 : Vint  0 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  0 @ M1 7 : Vint  0 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":4775,"property":"SSNI","strategy":"BespokeGenerator","time":"0.118486881s","timeout":60.0,"timestamp":"2026-01-27T05:27:21.123685+00:00","trial":9,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:27:21.249194+00:00","trial":0,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:28:21.259062+00:00","trial":1,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:29:21.268800+00:00","trial":2,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:30:21.278685+00:00","trial":3,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:31:21.288529+00:00","trial":4,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:32:21.298460+00:00","trial":5,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:33:21.308162+00:00","trial":6,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:34:21.318036+00:00","trial":7,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:35:21.327980+00:00","trial":8,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpJump_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:36:21.337689+00:00","trial":9,"workload":"IFC"},"hash":"59ea94d3a87a708ab7f031a8beb64323e8cd692f"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6  PC: { 0 @ M2 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , Cont2 : 3 : Vint  1 @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -3 @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ M2 , Cont2 : 3 : Vlab  M1 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { M2 / L } , 4 : Vlab  L @ { M2 / H } , 5 : Vlab  H @ { L / H } , 6 : Vint  0 @ { M1 / M2 } , 7 : Vlab  M2 @ { H / L } , 8 : Vlab  M2 @ { H / M1 } , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M1 @ L 2 : Vint  3 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  0 @ L 5 : Vlab  M2 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  -1 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vint  1 @ L  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M1 @ L 2 : Vint  3 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  0 @ L 5 : Vlab  M2 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  -1 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vint  1 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":404,"property":"SSNI","strategy":"BespokeGenerator","time":"0.023920059s","timeout":60.0,"timestamp":"2026-01-27T05:37:48.486360+00:00","trial":0,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 8 1 : BNZ 0 8  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vint  0 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vlab  M1 @ L , Cont2 : 3 : Vint  -3 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vlab  M2 @ M2 , 7 : Vint  1 @ M2 , 8 : Vint  -1 @ H , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  M1 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  M2 @ M2 6 : Vint  -1 @ H 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 9 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  M1 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  M2 @ M2 6 : Vint  -1 @ H 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":967,"property":"SSNI","strategy":"BespokeGenerator","time":"0.038535118s","timeout":60.0,"timestamp":"2026-01-27T05:37:48.690922+00:00","trial":1,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 1 7 1 : BNZ 1 7  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 1 : Vint  0 @ { L / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  -5 @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vint  0 @ H , 6 : Vlab  L @ L , 7 : Vint  0 @ { M1 / H } , 8 : Vint  0 @ { M2 / L } , 9 : Vint  5 @ { M1 / M2 } ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  H @ H 2 : Vint  1 @ L 3 : Vint  -1 @ H 4 : Vint  -5 @ M1 5 : Vlab  H @ M1 6 : Vint  0 @ H 7 : Vlab  H @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vint  0 @ M1  RetReg : 6 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  H @ H 2 : Vint  1 @ L 3 : Vint  -1 @ H 4 : Vint  -5 @ M1 5 : Vlab  H @ M1 6 : Vint  0 @ H 7 : Vlab  H @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vint  0 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":200,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006402016s","timeout":60.0,"timestamp":"2026-01-27T05:37:48.733061+00:00","trial":2,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 9 1 : BNZ -1 9  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ H , 1 : Vlab  M2 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ L , 2 : Vint  0 @ { L / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 6 : Vint  0 @ { L / H } , 7 : Vlab  L @ { M2 / L } , 8 : Vint  5 @ { M2 / L } , 9 : Vint  -5 @ { M1 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  L @ H 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  0 @ M1 6 : Vlab  H @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  5 @ M2  RetReg : 6 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  L @ H 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  0 @ M1 6 : Vlab  H @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  5 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":247,"property":"SSNI","strategy":"BespokeGenerator","time":"0.007333994s","timeout":60.0,"timestamp":"2026-01-27T05:37:48.743243+00:00","trial":3,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 2 1 : BNZ 0 2  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { H / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  2 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  1 @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vlab  H @ H , 7 : Vint  1 @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  1 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  0 @ L 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  -5 @ M1 7 : Vint  0 @ H 8 : Vint  1 @ H 9 : Vlab  M1 @ M1  RetReg : 4 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  1 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  0 @ L 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  -5 @ M1 7 : Vint  0 @ H 8 : Vint  1 @ H 9 : Vlab  M1 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":738,"property":"SSNI","strategy":"BespokeGenerator","time":"0.019404888s","timeout":60.0,"timestamp":"2026-01-27T05:37:48.754099+00:00","trial":4,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 3 1 : BNZ 0 3  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  4 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vint  -3 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ { L / M1 } , 2 : Vlab  L @ { L / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ { L / M1 } , 5 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 8 : Vint  4 @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  2 @ M2 1 : Vlab  M1 @ M1 2 : Vlab  M2 @ L 3 : Vint  1 @ L 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M1 @ H 7 : Vlab  M1 @ L 8 : Vint  1 @ M1 9 : Vint  0 @ H  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  2 @ M2 1 : Vlab  M1 @ M1 2 : Vlab  M2 @ L 3 : Vint  1 @ L 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M1 @ H 7 : Vlab  M1 @ L 8 : Vint  1 @ M1 9 : Vint  0 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":127,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003659964s","timeout":60.0,"timestamp":"2026-01-27T05:37:48.776809+00:00","trial":5,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 9 1 : BNZ 0 9  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vlab  L @ L ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { L / M1 } , 1 : Vlab  M2 @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ H , 5 : Vlab  H @ { H / M2 } , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 9 : Vint  2 @ { H / M2 } ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  L @ H 2 : Vlab  L @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  0 @ H 6 : Vlab  H @ M1 7 : Vint  0 @ L 8 : Vlab  H @ H 9 : Vlab  H @ L  RetReg : 3 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  L @ H 2 : Vlab  L @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  0 @ H 6 : Vlab  H @ M1 7 : Vint  0 @ L 8 : Vlab  H @ H 9 : Vlab  H @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":658,"property":"SSNI","strategy":"BespokeGenerator","time":"0.016837835s","timeout":60.0,"timestamp":"2026-01-27T05:37:48.783701+00:00","trial":6,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 4 1 : BNZ 0 4  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  L @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  2 @ L , 1 : Vint  1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ M1 , 6 : Vint  0 @ H , 7 : Vlab  M2 @ M2 , 8 : Vint  0 @ M1 , 9 : Vint  -5 @ H ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ L 1 : Vint  -3 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vlab  M2 @ L 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  1 @ H 6 : Vlab  M2 @ M2 7 : Vint  -2 @ L 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 5 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ L 1 : Vint  -3 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vlab  M2 @ L 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  1 @ H 6 : Vlab  M2 @ M2 7 : Vint  -2 @ L 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":55,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001951933s","timeout":60.0,"timestamp":"2026-01-27T05:37:48.803732+00:00","trial":7,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 2 1 : BNZ 0 2  PC: { 0 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M1 , 1 : Vint  0 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 7 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , 8 : Vint  2 @ { M1 / M2 } , 9 : Vlab  M1 @ { M1 / L } ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M1 @ M2 2 : Vint  1 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  M2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  L @ M1 9 : Vlab  M2 @ M2  RetReg : 1 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M1 @ M2 2 : Vint  1 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  M2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  L @ M1 9 : Vlab  M2 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":258,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006850958s","timeout":60.0,"timestamp":"2026-01-27T05:37:48.808868+00:00","trial":8,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 1 1 : BNZ 0 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  3 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  -1 @ M2 , 1 : Vlab  H @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vptr  (f=(0 @ L);i=1) @ M1 , 8 : Vint  -2 @ H , 9 : Vint  4 @ L ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  0 @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  0 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  1 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vlab  L @ H  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  0 @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  0 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  1 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vlab  L @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":331,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009119034s","timeout":60.0,"timestamp":"2026-01-27T05:37:48.818954+00:00","trial":9,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:37:48.834431+00:00","trial":0,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:38:48.844148+00:00","trial":1,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:39:48.853792+00:00","trial":2,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:40:48.863551+00:00","trial":3,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:41:48.873213+00:00","trial":4,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:42:48.875211+00:00","trial":5,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:43:48.884813+00:00","trial":6,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:44:48.924637+00:00","trial":7,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:45:48.942884+00:00","trial":8,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:46:48.953401+00:00","trial":9,"workload":"IFC"},"hash":"a3ab688787a19dfb7b8d2b19482340440fc48abf"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 1 6 1 : BNZ 1 6  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  3 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , Cont2 : 3 : Vlab  M2 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ { H / L } , 1 : Vint  -1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ { M1 / L } , 6 : Vint  1 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vint  0 @ { L / M1 } , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ L 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vlab  M2 @ M1 4 : Vlab  M1 @ M1 5 : Vint  -4 @ L 6 : Vlab  M2 @ H 7 : Vint  0 @ L 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 0 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ L 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vlab  M2 @ M1 4 : Vlab  M1 @ M1 5 : Vint  -4 @ L 6 : Vlab  M2 @ H 7 : Vint  0 @ L 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":8710,"property":"SSNI","strategy":"BespokeGenerator","time":"0.233520031s","timeout":60.0,"timestamp":"2026-01-27T05:48:16.305737+00:00","trial":0,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 5 1 : BNZ 0 5  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M2 / M1 } , 1 : Vint  -5 @ M2 , Cont2 : 3 : Vint  -4 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ H , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ M2 , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 8 : Vlab  M2 @ L , 9 : Vlab  M2 @ { M1 / M2 } ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  M2 @ M2 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vlab  M2 @ M2 5 : Vlab  M2 @ H 6 : Vint  0 @ H 7 : Vlab  L @ L 8 : Vint  0 @ L 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  M2 @ M2 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vlab  M2 @ M2 5 : Vlab  M2 @ H 6 : Vint  0 @ H 7 : Vlab  L @ L 8 : Vint  0 @ L 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":2618,"property":"SSNI","strategy":"BespokeGenerator","time":"0.064720154s","timeout":60.0,"timestamp":"2026-01-27T05:48:16.717325+00:00","trial":1,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 1 1 1 : BNZ 1 1  PC: { 0 @ M2 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ { L / M1 } , 1 : Vlab  H @ { L / H } , Cont2 : 3 : Vlab  M2 @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vint  -4 @ M2 , Cont2 : 3 : Vlab  L @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  H @ { L / H } , 5 : Vint  0 @ { H / L } , 6 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 7 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 8 : Vint  3 @ { H / M2 } , 9 : Vint  1 @ M2 ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  1 @ M1 3 : Vlab  L @ M1 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vlab  M2 @ M1 7 : Vlab  L @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  1 @ H  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  1 @ M1 3 : Vlab  L @ M1 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vlab  M2 @ M1 7 : Vlab  L @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  1 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":1974,"property":"SSNI","strategy":"BespokeGenerator","time":"0.048986912s","timeout":60.0,"timestamp":"2026-01-27T05:48:16.785681+00:00","trial":2,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 5 1 : BNZ 2 5  PC: { 1 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ { H / M1 } , 1 : Vlab  M1 @ { H / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ M1 , 1 : Vint  1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ { M2 / L } , 6 : Vint  0 @ L , 7 : Vint  0 @ { M1 / H } , 8 : Vint  1 @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  1 @ M2 1 : Vlab  M1 @ H 2 : Vlab  L @ M2 3 : Vint  1 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  L @ M2 9 : Vint  5 @ M1  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  1 @ M2 1 : Vlab  M1 @ H 2 : Vlab  L @ M2 3 : Vint  1 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  L @ M2 9 : Vint  5 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":174,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004796028s","timeout":60.0,"timestamp":"2026-01-27T05:48:16.838207+00:00","trial":3,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 8 1 : BNZ 2 8  PC: { 0 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  1 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  H @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 4 : Vint  0 @ H , 5 : Vlab  L @ { L / M2 } , 6 : Vlab  H @ L , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vint  0 @ M1 , 9 : Vlab  L @ { M1 / M2 } ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  1 @ L 1 : Vint  3 @ H 2 : Vlab  M1 @ L 3 : Vlab  M2 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  M2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 1 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  1 @ L 1 : Vint  3 @ H 2 : Vlab  M1 @ L 3 : Vlab  M2 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  M2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":7977,"property":"SSNI","strategy":"BespokeGenerator","time":"0.196222067s","timeout":60.0,"timestamp":"2026-01-27T05:48:16.846432+00:00","trial":4,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 2 5 1 : BNZ 2 5  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { M2 / H } , 1 : Vint  0 @ { L / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ { L / H } , 5 : Vint  1 @ L , 6 : Vlab  H @ H , 7 : Vlab  M1 @ M1 , 8 : Vlab  H @ { M2 / L } , 9 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  L @ M1 4 : Vint  0 @ L 5 : Vint  1 @ M1 6 : Vint  0 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  L @ M1  RetReg : 7 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  L @ M1 4 : Vint  0 @ L 5 : Vint  1 @ M1 6 : Vint  0 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  L @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":4103,"property":"SSNI","strategy":"BespokeGenerator","time":"0.101554155s","timeout":60.0,"timestamp":"2026-01-27T05:48:17.046091+00:00","trial":5,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 1 9 1 : BNZ 1 9  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -3 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vlab  L @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { M1 / H } , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vint  1 @ { M1 / H } , 7 : Vlab  M2 @ { M1 / H } , 8 : Vint  0 @ { M1 / L } , 9 : Vint  -2 @ { M1 / L } ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  -1 @ M2 2 : Vint  0 @ H 3 : Vint  -2 @ H 4 : Vint  0 @ L 5 : Vint  -3 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  M1 @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 4 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  -1 @ M2 2 : Vint  0 @ H 3 : Vint  -2 @ H 4 : Vint  0 @ L 5 : Vint  -3 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  M1 @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":2614,"property":"SSNI","strategy":"BespokeGenerator","time":"0.066345930s","timeout":60.0,"timestamp":"2026-01-27T05:48:17.151337+00:00","trial":6,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 3 1 : BNZ 2 3  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  L @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ { M1 / H } , 5 : Vlab  L @ { M1 / H } , 6 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 7 : Vint  0 @ L , 8 : Vint  0 @ L , 9 : Vlab  H @ { M1 / L } ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  -1 @ L 1 : Vlab  M1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vint  1 @ M1 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  -3 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 5 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  -1 @ L 1 : Vlab  M1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vint  1 @ M1 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  -3 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":6388,"property":"SSNI","strategy":"BespokeGenerator","time":"0.203964949s","timeout":60.0,"timestamp":"2026-01-27T05:48:17.221497+00:00","trial":7,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 1 1 : BNZ 2 1  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 1 : Vint  0 @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  0 @ { L / M2 } , 2 : Vlab  H @ { M2 / H } , 3 : Vint  0 @ { L / M2 } , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 9 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  H @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  1 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vlab  M2 @ M2 6 : Vlab  M1 @ H 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  H @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  H @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  1 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vlab  M2 @ M2 6 : Vlab  M1 @ H 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  H @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":2418,"property":"SSNI","strategy":"BespokeGenerator","time":"0.060744047s","timeout":60.0,"timestamp":"2026-01-27T05:48:17.429449+00:00","trial":8,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 1 1 : BNZ 0 1  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  3 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { M1 / L } , 2 : Vlab  L @ M1 , 3 : Vint  -4 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 7 : Vint  0 @ H , 8 : Vlab  H @ { L / M1 } , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  5 @ L 3 : Vlab  H @ M1 4 : Vint  3 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vlab  H @ L 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 7 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  5 @ L 3 : Vlab  H @ M1 4 : Vint  3 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vlab  H @ L 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":8,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000465155s","timeout":60.0,"timestamp":"2026-01-27T05:48:17.494020+00:00","trial":9,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:48:17.501451+00:00","trial":0,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:49:17.511891+00:00","trial":1,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:50:17.522263+00:00","trial":2,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:51:17.532604+00:00","trial":3,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:52:17.542917+00:00","trial":4,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:53:17.553288+00:00","trial":5,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:54:17.563963+00:00","trial":6,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:55:17.575864+00:00","trial":7,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:56:17.588792+00:00","trial":8,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:57:17.600805+00:00","trial":9,"workload":"IFC"},"hash":"4f9b7caccece4034945298a29696deb7bfec5f68"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 0 1 : BNZ 0 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vlab  L @ { L / H } ] (1 @ L)DFR @ H : [ [ 0 : Vint  -4 @ { M2 / L } , 1 : Vint  -5 @ { L / H } , Cont2 : 3 : Vint  -2 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ M1 , 6 : Vlab  H @ H , 7 : Vint  1 @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vint  2 @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  2 @ M1 3 : Vint  -3 @ M2 4 : Vlab  M2 @ H 5 : Vint  1 @ L 6 : Vint  1 @ M1 7 : Vint  1 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  0 @ H  RetReg : 9 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  2 @ M1 3 : Vint  -3 @ M2 4 : Vlab  M2 @ H 5 : Vint  1 @ L 6 : Vint  1 @ M1 7 : Vint  1 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  0 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":929,"property":"SSNI","strategy":"BespokeGenerator","time":"0.050316095s","timeout":60.0,"timestamp":"2026-01-27T05:58:44.889157+00:00","trial":0,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 0 1 : BNZ 2 0  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M1 / H } , 1 : Vint  -1 @ { H / M2 } , Cont2 : 3 : Vlab  H @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 1 : Vint  5 @ { H / L } , Cont2 : 3 : Vint  0 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vint  0 @ H , 7 : Vint  3 @ L , 8 : Vlab  H @ M1 , 9 : Vint  -4 @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ L 1 : Vlab  H @ H 2 : Vint  4 @ H 3 : Vint  0 @ L 4 : Vlab  L @ M1 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M2 @ H 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  3 @ M2 9 : Vint  2 @ M1  RetReg : 4 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ L 1 : Vlab  H @ H 2 : Vint  4 @ H 3 : Vint  0 @ L 4 : Vlab  L @ M1 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M2 @ H 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  3 @ M2 9 : Vint  2 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":2716,"property":"SSNI","strategy":"BespokeGenerator","time":"0.074352980s","timeout":60.0,"timestamp":"2026-01-27T05:58:45.116531+00:00","trial":1,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 7 1 : BNZ 0 7  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  1 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ M2 , 1 : Vlab  H @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vptr  (f=(1 @ L);i=0) @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ H , 8 : Vint  -2 @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  1 @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  -5 @ H 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  H @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  1 @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  -5 @ H 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  H @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":467,"property":"SSNI","strategy":"BespokeGenerator","time":"0.011898994s","timeout":60.0,"timestamp":"2026-01-27T05:58:45.195798+00:00","trial":2,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 1 1 : BNZ 2 1  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ L , 1 : Vint  -1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vlab  H @ H , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ L 1 : Vint  -1 @ H 2 : Vlab  M1 @ H 3 : Vlab  L @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  0 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  M2 @ M2 8 : Vlab  H @ L 9 : Vint  0 @ L  RetReg : 9 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ L 1 : Vint  -1 @ H 2 : Vlab  M1 @ H 3 : Vlab  L @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  0 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  M2 @ M2 8 : Vlab  H @ L 9 : Vint  0 @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":1951,"property":"SSNI","strategy":"BespokeGenerator","time":"0.049088001s","timeout":60.0,"timestamp":"2026-01-27T05:58:45.211154+00:00","trial":3,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 6 1 : BNZ 0 6  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vint  3 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ M2 , 5 : Vlab  L @ M2 , 6 : Vint  -5 @ H , 7 : Vlab  H @ M1 , 8 : Vint  4 @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vlab  H @ L 2 : Vlab  M1 @ H 3 : Vint  0 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  -5 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vlab  H @ M2  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vlab  H @ L 2 : Vlab  M1 @ H 3 : Vint  0 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  -5 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vlab  H @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":250,"property":"SSNI","strategy":"BespokeGenerator","time":"0.007097960s","timeout":60.0,"timestamp":"2026-01-27T05:58:45.263681+00:00","trial":4,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 1 1 : BNZ 0 1  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vint  0 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ M2 , 1 : Vlab  M2 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vlab  L @ L , 7 : Vlab  L @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vlab  M1 @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":14,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000855923s","timeout":60.0,"timestamp":"2026-01-27T05:58:45.274563+00:00","trial":5,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 2 7 1 : BNZ 2 7  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vint  0 @ { M1 / M2 } , Cont2 : 3 : Vint  1 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { L / H } , 1 : Vint  3 @ { L / H } , Cont2 : 3 : Vint  0 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(1 @ L);i=1) @ M2 , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vlab  M2 @ L , 7 : Vint  1 @ H , 8 : Vint  -3 @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  -5 @ L 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  L @ M2 5 : Vint  -3 @ M2 6 : Vint  -5 @ L 7 : Vlab  H @ M1 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vlab  H @ H  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  -5 @ L 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  L @ M2 5 : Vint  -3 @ M2 6 : Vint  -5 @ L 7 : Vlab  H @ M1 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vlab  H @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":625,"property":"SSNI","strategy":"BespokeGenerator","time":"0.015740156s","timeout":60.0,"timestamp":"2026-01-27T05:58:45.278982+00:00","trial":6,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 7 1 : BNZ -1 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 1 : Vint  0 @ M2 , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vlab  M2 @ H , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vint  1 @ L , 7 : Vint  0 @ M2 , 8 : Vlab  H @ H , 9 : Vint  4 @ L ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  0 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  H @ M2 5 : Vint  0 @ M1 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  0 @ M2  RetReg : 6 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  0 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  H @ M2 5 : Vint  0 @ M1 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  0 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":2263,"property":"SSNI","strategy":"BespokeGenerator","time":"0.055552959s","timeout":60.0,"timestamp":"2026-01-27T05:58:45.298258+00:00","trial":7,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 5 1 : BNZ 0 5  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , Cont2 : 3 : Vint  -3 @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ M1 , 6 : Vlab  L @ M2 , 7 : Vlab  M1 @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ M2 , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vlab  L @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vlab  M2 @ M2 5 : Vint  -2 @ L 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  1 @ M1 9 : Vint  0 @ L  RetReg : 4 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vlab  L @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vlab  M2 @ M2 5 : Vint  -2 @ L 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  1 @ M1 9 : Vint  0 @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":2231,"property":"SSNI","strategy":"BespokeGenerator","time":"0.055225849s","timeout":60.0,"timestamp":"2026-01-27T05:58:45.357103+00:00","trial":8,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 1 1 : BNZ 0 1  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ L , Cont2 : 3 : Vint  0 @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  M1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vint  0 @ M2 , 5 : Vint  0 @ M2 , 6 : Vint  0 @ L , 7 : Vlab  L @ H , 8 : Vint  -2 @ M2 , 9 : Vlab  L @ H ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  -4 @ H 3 : Vint  -5 @ H 4 : Vlab  L @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  H @ M1 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  L @ H  RetReg : 4 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  -4 @ H 3 : Vint  -5 @ H 4 : Vlab  L @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  H @ M1 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  L @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":25,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001238108s","timeout":60.0,"timestamp":"2026-01-27T05:58:45.416098+00:00","trial":9,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:58:45.424166+00:00","trial":0,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T05:59:45.434642+00:00","trial":1,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:00:45.445210+00:00","trial":2,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:01:45.455703+00:00","trial":3,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:02:45.466062+00:00","trial":4,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:03:45.473999+00:00","trial":5,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:04:45.484423+00:00","trial":6,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:05:45.492460+00:00","trial":7,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:06:45.502819+00:00","trial":8,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBNZ_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:07:45.513306+00:00","trial":9,"workload":"IFC"},"hash":"84003541341f5a69018fa2de764d754028c747c7"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 7 3 1 : Load 7 3  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -3 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vlab  L @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vlab  L @ L , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vint  0 @ H , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vlab  L @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M1 @ L 6 : Vint  -2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  L @ H  RetReg : 2 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vlab  L @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M1 @ L 6 : Vint  -2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  L @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1961,"property":"SSNI","strategy":"BespokeGenerator","time":"0.076313972s","timeout":60.0,"timestamp":"2026-01-27T06:09:12.645157+00:00","trial":0,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 1 3 1 : Load 1 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -4 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vlab  M2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ H , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vlab  L @ H , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vint  3 @ L 2 : Vlab  L @ M1 3 : Vlab  M1 @ H 4 : Vint  -1 @ M1 5 : Vint  1 @ M1 6 : Vlab  M1 @ M2 7 : Vint  -4 @ M2 8 : Vint  0 @ M1 9 : Vint  0 @ L  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vint  3 @ L 2 : Vlab  L @ M1 3 : Vlab  M1 @ H 4 : Vint  -1 @ M1 5 : Vint  1 @ M1 6 : Vlab  M1 @ M2 7 : Vint  -4 @ M2 8 : Vint  0 @ M1 9 : Vint  0 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1983,"property":"SSNI","strategy":"BespokeGenerator","time":"0.049437046s","timeout":60.0,"timestamp":"2026-01-27T06:09:12.899323+00:00","trial":1,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 5 8 1 : Load 5 8  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  5 @ { L / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  M2 @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vptr  (f=(0 @ L);i=0) @ M2 , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vint  0 @ L , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  L @ H 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  3 @ H 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  H @ M2  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  L @ H 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  3 @ H 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  H @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1609,"property":"SSNI","strategy":"BespokeGenerator","time":"0.040299892s","timeout":60.0,"timestamp":"2026-01-27T06:09:12.952354+00:00","trial":2,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 7 3 1 : Load 7 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ M1 , 1 : Vint  1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  H @ M1 , 5 : Vint  1 @ M2 , 6 : Vint  -2 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vint  0 @ M1 , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  1 @ H 4 : Vint  0 @ M2 5 : Vlab  H @ M1 6 : Vlab  M1 @ M1 7 : Vlab  M1 @ M1 8 : Vint  1 @ M2 9 : Vint  1 @ M1  RetReg : 8 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  1 @ H 4 : Vint  0 @ M2 5 : Vlab  H @ M1 6 : Vlab  M1 @ M1 7 : Vlab  M1 @ M1 8 : Vint  1 @ M2 9 : Vint  1 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1495,"property":"SSNI","strategy":"BespokeGenerator","time":"0.037063122s","timeout":60.0,"timestamp":"2026-01-27T06:09:12.995976+00:00","trial":3,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 9 1 1 : Load 9 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ H , 1 : Vint  -3 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ L , 1 : Vlab  M2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ L , 5 : Vlab  M2 @ H , 6 : Vptr  (f=(0 @ L);i=1) @ H , 7 : Vlab  H @ M1 , 8 : Vint  4 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  2 @ L 1 : Vlab  M2 @ M2 2 : Vlab  M2 @ H 3 : Vlab  M2 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  L @ H 6 : Vlab  M1 @ M1 7 : Vlab  M2 @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  1 @ M1  RetReg : 5 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vint  2 @ L 1 : Vlab  M2 @ M2 2 : Vlab  M2 @ H 3 : Vlab  M2 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  L @ H 6 : Vlab  M1 @ M1 7 : Vlab  M2 @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  1 @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":618,"property":"SSNI","strategy":"BespokeGenerator","time":"0.016099930s","timeout":60.0,"timestamp":"2026-01-27T06:09:13.036480+00:00","trial":4,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 9 4 1 : Load 9 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vlab  M2 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  1 @ M1 , 5 : Vint  1 @ H , 6 : Vlab  M1 @ M2 , 7 : Vlab  L @ M2 , 8 : Vint  3 @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  1 @ H 2 : Vint  1 @ M1 3 : Vint  2 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vint  0 @ M1 8 : Vint  0 @ H 9 : Vint  0 @ M2  RetReg : 8 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  1 @ H 2 : Vint  1 @ M1 3 : Vint  2 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vint  0 @ M1 8 : Vint  0 @ H 9 : Vint  0 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":9476,"property":"SSNI","strategy":"BespokeGenerator","time":"0.232820034s","timeout":60.0,"timestamp":"2026-01-27T06:09:13.056056+00:00","trial":5,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 2 0 1 : Load 2 0  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / M1 } , 1 : Vint  3 @ { H / L } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M1 , 1 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vptr  (f=(0 @ L);i=1) @ M1 , 7 : Vlab  M1 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vint  -2 @ H 1 : Vlab  M1 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vlab  M2 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  2 @ L 7 : Vlab  M1 @ H 8 : Vint  1 @ L 9 : Vlab  L @ M1  RetReg : 5 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vint  -2 @ H 1 : Vlab  M1 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vlab  M2 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  2 @ L 7 : Vlab  M1 @ H 8 : Vint  1 @ L 9 : Vlab  L @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":6679,"property":"SSNI","strategy":"BespokeGenerator","time":"0.165112019s","timeout":60.0,"timestamp":"2026-01-27T06:09:13.292820+00:00","trial":6,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 3 8 1 : Load 3 8  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  1 @ { L / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ M2 , 2 : Vint  0 @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ L , 7 : Vlab  L @ L , 8 : Vint  0 @ L , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  -5 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  0 @ M2 3 : Vlab  M1 @ H 4 : Vint  0 @ H 5 : Vlab  H @ M2 6 : Vlab  M1 @ L 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 9 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  -5 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  0 @ M2 3 : Vlab  M1 @ H 4 : Vint  0 @ H 5 : Vlab  H @ M2 6 : Vlab  M1 @ L 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":3663,"property":"SSNI","strategy":"BespokeGenerator","time":"0.109277964s","timeout":60.0,"timestamp":"2026-01-27T06:09:13.461700+00:00","trial":7,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 1 8 1 : Load 1 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  -3 @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vint  1 @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ H , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vlab  M1 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1595,"property":"SSNI","strategy":"BespokeGenerator","time":"0.040733099s","timeout":60.0,"timestamp":"2026-01-27T06:09:13.576397+00:00","trial":8,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 7 8 1 : Load 7 8  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  M2 @ { M2 / H } , Cont2 : 3 : Vlab  M2 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vlab  L @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vlab  L @ M2 , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vint  0 @ M1 , 9 : Vint  -5 @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  L @ M1 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vlab  H @ L 8 : Vint  1 @ M1 9 : Vlab  L @ L  RetReg : 6 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  L @ M1 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vlab  H @ L 8 : Vint  1 @ M1 9 : Vlab  L @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1672,"property":"SSNI","strategy":"BespokeGenerator","time":"0.041496038s","timeout":60.0,"timestamp":"2026-01-27T06:09:13.620795+00:00","trial":9,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:09:13.669240+00:00","trial":0,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:10:13.679901+00:00","trial":1,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:11:13.689035+00:00","trial":2,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:12:13.697649+00:00","trial":3,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:13:13.708147+00:00","trial":4,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:14:13.718655+00:00","trial":5,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:15:13.729158+00:00","trial":6,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:16:13.739526+00:00","trial":7,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:17:13.750021+00:00","trial":8,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:18:13.760450+00:00","trial":9,"workload":"IFC"},"hash":"da5a66153c7faba99d3b08fc11882818b1481dab"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 4 0 1 : Load 4 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vint  -4 @ M2 , 1 : Vlab  H @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vint  0 @ M2 , 6 : Vlab  H @ H , 7 : Vint  -5 @ L , 8 : Vint  5 @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  L @ M1 6 : Vlab  M2 @ H 7 : Vint  -1 @ H 8 : Vint  0 @ M1 9 : Vint  -2 @ M1  RetReg : 3 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  L @ M1 6 : Vlab  M2 @ H 7 : Vint  -1 @ H 8 : Vint  0 @ M1 9 : Vint  -2 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":342,"property":"SSNI","strategy":"BespokeGenerator","time":"0.022957087s","timeout":60.0,"timestamp":"2026-01-27T06:19:40.820577+00:00","trial":0,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 3 2 1 : Load 3 2  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vlab  H @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ M1 , 5 : Vint  1 @ H , 6 : Vlab  H @ M1 , 7 : Vint  -2 @ H , 8 : Vlab  H @ L , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vint  2 @ H 2 : Vlab  M2 @ M2 3 : Vint  0 @ H 4 : Vlab  L @ L 5 : Vlab  L @ M2 6 : Vlab  M2 @ H 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 7 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vint  2 @ H 2 : Vlab  M2 @ M2 3 : Vint  0 @ H 4 : Vlab  L @ L 5 : Vlab  L @ M2 6 : Vlab  M2 @ H 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":117,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006400824s","timeout":60.0,"timestamp":"2026-01-27T06:19:41.032647+00:00","trial":1,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 3 7 1 : Load 3 7  PC: { 1 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M2 / H } , 1 : Vint  0 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vlab  L @ { M2 / L } , 5 : Vlab  L @ L , 6 : Vint  1 @ H , 7 : Vlab  M1 @ { H / M1 } , 8 : Vlab  M1 @ { H / M1 } , 9 : Vint  3 @ { L / M1 } ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  -4 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  0 @ L 5 : Vint  0 @ M1 6 : Vint  1 @ M2 7 : Vlab  H @ M1 8 : Vint  1 @ M2 9 : Vlab  L @ L  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  -4 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  0 @ L 5 : Vint  0 @ M1 6 : Vint  1 @ M2 7 : Vlab  H @ M1 8 : Vint  1 @ M2 9 : Vlab  L @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":405,"property":"SSNI","strategy":"BespokeGenerator","time":"0.015791178s","timeout":60.0,"timestamp":"2026-01-27T06:19:41.043810+00:00","trial":2,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 5 4 1 : Load 5 4  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  1 @ { H / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { M1 / L } , 2 : Vint  0 @ L , 3 : Vint  -4 @ { M1 / L } , 4 : Vint  -4 @ { L / M2 } , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vint  0 @ { H / L } , 7 : Vlab  M1 @ { M2 / L } , 8 : Vint  -1 @ { M2 / H } , 9 : Vlab  L @ { H / M1 } ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ L 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vint  -2 @ M2 5 : Vint  1 @ H 6 : Vint  0 @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ L 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vint  -2 @ M2 5 : Vint  1 @ H 6 : Vint  0 @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":45,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002094984s","timeout":60.0,"timestamp":"2026-01-27T06:19:41.063707+00:00","trial":3,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 5 7 1 : Load 5 7  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  2 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ M1 , 3 : Vlab  L @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vlab  L @ L , 7 : Vint  0 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  0 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vlab  L @ M1  RetReg : 5 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  0 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vlab  L @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":283,"property":"SSNI","strategy":"BespokeGenerator","time":"0.009011030s","timeout":60.0,"timestamp":"2026-01-27T06:19:41.069877+00:00","trial":4,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 8 6 1 : Load 8 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 1 : Vlab  M1 @ { M2 / H } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / L } , 1 : Vint  1 @ { H / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M2 , 5 : Vlab  H @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vint  1 @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  -3 @ H 3 : Vint  1 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  M2 @ L 6 : Vlab  M2 @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vlab  H @ M1  RetReg : 0 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  -3 @ H 3 : Vint  1 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  M2 @ L 6 : Vlab  M2 @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vlab  H @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":195,"property":"SSNI","strategy":"BespokeGenerator","time":"0.006025076s","timeout":60.0,"timestamp":"2026-01-27T06:19:41.082703+00:00","trial":5,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 6 4 1 : Load 6 4  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / L } , 1 : Vlab  M1 @ { M1 / M2 } , Cont2 : 3 : Vlab  M1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 7 : Vlab  M2 @ { M2 / M1 } , 8 : Vint  1 @ { H / L } , 9 : Vint  -2 @ { H / M1 } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vlab  M2 @ H 2 : Vint  1 @ M2 3 : Vlab  M1 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vint  0 @ H 6 : Vint  1 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  1 @ M2 9 : Vlab  M2 @ H  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vlab  M2 @ H 2 : Vint  1 @ M2 3 : Vlab  M1 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vint  0 @ H 6 : Vint  1 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  1 @ M2 9 : Vlab  M2 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":289,"property":"SSNI","strategy":"BespokeGenerator","time":"0.008021116s","timeout":60.0,"timestamp":"2026-01-27T06:19:41.092208+00:00","trial":6,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 6 1 : Load 8 6  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  -2 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { M2 / L } , 3 : Vint  1 @ M2 , 4 : Vint  1 @ { M2 / L } , 5 : Vint  0 @ { L / H } , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ { H / L } , 8 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 9 : Vlab  M1 @ { M2 / L } ] Stack1:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  0 @ H 2 : Vlab  L @ L 3 : Vlab  L @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  L @ L 6 : Vint  0 @ L 7 : Vint  0 @ M1 8 : Vlab  H @ M2 9 : Vint  0 @ M1  RetReg : 8 Stack2:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  0 @ H 2 : Vlab  L @ L 3 : Vlab  L @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  L @ L 6 : Vint  0 @ L 7 : Vint  0 @ M1 8 : Vlab  H @ M2 9 : Vint  0 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":388,"property":"SSNI","strategy":"BespokeGenerator","time":"0.010159016s","timeout":60.0,"timestamp":"2026-01-27T06:19:41.103545+00:00","trial":7,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 4 1 1 : Load 4 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ L , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vint  2 @ M2 , 1 : Vint  1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vint  0 @ H , 6 : Vlab  H @ M2 , 7 : Vint  4 @ H , 8 : Vint  -1 @ H , 9 : Vlab  L @ L ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  M1 @ M1 2 : Vint  1 @ L 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  3 @ M2 6 : Vint  -1 @ M2 7 : Vlab  M1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vlab  M2 @ M1  RetReg : 9 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  M1 @ M1 2 : Vint  1 @ L 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  3 @ M2 6 : Vint  -1 @ M2 7 : Vlab  M1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vlab  M2 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":5,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000459909s","timeout":60.0,"timestamp":"2026-01-27T06:19:41.116881+00:00","trial":8,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 0 2 1 : Load 0 2  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / H } , 1 : Vint  1 @ { H / M2 } , Cont2 : 3 : Vint  3 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ L , 1 : Vlab  H @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vlab  L @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vint  1 @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  1 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vlab  L @ H 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  M1 @ H 9 : Vlab  H @ H  RetReg : 9 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  1 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vlab  L @ H 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  M1 @ H 9 : Vlab  H @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":73,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002339125s","timeout":60.0,"timestamp":"2026-01-27T06:19:41.120472+00:00","trial":9,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:19:41.129203+00:00","trial":0,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:20:41.139629+00:00","trial":1,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:21:41.150033+00:00","trial":2,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:22:41.160331+00:00","trial":3,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:23:41.170854+00:00","trial":4,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:24:41.177650+00:00","trial":5,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:25:41.188041+00:00","trial":6,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:26:41.198312+00:00","trial":7,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:27:41.208652+00:00","trial":8,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_2"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:28:41.219052+00:00","trial":9,"workload":"IFC"},"hash":"75c3a087e77a4b4ca3eac5ca4de042b067665ee3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 1 3 1 : Load 1 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  4 @ L , 1 : Vlab  M2 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 1 : Vint  1 @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vptr  (f=(0 @ L);i=0) @ M1 , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vlab  L @ L , 6 : Vint  0 @ M1 , 7 : Vint  0 @ L , 8 : Vlab  M2 @ M1 , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  1 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M2 @ M1 6 : Vlab  H @ L 7 : Vlab  H @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  L @ L  RetReg : 6 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  1 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M2 @ M1 6 : Vlab  H @ L 7 : Vlab  H @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  L @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_3"],"passed":769,"property":"SSNI","strategy":"BespokeGenerator","time":"0.041113138s","timeout":60.0,"timestamp":"2026-01-27T06:30:08.231278+00:00","trial":0,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 1 3 1 : Load 1 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { H / L } , 1 : Vlab  L @ M1 , Cont2 : 3 : Vlab  M1 @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { H / M1 } , 1 : Vlab  M2 @ { M1 / M2 } , Cont2 : 3 : Vint  1 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vptr  (f=(1 @ L);i=0) @ M2 , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vint  1 @ M2 , 8 : Vlab  H @ L , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  5 @ L 1 : Vlab  M2 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  -2 @ M1 7 : Vlab  H @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M2 @ M1  RetReg : 1 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  5 @ L 1 : Vlab  M2 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  -2 @ M1 7 : Vlab  H @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M2 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_3"],"passed":251,"property":"SSNI","strategy":"BespokeGenerator","time":"0.010169029s","timeout":60.0,"timestamp":"2026-01-27T06:30:08.452134+00:00","trial":1,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 7 1 1 : Load 7 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ L , 1 : Vlab  M2 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { L / M2 } , 1 : Vlab  M2 @ { L / H } , Cont2 : 3 : Vint  1 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  -4 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vint  4 @ M2 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vlab  M1 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vint  0 @ M1 4 : Vint  1 @ M2 5 : Vlab  M2 @ L 6 : Vlab  H @ M1 7 : Vlab  M2 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 4 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vlab  M1 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vint  0 @ M1 4 : Vint  1 @ M2 5 : Vlab  M2 @ L 6 : Vlab  H @ M1 7 : Vlab  M2 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_3"],"passed":571,"property":"SSNI","strategy":"BespokeGenerator","time":"0.017940998s","timeout":60.0,"timestamp":"2026-01-27T06:30:08.466470+00:00","trial":2,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 4 1 : Load 8 4  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vint  4 @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ M2 , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  -4 @ H , 6 : Vint  -4 @ L , 7 : Vint  1 @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ M1 , 9 : Vint  1 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vint  0 @ M2 2 : Vlab  M2 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  M1 @ H 5 : Vlab  L @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  2 @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vint  1 @ L  RetReg : 2 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vint  0 @ M2 2 : Vlab  M2 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  M1 @ H 5 : Vlab  L @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  2 @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vint  1 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_3"],"passed":876,"property":"SSNI","strategy":"BespokeGenerator","time":"0.023339987s","timeout":60.0,"timestamp":"2026-01-27T06:30:08.488637+00:00","trial":3,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 6 3 1 : Load 6 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M1 , 1 : Vint  1 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  -1 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , Cont2 : 3 : Vint  0 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vlab  M2 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vlab  M2 @ H , 8 : Vint  2 @ M1 , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  L @ L 2 : Vlab  M2 @ M1 3 : Vlab  M2 @ M2 4 : Vint  -3 @ L 5 : Vint  1 @ M1 6 : Vint  0 @ M1 7 : Vint  1 @ M1 8 : Vint  -5 @ H 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  L @ L 2 : Vlab  M2 @ M1 3 : Vlab  M2 @ M2 4 : Vint  -3 @ L 5 : Vint  1 @ M1 6 : Vint  0 @ M1 7 : Vint  1 @ M1 8 : Vint  -5 @ H 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_3"],"passed":841,"property":"SSNI","strategy":"BespokeGenerator","time":"0.020968914s","timeout":60.0,"timestamp":"2026-01-27T06:30:08.515543+00:00","trial":4,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 5 1 1 : Load 5 1  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { L / M2 } , 1 : Vint  3 @ { M2 / H } , Cont2 : 3 : Vlab  M2 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vint  0 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M1 , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ H , 8 : Vlab  M1 @ M2 , 9 : Vint  -1 @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vint  1 @ H 2 : Vint  0 @ M2 3 : Vlab  M1 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vint  1 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 1 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vint  1 @ H 2 : Vint  0 @ M2 3 : Vlab  M1 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vint  1 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_3"],"passed":413,"property":"SSNI","strategy":"BespokeGenerator","time":"0.010746002s","timeout":60.0,"timestamp":"2026-01-27T06:30:08.539778+00:00","trial":5,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 5 3 1 : Load 5 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / L } , 1 : Vint  1 @ { M1 / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vlab  M2 @ M2 , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vptr  (f=(0 @ L);i=0) @ M1 , 7 : Vint  0 @ L , 8 : Vint  1 @ H , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  0 @ M2 2 : Vlab  M1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  -2 @ L 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  5 @ H  RetReg : 0 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  0 @ M2 2 : Vlab  M1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  -2 @ L 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  5 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_3"],"passed":116,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003282070s","timeout":60.0,"timestamp":"2026-01-27T06:30:08.553791+00:00","trial":6,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 4 6 1 : Load 4 6  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vlab  L @ { H / M1 } , Cont2 : 3 : Vlab  L @ H  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vlab  L @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vint  0 @ L , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vint  -2 @ M2 2 : Vlab  M1 @ M2 3 : Vint  0 @ M1 4 : Vint  1 @ H 5 : Vint  -2 @ M1 6 : Vlab  M1 @ M1 7 : Vint  -5 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  -5 @ H  RetReg : 3 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vint  -2 @ M2 2 : Vlab  M1 @ M2 3 : Vint  0 @ M1 4 : Vint  1 @ H 5 : Vint  -2 @ M1 6 : Vlab  M1 @ M1 7 : Vint  -5 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  -5 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_3"],"passed":162,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004517078s","timeout":60.0,"timestamp":"2026-01-27T06:30:08.560230+00:00","trial":7,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 9 5 1 : Load 9 5  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  H @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  1 @ H , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vlab  L @ L , 7 : Vlab  H @ H , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_3"],"passed":733,"property":"SSNI","strategy":"BespokeGenerator","time":"0.018359900s","timeout":60.0,"timestamp":"2026-01-27T06:30:08.567937+00:00","trial":8,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 4 5 1 : Load 4 5  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  1 @ { M1 / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  -2 @ M1 , 8 : Vlab  H @ M1 , 9 : Vlab  H @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  -2 @ H 2 : Vint  -3 @ H 3 : Vint  -5 @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  M1 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  0 @ M2  RetReg : 1 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  -2 @ H 2 : Vint  -3 @ H 3 : Vint  -5 @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  M1 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  0 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_3"],"passed":711,"property":"SSNI","strategy":"BespokeGenerator","time":"0.017914057s","timeout":60.0,"timestamp":"2026-01-27T06:30:08.589502+00:00","trial":9,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:30:08.614180+00:00","trial":0,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:31:08.624660+00:00","trial":1,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:32:08.634978+00:00","trial":2,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:33:08.645225+00:00","trial":3,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:34:08.655637+00:00","trial":4,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:35:08.666047+00:00","trial":5,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:36:08.676565+00:00","trial":6,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:37:08.679332+00:00","trial":7,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:38:08.689682+00:00","trial":8,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_3"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:39:08.700151+00:00","trial":9,"workload":"IFC"},"hash":"72558a984f917dbe6292c771cd44033b7754f1f2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 9 3 1 : Load 9 3  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vlab  L @ { M1 / M2 } , Cont2 : 3 : Vlab  H @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ H , 1 : Vlab  H @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  H @ { M1 / M2 } , 6 : Vint  -5 @ { M1 / H } , 7 : Vlab  M2 @ { M2 / L } , 8 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  H @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 3 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  H @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_4"],"passed":1339,"property":"SSNI","strategy":"BespokeGenerator","time":"0.064456940s","timeout":60.0,"timestamp":"2026-01-27T06:40:35.821691+00:00","trial":0,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 5 7 1 : Load 5 7  PC: 1 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  -3 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ M1 , 3 : Vint  1 @ { L / M2 } , 4 : Vint  0 @ { M1 / L } , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  0 @ { L / H } , 7 : Vint  0 @ { L / M1 } , 8 : Vlab  L @ M1 , 9 : Vint  0 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  4 @ M2 2 : Vint  0 @ M1 3 : Vint  4 @ M1 4 : Vlab  M1 @ H 5 : Vlab  M2 @ M2 6 : Vint  1 @ M2 7 : Vlab  M2 @ L 8 : Vlab  H @ L 9 : Vint  -4 @ M2  RetReg : 2 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  4 @ M2 2 : Vint  0 @ M1 3 : Vint  4 @ M1 4 : Vlab  M1 @ H 5 : Vlab  M2 @ M2 6 : Vint  1 @ M2 7 : Vlab  M2 @ L 8 : Vlab  H @ L 9 : Vint  -4 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_4"],"passed":5010,"property":"SSNI","strategy":"BespokeGenerator","time":"0.125954866s","timeout":60.0,"timestamp":"2026-01-27T06:40:36.066682+00:00","trial":1,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 6 1 1 : Load 6 1  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / L } , 1 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  M2 @ { M1 / H } , 5 : Vint  1 @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vint  0 @ { H / M1 } , 8 : Vlab  M1 @ { M1 / L } , 9 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  H @ M1 3 : Vint  0 @ M2 4 : Vint  0 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  -4 @ H 7 : Vlab  M2 @ L 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  -5 @ M1  RetReg : 3 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  H @ M1 3 : Vint  0 @ M2 4 : Vint  0 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  -4 @ H 7 : Vlab  M2 @ L 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  -5 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_4"],"passed":2127,"property":"SSNI","strategy":"BespokeGenerator","time":"0.054227114s","timeout":60.0,"timestamp":"2026-01-27T06:40:36.196786+00:00","trial":2,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 7 6 1 : Load 7 6  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ { H / L } , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vint  -4 @ { M1 / H } , 9 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -5 @ H 1 : Vlab  H @ M2 2 : Vlab  H @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vint  -4 @ H 6 : Vlab  M2 @ L 7 : Vint  0 @ M1 8 : Vlab  M2 @ M1 9 : Vint  0 @ L  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -5 @ H 1 : Vlab  H @ M2 2 : Vlab  H @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vint  -4 @ H 6 : Vlab  M2 @ L 7 : Vint  0 @ M1 8 : Vlab  M2 @ M1 9 : Vint  0 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_4"],"passed":95,"property":"SSNI","strategy":"BespokeGenerator","time":"0.002776861s","timeout":60.0,"timestamp":"2026-01-27T06:40:36.254644+00:00","trial":3,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 9 8 1 : Load 9 8  PC: { 0 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ H , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  -4 @ L , 1 : Vint  1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  M2 @ { M1 / M2 } , 3 : Vint  0 @ { M1 / L } , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , 6 : Vint  5 @ M1 , 7 : Vint  -4 @ { H / M2 } , 8 : Vlab  M2 @ { M2 / M1 } , 9 : Vptr  (f=(0 @ L);i=1) @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ M1 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  0 @ L 6 : Vint  0 @ M1 7 : Vlab  L @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 6 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ M1 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  0 @ L 6 : Vint  0 @ M1 7 : Vlab  L @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_4"],"passed":162,"property":"SSNI","strategy":"BespokeGenerator","time":"0.004570007s","timeout":60.0,"timestamp":"2026-01-27T06:40:36.260942+00:00","trial":4,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 8 9 1 : Load 8 9  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  0 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  -2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  1 @ { M1 / H } , 3 : Vint  0 @ { L / H } , 4 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 5 : Vint  0 @ L , 6 : Vint  0 @ { H / L } , 7 : Vlab  L @ { H / M1 } , 8 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 9 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ L 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  4 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  M1 @ H 6 : Vlab  H @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  M1 @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 9 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ L 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  4 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  M1 @ H 6 : Vlab  H @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  M1 @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_4"],"passed":11116,"property":"SSNI","strategy":"BespokeGenerator","time":"0.273991108s","timeout":60.0,"timestamp":"2026-01-27T06:40:36.268784+00:00","trial":5,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 6 1 : Load 8 6  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  2 @ H , 1 : Vlab  M2 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , Cont2 : 3 : Vint  4 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 6 : Vlab  L @ { M1 / L } , 7 : Vlab  L @ { L / H } , 8 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 9 : Vlab  H @ { L / M2 } ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vint  3 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  M1 @ L 3 : Vlab  M2 @ L 4 : Vint  1 @ L 5 : Vint  3 @ M2 6 : Vint  0 @ L 7 : Vint  0 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  1 @ M1  RetReg : 5 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vint  3 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  M1 @ L 3 : Vlab  M2 @ L 4 : Vint  1 @ L 5 : Vint  3 @ M2 6 : Vint  0 @ L 7 : Vint  0 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  1 @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_4"],"passed":3115,"property":"SSNI","strategy":"BespokeGenerator","time":"0.077259064s","timeout":60.0,"timestamp":"2026-01-27T06:40:36.546405+00:00","trial":6,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 2 8 1 : Load 2 8  PC: { 1 @ M1 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  3 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vint  1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ { M2 / H } , 7 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 8 : Vint  1 @ { H / L } , 9 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vint  1 @ L 1 : Vlab  M2 @ L 2 : Vint  -3 @ M2 3 : Vlab  M2 @ M2 4 : Vint  0 @ L 5 : Vint  0 @ M2 6 : Vint  2 @ L 7 : Vint  0 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  1 @ L  RetReg : 3 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vint  1 @ L 1 : Vlab  M2 @ L 2 : Vint  -3 @ M2 3 : Vlab  M2 @ M2 4 : Vint  0 @ L 5 : Vint  0 @ M2 6 : Vint  2 @ L 7 : Vint  0 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  1 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_4"],"passed":2000,"property":"SSNI","strategy":"BespokeGenerator","time":"0.049545050s","timeout":60.0,"timestamp":"2026-01-27T06:40:36.627281+00:00","trial":7,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 2 0 1 : Load 2 0  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vint  2 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vint  1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vlab  H @ { L / H } , 5 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 6 : Vlab  H @ { M2 / H } , 7 : Vlab  L @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 9 : Vlab  H @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  0 @ M1 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  -5 @ L 7 : Vlab  M1 @ M1 8 : Vint  1 @ M1 9 : Vint  0 @ M2  RetReg : 1 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  0 @ M1 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  -5 @ L 7 : Vlab  M1 @ M1 8 : Vint  1 @ M1 9 : Vint  0 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_4"],"passed":4746,"property":"SSNI","strategy":"BespokeGenerator","time":"0.117340088s","timeout":60.0,"timestamp":"2026-01-27T06:40:36.680327+00:00","trial":8,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 1 0 1 : Load 1 0  PC: { 0 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vlab  M1 @ { L / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  M2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 2 : Vlab  L @ { L / M2 } , 3 : Vlab  H @ { M2 / H } , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 6 : Vint  0 @ L , 7 : Vint  0 @ M1 , 8 : Vlab  L @ { L / M2 } , 9 : Vptr  (f=(0 @ L);i=1) @ { H / L } ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  -5 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vint  0 @ M1 5 : Vlab  M1 @ H 6 : Vlab  L @ H 7 : Vlab  H @ H 8 : Vint  2 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 1 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  -5 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vint  0 @ M1 5 : Vlab  M1 @ H 6 : Vlab  L @ H 7 : Vlab  H @ H 8 : Vint  2 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_4"],"passed":3417,"property":"SSNI","strategy":"BespokeGenerator","time":"0.084338188s","timeout":60.0,"timestamp":"2026-01-27T06:40:36.801180+00:00","trial":9,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:40:36.892471+00:00","trial":0,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:41:36.877458+00:00","trial":1,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:42:36.882526+00:00","trial":2,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:43:36.882993+00:00","trial":3,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:44:36.892931+00:00","trial":4,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:45:36.903555+00:00","trial":5,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:46:36.913331+00:00","trial":6,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:47:36.923239+00:00","trial":7,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:48:36.933305+00:00","trial":8,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLoad_4"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:49:36.943687+00:00","trial":9,"workload":"IFC"},"hash":"932aa1cbcd7d27c5564e2c36cc6aecc8725ef728"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 8 9 1 : Store 8 9  PC: { 0 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ { H / L } , 6 : Vlab  H @ H , 7 : Vlab  M2 @ { H / M1 } , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  1 @ L 1 : Vint  0 @ H 2 : Vint  2 @ H 3 : Vint  -3 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  1 @ M2 7 : Vint  1 @ L 8 : Vint  5 @ L 9 : Vlab  H @ M1  RetReg : 2 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  1 @ L 1 : Vint  0 @ H 2 : Vint  2 @ H 3 : Vint  -3 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  1 @ M2 7 : Vint  1 @ L 8 : Vint  5 @ L 9 : Vlab  H @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":20,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001087904s","timeout":60.0,"timestamp":"2026-01-27T06:51:06.719216+00:00","trial":0,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 7 5 1 : Store 7 5  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  4 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vlab  H @ { M1 / L } , 2 : Vlab  M2 @ { L / H } , 3 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 6 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vint  0 @ L , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vint  1 @ H 1 : Vint  0 @ L 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vlab  L @ M2 4 : Vint  1 @ M1 5 : Vint  4 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ M1 8 : Vint  0 @ H 9 : Vlab  M1 @ L  RetReg : 8 Stack2:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vint  1 @ H 1 : Vint  0 @ L 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vlab  L @ M2 4 : Vint  1 @ M1 5 : Vint  4 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ M1 8 : Vint  0 @ H 9 : Vlab  M1 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":41,"property":"SSNI","strategy":"BespokeGenerator","time":"0.001421928s","timeout":60.0,"timestamp":"2026-01-27T06:51:06.877850+00:00","trial":1,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 2 1 1 : Store 2 1  PC: { 1 @ M2 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { M2 / L } , 5 : Vint  2 @ { H / M2 } , 6 : Vlab  L @ { M2 / L } , 7 : Vlab  L @ { L / H } , 8 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 9 : Vlab  M2 @ { L / M2 } ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  1 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  L @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  H @ M2 8 : Vint  1 @ M1 9 : Vlab  M2 @ L  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  1 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  L @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  H @ M2 8 : Vint  1 @ M1 9 : Vlab  M2 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":99,"property":"SSNI","strategy":"BespokeGenerator","time":"0.003143072s","timeout":60.0,"timestamp":"2026-01-27T06:51:06.882612+00:00","trial":2,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 3 9 1 : Store 3 9  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ M1 , 3 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 4 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 7 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 8 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , 9 : Vint  2 @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ M1 1 : Vlab  M1 @ L 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vint  -1 @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  0 @ M1 6 : Vlab  H @ L 7 : Vlab  H @ L 8 : Vlab  H @ H 9 : Vint  4 @ M2  RetReg : 4 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ M1 1 : Vlab  M1 @ L 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vint  -1 @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  0 @ M1 6 : Vlab  H @ L 7 : Vlab  H @ L 8 : Vlab  H @ H 9 : Vint  4 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":4,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000384092s","timeout":60.0,"timestamp":"2026-01-27T06:51:06.889283+00:00","trial":3,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 8 2 1 : Store 8 2  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -5 @ L , 1 : Vlab  H @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ M1 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=0) @ M1 , 7 : Vlab  L @ L , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  1 @ L 3 : Vlab  H @ L 4 : Vlab  M2 @ M2 5 : Vint  0 @ L 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  H @ M2 8 : Vlab  M1 @ H 9 : Vint  1 @ M2  RetReg : 3 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  1 @ L 3 : Vlab  H @ L 4 : Vlab  M2 @ M2 5 : Vint  0 @ L 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  H @ M2 8 : Vlab  M1 @ H 9 : Vint  1 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":3,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000340223s","timeout":60.0,"timestamp":"2026-01-27T06:51:06.893239+00:00","trial":4,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 9 1 1 : Store 9 1  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { L / M2 } , 1 : Vint  -2 @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { M2 / L } , 3 : Vint  0 @ { M1 / M2 } , 4 : Vint  -1 @ { L / M1 } , 5 : Vint  0 @ { M2 / L } , 6 : Vlab  M2 @ { L / M2 } , 7 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 8 : Vint  0 @ L , 9 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vlab  H @ H 3 : Vlab  M2 @ M2 4 : Vlab  H @ L 5 : Vlab  M2 @ L 6 : Vlab  H @ M2 7 : Vlab  L @ L 8 : Vint  0 @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 0 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vlab  H @ H 3 : Vlab  M2 @ M2 4 : Vlab  H @ L 5 : Vlab  M2 @ L 6 : Vlab  H @ M2 7 : Vlab  L @ L 8 : Vint  0 @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":2,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000283957s","timeout":60.0,"timestamp":"2026-01-27T06:51:06.896998+00:00","trial":5,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 8 0 1 : Store 8 0  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  L @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M1 , 4 : Vlab  L @ M1 , 5 : Vlab  L @ L , 6 : Vlab  M2 @ M1 , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ L 1 : Vlab  L @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  M1 @ M2 4 : Vlab  M2 @ M1 5 : Vlab  M1 @ H 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  0 @ H 8 : Vlab  M1 @ M1 9 : Vint  3 @ M2  RetReg : 1 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ L 1 : Vlab  L @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  M1 @ M2 4 : Vlab  M2 @ M1 5 : Vlab  M1 @ H 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  0 @ H 8 : Vlab  M1 @ M1 9 : Vint  3 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":10,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000707150s","timeout":60.0,"timestamp":"2026-01-27T06:51:06.900496+00:00","trial":6,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 1 6 1 : Store 1 6  PC: { 0 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ M2 , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 2 : Vlab  M1 @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 5 : Vint  0 @ L , 6 : Vint  0 @ { H / L } , 7 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 8 : Vint  3 @ { M2 / H } , 9 : Vint  0 @ { M2 / M1 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":20,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000952959s","timeout":60.0,"timestamp":"2026-01-27T06:51:06.904853+00:00","trial":7,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 1 2 1 : Store 1 2  PC: { 1 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vint  1 @ { M2 / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vlab  M2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ { M1 / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ { H / M1 } , 5 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 6 : Vint  -5 @ M2 , 7 : Vlab  L @ { H / L } , 8 : Vint  0 @ { M1 / L } , 9 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  0 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vlab  L @ M1 6 : Vlab  L @ M1 7 : Vlab  M1 @ L 8 : Vlab  H @ L 9 : Vint  0 @ M2  RetReg : 1 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  0 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vlab  L @ M1 6 : Vlab  L @ M1 7 : Vlab  M1 @ L 8 : Vlab  H @ L 9 : Vint  0 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":19,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000931025s","timeout":60.0,"timestamp":"2026-01-27T06:51:06.909131+00:00","trial":8,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 7 0 1 : Store 7 0  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M1 , 1 : Vint  3 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { H / M2 } , 1 : Vlab  M1 @ { H / L } , Cont2 : 3 : Vlab  M2 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / H } , 1 : Vlab  L @ { M2 / L } , 2 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ { L / M2 } , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , 8 : Vint  1 @ { M2 / L } , 9 : Vptr  (f=(0 @ L);i=1) @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  M2 @ H 2 : Vlab  H @ M2 3 : Vlab  H @ M2 4 : Vint  -5 @ L 5 : Vint  -3 @ L 6 : Vint  0 @ M1 7 : Vlab  M2 @ H 8 : Vint  1 @ M2 9 : Vint  0 @ H  RetReg : 9 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  M2 @ H 2 : Vlab  H @ M2 3 : Vlab  H @ M2 4 : Vint  -5 @ L 5 : Vint  -3 @ L 6 : Vint  0 @ M1 7 : Vlab  M2 @ H 8 : Vint  1 @ M2 9 : Vint  0 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":12,"property":"SSNI","strategy":"BespokeGenerator","time":"0.000788927s","timeout":60.0,"timestamp":"2026-01-27T06:51:06.913476+00:00","trial":9,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:51:06.921245+00:00","trial":0,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:52:06.931918+00:00","trial":1,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:53:06.941781+00:00","trial":2,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedGenerator","timeout":60.0,"timestamp":"2026-01-27T06:54:06.949601+00:00","trial":3,"workload":"IFC"},"hash":"80ff1cefade2d164ea7291f5101c86dc95fa9f11"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpLab_1"],"property":"SSNI","status":"timed_out","strategy":"TypeBasedFuzzer","timeout":60.0,"timestamp":"2026-01-27T17:13:06.325186+00:00","trial":0,"workload":"IFC"},"hash":"ba203d22b565ec4495600b54016ed1bbe6775177"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 8 9 8 1 : BCall 8 9 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  5 @ { H / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  L @ { H / M2 } , Cont2 : 3 : Vlab  M1 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=1) @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vint  3 @ H , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vint  0 @ L , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 13 @ H RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M1 @ M2 3 : Vint  0 @ M1 4 : Vint  17 @ M2 5 : Vlab  H @ L 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vlab  H @ M1 8 : Vlab  M1 @ M2 9 : Vint  0 @ L  RetReg : 7 Stack2:  RetPC: 13 @ H RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M1 @ M2 3 : Vint  0 @ M1 4 : Vint  17 @ M2 5 : Vlab  H @ L 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vlab  H @ M1 8 : Vlab  M1 @ M2 9 : Vint  0 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":1461,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.075533867s","timeout":60.0,"timestamp":"2026-01-28T22:59:07.590402+00:00","trial":6,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 5 0 6 1 : BCall 5 0 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , Cont2 : 3 : Vptr  (f=(3 @ L);i=1) @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M1 / L } , 1 : Vlab  M1 @ { L / H } ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ L , Cont2 : 3 : Vint  -5 @ M1  ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { H / M2 } , 1 : Vint  7 @ { L / M2 } , Cont2 : 3 : Vint  -1 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  2 @ M2 , 5 : Vint  1 @ L , 6 : Vint  8 @ L , 7 : Vptr  (f=(2 @ L);i=0) @ M1 , 8 : Vlab  M2 @ L , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 9 @ H RetLAB: M2 RetRegs: 0 : Vint  -5 @ H 1 : Vlab  H @ L 2 : Vlab  M2 @ M2 3 : Vptr  (f=(3 @ L);i=1) @ M1 4 : Vlab  L @ H 5 : Vlab  L @ H 6 : Vint  -5 @ M2 7 : Vint  0 @ M1 8 : Vptr  (f=(3 @ L);i=1) @ M1 9 : Vptr  (f=(3 @ L);i=0) @ H  RetReg : 9 Stack2:  RetPC: 9 @ H RetLAB: M2 RetRegs: 0 : Vint  -5 @ H 1 : Vlab  H @ L 2 : Vlab  M2 @ M2 3 : Vptr  (f=(3 @ L);i=1) @ M1 4 : Vlab  L @ H 5 : Vlab  L @ H 6 : Vint  -5 @ M2 7 : Vint  0 @ M1 8 : Vptr  (f=(3 @ L);i=1) @ M1 9 : Vptr  (f=(3 @ L);i=0) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":613,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.176743031s","timeout":60.0,"timestamp":"2026-01-28T22:59:07.590407+00:00","trial":0,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 2 1 1 : BCall 9 2 1  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M1 / L } , 1 : Vlab  L @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  L @ M2 , 2 : Vlab  L @ M1 , 3 : Vptr  (f=(1 @ L);i=0) @ M2 , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 14 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vlab  L @ M2 3 : Vint  0 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  M2 @ M1 6 : Vlab  M2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vint  -1 @ L 9 : Vint  4 @ M1  RetReg : 4 Stack2:  RetPC: 14 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vlab  L @ M2 3 : Vint  0 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  M2 @ M1 6 : Vlab  M2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vint  -1 @ L 9 : Vint  4 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":8066,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.678135872s","timeout":60.0,"timestamp":"2026-01-28T22:59:07.590411+00:00","trial":2,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 7 0 1 : BCall 1 7 0  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / H } , Cont2 : 3 : Vint  4 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vint  3 @ H , 1 : Vint  5 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vlab  L @ H , 8 : Vlab  M2 @ H , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  RetPC: 8 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vlab  L @ L 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  H @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  -4 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 6 Stack2:  RetPC: 8 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vlab  L @ L 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  H @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  -4 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":18761,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.066400766s","timeout":60.0,"timestamp":"2026-01-28T22:59:07.590402+00:00","trial":5,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 3 6 1 : BCall 4 3 6  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vint  7 @ M2 ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  5 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vlab  L @ M2 , 3 : Vlab  L @ M1 , 4 : Vint  0 @ M2 , 5 : Vlab  L @ L , 6 : Vint  0 @ M1 , 7 : Vint  -2 @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 13 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M1 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  2 @ M1 6 : Vint  -2 @ M2 7 : Vlab  H @ M2 8 : Vptr  (f=(2 @ L);i=0) @ H 9 : Vint  18 @ M2  RetReg : 6 Stack2:  RetPC: 13 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M1 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  2 @ M1 6 : Vint  -2 @ M2 7 : Vlab  H @ M2 8 : Vptr  (f=(2 @ L);i=0) @ H 9 : Vint  18 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":20720,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.216881990s","timeout":60.0,"timestamp":"2026-01-28T22:59:07.590418+00:00","trial":7,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 3 9 1 : BCall 7 3 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vint  0 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ M2 , 1 : Vlab  H @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  M2 @ M1 , 4 : Vint  0 @ H , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vint  4 @ L , 7 : Vint  0 @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  -2 @ M1 ] Stack1:  RetPC: 16 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M2 @ M1 3 : Vint  0 @ H 4 : Vint  6 @ M1 5 : Vlab  M1 @ H 6 : Vlab  L @ H 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vint  -5 @ L  RetReg : 9 Stack2:  RetPC: 16 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M2 @ M1 3 : Vint  0 @ H 4 : Vint  6 @ M1 5 : Vlab  M1 @ H 6 : Vlab  L @ H 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vint  -5 @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":28469,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.371620178s","timeout":60.0,"timestamp":"2026-01-28T22:59:07.945428+00:00","trial":9,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 4 2 1 : BCall 7 4 2  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vint  12 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vint  13 @ L , Cont2 : 3 : Vlab  M1 @ M1  ] (3 @ L)DFR @ H : [ [ 0 : Vint  4 @ { L / H } , 1 : Vlab  M2 @ { L / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(3 @ L);i=0) @ M2 , 1 : Vptr  (f=(3 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  H @ H , 5 : Vint  5 @ M2 , 6 : Vlab  M1 @ H , 7 : Vint  1 @ M2 , 8 : Vptr  (f=(2 @ L);i=1) @ H , 9 : Vint  15 @ H ] Stack1:  RetPC: 12 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ L 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  15 @ M1 3 : Vlab  L @ M2 4 : Vlab  H @ H 5 : Vint  3 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  0 @ M1 9 : Vptr  (f=(2 @ L);i=1) @ M1  RetReg : 0 Stack2:  RetPC: 12 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ L 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  15 @ M1 3 : Vlab  L @ M2 4 : Vlab  H @ H 5 : Vint  3 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  0 @ M1 9 : Vptr  (f=(2 @ L);i=1) @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":37233,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.636388063s","timeout":60.0,"timestamp":"2026-01-28T22:59:07.858061+00:00","trial":8,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 2 1 1 : BCall 7 2 1  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { H / L } , 1 : Vint  5 @ { H / L } , Cont2 : 3 : Vlab  L @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 1 : Vint  4 @ { M1 / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  -2 @ M1 , 6 : Vint  -1 @ H , 7 : Vint  0 @ M2 , 8 : Vlab  M2 @ M1 , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 6 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  7 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  17 @ L 8 : Vint  0 @ M1 9 : Vint  0 @ M1  RetReg : 4 Stack2:  RetPC: 6 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  7 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  17 @ L 8 : Vint  0 @ M1 9 : Vint  0 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":47677,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.067210913s","timeout":60.0,"timestamp":"2026-01-28T22:59:07.590416+00:00","trial":1,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 6 4 2 1 : BCall 6 4 2  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 1 : Vlab  M1 @ { L / H } ] (1 @ L)DFR @ H : [ [ 0 : Vint  6 @ { L / M2 } , 1 : Vlab  M1 @ { M2 / L } , Cont2 : 3 : Vlab  M2 @ L  ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { L / H } , 1 : Vlab  L @ M1 , Cont2 : 3 : Vint  1 @ M1  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vint  -2 @ { M1 / L } , Cont2 : 3 : Vlab  H @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vint  0 @ M2 , 6 : Vint  1 @ L , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vint  -1 @ L , 9 : Vint  14 @ M1 ] Stack1:  RetPC: 15 @ M2 RetLAB: H RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  2 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(3 @ L);i=0) @ M2 5 : Vptr  (f=(3 @ L);i=1) @ H 6 : Vlab  M2 @ M1 7 : Vint  9 @ L 8 : Vint  1 @ H 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 4 Stack2:  RetPC: 15 @ M2 RetLAB: H RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  2 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(3 @ L);i=0) @ M2 5 : Vptr  (f=(3 @ L);i=1) @ H 6 : Vlab  M2 @ M1 7 : Vint  9 @ L 8 : Vint  1 @ H 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":19681,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.074618101s","timeout":60.0,"timestamp":"2026-01-28T22:59:07.590410+00:00","trial":4,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 5 4 7 1 : BCall 5 4 7  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { L / M2 } , 1 : Vint  -5 @ { M1 / L } , Cont2 : 3 : Vint  4 @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  L @ { H / L } ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  -3 @ L , 1 : Vint  0 @ { M2 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vlab  M1 @ M1 , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  13 @ L 2 : Vptr  (f=(2 @ L);i=0) @ L 3 : Vint  1 @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(2 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  M1 @ L 8 : Vlab  M2 @ M2 9 : Vlab  M1 @ M2  RetReg : 0 Stack2:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  13 @ L 2 : Vptr  (f=(2 @ L);i=0) @ L 3 : Vint  1 @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(2 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  M1 @ L 8 : Vlab  M2 @ M2 9 : Vlab  M1 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":176290,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"5.745598078s","timeout":60.0,"timestamp":"2026-01-28T22:59:07.590413+00:00","trial":3,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 8 2 1 : BCall 9 8 2  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ M1 , 1 : Vlab  M2 @ { L / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  M1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ H , 8 : Vlab  L @ M1 , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vlab  M1 @ H 3 : Vlab  M1 @ L 4 : Vint  1 @ L 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M2 @ L  RetReg : 4 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vlab  M1 @ H 3 : Vlab  M1 @ L 4 : Vint  1 @ L 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M2 @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":163,"property":"LLNI","strategy":"BespokeGenerator","time":"0.024929047s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.516884+00:00","trial":5,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 5 6 5 1 : BCall 5 6 5  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M1 , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vlab  M1 @ M2 , 7 : Vlab  H @ H , 8 : Vlab  M2 @ M1 , 9 : Vptr  (f=(0 @ L);i=1) @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vint  -4 @ H 2 : Vint  -1 @ H 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  -4 @ M2 5 : Vint  1 @ M1 6 : Vlab  L @ M1 7 : Vint  0 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M2 @ M2  RetReg : 1 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vint  -4 @ H 2 : Vint  -1 @ H 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  -4 @ M2 5 : Vint  1 @ M1 6 : Vlab  L @ M1 7 : Vint  0 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M2 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":187,"property":"LLNI","strategy":"BespokeGenerator","time":"0.035018921s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.517284+00:00","trial":1,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 6 1 1 : BCall 7 6 1  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  1 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ M2 , 1 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ H , 5 : Vint  -2 @ H , 6 : Vlab  L @ H , 7 : Vint  0 @ M2 , 8 : Vint  3 @ H , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  M2 @ H 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  H @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vint  0 @ H 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  H @ H 9 : Vint  1 @ M1  RetReg : 9 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  M2 @ H 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  H @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vint  0 @ H 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  H @ H 9 : Vint  1 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":449,"property":"LLNI","strategy":"BespokeGenerator","time":"0.039111137s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.516847+00:00","trial":0,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 5 7 1 : BCall 9 5 7  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , Cont2 : 3 : Vint  4 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ L , 5 : Vlab  L @ M2 , 6 : Vint  1 @ L , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vint  2 @ M1 , 9 : Vint  1 @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vint  4 @ L 6 : Vlab  L @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  H @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 9 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vint  4 @ L 6 : Vlab  L @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  H @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":252,"property":"LLNI","strategy":"BespokeGenerator","time":"0.039590120s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.547083+00:00","trial":4,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 0 6 5 1 : BCall 0 6 5  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  5 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vlab  L @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vint  0 @ L , 6 : Vlab  L @ M1 , 7 : Vint  0 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vint  2 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":576,"property":"LLNI","strategy":"BespokeGenerator","time":"0.095783949s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.516985+00:00","trial":2,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 4 2 1 : BCall 7 4 2  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ L , 1 : Vint  0 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  M1 @ M1 , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vlab  L @ M2 , 7 : Vint  0 @ M2 , 8 : Vint  1 @ H , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  0 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  1 @ M2 6 : Vint  -5 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  H @ L  RetReg : 6 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  0 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  1 @ M2 6 : Vint  -5 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  H @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":1183,"property":"LLNI","strategy":"BespokeGenerator","time":"0.177803040s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.517258+00:00","trial":8,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 2 6 9 1 : BCall 2 6 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vlab  L @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 1 : Vint  0 @ { M1 / L } , Cont2 : 3 : Vlab  H @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ H , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vlab  M2 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M2 @ H 4 : Vint  1 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  4 @ L 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M2 @ H 4 : Vint  1 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  4 @ L 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":1967,"property":"LLNI","strategy":"BespokeGenerator","time":"0.192587852s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.517001+00:00","trial":3,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 3 2 4 1 : BCall 3 2 4  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vint  1 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ H , 1 : Vint  0 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vlab  M1 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vlab  L @ L , 7 : Vint  0 @ M2 , 8 : Vlab  M1 @ L , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  M2 @ M2 4 : Vlab  M1 @ L 5 : Vint  -3 @ H 6 : Vlab  L @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 4 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  M2 @ M2 4 : Vlab  M1 @ L 5 : Vint  -3 @ H 6 : Vlab  L @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":1288,"property":"LLNI","strategy":"BespokeGenerator","time":"0.204992056s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.561059+00:00","trial":9,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 9 9 1 : BCall 7 9 9  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vlab  M1 @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vlab  L @ M2 , 5 : Vlab  M2 @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ M1 , 7 : Vint  1 @ L , 8 : Vint  0 @ M1 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  1 @ M1 1 : Vint  1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  M1 @ L 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  M1 @ L 7 : Vint  0 @ M2 8 : Vint  1 @ M2 9 : Vint  0 @ H  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  1 @ M1 1 : Vint  1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  M1 @ L 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  M1 @ L 7 : Vint  0 @ M2 8 : Vint  1 @ M2 9 : Vint  0 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":5050,"property":"LLNI","strategy":"BespokeGenerator","time":"0.357198000s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.516931+00:00","trial":6,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 4 2 8 1 : BCall 4 2 8  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } , 1 : Vlab  H @ { M2 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ L , 1 : Vint  -2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ M1 , 2 : Vlab  L @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vint  2 @ M2 ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  H @ M1 2 : Vint  -4 @ M2 3 : Vlab  H @ M2 4 : Vint  0 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  H @ M2 7 : Vint  0 @ M2 8 : Vlab  L @ L 9 : Vlab  L @ M2  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  H @ M1 2 : Vint  -4 @ M2 3 : Vlab  H @ M2 4 : Vint  0 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  H @ M2 7 : Vint  0 @ M2 8 : Vlab  L @ L 9 : Vlab  L @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":5313,"property":"LLNI","strategy":"BespokeGenerator","time":"0.419223070s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.516894+00:00","trial":7,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 5 8 0 1 : BCall 5 8 0 2 : BCall 5 8 0 3 : BCall 5 8 0 4 : BCall 5 8 0 5 : BCall 5 8 0 6 : BCall 5 8 0 7 : BCall 5 8 0 8 : BCall 5 8 0 9 : BCall 5 8 0 10 : BCall 5 8 0 11 : BCall 5 8 0 12 : BCall 5 8 0 13 : BCall 5 8 0 14 : BCall 5 8 0 15 : BCall 5 8 0 16 : BCall 5 8 0 17 : BCall 5 8 0 18 : BCall 5 8 0 19 : BCall 5 8 0  PC: 18 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ M1 , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=2) @ { M2 / M1 } , 2 : Vint  3 @ { H / M2 } , Cont2 : 4 : Vptr  (f=(0 @ L);i=1) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vlab  M1 @ L , 5 : Vint  1 @ L , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vint  2 @ M1 , 8 : Vlab  M2 @ M2 , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 9 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vlab  H @ L 2 : Vlab  H @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  M1 @ H 5 : Vint  2 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  M1 @ H 8 : Vint  4 @ L 9 : Vlab  M1 @ L  RetReg : 6 Stack2:  RetPC: 9 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vlab  H @ L 2 : Vlab  H @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  M1 @ H 5 : Vint  2 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  M1 @ H 8 : Vint  4 @ L 9 : Vlab  M1 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":63,"property":"LLNI","strategy":"TargetedGenerator","time":"0.021445036s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.947190+00:00","trial":6,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 3 9 5 1 : BCall 3 9 5 2 : BCall 3 9 5 3 : BCall 3 9 5 4 : BCall 3 9 5 5 : BCall 3 9 5 6 : BCall 3 9 5 7 : BCall 3 9 5 8 : BCall 3 9 5 9 : BCall 3 9 5 10 : BCall 3 9 5 11 : BCall 3 9 5 12 : BCall 3 9 5 13 : BCall 3 9 5 14 : BCall 3 9 5 15 : BCall 3 9 5 16 : BCall 3 9 5 17 : BCall 3 9 5 18 : BCall 3 9 5 19 : BCall 3 9 5  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 2 : Vlab  M2 @ { M1 / M2 } , Cont2 : 4 : Vint  10 @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vint  16 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ H , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vlab  M1 @ { M1 / M2 } ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { L / H } , 1 : Vlab  L @ { L / H } ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vlab  H @ M1 , 3 : Vlab  M2 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=3) @ M2 , 6 : Vlab  M1 @ M2 , 7 : Vint  2 @ M2 , 8 : Vint  0 @ M2 , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ L 1 : Vint  -4 @ M2 2 : Vptr  (f=(1 @ L);i=2) @ M2 3 : Vptr  (f=(2 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=3) @ L 6 : Vlab  M2 @ M2 7 : Vptr  (f=(1 @ L);i=3) @ M2 8 : Vptr  (f=(3 @ L);i=3) @ L 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 3 Stack2:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ L 1 : Vint  -4 @ M2 2 : Vptr  (f=(1 @ L);i=2) @ M2 3 : Vptr  (f=(2 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=3) @ L 6 : Vlab  M2 @ M2 7 : Vptr  (f=(1 @ L);i=3) @ M2 8 : Vptr  (f=(3 @ L);i=3) @ L 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":54,"property":"LLNI","strategy":"TargetedGenerator","time":"0.022442102s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.947154+00:00","trial":7,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 3 8 4 1 : BCall 3 8 4 2 : BCall 3 8 4 3 : BCall 3 8 4 4 : BCall 3 8 4 5 : BCall 3 8 4 6 : BCall 3 8 4 7 : BCall 3 8 4 8 : BCall 3 8 4 9 : BCall 3 8 4 10 : BCall 3 8 4 11 : BCall 3 8 4 12 : BCall 3 8 4 13 : BCall 3 8 4 14 : BCall 3 8 4 15 : BCall 3 8 4 16 : BCall 3 8 4 17 : BCall 3 8 4 18 : BCall 3 8 4 19 : BCall 3 8 4  PC: 12 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  17 @ H , 2 : Vlab  M1 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vint  5 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  8 @ L , 4 : Vint  4 @ M1 , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vlab  M2 @ M1 , 8 : Vlab  M1 @ M1 , 9 : Vlab  H @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":387,"property":"LLNI","strategy":"TargetedGenerator","time":"0.062178135s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.947036+00:00","trial":5,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 2 8 0 1 : BCall 2 8 0 2 : BCall 2 8 0 3 : BCall 2 8 0 4 : BCall 2 8 0 5 : BCall 2 8 0 6 : BCall 2 8 0 7 : BCall 2 8 0 8 : BCall 2 8 0 9 : BCall 2 8 0 10 : BCall 2 8 0 11 : BCall 2 8 0 12 : BCall 2 8 0 13 : BCall 2 8 0 14 : BCall 2 8 0 15 : BCall 2 8 0 16 : BCall 2 8 0 17 : BCall 2 8 0 18 : BCall 2 8 0 19 : BCall 2 8 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  M1 @ M1 , 2 : Vint  0 @ H , 3 : Vint  0 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vint  -3 @ { L / H } , 2 : Vint  5 @ { M1 / H } , Cont2 : 4 : Vlab  M1 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  1 @ M1 , 3 : Vptr  (f=(0 @ L);i=2) @ M1 , 4 : Vlab  M2 @ M2 , 5 : Vptr  (f=(1 @ L);i=2) @ M2 , 6 : Vlab  L @ L , 7 : Vlab  M2 @ M2 , 8 : Vlab  M1 @ M2 , 9 : Vptr  (f=(0 @ L);i=2) @ H ] Stack1:  RetPC: 8 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  16 @ H 2 : Vptr  (f=(1 @ L);i=2) @ H 3 : Vint  1 @ L 4 : Vint  14 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vint  -4 @ M2 7 : Vlab  M1 @ M2 8 : Vint  4 @ M1 9 : Vint  -1 @ M2  RetReg : 5 Stack2:  RetPC: 8 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  16 @ H 2 : Vptr  (f=(1 @ L);i=2) @ H 3 : Vint  1 @ L 4 : Vint  14 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vint  -4 @ M2 7 : Vlab  M1 @ M2 8 : Vint  4 @ M1 9 : Vint  -1 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":127,"property":"LLNI","strategy":"TargetedGenerator","time":"0.042587996s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.135542+00:00","trial":3,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 6 1 7 1 : BCall 6 1 7 2 : BCall 6 1 7 3 : BCall 6 1 7 4 : BCall 6 1 7 5 : BCall 6 1 7 6 : BCall 6 1 7 7 : BCall 6 1 7 8 : BCall 6 1 7 9 : BCall 6 1 7 10 : BCall 6 1 7 11 : BCall 6 1 7 12 : BCall 6 1 7 13 : BCall 6 1 7 14 : BCall 6 1 7 15 : BCall 6 1 7 16 : BCall 6 1 7 17 : BCall 6 1 7 18 : BCall 6 1 7 19 : BCall 6 1 7  PC: 11 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ H , 1 : Vlab  H @ L , 2 : Vlab  L @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vlab  H @ { M2 / H } , 3 : Vptr  (f=(3 @ L);i=0) @ { H / M2 } , Cont2 : 5 : Vptr  (f=(0 @ L);i=2) @ M1  ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vint  12 @ M2 ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  -1 @ M1 , 1 : Vint  -4 @ { H / L } , 2 : Vlab  H @ { M1 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M1 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(3 @ L);i=0) @ L , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vlab  L @ M1 , 9 : Vlab  L @ L ] Stack1:  RetPC: 16 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(0 @ L);i=2) @ H 2 : Vptr  (f=(0 @ L);i=2) @ M1 3 : Vint  5 @ M2 4 : Vint  -2 @ L 5 : Vlab  L @ M1 6 : Vlab  M1 @ M2 7 : Vlab  H @ L 8 : Vint  15 @ M2 9 : Vint  2 @ H  RetReg : 1 Stack2:  RetPC: 16 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(0 @ L);i=2) @ H 2 : Vptr  (f=(0 @ L);i=2) @ M1 3 : Vint  5 @ M2 4 : Vint  -2 @ L 5 : Vlab  L @ M1 6 : Vlab  M1 @ M2 7 : Vlab  H @ L 8 : Vint  15 @ M2 9 : Vint  2 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":185,"property":"LLNI","strategy":"TargetedGenerator","time":"0.134737968s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.947106+00:00","trial":2,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 0 6 1 1 : BCall 0 6 1 2 : BCall 0 6 1 3 : BCall 0 6 1 4 : BCall 0 6 1 5 : BCall 0 6 1 6 : BCall 0 6 1 7 : BCall 0 6 1 8 : BCall 0 6 1 9 : BCall 0 6 1 10 : BCall 0 6 1 11 : BCall 0 6 1 12 : BCall 0 6 1 13 : BCall 0 6 1 14 : BCall 0 6 1 15 : BCall 0 6 1 16 : BCall 0 6 1 17 : BCall 0 6 1 18 : BCall 0 6 1 19 : BCall 0 6 1  PC: 6 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  3 @ { L / H } , 1 : Vlab  L @ L , 2 : Vlab  M1 @ { H / M2 } , 3 : Vint  3 @ M1 , Cont2 : 5 : Vlab  M2 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vptr  (f=(0 @ L);i=3) @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  11 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ { M2 / M1 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(2 @ L);i=0) @ L , 6 : Vlab  M1 @ M1 , 7 : Vlab  M2 @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 19 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M1 1 : Vlab  M2 @ M1 2 : Vint  -5 @ M1 3 : Vint  0 @ H 4 : Vint  5 @ M2 5 : Vlab  M2 @ M2 6 : Vint  4 @ L 7 : Vint  8 @ M1 8 : Vlab  M1 @ L 9 : Vint  -4 @ M1  RetReg : 3 Stack2:  RetPC: 19 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M1 1 : Vlab  M2 @ M1 2 : Vint  -5 @ M1 3 : Vint  0 @ H 4 : Vint  5 @ M2 5 : Vlab  M2 @ M2 6 : Vint  4 @ L 7 : Vint  8 @ M1 8 : Vlab  M1 @ L 9 : Vint  -4 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":698,"property":"LLNI","strategy":"TargetedGenerator","time":"0.139309883s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.947089+00:00","trial":1,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 0 2 1 : BCall 9 0 2 2 : BCall 9 0 2 3 : BCall 9 0 2 4 : BCall 9 0 2 5 : BCall 9 0 2 6 : BCall 9 0 2 7 : BCall 9 0 2 8 : BCall 9 0 2 9 : BCall 9 0 2 10 : BCall 9 0 2 11 : BCall 9 0 2 12 : BCall 9 0 2 13 : BCall 9 0 2 14 : BCall 9 0 2 15 : BCall 9 0 2 16 : BCall 9 0 2 17 : BCall 9 0 2 18 : BCall 9 0 2 19 : BCall 9 0 2  PC: 4 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / L } , 1 : Vlab  H @ { H / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  0 @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vlab  H @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vlab  M1 @ M1 , 9 : Vint  10 @ M1 ] Stack1:  RetPC: 15 @ M1 RetLAB: L RetRegs: 0 : Vint  8 @ L 1 : Vint  -5 @ L 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  0 @ L 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M2 @ M1 7 : Vlab  H @ H 8 : Vlab  M2 @ M1 9 : Vint  0 @ M2  RetReg : 3 Stack2:  RetPC: 15 @ M1 RetLAB: L RetRegs: 0 : Vint  8 @ L 1 : Vint  -5 @ L 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  0 @ L 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M2 @ M1 7 : Vlab  H @ H 8 : Vlab  M2 @ M1 9 : Vint  0 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":396,"property":"LLNI","strategy":"TargetedGenerator","time":"0.188459873s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.947061+00:00","trial":9,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 8 1 1 1 : BCall 8 1 1 2 : BCall 8 1 1 3 : BCall 8 1 1 4 : BCall 8 1 1 5 : BCall 8 1 1 6 : BCall 8 1 1 7 : BCall 8 1 1 8 : BCall 8 1 1 9 : BCall 8 1 1 10 : BCall 8 1 1 11 : BCall 8 1 1 12 : BCall 8 1 1 13 : BCall 8 1 1 14 : BCall 8 1 1 15 : BCall 8 1 1 16 : BCall 8 1 1 17 : BCall 8 1 1 18 : BCall 8 1 1 19 : BCall 8 1 1  PC: 3 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vlab  M2 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=2) @ { M1 / L } , 2 : Vlab  M2 @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=2) @ L , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vint  0 @ L , 9 : Vlab  L @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":730,"property":"LLNI","strategy":"TargetedGenerator","time":"0.192925930s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.135811+00:00","trial":4,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 5 0 1 1 : BCall 5 0 1 2 : BCall 5 0 1 3 : BCall 5 0 1 4 : BCall 5 0 1 5 : BCall 5 0 1 6 : BCall 5 0 1 7 : BCall 5 0 1 8 : BCall 5 0 1 9 : BCall 5 0 1 10 : BCall 5 0 1 11 : BCall 5 0 1 12 : BCall 5 0 1 13 : BCall 5 0 1 14 : BCall 5 0 1 15 : BCall 5 0 1 16 : BCall 5 0 1 17 : BCall 5 0 1 18 : BCall 5 0 1 19 : BCall 5 0 1  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ H , 1 : Vint  0 @ { H / L } , Cont2 : 3 : Vlab  M2 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M1 , 1 : Vint  0 @ M2 , 2 : Vint  4 @ H , 3 : Vptr  (f=(1 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  14 @ H , 5 : Vint  2 @ M2 , 6 : Vptr  (f=(0 @ L);i=1) @ H , 7 : Vint  3 @ H , 8 : Vptr  (f=(1 @ L);i=0) @ M1 , 9 : Vint  15 @ L ] Stack1:  RetPC: 4 @ H RetLAB: L RetRegs: 0 : Vlab  M2 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  H @ M1 3 : Vlab  L @ H 4 : Vlab  H @ M1 5 : Vlab  L @ M1 6 : Vint  15 @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vint  18 @ M1 9 : Vlab  H @ M2  RetReg : 1 Stack2:  RetPC: 4 @ H RetLAB: L RetRegs: 0 : Vlab  M2 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  H @ M1 3 : Vlab  L @ H 4 : Vlab  H @ M1 5 : Vlab  L @ M1 6 : Vint  15 @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vint  18 @ M1 9 : Vlab  H @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":844,"property":"LLNI","strategy":"TargetedGenerator","time":"0.237699986s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.946908+00:00","trial":0,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 0 2 7 1 : BCall 0 2 7 2 : BCall 0 2 7 3 : BCall 0 2 7 4 : BCall 0 2 7 5 : BCall 0 2 7 6 : BCall 0 2 7 7 : BCall 0 2 7 8 : BCall 0 2 7 9 : BCall 0 2 7 10 : BCall 0 2 7 11 : BCall 0 2 7 12 : BCall 0 2 7 13 : BCall 0 2 7 14 : BCall 0 2 7 15 : BCall 0 2 7 16 : BCall 0 2 7 17 : BCall 0 2 7 18 : BCall 0 2 7 19 : BCall 0 2 7  PC: 9 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M2 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  3 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vlab  L @ M2 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vint  1 @ M1 , 5 : Vint  4 @ M1 , 6 : Vlab  M2 @ L , 7 : Vlab  M2 @ M1 , 8 : Vint  0 @ M1 , 9 : Vint  4 @ M2 ] Stack1:  RetPC: 11 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  H @ M2 3 : Vint  -1 @ H 4 : Vlab  M1 @ L 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 2 Stack2:  RetPC: 11 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  H @ M2 3 : Vint  -1 @ H 4 : Vlab  M1 @ L 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":1215,"property":"LLNI","strategy":"TargetedGenerator","time":"0.247863054s","timeout":60.0,"timestamp":"2026-01-28T22:59:13.947006+00:00","trial":8,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 3 6 6 1 : BCall 3 6 6 2 : BCall 3 6 6 3 : BCall 3 6 6 4 : BCall 3 6 6 5 : BCall 3 6 6 6 : BCall 3 6 6 7 : BCall 3 6 6 8 : BCall 3 6 6 9 : BCall 3 6 6 10 : BCall 3 6 6 11 : BCall 3 6 6 12 : BCall 3 6 6 13 : BCall 3 6 6 14 : BCall 3 6 6 15 : BCall 3 6 6 16 : BCall 3 6 6 17 : BCall 3 6 6 18 : BCall 3 6 6 19 : BCall 3 6 6  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  3 @ M1 , 1 : Vlab  M1 @ { M2 / M1 } , 2 : Vlab  M1 @ { H / L } , 3 : Vlab  M1 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(1 @ L);i=2) @ H , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vint  5 @ L ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  H @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M1 / M2 } , 1 : Vptr  (f=(2 @ L);i=1) @ { L / H } , 2 : Vlab  H @ { H / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  2 @ M1 , 4 : Vptr  (f=(3 @ L);i=1) @ M2 , 5 : Vptr  (f=(0 @ L);i=2) @ L , 6 : Vlab  H @ M2 , 7 : Vlab  H @ L , 8 : Vptr  (f=(1 @ L);i=3) @ M2 , 9 : Vptr  (f=(3 @ L);i=1) @ M2 ] Stack1:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=3) @ M2 3 : Vint  18 @ L 4 : Vlab  L @ M2 5 : Vlab  M1 @ L 6 : Vptr  (f=(3 @ L);i=1) @ M1 7 : Vlab  L @ M2 8 : Vint  -5 @ L 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 4 Stack2:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=3) @ M2 3 : Vint  18 @ L 4 : Vlab  L @ M2 5 : Vlab  M1 @ L 6 : Vptr  (f=(3 @ L);i=1) @ M1 7 : Vlab  L @ M2 8 : Vint  -5 @ L 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":119,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.034904003s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.364424+00:00","trial":3,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 6 8 9 1 : BCall 6 8 9 2 : BCall 6 8 9 3 : BCall 6 8 9 4 : BCall 6 8 9 5 : BCall 6 8 9 6 : BCall 6 8 9 7 : BCall 6 8 9 8 : BCall 6 8 9 9 : BCall 6 8 9 10 : BCall 6 8 9 11 : BCall 6 8 9 12 : BCall 6 8 9 13 : BCall 6 8 9 14 : BCall 6 8 9 15 : BCall 6 8 9 16 : BCall 6 8 9 17 : BCall 6 8 9 18 : BCall 6 8 9 19 : BCall 6 8 9  PC: 17 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  -1 @ L , 2 : Vint  1 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 , 2 : Vptr  (f=(1 @ L);i=2) @ { M1 / M2 } , Cont2 : 4 : Vint  0 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ M2 , 4 : Vint  -4 @ M2 , 5 : Vint  -1 @ L , 6 : Vint  0 @ L , 7 : Vlab  H @ H , 8 : Vlab  M2 @ M2 , 9 : Vint  2 @ M2 ] Stack1:  RetPC: 16 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ H 1 : Vint  5 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M1 @ M2 4 : Vlab  L @ H 5 : Vlab  L @ L 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  0 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  2 @ M2  RetReg : 3 Stack2:  RetPC: 16 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ H 1 : Vint  5 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M1 @ M2 4 : Vlab  L @ H 5 : Vlab  L @ L 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  0 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  2 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":140,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.036602020s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.364348+00:00","trial":7,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 0 8 1 1 : BCall 0 8 1 2 : BCall 0 8 1 3 : BCall 0 8 1 4 : BCall 0 8 1 5 : BCall 0 8 1 6 : BCall 0 8 1 7 : BCall 0 8 1 8 : BCall 0 8 1 9 : BCall 0 8 1 10 : BCall 0 8 1 11 : BCall 0 8 1 12 : BCall 0 8 1 13 : BCall 0 8 1 14 : BCall 0 8 1 15 : BCall 0 8 1 16 : BCall 0 8 1 17 : BCall 0 8 1 18 : BCall 0 8 1 19 : BCall 0 8 1  PC: 9 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M2 / H } , 1 : Vint  -5 @ M1 , 2 : Vptr  (f=(1 @ L);i=1) @ M2 , 3 : Vlab  M2 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=2) @ M2 , 1 : Vint  5 @ H , 2 : Vptr  (f=(2 @ L);i=1) @ H ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=2) @ { H / M2 } , 1 : Vlab  L @ { H / M2 } ] (3 @ L)DFR @ H : [ [ 0 : Vlab  H @ L , 1 : Vlab  L @ { M1 / H } , 2 : Vint  14 @ { M2 / L } , 3 : Vptr  (f=(1 @ L);i=2) @ { M1 / M2 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=2) @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vptr  (f=(3 @ L);i=2) @ H , 6 : Vptr  (f=(3 @ L);i=0) @ M1 , 7 : Vptr  (f=(0 @ L);i=3) @ L , 8 : Vlab  L @ M2 , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 17 @ L RetLAB: M2 RetRegs: 0 : Vint  9 @ M1 1 : Vint  -4 @ H 2 : Vint  2 @ M1 3 : Vlab  L @ M1 4 : Vint  19 @ M2 5 : Vint  15 @ M2 6 : Vint  0 @ L 7 : Vint  -2 @ M2 8 : Vlab  H @ M1 9 : Vlab  H @ M2  RetReg : 7 Stack2:  RetPC: 17 @ L RetLAB: M2 RetRegs: 0 : Vint  9 @ M1 1 : Vint  -4 @ H 2 : Vint  2 @ M1 3 : Vlab  L @ M1 4 : Vint  19 @ M2 5 : Vint  15 @ M2 6 : Vint  0 @ L 7 : Vint  -2 @ M2 8 : Vlab  H @ M1 9 : Vlab  H @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":219,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.037066936s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.364110+00:00","trial":0,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 2 7 5 1 : BCall 2 7 5 2 : BCall 2 7 5 3 : BCall 2 7 5 4 : BCall 2 7 5 5 : BCall 2 7 5 6 : BCall 2 7 5 7 : BCall 2 7 5 8 : BCall 2 7 5 9 : BCall 2 7 5 10 : BCall 2 7 5 11 : BCall 2 7 5 12 : BCall 2 7 5 13 : BCall 2 7 5 14 : BCall 2 7 5 15 : BCall 2 7 5 16 : BCall 2 7 5 17 : BCall 2 7 5 18 : BCall 2 7 5 19 : BCall 2 7 5  PC: 13 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  13 @ M2 , 1 : Vint  5 @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  19 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ L , Cont2 : 3 : Vint  3 @ L  ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ { M1 / M2 } , 1 : Vlab  L @ { H / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(3 @ L);i=0) @ L , 4 : Vlab  L @ M1 , 5 : Vint  0 @ L , 6 : Vlab  L @ L , 7 : Vlab  L @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ M1 , 9 : Vlab  L @ L ] Stack1:  RetPC: 13 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vlab  M1 @ L 2 : Vlab  L @ H 3 : Vint  0 @ H 4 : Vint  0 @ M1 5 : Vlab  M2 @ M2 6 : Vint  8 @ L 7 : Vint  6 @ L 8 : Vptr  (f=(3 @ L);i=1) @ L 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 8 Stack2:  RetPC: 13 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vlab  M1 @ L 2 : Vlab  L @ H 3 : Vint  0 @ H 4 : Vint  0 @ M1 5 : Vlab  M2 @ M2 6 : Vint  8 @ L 7 : Vint  6 @ L 8 : Vptr  (f=(3 @ L);i=1) @ L 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":100,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.101791859s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.364580+00:00","trial":8,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 4 1 2 1 : BCall 4 1 2 2 : BCall 4 1 2 3 : BCall 4 1 2 4 : BCall 4 1 2 5 : BCall 4 1 2 6 : BCall 4 1 2 7 : BCall 4 1 2 8 : BCall 4 1 2 9 : BCall 4 1 2 10 : BCall 4 1 2 11 : BCall 4 1 2 12 : BCall 4 1 2 13 : BCall 4 1 2 14 : BCall 4 1 2 15 : BCall 4 1 2 16 : BCall 4 1 2 17 : BCall 4 1 2 18 : BCall 4 1 2 19 : BCall 4 1 2  PC: 12 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / L } , 1 : Vlab  L @ { M2 / M1 } , 2 : Vlab  M2 @ { M1 / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ { M1 / L } , 1 : Vlab  M2 @ M2 , Cont2 : 3 : Vlab  M2 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vlab  L @ M1 , 4 : Vint  0 @ M1 , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vlab  L @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 13 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  -5 @ M1 4 : Vlab  L @ L 5 : Vint  7 @ M1 6 : Vptr  (f=(0 @ L);i=2) @ M1 7 : Vint  5 @ M2 8 : Vptr  (f=(0 @ L);i=2) @ M2 9 : Vlab  M1 @ L  RetReg : 3 Stack2:  RetPC: 13 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  -5 @ M1 4 : Vlab  L @ L 5 : Vint  7 @ M1 6 : Vptr  (f=(0 @ L);i=2) @ M1 7 : Vint  5 @ M2 8 : Vptr  (f=(0 @ L);i=2) @ M2 9 : Vlab  M1 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":12,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.116219997s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.364325+00:00","trial":1,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 7 8 4 1 : BCall 7 8 4 2 : BCall 7 8 4 3 : BCall 7 8 4 4 : BCall 7 8 4 5 : BCall 7 8 4 6 : BCall 7 8 4 7 : BCall 7 8 4 8 : BCall 7 8 4 9 : BCall 7 8 4 10 : BCall 7 8 4 11 : BCall 7 8 4 12 : BCall 7 8 4 13 : BCall 7 8 4 14 : BCall 7 8 4 15 : BCall 7 8 4 16 : BCall 7 8 4 17 : BCall 7 8 4 18 : BCall 7 8 4 19 : BCall 7 8 4  PC: 8 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -5 @ H , 1 : Vlab  M1 @ { H / L } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { M2 / H } , 1 : Vptr  (f=(2 @ L);i=1) @ L , 2 : Vint  3 @ M2 , 3 : Vlab  L @ { H / M2 } , Cont2 : 5 : Vint  8 @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ H , 1 : Vint  0 @ H , 2 : Vptr  (f=(2 @ L);i=1) @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ H , 2 : Vlab  L @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vlab  L @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vlab  L @ L , 7 : Vint  0 @ L , 8 : Vlab  L @ M2 , 9 : Vlab  H @ H ] Stack1:  RetPC: 10 @ M2 RetLAB: H RetRegs: 0 : Vint  2 @ M2 1 : Vlab  H @ L 2 : Vptr  (f=(2 @ L);i=2) @ L 3 : Vptr  (f=(3 @ L);i=1) @ L 4 : Vlab  M1 @ L 5 : Vlab  H @ M1 6 : Vptr  (f=(3 @ L);i=0) @ M2 7 : Vptr  (f=(3 @ L);i=0) @ H 8 : Vint  12 @ L 9 : Vptr  (f=(3 @ L);i=2) @ H  RetReg : 0 Stack2:  RetPC: 10 @ M2 RetLAB: H RetRegs: 0 : Vint  2 @ M2 1 : Vlab  H @ L 2 : Vptr  (f=(2 @ L);i=2) @ L 3 : Vptr  (f=(3 @ L);i=1) @ L 4 : Vlab  M1 @ L 5 : Vlab  H @ M1 6 : Vptr  (f=(3 @ L);i=0) @ M2 7 : Vptr  (f=(3 @ L);i=0) @ H 8 : Vint  12 @ L 9 : Vptr  (f=(3 @ L);i=2) @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":387,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.117902994s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.364663+00:00","trial":6,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 7 4 4 1 : BCall 7 4 4 2 : BCall 7 4 4 3 : BCall 7 4 4 4 : BCall 7 4 4 5 : BCall 7 4 4 6 : BCall 7 4 4 7 : BCall 7 4 4 8 : BCall 7 4 4 9 : BCall 7 4 4 10 : BCall 7 4 4 11 : BCall 7 4 4 12 : BCall 7 4 4 13 : BCall 7 4 4 14 : BCall 7 4 4 15 : BCall 7 4 4 16 : BCall 7 4 4 17 : BCall 7 4 4 18 : BCall 7 4 4 19 : BCall 7 4 4  PC: 18 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 2 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , Cont2 : 4 : Vlab  M2 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M1 , 1 : Vint  4 @ { M1 / M2 } , 2 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , Cont2 : 4 : Vptr  (f=(0 @ L);i=1) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vlab  M1 @ M2 , 5 : Vint  0 @ H , 6 : Vint  11 @ M1 , 7 : Vint  2 @ M1 , 8 : Vlab  L @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ H ] Stack1:  RetPC: 4 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  M2 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  -3 @ H 5 : Vlab  H @ H 6 : Vint  -2 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  M2 @ M2 9 : Vlab  M2 @ H  RetReg : 3 Stack2:  RetPC: 4 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  M2 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  -3 @ H 5 : Vlab  H @ H 6 : Vint  -2 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  M2 @ M2 9 : Vlab  M2 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":321,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.090384007s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.414059+00:00","trial":9,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 6 8 3 1 : BCall 6 8 3 2 : BCall 6 8 3 3 : BCall 6 8 3 4 : BCall 6 8 3 5 : BCall 6 8 3 6 : BCall 6 8 3 7 : BCall 6 8 3 8 : BCall 6 8 3 9 : BCall 6 8 3 10 : BCall 6 8 3 11 : BCall 6 8 3 12 : BCall 6 8 3 13 : BCall 6 8 3 14 : BCall 6 8 3 15 : BCall 6 8 3 16 : BCall 6 8 3 17 : BCall 6 8 3 18 : BCall 6 8 3 19 : BCall 6 8 3  PC: 4 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  H @ M1 , 2 : Vptr  (f=(2 @ L);i=1) @ H , 3 : Vptr  (f=(1 @ L);i=2) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  -1 @ M1 , 1 : Vint  2 @ L , 2 : Vptr  (f=(1 @ L);i=2) @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=3) @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vptr  (f=(0 @ L);i=0) @ H , 3 : Vlab  M2 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(0 @ L);i=3) @ H , 6 : Vint  0 @ L , 7 : Vint  6 @ M1 , 8 : Vlab  H @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 2 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ M1 1 : Vint  -1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  H @ M2 4 : Vint  5 @ M2 5 : Vptr  (f=(0 @ L);i=3) @ L 6 : Vint  14 @ M1 7 : Vptr  (f=(2 @ L);i=0) @ M1 8 : Vint  16 @ M2 9 : Vlab  M2 @ M2  RetReg : 4 Stack2:  RetPC: 2 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ M1 1 : Vint  -1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  H @ M2 4 : Vint  5 @ M2 5 : Vptr  (f=(0 @ L);i=3) @ L 6 : Vint  14 @ M1 7 : Vptr  (f=(2 @ L);i=0) @ M1 8 : Vint  16 @ M2 9 : Vlab  M2 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":640,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.155709028s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.364543+00:00","trial":5,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 2 1 1 : BCall 4 2 1 2 : BCall 4 2 1 3 : BCall 4 2 1 4 : BCall 4 2 1 5 : BCall 4 2 1 6 : BCall 4 2 1 7 : BCall 4 2 1 8 : BCall 4 2 1 9 : BCall 4 2 1 10 : BCall 4 2 1 11 : BCall 4 2 1 12 : BCall 4 2 1 13 : BCall 4 2 1 14 : BCall 4 2 1 15 : BCall 4 2 1 16 : BCall 4 2 1 17 : BCall 4 2 1 18 : BCall 4 2 1 19 : BCall 4 2 1  PC: 17 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vlab  M1 @ H , 3 : Vint  -2 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  4 @ M2 , 1 : Vptr  (f=(1 @ L);i=3) @ { L / M2 } , 2 : Vlab  M1 @ { L / M1 } , 3 : Vint  -1 @ { M2 / H } , Cont2 : 5 : Vint  0 @ L  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vlab  M2 @ M1 , 2 : Vint  2 @ L , 3 : Vlab  L @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vint  19 @ L , 5 : Vptr  (f=(2 @ L);i=3) @ H , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vint  -5 @ H , 8 : Vlab  H @ M1 , 9 : Vptr  (f=(2 @ L);i=3) @ M2 ] Stack1:  RetPC: 14 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vint  3 @ M1 2 : Vint  2 @ H 3 : Vlab  H @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  -4 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  L @ M2 8 : Vlab  L @ M2 9 : Vlab  L @ H  RetReg : 3 Stack2:  RetPC: 14 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vint  3 @ M1 2 : Vint  2 @ H 3 : Vlab  H @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  -4 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  L @ M2 8 : Vlab  L @ M2 9 : Vlab  L @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":704,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.160875797s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.364337+00:00","trial":2,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 8 0 6 1 : BCall 8 0 6 2 : BCall 8 0 6 3 : BCall 8 0 6 4 : BCall 8 0 6 5 : BCall 8 0 6 6 : BCall 8 0 6 7 : BCall 8 0 6 8 : BCall 8 0 6 9 : BCall 8 0 6 10 : BCall 8 0 6 11 : BCall 8 0 6 12 : BCall 8 0 6 13 : BCall 8 0 6 14 : BCall 8 0 6 15 : BCall 8 0 6 16 : BCall 8 0 6 17 : BCall 8 0 6 18 : BCall 8 0 6 19 : BCall 8 0 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vlab  M1 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ M2 , 1 : Vlab  H @ M1 , 2 : Vlab  H @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  4 @ H , 6 : Vlab  M1 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ H , 8 : Vint  4 @ L , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vlab  H @ L 4 : Vint  3 @ L 5 : Vlab  L @ M2 6 : Vptr  (f=(1 @ L);i=2) @ M2 7 : Vlab  L @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  9 @ H  RetReg : 8 Stack2:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vlab  H @ L 4 : Vint  3 @ L 5 : Vlab  L @ M2 6 : Vptr  (f=(1 @ L);i=2) @ M2 7 : Vlab  L @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  9 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_1"],"passed":186,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.149747849s","timeout":60.0,"timestamp":"2026-01-28T22:59:14.413207+00:00","trial":4,"workload":"IFC"},"hash":"255559ab04736be5a3443b3eeba75048b8484695"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T22:59:51.592184+00:00","trial":2,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T22:59:51.592231+00:00","trial":0,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T22:59:51.592090+00:00","trial":5,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T22:59:51.592087+00:00","trial":7,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T22:59:51.592240+00:00","trial":6,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T22:59:51.592321+00:00","trial":9,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T22:59:51.592296+00:00","trial":1,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T22:59:51.592059+00:00","trial":8,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:00:51.604565+00:00","trial":4,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:00:51.604444+00:00","trial":3,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:01:51.614354+00:00","trial":1,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:01:51.614106+00:00","trial":5,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:01:51.614096+00:00","trial":0,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:01:51.615161+00:00","trial":7,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:01:51.614640+00:00","trial":2,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:01:51.614571+00:00","trial":3,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:01:51.614783+00:00","trial":4,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:01:51.615044+00:00","trial":6,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:02:51.615008+00:00","trial":8,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:02:51.619077+00:00","trial":9,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:03:51.627413+00:00","trial":6,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:03:51.627617+00:00","trial":9,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:03:51.627507+00:00","trial":2,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:03:51.627546+00:00","trial":7,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:03:51.627625+00:00","trial":8,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:03:51.627357+00:00","trial":0,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:03:51.627508+00:00","trial":5,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:03:51.627443+00:00","trial":1,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:04:51.632719+00:00","trial":4,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:04:51.632364+00:00","trial":3,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:05:51.643372+00:00","trial":3,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:05:51.643448+00:00","trial":4,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:05:51.643086+00:00","trial":0,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:05:51.643472+00:00","trial":7,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:05:51.643287+00:00","trial":1,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:05:51.643730+00:00","trial":8,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:05:51.643326+00:00","trial":5,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:05:51.643613+00:00","trial":2,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:06:51.649278+00:00","trial":6,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:06:51.649212+00:00","trial":9,"workload":"IFC"},"hash":"1e79f8cfa63cb32eec13e3d7a28f2f9ee34741a5"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 3 8 1 1 : BCall 3 8 1  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  L @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ M2 , 4 : Vint  -2 @ H , 5 : Vptr  (f=(0 @ L);i=1) @ M1 , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ H , 8 : Vlab  M2 @ H , 9 : Vlab  H @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  1 @ M2 2 : Vint  0 @ L 3 : Vint  -5 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  2 @ M2 6 : Vint  1 @ M1 7 : Vint  1 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M1 @ M2  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  1 @ M2 2 : Vint  0 @ L 3 : Vint  -5 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  2 @ M2 6 : Vint  1 @ M1 7 : Vint  1 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M1 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":709,"property":"LLNI","strategy":"BespokeGenerator","time":"0.042737961s","timeout":60.0,"timestamp":"2026-01-28T23:08:21.891305+00:00","trial":0,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 0 9 7 1 : BCall 0 9 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  0 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ L , 6 : Vint  0 @ M2 , 7 : Vint  0 @ H , 8 : Vlab  M1 @ M1 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  0 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  2 @ M1 4 : Vlab  M2 @ H 5 : Vlab  L @ H 6 : Vint  3 @ M2 7 : Vint  1 @ M1 8 : Vlab  H @ H 9 : Vint  1 @ L  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  0 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  2 @ M1 4 : Vlab  M2 @ H 5 : Vlab  L @ H 6 : Vint  3 @ M2 7 : Vint  1 @ M1 8 : Vlab  H @ H 9 : Vint  1 @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":465,"property":"LLNI","strategy":"BespokeGenerator","time":"0.054702044s","timeout":60.0,"timestamp":"2026-01-28T23:08:21.891373+00:00","trial":8,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 2 6 9 1 : BCall 2 6 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ H , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  H @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vlab  L @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vint  1 @ H , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  L @ H 2 : Vint  0 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  0 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  M1 @ L  RetReg : 8 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  L @ H 2 : Vint  0 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  0 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  M1 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":482,"property":"LLNI","strategy":"BespokeGenerator","time":"0.031776905s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.125606+00:00","trial":4,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 8 2 2 1 : BCall 8 2 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vint  5 @ { H / M2 } , Cont2 : 3 : Vlab  L @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ M2 , 7 : Vint  0 @ H , 8 : Vint  0 @ M2 , 9 : Vint  -2 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  H @ M1 2 : Vint  0 @ H 3 : Vint  -1 @ M1 4 : Vlab  L @ M2 5 : Vlab  H @ L 6 : Vlab  H @ H 7 : Vlab  H @ H 8 : Vint  0 @ L 9 : Vint  -2 @ M1  RetReg : 9 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  H @ M1 2 : Vint  0 @ H 3 : Vint  -1 @ M1 4 : Vlab  L @ M2 5 : Vlab  H @ L 6 : Vlab  H @ H 7 : Vlab  H @ H 8 : Vint  0 @ L 9 : Vint  -2 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":121,"property":"LLNI","strategy":"BespokeGenerator","time":"0.111629963s","timeout":60.0,"timestamp":"2026-01-28T23:08:21.891412+00:00","trial":9,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 3 1 2 1 : BCall 3 1 2  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vlab  L @ H ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M1 / H } , 1 : Vlab  L @ { M2 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ M2 , 7 : Vint  1 @ M1 , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  3 @ H 2 : Vint  1 @ M2 3 : Vint  0 @ M1 4 : Vlab  H @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  H @ L 7 : Vint  3 @ L 8 : Vint  1 @ M1 9 : Vlab  H @ M1  RetReg : 0 Stack2:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  3 @ H 2 : Vint  1 @ M2 3 : Vint  0 @ M1 4 : Vlab  H @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  H @ L 7 : Vint  3 @ L 8 : Vint  1 @ M1 9 : Vlab  H @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":507,"property":"LLNI","strategy":"BespokeGenerator","time":"0.121630907s","timeout":60.0,"timestamp":"2026-01-28T23:08:21.891448+00:00","trial":1,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 7 1 1 1 : BCall 7 1 1  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  L @ L , Cont2 : 3 : Vint  0 @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  H @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  L @ L , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vint  1 @ L , 8 : Vlab  M1 @ L , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  0 @ M2 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  2 @ H 7 : Vint  -1 @ H 8 : Vlab  M2 @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 2 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  0 @ M2 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  2 @ H 7 : Vint  -1 @ H 8 : Vlab  M2 @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":1091,"property":"LLNI","strategy":"BespokeGenerator","time":"0.144745827s","timeout":60.0,"timestamp":"2026-01-28T23:08:21.891548+00:00","trial":7,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 0 8 1 : BCall 9 0 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  4 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vlab  L @ L , 6 : Vlab  L @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vint  0 @ M2 , 9 : Vint  1 @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  5 @ H 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  -3 @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  L @ L 6 : Vint  -2 @ L 7 : Vint  -1 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  5 @ H 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  -3 @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  L @ L 6 : Vint  -2 @ L 7 : Vint  -1 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":740,"property":"LLNI","strategy":"BespokeGenerator","time":"0.154875994s","timeout":60.0,"timestamp":"2026-01-28T23:08:21.891491+00:00","trial":6,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 0 0 1 : BCall 9 0 0  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  -5 @ { M1 / L } , Cont2 : 3 : Vint  1 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vint  1 @ M2 , Cont2 : 3 : Vint  0 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vint  0 @ L , 7 : Vint  -2 @ L , 8 : Vint  -5 @ M2 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vint  1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  1 @ H 4 : Vlab  L @ L 5 : Vint  3 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vint  -1 @ H 8 : Vint  -1 @ L 9 : Vint  0 @ H  RetReg : 7 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vint  1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  1 @ H 4 : Vlab  L @ L 5 : Vint  3 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vint  -1 @ H 8 : Vint  -1 @ L 9 : Vint  0 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":661,"property":"LLNI","strategy":"BespokeGenerator","time":"0.159511805s","timeout":60.0,"timestamp":"2026-01-28T23:08:21.891363+00:00","trial":5,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 3 2 1 : BCall 7 3 2  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { H / L } , Cont2 : 3 : Vlab  M1 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vlab  L @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vint  0 @ L , 7 : Vint  1 @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ L 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  M2 @ M2 6 : Vint  1 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  L @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 3 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ L 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  M2 @ M2 6 : Vint  1 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  L @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":1874,"property":"LLNI","strategy":"BespokeGenerator","time":"0.207336187s","timeout":60.0,"timestamp":"2026-01-28T23:08:21.891493+00:00","trial":2,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 8 6 2 1 : BCall 8 6 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  M2 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  0 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vlab  M1 @ M2 , 7 : Vint  0 @ M2 , 8 : Vint  0 @ L , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ L 1 : Vint  0 @ M2 2 : Vlab  H @ M1 3 : Vint  -2 @ H 4 : Vlab  L @ M1 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  H @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 4 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ L 1 : Vint  0 @ M2 2 : Vlab  H @ M1 3 : Vint  -2 @ H 4 : Vlab  L @ M1 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  H @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":2816,"property":"LLNI","strategy":"BespokeGenerator","time":"0.162001133s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.112901+00:00","trial":3,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 3 7 4 1 : BCall 3 7 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  7 @ L , 1 : Vlab  M2 @ { M1 / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  -2 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vint  -1 @ H , 1 : Vint  10 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(0 @ L);i=1) @ H , 6 : Vint  16 @ L , 7 : Vlab  L @ H , 8 : Vint  11 @ L , 9 : Vptr  (f=(2 @ L);i=0) @ M1 ] Stack1:  RetPC: 4 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  8 @ M2 3 : Vint  18 @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M1 @ L 6 : Vlab  L @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(3 @ L);i=0) @ M1 9 : Vptr  (f=(3 @ L);i=1) @ M2  RetReg : 1 Stack2:  RetPC: 4 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  8 @ M2 3 : Vint  18 @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M1 @ L 6 : Vlab  L @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(3 @ L);i=0) @ M1 9 : Vptr  (f=(3 @ L);i=1) @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":446,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.032111883s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.282591+00:00","trial":2,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 4 3 6 1 : BCall 4 3 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  3 @ H , 1 : Vint  15 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  4 @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  14 @ M1 , 1 : Vptr  (f=(2 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vptr  (f=(3 @ L);i=0) @ L  ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ M2 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vint  0 @ M2 , 7 : Vlab  H @ L , 8 : Vptr  (f=(3 @ L);i=0) @ M2 , 9 : Vint  3 @ M1 ] Stack1:  RetPC: 19 @ L RetLAB: M2 RetRegs: 0 : Vint  -5 @ M2 1 : Vlab  L @ M1 2 : Vlab  H @ H 3 : Vint  12 @ M1 4 : Vptr  (f=(3 @ L);i=1) @ H 5 : Vlab  H @ L 6 : Vptr  (f=(2 @ L);i=1) @ L 7 : Vint  0 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 0 Stack2:  RetPC: 19 @ L RetLAB: M2 RetRegs: 0 : Vint  -5 @ M2 1 : Vlab  L @ M1 2 : Vlab  H @ H 3 : Vint  12 @ M1 4 : Vptr  (f=(3 @ L);i=1) @ H 5 : Vlab  H @ L 6 : Vptr  (f=(2 @ L);i=1) @ L 7 : Vint  0 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":1975,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.165730953s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.282240+00:00","trial":0,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 7 5 3 1 : BCall 7 5 3  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  18 @ { M2 / L } , 1 : Vlab  M1 @ { H / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 1 : Vint  0 @ { L / M1 } ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vptr  (f=(2 @ L);i=0) @ { H / L } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  7 @ H , 4 : Vptr  (f=(0 @ L);i=1) @ M2 , 5 : Vlab  M2 @ H , 6 : Vptr  (f=(2 @ L);i=0) @ M1 , 7 : Vint  0 @ M2 , 8 : Vint  0 @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  -3 @ M1 4 : Vlab  M1 @ M2 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vint  10 @ M1 7 : Vlab  M1 @ M1 8 : Vint  5 @ L 9 : Vlab  H @ L  RetReg : 2 Stack2:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  -3 @ M1 4 : Vlab  M1 @ M2 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vint  10 @ M1 7 : Vlab  M1 @ M1 8 : Vint  5 @ L 9 : Vlab  H @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":5196,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.276140928s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.282744+00:00","trial":7,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 2 5 1 : BCall 9 2 5  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M1 , 1 : Vlab  M1 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vint  5 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  6 @ H , 1 : Vint  3 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ M2 , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vlab  L @ L , 7 : Vlab  L @ M2 , 8 : Vlab  M1 @ L , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 5 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  1 @ H 2 : Vptr  (f=(2 @ L);i=0) @ L 3 : Vint  4 @ L 4 : Vlab  M2 @ M1 5 : Vint  4 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  L @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 5 Stack2:  RetPC: 5 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  1 @ H 2 : Vptr  (f=(2 @ L);i=0) @ L 3 : Vint  4 @ L 4 : Vlab  M2 @ M1 5 : Vint  4 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  L @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":5387,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.385539055s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.282482+00:00","trial":8,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 8 6 9 1 : BCall 8 6 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vint  17 @ { H / M1 } ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  7 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  10 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(3 @ L);i=1) @ L , 5 : Vint  12 @ H , 6 : Vlab  M2 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vint  1 @ L , 9 : Vint  -5 @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  -4 @ M1 1 : Vint  5 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  4 @ L 4 : Vint  4 @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  0 @ H 7 : Vlab  M1 @ M2 8 : Vlab  M1 @ L 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 1 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  -4 @ M1 1 : Vint  5 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  4 @ L 4 : Vint  4 @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  0 @ H 7 : Vlab  M1 @ M2 8 : Vlab  M1 @ L 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":20495,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.894018888s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.282663+00:00","trial":6,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 2 3 4 1 : BCall 2 3 4  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vint  0 @ L , Cont2 : 3 : Vint  -2 @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  M2 @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vptr  (f=(2 @ L);i=1) @ { L / H } , Cont2 : 3 : Vlab  L @ L  ] (3 @ L)DFR @ H : [ [ 0 : Vint  3 @ { L / H } , 1 : Vlab  M1 @ { M1 / M2 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  M1 @ M1 , 4 : Vptr  (f=(2 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vlab  H @ M2 , 8 : Vptr  (f=(2 @ L);i=0) @ L , 9 : Vptr  (f=(3 @ L);i=1) @ H ] Stack1:  RetPC: 4 @ M1 RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  -4 @ H 4 : Vlab  M1 @ L 5 : Vptr  (f=(3 @ L);i=0) @ M2 6 : Vint  2 @ H 7 : Vint  -5 @ L 8 : Vint  4 @ M2 9 : Vint  2 @ M2  RetReg : 8 Stack2:  RetPC: 4 @ M1 RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  -4 @ H 4 : Vlab  M1 @ L 5 : Vptr  (f=(3 @ L);i=0) @ M2 6 : Vint  2 @ H 7 : Vint  -5 @ L 8 : Vint  4 @ M2 9 : Vint  2 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":18823,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.898808956s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.320607+00:00","trial":3,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 8 3 4 1 : BCall 8 3 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vint  5 @ { M1 / M2 } , Cont2 : 3 : Vint  2 @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vint  13 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ L ] (2 @ L)DFR @ H : [ [ 0 : Vint  18 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , Cont2 : 3 : Vlab  L @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vlab  M1 @ H , 4 : Vlab  M2 @ M1 , 5 : Vint  16 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vint  0 @ L , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 8 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vint  1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(2 @ L);i=0) @ H 4 : Vint  -3 @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vint  -5 @ M1 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 9 Stack2:  RetPC: 8 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vint  1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(2 @ L);i=0) @ H 4 : Vint  -3 @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vint  -5 @ M1 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":26897,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.137895107s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.282549+00:00","trial":9,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 0 7 6 1 : BCall 0 7 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ M2 , 1 : Vlab  M1 @ { L / H } , Cont2 : 3 : Vlab  H @ H  ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ { L / H } , 1 : Vlab  M2 @ M1 , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ L  ] (3 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M1 / M2 } , 1 : Vint  0 @ { L / H } , Cont2 : 3 : Vlab  M2 @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  0 @ H , 7 : Vlab  M2 @ M1 , 8 : Vint  5 @ L , 9 : Vptr  (f=(2 @ L);i=0) @ L ] Stack1:  RetPC: 17 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ L 1 : Vlab  H @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  M1 @ H 4 : Vlab  H @ M2 5 : Vint  12 @ M1 6 : Vint  19 @ L 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  9 @ M1 9 : Vint  -4 @ M1  RetReg : 1 Stack2:  RetPC: 17 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ L 1 : Vlab  H @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  M1 @ H 4 : Vlab  H @ M2 5 : Vint  12 @ M1 6 : Vint  19 @ L 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  9 @ M1 9 : Vint  -4 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":33041,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.448984146s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.282478+00:00","trial":1,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 6 0 0 1 : BCall 6 0 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  H @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ M1 , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vint  0 @ M1 , 6 : Vint  1 @ L , 7 : Vlab  H @ M1 , 8 : Vint  11 @ L , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":61450,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.326466084s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.282431+00:00","trial":5,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 6 8 1 1 : BCall 6 8 1  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vint  15 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  L @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ L , 4 : Vint  17 @ H , 5 : Vint  18 @ L , 6 : Vint  1 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vlab  M1 @ H , 9 : Vlab  L @ H ] Stack1:  RetPC: 13 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vlab  L @ M2 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  H @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  M2 @ M2 7 : Vlab  M2 @ M1 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 1 Stack2:  RetPC: 13 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vlab  L @ M2 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  H @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  M2 @ M2 7 : Vlab  M2 @ M1 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":130986,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"4.132606983s","timeout":60.0,"timestamp":"2026-01-28T23:08:22.455412+00:00","trial":4,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 4 9 1 1 : BCall 4 9 1 2 : BCall 4 9 1 3 : BCall 4 9 1 4 : BCall 4 9 1 5 : BCall 4 9 1 6 : BCall 4 9 1 7 : BCall 4 9 1 8 : BCall 4 9 1 9 : BCall 4 9 1 10 : BCall 4 9 1 11 : BCall 4 9 1 12 : BCall 4 9 1 13 : BCall 4 9 1 14 : BCall 4 9 1 15 : BCall 4 9 1 16 : BCall 4 9 1 17 : BCall 4 9 1 18 : BCall 4 9 1 19 : BCall 4 9 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M1 / L } , 1 : Vint  2 @ { M2 / M1 } , 2 : Vint  -1 @ M2 , Cont2 : 4 : Vlab  H @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vptr  (f=(0 @ L);i=2) @ H , 2 : Vint  15 @ M2 , 3 : Vlab  M1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vint  7 @ M1 , 5 : Vlab  L @ H , 6 : Vint  6 @ M2 , 7 : Vptr  (f=(0 @ L);i=2) @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 13 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  19 @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vlab  H @ M1 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  M1 @ H 7 : Vint  1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  1 @ M2  RetReg : 6 Stack2:  RetPC: 13 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  19 @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vlab  H @ M1 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  M1 @ H 7 : Vint  1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  1 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":118,"property":"LLNI","strategy":"TargetedGenerator","time":"0.053877115s","timeout":60.0,"timestamp":"2026-01-28T23:08:26.600525+00:00","trial":7,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 1 4 3 1 : BCall 1 4 3 2 : BCall 1 4 3 3 : BCall 1 4 3 4 : BCall 1 4 3 5 : BCall 1 4 3 6 : BCall 1 4 3 7 : BCall 1 4 3 8 : BCall 1 4 3 9 : BCall 1 4 3 10 : BCall 1 4 3 11 : BCall 1 4 3 12 : BCall 1 4 3 13 : BCall 1 4 3 14 : BCall 1 4 3 15 : BCall 1 4 3 16 : BCall 1 4 3 17 : BCall 1 4 3 18 : BCall 1 4 3 19 : BCall 1 4 3  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ H , 1 : Vint  0 @ M2 , Cont2 : 3 : Vlab  M1 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ M2 , 2 : Vint  -1 @ { M2 / L } , Cont2 : 4 : Vlab  M1 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vlab  M2 @ M1 , 5 : Vint  0 @ M2 , 6 : Vlab  L @ L , 7 : Vlab  M2 @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vint  5 @ H ] Stack1:  RetPC: 14 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  0 @ H 2 : Vint  2 @ M2 3 : Vint  19 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  L @ M1 8 : Vint  2 @ M1 9 : Vint  15 @ H  RetReg : 6 Stack2:  RetPC: 14 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  0 @ H 2 : Vint  2 @ M2 3 : Vint  19 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  L @ M1 8 : Vint  2 @ M1 9 : Vint  15 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":287,"property":"LLNI","strategy":"TargetedGenerator","time":"0.077060938s","timeout":60.0,"timestamp":"2026-01-28T23:08:26.600308+00:00","trial":0,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 4 9 1 : BCall 9 4 9 2 : BCall 9 4 9 3 : BCall 9 4 9 4 : BCall 9 4 9 5 : BCall 9 4 9 6 : BCall 9 4 9 7 : BCall 9 4 9 8 : BCall 9 4 9 9 : BCall 9 4 9 10 : BCall 9 4 9 11 : BCall 9 4 9 12 : BCall 9 4 9 13 : BCall 9 4 9 14 : BCall 9 4 9 15 : BCall 9 4 9 16 : BCall 9 4 9 17 : BCall 9 4 9 18 : BCall 9 4 9 19 : BCall 9 4 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vint  -5 @ { L / H } , 2 : Vlab  M2 @ H , 3 : Vlab  M1 @ { L / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(2 @ L);i=2) @ { L / M1 } ] (2 @ L)DFR @ L : [ [ 0 : Vint  2 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ H , 2 : Vlab  M2 @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ H , 2 : Vint  -4 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vlab  L @ M1 , 6 : Vlab  M1 @ H , 7 : Vptr  (f=(3 @ L);i=2) @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  4 @ M2 ] Stack1:  RetPC: 9 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=2) @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vlab  M2 @ L 4 : Vint  -3 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  -2 @ H 8 : Vlab  L @ M2 9 : Vlab  M2 @ H  RetReg : 9 Stack2:  RetPC: 9 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=2) @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vlab  M2 @ L 4 : Vint  -3 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  -2 @ H 8 : Vlab  L @ M2 9 : Vlab  M2 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":108,"property":"LLNI","strategy":"TargetedGenerator","time":"0.020659924s","timeout":60.0,"timestamp":"2026-01-28T23:08:26.855174+00:00","trial":9,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 1 7 4 1 : BCall 1 7 4 2 : BCall 1 7 4 3 : BCall 1 7 4 4 : BCall 1 7 4 5 : BCall 1 7 4 6 : BCall 1 7 4 7 : BCall 1 7 4 8 : BCall 1 7 4 9 : BCall 1 7 4 10 : BCall 1 7 4 11 : BCall 1 7 4 12 : BCall 1 7 4 13 : BCall 1 7 4 14 : BCall 1 7 4 15 : BCall 1 7 4 16 : BCall 1 7 4 17 : BCall 1 7 4 18 : BCall 1 7 4 19 : BCall 1 7 4  PC: 3 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 1 : Vint  -2 @ M1 , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 2 : Vptr  (f=(1 @ L);i=3) @ L , 3 : Vint  15 @ M1 , Cont2 : 5 : Vint  17 @ M2  ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  12 @ { L / H } , 1 : Vint  2 @ { M2 / H } , 2 : Vlab  L @ H , Cont2 : 4 : Vptr  (f=(1 @ L);i=3) @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  5 @ H , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vlab  H @ L , 7 : Vlab  M2 @ M2 , 8 : Vptr  (f=(2 @ L);i=1) @ H , 9 : Vint  10 @ H ] Stack1:  RetPC: 7 @ L RetLAB: H RetRegs: 0 : Vlab  H @ L 1 : Vlab  H @ H 2 : Vint  0 @ L 3 : Vint  9 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=2) @ M2 6 : Vptr  (f=(1 @ L);i=3) @ M2 7 : Vlab  L @ L 8 : Vlab  M1 @ L 9 : Vint  8 @ M2  RetReg : 3 Stack2:  RetPC: 7 @ L RetLAB: H RetRegs: 0 : Vlab  H @ L 1 : Vlab  H @ H 2 : Vint  0 @ L 3 : Vint  9 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=2) @ M2 6 : Vptr  (f=(1 @ L);i=3) @ M2 7 : Vlab  L @ L 8 : Vlab  M1 @ L 9 : Vint  8 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":708,"property":"LLNI","strategy":"TargetedGenerator","time":"0.128765106s","timeout":60.0,"timestamp":"2026-01-28T23:08:26.600541+00:00","trial":3,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 6 5 1 : BCall 9 6 5 2 : BCall 9 6 5 3 : BCall 9 6 5 4 : BCall 9 6 5 5 : BCall 9 6 5 6 : BCall 9 6 5 7 : BCall 9 6 5 8 : BCall 9 6 5 9 : BCall 9 6 5 10 : BCall 9 6 5 11 : BCall 9 6 5 12 : BCall 9 6 5 13 : BCall 9 6 5 14 : BCall 9 6 5 15 : BCall 9 6 5 16 : BCall 9 6 5 17 : BCall 9 6 5 18 : BCall 9 6 5 19 : BCall 9 6 5  PC: 5 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M2 , 1 : Vlab  L @ { M1 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vint  11 @ H , 2 : Vint  3 @ H , 3 : Vlab  L @ M2 ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ H , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , Cont2 : 3 : Vlab  L @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  -1 @ M1 , 5 : Vint  -4 @ H , 6 : Vlab  M2 @ H , 7 : Vint  5 @ H , 8 : Vptr  (f=(1 @ L);i=2) @ L , 9 : Vint  3 @ L ] Stack1:  RetPC: 8 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M2 1 : Vint  16 @ H 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(1 @ L);i=3) @ M2 4 : Vlab  L @ L 5 : Vlab  M1 @ H 6 : Vint  15 @ L 7 : Vlab  H @ L 8 : Vptr  (f=(1 @ L);i=2) @ H 9 : Vlab  M1 @ L  RetReg : 1 Stack2:  RetPC: 8 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M2 1 : Vint  16 @ H 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(1 @ L);i=3) @ M2 4 : Vlab  L @ L 5 : Vlab  M1 @ H 6 : Vint  15 @ L 7 : Vlab  H @ L 8 : Vptr  (f=(1 @ L);i=2) @ H 9 : Vlab  M1 @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":759,"property":"LLNI","strategy":"TargetedGenerator","time":"0.150840998s","timeout":60.0,"timestamp":"2026-01-28T23:08:26.600374+00:00","trial":1,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 8 1 6 1 : BCall 8 1 6 2 : BCall 8 1 6 3 : BCall 8 1 6 4 : BCall 8 1 6 5 : BCall 8 1 6 6 : BCall 8 1 6 7 : BCall 8 1 6 8 : BCall 8 1 6 9 : BCall 8 1 6 10 : BCall 8 1 6 11 : BCall 8 1 6 12 : BCall 8 1 6 13 : BCall 8 1 6 14 : BCall 8 1 6 15 : BCall 8 1 6 16 : BCall 8 1 6 17 : BCall 8 1 6 18 : BCall 8 1 6 19 : BCall 8 1 6  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  M2 @ M1 , 2 : Vptr  (f=(0 @ L);i=1) @ M1 , 3 : Vint  -1 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M1 / M2 } , 1 : Vint  6 @ { L / M1 } , Cont2 : 3 : Vint  5 @ M1  ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vlab  M2 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } ] (3 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / M1 } , 1 : Vlab  M2 @ M1 , Cont2 : 3 : Vint  2 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(2 @ L);i=0) @ L , 5 : Vlab  H @ M1 , 6 : Vint  -1 @ M1 , 7 : Vlab  M2 @ M1 , 8 : Vint  5 @ L , 9 : Vint  2 @ H ] Stack1:  RetPC: 16 @ L RetLAB: L RetRegs: 0 : Vint  -2 @ H 1 : Vptr  (f=(3 @ L);i=0) @ M2 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=2) @ H 4 : Vint  16 @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(0 @ L);i=2) @ H 7 : Vint  2 @ L 8 : Vptr  (f=(2 @ L);i=2) @ M1 9 : Vlab  M1 @ H  RetReg : 0 Stack2:  RetPC: 16 @ L RetLAB: L RetRegs: 0 : Vint  -2 @ H 1 : Vptr  (f=(3 @ L);i=0) @ M2 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=2) @ H 4 : Vint  16 @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(0 @ L);i=2) @ H 7 : Vint  2 @ L 8 : Vptr  (f=(2 @ L);i=2) @ M1 9 : Vlab  M1 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":320,"property":"LLNI","strategy":"TargetedGenerator","time":"0.156769991s","timeout":60.0,"timestamp":"2026-01-28T23:08:26.600411+00:00","trial":2,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 2 0 2 1 : BCall 2 0 2 2 : BCall 2 0 2 3 : BCall 2 0 2 4 : BCall 2 0 2 5 : BCall 2 0 2 6 : BCall 2 0 2 7 : BCall 2 0 2 8 : BCall 2 0 2 9 : BCall 2 0 2 10 : BCall 2 0 2 11 : BCall 2 0 2 12 : BCall 2 0 2 13 : BCall 2 0 2 14 : BCall 2 0 2 15 : BCall 2 0 2 16 : BCall 2 0 2 17 : BCall 2 0 2 18 : BCall 2 0 2 19 : BCall 2 0 2  PC: 2 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 2 : Vlab  M2 @ L , 3 : Vint  -5 @ { M2 / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  M2 @ L , 2 : Vlab  L @ L , 3 : Vlab  L @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=3) @ M1 , 1 : Vint  -4 @ H , 2 : Vptr  (f=(0 @ L);i=2) @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vint  13 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=1) @ H , 7 : Vlab  M2 @ L , 8 : Vlab  M1 @ H , 9 : Vptr  (f=(3 @ L);i=0) @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":183,"property":"LLNI","strategy":"TargetedGenerator","time":"0.120161057s","timeout":60.0,"timestamp":"2026-01-28T23:08:26.835935+00:00","trial":4,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 0 0 1 : BCall 1 0 0 2 : BCall 1 0 0 3 : BCall 1 0 0 4 : BCall 1 0 0 5 : BCall 1 0 0 6 : BCall 1 0 0 7 : BCall 1 0 0 8 : BCall 1 0 0 9 : BCall 1 0 0 10 : BCall 1 0 0 11 : BCall 1 0 0 12 : BCall 1 0 0 13 : BCall 1 0 0 14 : BCall 1 0 0 15 : BCall 1 0 0 16 : BCall 1 0 0 17 : BCall 1 0 0 18 : BCall 1 0 0 19 : BCall 1 0 0  PC: 13 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  5 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M1 / L } , 1 : Vlab  L @ { H / L } , Cont2 : 3 : Vint  11 @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(1 @ L);i=0) @ H , 6 : Vint  8 @ H , 7 : Vptr  (f=(1 @ L);i=0) @ H , 8 : Vlab  L @ H , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 5 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vlab  M1 @ H 2 : Vint  18 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vlab  M1 @ M2 6 : Vlab  M1 @ H 7 : Vint  17 @ M2 8 : Vint  19 @ H 9 : Vint  2 @ H  RetReg : 6 Stack2:  RetPC: 5 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vlab  M1 @ H 2 : Vint  18 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vlab  M1 @ M2 6 : Vlab  M1 @ H 7 : Vint  17 @ M2 8 : Vint  19 @ H 9 : Vint  2 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":533,"property":"LLNI","strategy":"TargetedGenerator","time":"0.202167988s","timeout":60.0,"timestamp":"2026-01-28T23:08:26.600496+00:00","trial":8,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 3 0 3 1 : BCall 3 0 3 2 : BCall 3 0 3 3 : BCall 3 0 3 4 : BCall 3 0 3 5 : BCall 3 0 3 6 : BCall 3 0 3 7 : BCall 3 0 3 8 : BCall 3 0 3 9 : BCall 3 0 3 10 : BCall 3 0 3 11 : BCall 3 0 3 12 : BCall 3 0 3 13 : BCall 3 0 3 14 : BCall 3 0 3 15 : BCall 3 0 3 16 : BCall 3 0 3 17 : BCall 3 0 3 18 : BCall 3 0 3 19 : BCall 3 0 3  PC: 13 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { L / M1 } , 1 : Vlab  L @ { M2 / M1 } , 2 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 3 : Vptr  (f=(1 @ L);i=1) @ L , Cont2 : 5 : Vint  -1 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { M2 / H } , 1 : Vint  14 @ { M1 / M2 } ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vint  10 @ H , 2 : Vlab  H @ L , 3 : Vptr  (f=(0 @ L);i=2) @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vint  5 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  1 @ M1 , 4 : Vint  -3 @ M2 , 5 : Vlab  M2 @ L , 6 : Vptr  (f=(3 @ L);i=1) @ M2 , 7 : Vint  6 @ M2 , 8 : Vlab  M2 @ M1 , 9 : Vptr  (f=(2 @ L);i=0) @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":473,"property":"LLNI","strategy":"TargetedGenerator","time":"0.220174074s","timeout":60.0,"timestamp":"2026-01-28T23:08:26.600646+00:00","trial":5,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 0 0 1 : BCall 4 0 0 2 : BCall 4 0 0 3 : BCall 4 0 0 4 : BCall 4 0 0 5 : BCall 4 0 0 6 : BCall 4 0 0 7 : BCall 4 0 0 8 : BCall 4 0 0 9 : BCall 4 0 0 10 : BCall 4 0 0 11 : BCall 4 0 0 12 : BCall 4 0 0 13 : BCall 4 0 0 14 : BCall 4 0 0 15 : BCall 4 0 0 16 : BCall 4 0 0 17 : BCall 4 0 0 18 : BCall 4 0 0 19 : BCall 4 0 0  PC: 11 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  5 @ M2 , 1 : Vint  -1 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  -5 @ M1 , 1 : Vint  9 @ M2 , 2 : Vint  11 @ L , 3 : Vint  4 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ M1 , 1 : Vlab  L @ M2 , 2 : Vlab  L @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ M2 , 5 : Vlab  L @ L , 6 : Vlab  L @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vint  0 @ H ] Stack1:  RetPC: 16 @ M2 RetLAB: L RetRegs: 0 : Vint  -1 @ M2 1 : Vint  5 @ H 2 : Vint  6 @ M1 3 : Vptr  (f=(1 @ L);i=2) @ L 4 : Vint  -3 @ M1 5 : Vint  5 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  L @ M2 8 : Vlab  M1 @ M1 9 : Vint  -2 @ M2  RetReg : 6 Stack2:  RetPC: 16 @ M2 RetLAB: L RetRegs: 0 : Vint  -1 @ M2 1 : Vint  5 @ H 2 : Vint  6 @ M1 3 : Vptr  (f=(1 @ L);i=2) @ L 4 : Vint  -3 @ M1 5 : Vint  5 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  L @ M2 8 : Vlab  M1 @ M1 9 : Vint  -2 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":709,"property":"LLNI","strategy":"TargetedGenerator","time":"0.249330044s","timeout":60.0,"timestamp":"2026-01-28T23:08:26.600562+00:00","trial":6,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 5 9 1 : BCall 9 5 9 2 : BCall 9 5 9 3 : BCall 9 5 9 4 : BCall 9 5 9 5 : BCall 9 5 9 6 : BCall 9 5 9 7 : BCall 9 5 9 8 : BCall 9 5 9 9 : BCall 9 5 9 10 : BCall 9 5 9 11 : BCall 9 5 9 12 : BCall 9 5 9 13 : BCall 9 5 9 14 : BCall 9 5 9 15 : BCall 9 5 9 16 : BCall 9 5 9 17 : BCall 9 5 9 18 : BCall 9 5 9 19 : BCall 9 5 9  PC: 13 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vlab  M2 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -5 @ { H / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ H , 2 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 3 : Vlab  H @ { M2 / H } , Cont2 : 5 : Vlab  M2 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  2 @ H , 5 : Vlab  H @ H , 6 : Vlab  H @ M2 , 7 : Vlab  M2 @ H , 8 : Vint  2 @ L , 9 : Vint  0 @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":117,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.020887852s","timeout":60.0,"timestamp":"2026-01-28T23:08:27.037507+00:00","trial":7,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 4 8 3 1 : BCall 4 8 3 2 : BCall 4 8 3 3 : BCall 4 8 3 4 : BCall 4 8 3 5 : BCall 4 8 3 6 : BCall 4 8 3 7 : BCall 4 8 3 8 : BCall 4 8 3 9 : BCall 4 8 3 10 : BCall 4 8 3 11 : BCall 4 8 3 12 : BCall 4 8 3 13 : BCall 4 8 3 14 : BCall 4 8 3 15 : BCall 4 8 3 16 : BCall 4 8 3 17 : BCall 4 8 3 18 : BCall 4 8 3 19 : BCall 4 8 3  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 1 : Vint  14 @ { M1 / L } , 2 : Vint  7 @ { L / M1 } , 3 : Vptr  (f=(1 @ L);i=0) @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  1 @ L , 5 : Vint  1 @ H , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vint  0 @ M1 , 8 : Vlab  L @ M2 , 9 : Vint  -1 @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":71,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.030867100s","timeout":60.0,"timestamp":"2026-01-28T23:08:27.037818+00:00","trial":5,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 4 3 0 1 : BCall 4 3 0 2 : BCall 4 3 0 3 : BCall 4 3 0 4 : BCall 4 3 0 5 : BCall 4 3 0 6 : BCall 4 3 0 7 : BCall 4 3 0 8 : BCall 4 3 0 9 : BCall 4 3 0 10 : BCall 4 3 0 11 : BCall 4 3 0 12 : BCall 4 3 0 13 : BCall 4 3 0 14 : BCall 4 3 0 15 : BCall 4 3 0 16 : BCall 4 3 0 17 : BCall 4 3 0 18 : BCall 4 3 0 19 : BCall 4 3 0  PC: 12 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -5 @ H , 1 : Vint  0 @ L , 2 : Vint  2 @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=3) @ M2 , 1 : Vint  -1 @ L , 2 : Vint  1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vlab  L @ M2 , 4 : Vint  1 @ M1 , 5 : Vint  3 @ H , 6 : Vptr  (f=(0 @ L);i=3) @ M1 , 7 : Vint  16 @ L , 8 : Vlab  H @ L , 9 : Vint  0 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":18,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.071341991s","timeout":60.0,"timestamp":"2026-01-28T23:08:27.037555+00:00","trial":4,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 8 3 1 : BCall 4 8 3 2 : BCall 4 8 3 3 : BCall 4 8 3 4 : BCall 4 8 3 5 : BCall 4 8 3 6 : BCall 4 8 3 7 : BCall 4 8 3 8 : BCall 4 8 3 9 : BCall 4 8 3 10 : BCall 4 8 3 11 : BCall 4 8 3 12 : BCall 4 8 3 13 : BCall 4 8 3 14 : BCall 4 8 3 15 : BCall 4 8 3 16 : BCall 4 8 3 17 : BCall 4 8 3 18 : BCall 4 8 3 19 : BCall 4 8 3  PC: 16 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ L , 2 : Vlab  H @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ L , 1 : Vint  3 @ M1 , 2 : Vlab  L @ { M2 / M1 } ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 1 : Vlab  M1 @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } , 1 : Vlab  M1 @ { M2 / H } , 2 : Vint  -5 @ { M1 / L } , 3 : Vlab  M2 @ { M2 / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(2 @ L);i=0) @ M2 , 3 : Vint  0 @ H , 4 : Vint  5 @ M2 , 5 : Vint  3 @ L , 6 : Vint  5 @ L , 7 : Vint  -3 @ H , 8 : Vlab  H @ H , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 17 @ L RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vint  -3 @ L 2 : Vint  0 @ M2 3 : Vint  19 @ H 4 : Vint  13 @ H 5 : Vlab  L @ H 6 : Vint  1 @ H 7 : Vint  11 @ M2 8 : Vlab  M1 @ H 9 : Vlab  M1 @ M1  RetReg : 1 Stack2:  RetPC: 17 @ L RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vint  -3 @ L 2 : Vint  0 @ M2 3 : Vint  19 @ H 4 : Vint  13 @ H 5 : Vlab  L @ H 6 : Vint  1 @ H 7 : Vint  11 @ M2 8 : Vlab  M1 @ H 9 : Vlab  M1 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":495,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.125709057s","timeout":60.0,"timestamp":"2026-01-28T23:08:27.037455+00:00","trial":3,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 0 4 2 1 : BCall 0 4 2 2 : BCall 0 4 2 3 : BCall 0 4 2 4 : BCall 0 4 2 5 : BCall 0 4 2 6 : BCall 0 4 2 7 : BCall 0 4 2 8 : BCall 0 4 2 9 : BCall 0 4 2 10 : BCall 0 4 2 11 : BCall 0 4 2 12 : BCall 0 4 2 13 : BCall 0 4 2 14 : BCall 0 4 2 15 : BCall 0 4 2 16 : BCall 0 4 2 17 : BCall 0 4 2 18 : BCall 0 4 2 19 : BCall 0 4 2  PC: 6 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vptr  (f=(3 @ L);i=0) @ M2 , 3 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ M1 , 1 : Vlab  M2 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vint  8 @ M1 , 1 : Vlab  H @ M2 , 2 : Vlab  M2 @ L ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  4 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vlab  M2 @ H , 5 : Vlab  M1 @ M2 , 6 : Vint  -5 @ M2 , 7 : Vptr  (f=(2 @ L);i=1) @ L , 8 : Vptr  (f=(0 @ L);i=3) @ H , 9 : Vint  4 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  -3 @ M2 1 : Vptr  (f=(2 @ L);i=1) @ L 2 : Vint  10 @ H 3 : Vlab  H @ M1 4 : Vlab  M1 @ H 5 : Vptr  (f=(2 @ L);i=2) @ M2 6 : Vlab  H @ L 7 : Vptr  (f=(2 @ L);i=2) @ M2 8 : Vptr  (f=(0 @ L);i=3) @ L 9 : Vlab  L @ H  RetReg : 6 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  -3 @ M2 1 : Vptr  (f=(2 @ L);i=1) @ L 2 : Vint  10 @ H 3 : Vlab  H @ M1 4 : Vlab  M1 @ H 5 : Vptr  (f=(2 @ L);i=2) @ M2 6 : Vlab  H @ L 7 : Vptr  (f=(2 @ L);i=2) @ M2 8 : Vptr  (f=(0 @ L);i=3) @ L 9 : Vlab  L @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":714,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.154277086s","timeout":60.0,"timestamp":"2026-01-28T23:08:27.037801+00:00","trial":8,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 3 0 0 1 : BCall 3 0 0 2 : BCall 3 0 0 3 : BCall 3 0 0 4 : BCall 3 0 0 5 : BCall 3 0 0 6 : BCall 3 0 0 7 : BCall 3 0 0 8 : BCall 3 0 0 9 : BCall 3 0 0 10 : BCall 3 0 0 11 : BCall 3 0 0 12 : BCall 3 0 0 13 : BCall 3 0 0 14 : BCall 3 0 0 15 : BCall 3 0 0 16 : BCall 3 0 0 17 : BCall 3 0 0 18 : BCall 3 0 0 19 : BCall 3 0 0  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vint  1 @ { M1 / L } , 2 : Vint  5 @ { M2 / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ { H / M1 } , 1 : Vint  9 @ { H / L } , Cont2 : 3 : Vlab  H @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  5 @ L , 4 : Vlab  H @ H , 5 : Vptr  (f=(0 @ L);i=2) @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vlab  M2 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 19 @ H RetLAB: L RetRegs: 0 : Vint  0 @ M2 1 : Vlab  M2 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  18 @ M1 5 : Vint  5 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vint  -4 @ L 9 : Vlab  M2 @ M1  RetReg : 0 Stack2:  RetPC: 19 @ H RetLAB: L RetRegs: 0 : Vint  0 @ M2 1 : Vlab  M2 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  18 @ M1 5 : Vint  5 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vint  -4 @ L 9 : Vlab  M2 @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":63,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.161003113s","timeout":60.0,"timestamp":"2026-01-28T23:08:27.037242+00:00","trial":0,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 2 6 9 1 : BCall 2 6 9 2 : BCall 2 6 9 3 : BCall 2 6 9 4 : BCall 2 6 9 5 : BCall 2 6 9 6 : BCall 2 6 9 7 : BCall 2 6 9 8 : BCall 2 6 9 9 : BCall 2 6 9 10 : BCall 2 6 9 11 : BCall 2 6 9 12 : BCall 2 6 9 13 : BCall 2 6 9 14 : BCall 2 6 9 15 : BCall 2 6 9 16 : BCall 2 6 9 17 : BCall 2 6 9 18 : BCall 2 6 9 19 : BCall 2 6 9  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { M1 / H } , 1 : Vint  -1 @ { H / L } ] (1 @ L)DFR @ H : [ [ 0 : Vint  4 @ L , 1 : Vint  0 @ { H / M2 } , 2 : Vlab  M1 @ { M1 / M2 } , 3 : Vlab  M1 @ { M1 / L } , Cont2 : 5 : Vlab  M1 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  L @ H , 5 : Vlab  M1 @ M2 , 6 : Vlab  L @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vint  14 @ M2 , 9 : Vlab  L @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  10 @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  L @ H 3 : Vlab  M2 @ L 4 : Vint  0 @ M2 5 : Vint  5 @ H 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vint  15 @ H 8 : Vptr  (f=(1 @ L);i=3) @ M2 9 : Vint  15 @ M2  RetReg : 3 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  10 @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  L @ H 3 : Vlab  M2 @ L 4 : Vint  0 @ M2 5 : Vint  5 @ H 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vint  15 @ H 8 : Vptr  (f=(1 @ L);i=3) @ M2 9 : Vint  15 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":818,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.185638905s","timeout":60.0,"timestamp":"2026-01-28T23:08:27.037290+00:00","trial":2,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 7 2 3 1 : BCall 7 2 3 2 : BCall 7 2 3 3 : BCall 7 2 3 4 : BCall 7 2 3 5 : BCall 7 2 3 6 : BCall 7 2 3 7 : BCall 7 2 3 8 : BCall 7 2 3 9 : BCall 7 2 3 10 : BCall 7 2 3 11 : BCall 7 2 3 12 : BCall 7 2 3 13 : BCall 7 2 3 14 : BCall 7 2 3 15 : BCall 7 2 3 16 : BCall 7 2 3 17 : BCall 7 2 3 18 : BCall 7 2 3 19 : BCall 7 2 3  PC: 2 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  L @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 2 : Vptr  (f=(0 @ L);i=2) @ M1 , Cont2 : 4 : Vint  14 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  -2 @ L , 6 : Vint  4 @ M1 , 7 : Vint  3 @ L , 8 : Vint  -1 @ L , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":1113,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.215806961s","timeout":60.0,"timestamp":"2026-01-28T23:08:27.070936+00:00","trial":6,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 6 2 2 1 : BCall 6 2 2 2 : BCall 6 2 2 3 : BCall 6 2 2 4 : BCall 6 2 2 5 : BCall 6 2 2 6 : BCall 6 2 2 7 : BCall 6 2 2 8 : BCall 6 2 2 9 : BCall 6 2 2 10 : BCall 6 2 2 11 : BCall 6 2 2 12 : BCall 6 2 2 13 : BCall 6 2 2 14 : BCall 6 2 2 15 : BCall 6 2 2 16 : BCall 6 2 2 17 : BCall 6 2 2 18 : BCall 6 2 2 19 : BCall 6 2 2  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=2) @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=3) @ { M1 / L } , Cont2 : 3 : Vlab  H @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vint  7 @ H , 1 : Vlab  H @ H , 2 : Vint  14 @ { L / H } , 3 : Vlab  M2 @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  14 @ H , 1 : Vlab  M2 @ L , 2 : Vint  5 @ M1 , 3 : Vptr  (f=(1 @ L);i=3) @ M2 ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ { M1 / H } , 1 : Vint  15 @ { M2 / M1 } , 2 : Vlab  L @ { H / L } , 3 : Vlab  L @ { M2 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(3 @ L);i=0) @ L , 2 : Vlab  L @ M2 , 3 : Vlab  L @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(3 @ L);i=3) @ H , 6 : Vint  3 @ M1 , 7 : Vptr  (f=(2 @ L);i=3) @ M1 , 8 : Vptr  (f=(3 @ L);i=2) @ H , 9 : Vint  4 @ M2 ] Stack1:  RetPC: 6 @ H RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vlab  L @ H 3 : Vlab  L @ M2 4 : Vlab  M2 @ H 5 : Vptr  (f=(2 @ L);i=3) @ M1 6 : Vint  -4 @ H 7 : Vint  -3 @ M1 8 : Vlab  H @ H 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 9 Stack2:  RetPC: 6 @ H RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vlab  L @ H 3 : Vlab  L @ M2 4 : Vlab  M2 @ H 5 : Vptr  (f=(2 @ L);i=3) @ M1 6 : Vint  -4 @ H 7 : Vint  -3 @ M1 8 : Vlab  H @ H 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":1066,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.272032022s","timeout":60.0,"timestamp":"2026-01-28T23:08:27.037719+00:00","trial":1,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 6 7 0 1 : BCall 6 7 0 2 : BCall 6 7 0 3 : BCall 6 7 0 4 : BCall 6 7 0 5 : BCall 6 7 0 6 : BCall 6 7 0 7 : BCall 6 7 0 8 : BCall 6 7 0 9 : BCall 6 7 0 10 : BCall 6 7 0 11 : BCall 6 7 0 12 : BCall 6 7 0 13 : BCall 6 7 0 14 : BCall 6 7 0 15 : BCall 6 7 0 16 : BCall 6 7 0 17 : BCall 6 7 0 18 : BCall 6 7 0 19 : BCall 6 7 0  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  15 @ M2 , 1 : Vint  17 @ M2 , 2 : Vint  2 @ { H / M2 } , Cont2 : 4 : Vptr  (f=(0 @ L);i=1) @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(0 @ L);i=1) @ L , 5 : Vlab  L @ L , 6 : Vint  15 @ L , 7 : Vlab  M1 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vint  10 @ M2 ] Stack1:  RetPC: 5 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  L @ L 4 : Vlab  H @ H 5 : Vint  12 @ M2 6 : Vint  0 @ M2 7 : Vptr  (f=(0 @ L);i=2) @ M1 8 : Vint  3 @ H 9 : Vint  6 @ M2  RetReg : 0 Stack2:  RetPC: 5 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  L @ L 4 : Vlab  H @ H 5 : Vint  12 @ M2 6 : Vint  0 @ M2 7 : Vptr  (f=(0 @ L);i=2) @ M1 8 : Vint  3 @ H 9 : Vint  6 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_3"],"passed":1611,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.254992962s","timeout":60.0,"timestamp":"2026-01-28T23:08:27.076961+00:00","trial":9,"workload":"IFC"},"hash":"620d5de95d62dbffa658e56e368a9709346c1712"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 6 7 0 1 : BCall 6 7 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 1 : Vlab  H @ { H / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { L / M2 } , 1 : Vlab  H @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  1 @ H , 5 : Vlab  M2 @ H , 6 : Vint  0 @ M1 , 7 : Vlab  L @ M2 , 8 : Vint  0 @ M1 , 9 : Vint  1 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  L @ H 2 : Vint  -2 @ M2 3 : Vlab  M1 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  1 @ L 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  -3 @ H 8 : Vint  -1 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  L @ H 2 : Vint  -2 @ M2 3 : Vlab  M1 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  1 @ L 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  -3 @ H 8 : Vint  -1 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":3,"property":"LLNI","strategy":"BespokeGenerator","time":"0.002860069s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.239084+00:00","trial":2,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 6 1 3 1 : BCall 6 1 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , Cont2 : 3 : Vlab  H @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { L / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  L @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  H @ M2 , 6 : Vint  1 @ H , 7 : Vlab  L @ L , 8 : Vint  3 @ H , 9 : Vlab  H @ H ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M1 @ M2 4 : Vlab  M2 @ L 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  4 @ H 7 : Vint  0 @ M1 8 : Vint  0 @ M1 9 : Vint  2 @ M1  RetReg : 7 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M1 @ M2 4 : Vlab  M2 @ L 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  4 @ H 7 : Vint  0 @ M1 8 : Vint  0 @ M1 9 : Vint  2 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":173,"property":"LLNI","strategy":"BespokeGenerator","time":"0.015569925s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.238983+00:00","trial":1,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 8 1 4 1 : BCall 8 1 4  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { L / M1 } , 1 : Vlab  M1 @ { L / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  L @ L , 6 : Vlab  H @ L , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vint  1 @ M2 , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  0 @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  0 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 2 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  0 @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  0 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":373,"property":"LLNI","strategy":"BespokeGenerator","time":"0.022397995s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.239076+00:00","trial":4,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 4 5 3 1 : BCall 4 5 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -5 @ M1 , 1 : Vlab  M1 @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  1 @ H , 5 : Vlab  L @ M1 , 6 : Vint  0 @ L , 7 : Vlab  L @ M1 , 8 : Vlab  H @ M2 , 9 : Vint  5 @ L ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  1 @ M1 3 : Vint  -5 @ H 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  H @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 1 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  1 @ M1 3 : Vint  -5 @ H 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  H @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":243,"property":"LLNI","strategy":"BespokeGenerator","time":"0.023954868s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.239001+00:00","trial":3,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 8 6 3 1 : BCall 8 6 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / L } , 1 : Vint  -4 @ { M2 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  1 @ M1 , 5 : Vint  1 @ L , 6 : Vlab  H @ M1 , 7 : Vlab  H @ H , 8 : Vint  1 @ H , 9 : Vint  1 @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M2 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  1 @ M1 8 : Vlab  H @ M2 9 : Vlab  L @ M1  RetReg : 3 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M2 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  1 @ M1 8 : Vlab  H @ M2 9 : Vlab  L @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":191,"property":"LLNI","strategy":"BespokeGenerator","time":"0.023813963s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.238957+00:00","trial":7,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 6 8 0 1 : BCall 6 8 0  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vint  3 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  3 @ { M2 / H } , 1 : Vint  0 @ { H / M1 } , Cont2 : 3 : Vlab  M2 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M2 / H } , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 3 : Vint  1 @ { M2 / H } , 4 : Vint  0 @ { L / M2 } , 5 : Vlab  H @ { L / M2 } , 6 : Vint  0 @ M2 , 7 : Vint  0 @ { L / M1 } , 8 : Vlab  L @ L , 9 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  0 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  1 @ M1 4 : Vint  -1 @ M2 5 : Vlab  M1 @ L 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M1 @ L  RetReg : 9 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  0 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  1 @ M1 4 : Vint  -1 @ M2 5 : Vlab  M1 @ L 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M1 @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":609,"property":"LLNI","strategy":"BespokeGenerator","time":"0.089575052s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.415914+00:00","trial":9,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 7 1 5 1 : BCall 7 1 5  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ { M1 / L } , 1 : Vlab  L @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 6 : Vlab  L @ H , 7 : Vint  1 @ { M1 / L } , 8 : Vint  0 @ M2 , 9 : Vptr  (f=(1 @ L);i=1) @ { L / H } ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  5 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  5 @ H 3 : Vlab  L @ M1 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vint  1 @ L 6 : Vint  1 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  5 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  5 @ H 3 : Vlab  L @ M1 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vint  1 @ L 6 : Vint  1 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":869,"property":"LLNI","strategy":"BespokeGenerator","time":"0.118710041s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.238904+00:00","trial":5,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 5 2 0 1 : BCall 5 2 0  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ H , 1 : Vlab  H @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vlab  L @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vint  0 @ M2 , 6 : Vlab  M1 @ M1 , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vlab  H @ L ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ H 1 : Vint  1 @ H 2 : Vint  0 @ L 3 : Vint  1 @ M2 4 : Vint  -1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vint  0 @ H 8 : Vint  1 @ M2 9 : Vint  -2 @ M1  RetReg : 1 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ H 1 : Vint  1 @ H 2 : Vint  0 @ L 3 : Vint  1 @ M2 4 : Vint  -1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vint  0 @ H 8 : Vint  1 @ M2 9 : Vint  -2 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":952,"property":"LLNI","strategy":"BespokeGenerator","time":"0.128268003s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.238846+00:00","trial":0,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 2 0 0 1 : BCall 2 0 0  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vint  0 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ L , 1 : Vint  1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ M1 , 3 : Vlab  L @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vlab  L @ M2 , 7 : Vlab  M2 @ M2 , 8 : Vlab  H @ M2 , 9 : Vint  0 @ L ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vint  0 @ M2 2 : Vlab  H @ H 3 : Vint  -3 @ H 4 : Vlab  H @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  L @ L 7 : Vint  -1 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  H @ M2  RetReg : 6 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vint  0 @ M2 2 : Vlab  H @ H 3 : Vint  -3 @ H 4 : Vlab  H @ M2 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  L @ L 7 : Vint  -1 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  H @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":88,"property":"LLNI","strategy":"BespokeGenerator","time":"0.137516975s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.405358+00:00","trial":8,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 4 4 1 : BCall 1 4 4  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ { L / H } , Cont2 : 3 : Vint  1 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vint  2 @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vlab  L @ L , 6 : Vint  0 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  0 @ M2 2 : Vint  1 @ M2 3 : Vint  0 @ H 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vlab  M1 @ M2 6 : Vlab  M2 @ H 7 : Vlab  L @ L 8 : Vlab  M1 @ H 9 : Vint  3 @ H  RetReg : 7 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  0 @ M2 2 : Vint  1 @ M2 3 : Vint  0 @ H 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vlab  M1 @ M2 6 : Vlab  M2 @ H 7 : Vlab  L @ L 8 : Vlab  M1 @ H 9 : Vint  3 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":888,"property":"LLNI","strategy":"BespokeGenerator","time":"0.196750879s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.238914+00:00","trial":6,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 3 2 7 1 : BCall 3 2 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -1 @ { M2 / L } , 1 : Vlab  H @ { M2 / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { H / L } , 1 : Vint  7 @ { M2 / H } , Cont2 : 3 : Vlab  M1 @ L  ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { M1 / L } , 1 : Vptr  (f=(3 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vint  -1 @ M2  ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ { H / L } , 1 : Vlab  M2 @ { L / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  1 @ M2 , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vptr  (f=(1 @ L);i=1) @ H , 6 : Vptr  (f=(0 @ L);i=1) @ M1 , 7 : Vlab  H @ M2 , 8 : Vlab  M1 @ L , 9 : Vint  12 @ H ] Stack1:  RetPC: 19 @ L RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  H @ H 2 : Vint  4 @ L 3 : Vlab  L @ M1 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vint  11 @ M2 6 : Vlab  L @ M2 7 : Vint  1 @ M2 8 : Vint  9 @ L 9 : Vlab  L @ L  RetReg : 8 Stack2:  RetPC: 19 @ L RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  H @ H 2 : Vint  4 @ L 3 : Vlab  L @ M1 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vint  11 @ M2 6 : Vlab  L @ M2 7 : Vint  1 @ M2 8 : Vint  9 @ L 9 : Vlab  L @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":1211,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.057416201s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.600537+00:00","trial":1,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 2 9 9 1 : BCall 2 9 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  3 @ M1 , 1 : Vint  -4 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , 1 : Vlab  M1 @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { M1 / M2 } , 1 : Vlab  H @ { L / M1 } , Cont2 : 3 : Vint  2 @ L  ] (3 @ L)DFR @ H : [ [ 0 : Vint  -3 @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vint  5 @ L , 7 : Vlab  H @ L , 8 : Vint  18 @ M2 , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 14 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vptr  (f=(3 @ L);i=0) @ H 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  L @ H 5 : Vint  16 @ M2 6 : Vint  5 @ M2 7 : Vint  4 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  H @ M2  RetReg : 6 Stack2:  RetPC: 14 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vptr  (f=(3 @ L);i=0) @ H 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  L @ H 5 : Vint  16 @ M2 6 : Vint  5 @ M2 7 : Vint  4 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  H @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":733,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.099848032s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.681981+00:00","trial":4,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 7 0 5 1 : BCall 7 0 5  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vlab  L @ { M1 / M2 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ M1 , 1 : Vptr  (f=(3 @ L);i=1) @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ { L / H } ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ { H / M1 } , 1 : Vlab  M1 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  3 @ H , 5 : Vint  1 @ M2 , 6 : Vint  1 @ L , 7 : Vint  0 @ H , 8 : Vlab  M2 @ H , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 4 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  L @ H 2 : Vptr  (f=(3 @ L);i=0) @ M1 3 : Vlab  M2 @ H 4 : Vptr  (f=(3 @ L);i=0) @ M2 5 : Vint  3 @ M2 6 : Vint  2 @ M2 7 : Vlab  H @ M2 8 : Vptr  (f=(2 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 6 Stack2:  RetPC: 4 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  L @ H 2 : Vptr  (f=(3 @ L);i=0) @ M1 3 : Vlab  M2 @ H 4 : Vptr  (f=(3 @ L);i=0) @ M2 5 : Vint  3 @ M2 6 : Vint  2 @ M2 7 : Vlab  H @ M2 8 : Vptr  (f=(2 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":3235,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.227701187s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.600598+00:00","trial":8,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 0 5 4 1 : BCall 0 5 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vlab  M1 @ { M1 / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { L / H } , 1 : Vlab  M2 @ { H / L } , Cont2 : 3 : Vint  10 @ M1  ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ { M1 / M2 } , Cont2 : 3 : Vlab  M2 @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  1 @ H , 5 : Vlab  H @ L , 6 : Vint  2 @ M2 , 7 : Vint  6 @ M1 , 8 : Vlab  M2 @ H , 9 : Vint  0 @ L ] Stack1:  RetPC: 4 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M2 1 : Vint  1 @ M1 2 : Vptr  (f=(2 @ L);i=0) @ M1 3 : Vint  13 @ L 4 : Vlab  M1 @ M2 5 : Vint  6 @ M1 6 : Vint  3 @ L 7 : Vint  9 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vint  0 @ M2  RetReg : 8 Stack2:  RetPC: 4 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M2 1 : Vint  1 @ M1 2 : Vptr  (f=(2 @ L);i=0) @ M1 3 : Vint  13 @ L 4 : Vlab  M1 @ M2 5 : Vint  6 @ M1 6 : Vint  3 @ L 7 : Vint  9 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vint  0 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":1452,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.256139040s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.600572+00:00","trial":5,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 6 4 4 1 : BCall 6 4 4  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ M2 , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vlab  M2 @ { M2 / L } ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(2 @ L);i=1) @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ M2 , 2 : Vint  0 @ M2 , 3 : Vint  0 @ M2 , 4 : Vlab  L @ L , 5 : Vint  0 @ H , 6 : Vint  0 @ H , 7 : Vint  6 @ L , 8 : Vint  0 @ H , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  RetPC: 10 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  -4 @ M1 5 : Vlab  L @ L 6 : Vint  3 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vlab  M2 @ M2 9 : Vint  19 @ M1  RetReg : 3 Stack2:  RetPC: 10 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  -4 @ M1 5 : Vlab  L @ L 6 : Vint  3 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vlab  M2 @ M2 9 : Vint  19 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":4173,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.306123972s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.600491+00:00","trial":2,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 2 3 1 1 : BCall 2 3 1  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { L / M2 } , 1 : Vlab  H @ H , Cont2 : 3 : Vint  15 @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  L @ M1 ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { M1 / L } , 1 : Vint  -5 @ { M2 / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ M2 , 3 : Vlab  L @ L , 4 : Vint  0 @ M1 , 5 : Vlab  L @ L , 6 : Vlab  L @ M2 , 7 : Vlab  L @ M1 , 8 : Vlab  M2 @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 2 @ H RetLAB: M2 RetRegs: 0 : Vint  -4 @ M2 1 : Vint  2 @ M2 2 : Vlab  M2 @ M1 3 : Vint  6 @ M1 4 : Vint  1 @ L 5 : Vlab  H @ L 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  M2 @ M1 8 : Vint  -5 @ L 9 : Vlab  L @ M1  RetReg : 3 Stack2:  RetPC: 2 @ H RetLAB: M2 RetRegs: 0 : Vint  -4 @ M2 1 : Vint  2 @ M2 2 : Vlab  M2 @ M1 3 : Vint  6 @ M1 4 : Vint  1 @ L 5 : Vlab  H @ L 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  M2 @ M1 8 : Vint  -5 @ L 9 : Vlab  L @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":3759,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.308137178s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.600723+00:00","trial":7,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 3 0 5 1 : BCall 3 0 5  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / M2 } , 1 : Vint  9 @ { M1 / L } ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vint  1 @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(2 @ L);i=1) @ M1 , 5 : Vint  1 @ H , 6 : Vint  0 @ M1 , 7 : Vlab  M2 @ H , 8 : Vint  3 @ M2 , 9 : Vptr  (f=(3 @ L);i=0) @ L ] Stack1:  RetPC: 16 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  L @ L 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vptr  (f=(3 @ L);i=0) @ M2 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(2 @ L);i=1) @ M1 8 : Vint  -3 @ M2 9 : Vlab  M1 @ M2  RetReg : 3 Stack2:  RetPC: 16 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  L @ L 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vptr  (f=(3 @ L);i=0) @ M2 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(2 @ L);i=1) @ M1 8 : Vint  -3 @ M2 9 : Vlab  M1 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":1350,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.107480049s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.801767+00:00","trial":9,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 3 2 3 1 : BCall 3 2 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  11 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  -5 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ M2 , 3 : Vint  0 @ H , 4 : Vptr  (f=(1 @ L);i=1) @ M1 , 5 : Vlab  M2 @ L , 6 : Vlab  H @ M2 , 7 : Vlab  M1 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":11253,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.588356972s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.600616+00:00","trial":3,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 5 4 1 1 : BCall 5 4 1  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { L / M2 } , 1 : Vlab  H @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M1 , 1 : Vint  -5 @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vlab  L @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M1 / L } , 1 : Vint  1 @ { M2 / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vptr  (f=(1 @ L);i=0) @ H , 4 : Vlab  L @ H , 5 : Vint  1 @ H , 6 : Vint  17 @ M2 , 7 : Vint  13 @ L , 8 : Vint  5 @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 7 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ M1 2 : Vint  1 @ L 3 : Vptr  (f=(3 @ L);i=0) @ M2 4 : Vint  0 @ L 5 : Vint  7 @ M1 6 : Vint  1 @ M1 7 : Vlab  M2 @ L 8 : Vlab  L @ M2 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 6 Stack2:  RetPC: 7 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ M1 2 : Vint  1 @ L 3 : Vptr  (f=(3 @ L);i=0) @ M2 4 : Vint  0 @ L 5 : Vint  7 @ M1 6 : Vint  1 @ M1 7 : Vlab  M2 @ L 8 : Vlab  L @ M2 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":13753,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.620667934s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.600661+00:00","trial":6,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 5 4 6 1 : BCall 5 4 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  15 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 1 : Vlab  H @ { M1 / H } , Cont2 : 3 : Vlab  H @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vlab  L @ M2 , 3 : Vint  0 @ L , 4 : Vlab  L @ M2 , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vint  11 @ L , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 15 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  16 @ L 3 : Vlab  L @ L 4 : Vint  8 @ H 5 : Vint  -4 @ H 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vint  0 @ M2 9 : Vint  9 @ M1  RetReg : 4 Stack2:  RetPC: 15 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  16 @ L 3 : Vlab  L @ L 4 : Vint  8 @ H 5 : Vint  -4 @ H 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vint  0 @ M2 9 : Vint  9 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":16137,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.705671072s","timeout":60.0,"timestamp":"2026-01-28T23:08:57.600433+00:00","trial":0,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 6 7 3 1 : BCall 6 7 3 2 : BCall 6 7 3 3 : BCall 6 7 3 4 : BCall 6 7 3 5 : BCall 6 7 3 6 : BCall 6 7 3 7 : BCall 6 7 3 8 : BCall 6 7 3 9 : BCall 6 7 3 10 : BCall 6 7 3 11 : BCall 6 7 3 12 : BCall 6 7 3 13 : BCall 6 7 3 14 : BCall 6 7 3 15 : BCall 6 7 3 16 : BCall 6 7 3 17 : BCall 6 7 3 18 : BCall 6 7 3 19 : BCall 6 7 3  PC: 15 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { H / M2 } , 1 : Vlab  M1 @ { L / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { H / L } , 1 : Vlab  L @ { L / H } ] (2 @ L)DFR @ L : [ [ 0 : Vint  13 @ L , 1 : Vptr  (f=(2 @ L);i=1) @ M1 , 2 : Vint  -3 @ H , 3 : Vlab  H @ L ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 1 : Vlab  L @ { H / M1 } , 2 : Vint  8 @ { H / M1 } , 3 : Vptr  (f=(3 @ L);i=3) @ H , Cont2 : 5 : Vint  8 @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  4 @ L , 5 : Vptr  (f=(1 @ L);i=1) @ M2 , 6 : Vint  18 @ H , 7 : Vlab  H @ H , 8 : Vint  10 @ L , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 14 @ M1 RetLAB: H RetRegs: 0 : Vint  3 @ M1 1 : Vlab  M2 @ M2 2 : Vlab  H @ H 3 : Vint  19 @ L 4 : Vlab  M2 @ M2 5 : Vint  5 @ M1 6 : Vint  8 @ H 7 : Vint  1 @ L 8 : Vint  5 @ H 9 : Vint  -5 @ M2  RetReg : 4 Stack2:  RetPC: 14 @ M1 RetLAB: H RetRegs: 0 : Vint  3 @ M1 1 : Vlab  M2 @ M2 2 : Vlab  H @ H 3 : Vint  19 @ L 4 : Vlab  M2 @ M2 5 : Vint  5 @ M1 6 : Vint  8 @ H 7 : Vint  1 @ L 8 : Vint  5 @ H 9 : Vint  -5 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":21,"property":"LLNI","strategy":"TargetedGenerator","time":"0.006028891s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.314849+00:00","trial":4,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 6 1 7 1 : BCall 6 1 7 2 : BCall 6 1 7 3 : BCall 6 1 7 4 : BCall 6 1 7 5 : BCall 6 1 7 6 : BCall 6 1 7 7 : BCall 6 1 7 8 : BCall 6 1 7 9 : BCall 6 1 7 10 : BCall 6 1 7 11 : BCall 6 1 7 12 : BCall 6 1 7 13 : BCall 6 1 7 14 : BCall 6 1 7 15 : BCall 6 1 7 16 : BCall 6 1 7 17 : BCall 6 1 7 18 : BCall 6 1 7 19 : BCall 6 1 7  PC: 7 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vlab  M1 @ M1 , 2 : Vptr  (f=(1 @ L);i=2) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ L , 1 : Vint  9 @ H , 2 : Vlab  H @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vlab  L @ L , 3 : Vint  2 @ H , 4 : Vlab  L @ L , 5 : Vlab  M2 @ H , 6 : Vint  4 @ H , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vptr  (f=(1 @ L);i=2) @ H , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":48,"property":"LLNI","strategy":"TargetedGenerator","time":"0.023021936s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.314724+00:00","trial":0,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 8 5 9 1 : BCall 8 5 9 2 : BCall 8 5 9 3 : BCall 8 5 9 4 : BCall 8 5 9 5 : BCall 8 5 9 6 : BCall 8 5 9 7 : BCall 8 5 9 8 : BCall 8 5 9 9 : BCall 8 5 9 10 : BCall 8 5 9 11 : BCall 8 5 9 12 : BCall 8 5 9 13 : BCall 8 5 9 14 : BCall 8 5 9 15 : BCall 8 5 9 16 : BCall 8 5 9 17 : BCall 8 5 9 18 : BCall 8 5 9 19 : BCall 8 5 9  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ { L / H } , 1 : Vptr  (f=(1 @ L);i=3) @ { M1 / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M1 / H } , 1 : Vint  18 @ { M1 / H } , 2 : Vint  -2 @ { L / M1 } , 3 : Vlab  L @ { L / M2 } , Cont2 : 5 : Vint  17 @ L  ] (2 @ L)DFR @ H : [ [ 0 : Vint  -5 @ { M2 / M1 } , 1 : Vint  8 @ { H / M1 } , 2 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } , 3 : Vint  6 @ { M2 / H } , Cont2 : 5 : Vlab  L @ L  ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vint  6 @ M1 , 2 : Vptr  (f=(2 @ L);i=2) @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vlab  L @ L , 2 : Vptr  (f=(3 @ L);i=0) @ L , 3 : Vlab  L @ M2 , 4 : Vint  0 @ L , 5 : Vlab  L @ L , 6 : Vint  0 @ H , 7 : Vlab  H @ M2 , 8 : Vint  10 @ M1 , 9 : Vint  9 @ H ] Stack1:  RetPC: 5 @ M1 RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vint  13 @ H 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vlab  M2 @ L 4 : Vptr  (f=(3 @ L);i=2) @ L 5 : Vptr  (f=(3 @ L);i=1) @ H 6 : Vlab  L @ M1 7 : Vint  12 @ M2 8 : Vint  18 @ L 9 : Vptr  (f=(3 @ L);i=1) @ M1  RetReg : 1 Stack2:  RetPC: 5 @ M1 RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vint  13 @ H 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vlab  M2 @ L 4 : Vptr  (f=(3 @ L);i=2) @ L 5 : Vptr  (f=(3 @ L);i=1) @ H 6 : Vlab  L @ M1 7 : Vint  12 @ M2 8 : Vint  18 @ L 9 : Vptr  (f=(3 @ L);i=1) @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":180,"property":"LLNI","strategy":"TargetedGenerator","time":"0.037370920s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.314894+00:00","trial":5,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 7 4 9 1 : BCall 7 4 9 2 : BCall 7 4 9 3 : BCall 7 4 9 4 : BCall 7 4 9 5 : BCall 7 4 9 6 : BCall 7 4 9 7 : BCall 7 4 9 8 : BCall 7 4 9 9 : BCall 7 4 9 10 : BCall 7 4 9 11 : BCall 7 4 9 12 : BCall 7 4 9 13 : BCall 7 4 9 14 : BCall 7 4 9 15 : BCall 7 4 9 16 : BCall 7 4 9 17 : BCall 7 4 9 18 : BCall 7 4 9 19 : BCall 7 4 9  PC: { 17 @ M1 / 15 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  14 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ { L / H } ] (2 @ L)DFR @ H : [ [ 0 : Vint  7 @ { H / M2 } , 1 : Vptr  (f=(2 @ L);i=1) @ { L / M2 } , 2 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 3 : Vint  12 @ { H / L } , Cont2 : 5 : Vlab  H @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  M1 @ { M1 / M2 } , 4 : Vlab  M2 @ { L / M1 } , 5 : Vlab  M1 @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vint  5 @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 9 : Vlab  M2 @ { M1 / H } ] Stack1:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  6 @ M2 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  M2 @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  -2 @ L 8 : Vint  -2 @ L 9 : Vlab  M1 @ M2  RetReg : 3 Stack2:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  6 @ M2 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  M2 @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  -2 @ L 8 : Vint  -2 @ L 9 : Vlab  M1 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":33,"property":"LLNI","strategy":"TargetedGenerator","time":"0.008737803s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.504658+00:00","trial":8,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 3 1 2 1 : BCall 3 1 2 2 : BCall 3 1 2 3 : BCall 3 1 2 4 : BCall 3 1 2 5 : BCall 3 1 2 6 : BCall 3 1 2 7 : BCall 3 1 2 8 : BCall 3 1 2 9 : BCall 3 1 2 10 : BCall 3 1 2 11 : BCall 3 1 2 12 : BCall 3 1 2 13 : BCall 3 1 2 14 : BCall 3 1 2 15 : BCall 3 1 2 16 : BCall 3 1 2 17 : BCall 3 1 2 18 : BCall 3 1 2 19 : BCall 3 1 2  PC: 17 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  11 @ H , 1 : Vint  3 @ M2 , 2 : Vlab  M2 @ H , 3 : Vlab  M2 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  13 @ { M1 / H } , 1 : Vptr  (f=(3 @ L);i=3) @ { L / H } , 2 : Vptr  (f=(0 @ L);i=3) @ { M2 / M1 } , 3 : Vptr  (f=(3 @ L);i=0) @ { H / M2 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  17 @ { M2 / M1 } , 1 : Vint  1 @ { H / L } ] (3 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vint  3 @ { H / M1 } , 2 : Vint  -1 @ { H / L } , 3 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(1 @ L);i=0) @ H , 5 : Vint  -4 @ L , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vptr  (f=(2 @ L);i=1) @ M2 , 8 : Vptr  (f=(2 @ L);i=0) @ M1 , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 13 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=3) @ H 1 : Vlab  M2 @ L 2 : Vint  18 @ L 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vint  0 @ L 5 : Vint  -1 @ H 6 : Vptr  (f=(3 @ L);i=3) @ M1 7 : Vlab  M1 @ H 8 : Vlab  H @ L 9 : Vlab  M1 @ M2  RetReg : 5 Stack2:  RetPC: 13 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=3) @ H 1 : Vlab  M2 @ L 2 : Vint  18 @ L 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vint  0 @ L 5 : Vint  -1 @ H 6 : Vptr  (f=(3 @ L);i=3) @ M1 7 : Vlab  M1 @ H 8 : Vlab  H @ L 9 : Vlab  M1 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":18,"property":"LLNI","strategy":"TargetedGenerator","time":"0.028342962s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.518581+00:00","trial":9,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 8 0 2 1 : BCall 8 0 2 2 : BCall 8 0 2 3 : BCall 8 0 2 4 : BCall 8 0 2 5 : BCall 8 0 2 6 : BCall 8 0 2 7 : BCall 8 0 2 8 : BCall 8 0 2 9 : BCall 8 0 2 10 : BCall 8 0 2 11 : BCall 8 0 2 12 : BCall 8 0 2 13 : BCall 8 0 2 14 : BCall 8 0 2 15 : BCall 8 0 2 16 : BCall 8 0 2 17 : BCall 8 0 2 18 : BCall 8 0 2 19 : BCall 8 0 2  PC: { 0 @ M1 / 2 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=3) @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vint  0 @ { M2 / H } , 2 : Vlab  M2 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 2 : Vptr  (f=(2 @ L);i=2) @ { L / M2 } , 3 : Vint  18 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  -3 @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  -4 @ { L / H } , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 7 : Vint  16 @ { M1 / L } , 8 : Vint  3 @ L , 9 : Vptr  (f=(1 @ L);i=2) @ { H / L } ] Stack1:  RetPC: 9 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vptr  (f=(1 @ L);i=3) @ M1 2 : Vptr  (f=(2 @ L);i=0) @ M1 3 : Vptr  (f=(2 @ L);i=2) @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(2 @ L);i=3) @ L 9 : Vint  3 @ M2  RetReg : 5 Stack2:  RetPC: 9 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vptr  (f=(1 @ L);i=3) @ M1 2 : Vptr  (f=(2 @ L);i=0) @ M1 3 : Vptr  (f=(2 @ L);i=2) @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(2 @ L);i=3) @ L 9 : Vint  3 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":597,"property":"LLNI","strategy":"TargetedGenerator","time":"0.100704908s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.314795+00:00","trial":7,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 3 0 1 1 : BCall 3 0 1 2 : BCall 3 0 1 3 : BCall 3 0 1 4 : BCall 3 0 1 5 : BCall 3 0 1 6 : BCall 3 0 1 7 : BCall 3 0 1 8 : BCall 3 0 1 9 : BCall 3 0 1 10 : BCall 3 0 1 11 : BCall 3 0 1 12 : BCall 3 0 1 13 : BCall 3 0 1 14 : BCall 3 0 1 15 : BCall 3 0 1 16 : BCall 3 0 1 17 : BCall 3 0 1 18 : BCall 3 0 1 19 : BCall 3 0 1  PC: 8 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 2 : Vlab  M1 @ { M2 / H } , 3 : Vint  12 @ H , Cont2 : 5 : Vint  3 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  L @ { M1 / L } , 2 : Vlab  M2 @ { H / M2 } , 3 : Vint  0 @ { L / M2 } , Cont2 : 5 : Vlab  M2 @ M1  ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ { H / L } , 1 : Vlab  L @ M1 , 2 : Vlab  M1 @ { M2 / H } , 3 : Vlab  H @ { M2 / L } , Cont2 : 5 : Vlab  M1 @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  8 @ H , 5 : Vlab  L @ M2 , 6 : Vptr  (f=(2 @ L);i=2) @ H , 7 : Vptr  (f=(3 @ L);i=2) @ H , 8 : Vptr  (f=(0 @ L);i=2) @ H , 9 : Vlab  H @ H ] Stack1:  RetPC: 9 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  M2 @ L 2 : Vint  5 @ M2 3 : Vlab  M1 @ L 4 : Vint  -1 @ M1 5 : Vptr  (f=(3 @ L);i=3) @ L 6 : Vlab  L @ H 7 : Vint  2 @ H 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vlab  M1 @ M2  RetReg : 2 Stack2:  RetPC: 9 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  M2 @ L 2 : Vint  5 @ M2 3 : Vlab  M1 @ L 4 : Vint  -1 @ M1 5 : Vptr  (f=(3 @ L);i=3) @ L 6 : Vlab  L @ H 7 : Vint  2 @ H 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vlab  M1 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":566,"property":"LLNI","strategy":"TargetedGenerator","time":"0.100005150s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.314934+00:00","trial":1,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 0 7 9 1 : BCall 0 7 9 2 : BCall 0 7 9 3 : BCall 0 7 9 4 : BCall 0 7 9 5 : BCall 0 7 9 6 : BCall 0 7 9 7 : BCall 0 7 9 8 : BCall 0 7 9 9 : BCall 0 7 9 10 : BCall 0 7 9 11 : BCall 0 7 9 12 : BCall 0 7 9 13 : BCall 0 7 9 14 : BCall 0 7 9 15 : BCall 0 7 9 16 : BCall 0 7 9 17 : BCall 0 7 9 18 : BCall 0 7 9 19 : BCall 0 7 9  PC: 3 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  16 @ { M1 / M2 } , 1 : Vlab  M2 @ M1 , 2 : Vint  18 @ { M2 / H } , 3 : Vlab  M2 @ { H / M1 } , Cont2 : 5 : Vlab  L @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { M2 / M1 } , 1 : Vint  3 @ { H / M1 } , 2 : Vlab  M2 @ { H / M2 } , Cont2 : 4 : Vptr  (f=(1 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(1 @ L);i=2) @ M1 , 5 : Vlab  H @ L , 6 : Vlab  H @ M1 , 7 : Vlab  M1 @ H , 8 : Vptr  (f=(1 @ L);i=2) @ H , 9 : Vlab  M1 @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":106,"property":"LLNI","strategy":"TargetedGenerator","time":"0.110890150s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.314979+00:00","trial":6,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 3 4 8 1 : BCall 3 4 8 2 : BCall 3 4 8 3 : BCall 3 4 8 4 : BCall 3 4 8 5 : BCall 3 4 8 6 : BCall 3 4 8 7 : BCall 3 4 8 8 : BCall 3 4 8 9 : BCall 3 4 8 10 : BCall 3 4 8 11 : BCall 3 4 8 12 : BCall 3 4 8 13 : BCall 3 4 8 14 : BCall 3 4 8 15 : BCall 3 4 8 16 : BCall 3 4 8 17 : BCall 3 4 8 18 : BCall 3 4 8 19 : BCall 3 4 8  PC: 7 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M2 / L } , 1 : Vint  -4 @ { M2 / H } , 2 : Vlab  M2 @ { M2 / L } , 3 : Vptr  (f=(0 @ L);i=2) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ M2 , 4 : Vlab  L @ L , 5 : Vint  0 @ M1 , 6 : Vlab  L @ M2 , 7 : Vlab  H @ H , 8 : Vint  13 @ M1 , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 16 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vlab  M2 @ H 2 : Vptr  (f=(0 @ L);i=2) @ L 3 : Vlab  H @ M1 4 : Vint  1 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  H @ M1 9 : Vptr  (f=(0 @ L);i=2) @ L  RetReg : 2 Stack2:  RetPC: 16 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vlab  M2 @ H 2 : Vptr  (f=(0 @ L);i=2) @ L 3 : Vlab  H @ M1 4 : Vint  1 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  H @ M1 9 : Vptr  (f=(0 @ L);i=2) @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":328,"property":"LLNI","strategy":"TargetedGenerator","time":"0.134418964s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.314855+00:00","trial":2,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 1 5 1 1 : BCall 1 5 1 2 : BCall 1 5 1 3 : BCall 1 5 1 4 : BCall 1 5 1 5 : BCall 1 5 1 6 : BCall 1 5 1 7 : BCall 1 5 1 8 : BCall 1 5 1 9 : BCall 1 5 1 10 : BCall 1 5 1 11 : BCall 1 5 1 12 : BCall 1 5 1 13 : BCall 1 5 1 14 : BCall 1 5 1 15 : BCall 1 5 1 16 : BCall 1 5 1 17 : BCall 1 5 1 18 : BCall 1 5 1 19 : BCall 1 5 1  PC: 19 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 1 : Vint  -2 @ { H / M1 } , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , Cont2 : 5 : Vint  -2 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ M2 , 1 : Vint  -1 @ { M1 / L } , 2 : Vint  6 @ { H / M2 } , 3 : Vint  16 @ M2 , Cont2 : 5 : Vlab  M2 @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=3) @ L , 1 : Vptr  (f=(1 @ L);i=2) @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vint  0 @ M1 , 2 : Vlab  M2 @ L , 3 : Vptr  (f=(3 @ L);i=2) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ L , 6 : Vptr  (f=(2 @ L);i=1) @ M2 , 7 : Vint  5 @ M2 , 8 : Vint  -2 @ M1 , 9 : Vptr  (f=(1 @ L);i=3) @ M2 ] Stack1:  RetPC: 5 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vint  18 @ H 2 : Vlab  L @ L 3 : Vint  13 @ H 4 : Vptr  (f=(2 @ L);i=0) @ M2 5 : Vlab  M2 @ H 6 : Vint  4 @ M2 7 : Vlab  M2 @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vptr  (f=(2 @ L);i=0) @ H  RetReg : 9 Stack2:  RetPC: 5 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vint  18 @ H 2 : Vlab  L @ L 3 : Vint  13 @ H 4 : Vptr  (f=(2 @ L);i=0) @ M2 5 : Vlab  M2 @ H 6 : Vint  4 @ M2 7 : Vlab  M2 @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vptr  (f=(2 @ L);i=0) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":160,"property":"LLNI","strategy":"TargetedGenerator","time":"0.136861086s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.314959+00:00","trial":3,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 2 9 9 1 : BCall 2 9 9 2 : BCall 2 9 9 3 : BCall 2 9 9 4 : BCall 2 9 9 5 : BCall 2 9 9 6 : BCall 2 9 9 7 : BCall 2 9 9 8 : BCall 2 9 9 9 : BCall 2 9 9 10 : BCall 2 9 9 11 : BCall 2 9 9 12 : BCall 2 9 9 13 : BCall 2 9 9 14 : BCall 2 9 9 15 : BCall 2 9 9 16 : BCall 2 9 9 17 : BCall 2 9 9 18 : BCall 2 9 9 19 : BCall 2 9 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vptr  (f=(0 @ L);i=3) @ L , 2 : Vlab  L @ H , 3 : Vlab  M1 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { L / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 2 : Vptr  (f=(2 @ L);i=0) @ { M2 / H } , Cont2 : 4 : Vptr  (f=(2 @ L);i=0) @ M2  ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vptr  (f=(0 @ L);i=2) @ M2 , 2 : Vptr  (f=(3 @ L);i=0) @ M2 , 3 : Vlab  L @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  H @ H , 2 : Vlab  L @ M2 , 3 : Vlab  H @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  2 @ M1 , 3 : Vptr  (f=(3 @ L);i=0) @ H , 4 : Vlab  H @ M1 , 5 : Vptr  (f=(1 @ L);i=2) @ M2 , 6 : Vptr  (f=(3 @ L);i=2) @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vint  -5 @ L , 9 : Vlab  H @ H ] Stack1:  RetPC: 14 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  L @ M2 2 : Vptr  (f=(0 @ L);i=3) @ L 3 : Vlab  M1 @ M1 4 : Vint  -5 @ L 5 : Vptr  (f=(0 @ L);i=3) @ H 6 : Vptr  (f=(3 @ L);i=0) @ M2 7 : Vptr  (f=(2 @ L);i=2) @ M2 8 : Vint  17 @ L 9 : Vint  5 @ L  RetReg : 3 Stack2:  RetPC: 14 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  L @ M2 2 : Vptr  (f=(0 @ L);i=3) @ L 3 : Vlab  M1 @ M1 4 : Vint  -5 @ L 5 : Vptr  (f=(0 @ L);i=3) @ H 6 : Vptr  (f=(3 @ L);i=0) @ M2 7 : Vptr  (f=(2 @ L);i=2) @ M2 8 : Vint  17 @ L 9 : Vint  5 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":66,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.013975143s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.630986+00:00","trial":1,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 5 6 7 1 : BCall 5 6 7 2 : BCall 5 6 7 3 : BCall 5 6 7 4 : BCall 5 6 7 5 : BCall 5 6 7 6 : BCall 5 6 7 7 : BCall 5 6 7 8 : BCall 5 6 7 9 : BCall 5 6 7 10 : BCall 5 6 7 11 : BCall 5 6 7 12 : BCall 5 6 7 13 : BCall 5 6 7 14 : BCall 5 6 7 15 : BCall 5 6 7 16 : BCall 5 6 7 17 : BCall 5 6 7 18 : BCall 5 6 7 19 : BCall 5 6 7  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { M2 / M1 } , 1 : Vint  -3 @ { M2 / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=3) @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ { M2 / H } , 1 : Vlab  H @ { H / M2 } , 2 : Vlab  M1 @ { M2 / M1 } , 3 : Vlab  H @ { M2 / H } ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 1 : Vlab  L @ { H / M2 } , 2 : Vptr  (f=(2 @ L);i=1) @ M1 , Cont2 : 4 : Vlab  M1 @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ L , 4 : Vint  0 @ M1 , 5 : Vint  18 @ M1 , 6 : Vlab  H @ H , 7 : Vptr  (f=(2 @ L);i=1) @ M1 , 8 : Vptr  (f=(2 @ L);i=2) @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ L ] Stack1:  RetPC: 13 @ M2 RetLAB: M1 RetRegs: 0 : Vint  12 @ M1 1 : Vint  0 @ M2 2 : Vlab  M1 @ H 3 : Vint  2 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  L @ L 6 : Vint  0 @ L 7 : Vlab  M1 @ M2 8 : Vint  3 @ M2 9 : Vptr  (f=(2 @ L);i=1) @ M2  RetReg : 3 Stack2:  RetPC: 13 @ M2 RetLAB: M1 RetRegs: 0 : Vint  12 @ M1 1 : Vint  0 @ M2 2 : Vlab  M1 @ H 3 : Vint  2 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  L @ L 6 : Vint  0 @ L 7 : Vlab  M1 @ M2 8 : Vint  3 @ M2 9 : Vptr  (f=(2 @ L);i=1) @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":5,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.014535189s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.631009+00:00","trial":7,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 6 9 1 : BCall 4 6 9 2 : BCall 4 6 9 3 : BCall 4 6 9 4 : BCall 4 6 9 5 : BCall 4 6 9 6 : BCall 4 6 9 7 : BCall 4 6 9 8 : BCall 4 6 9 9 : BCall 4 6 9 10 : BCall 4 6 9 11 : BCall 4 6 9 12 : BCall 4 6 9 13 : BCall 4 6 9 14 : BCall 4 6 9 15 : BCall 4 6 9 16 : BCall 4 6 9 17 : BCall 4 6 9 18 : BCall 4 6 9 19 : BCall 4 6 9  PC: 13 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 , 2 : Vint  3 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 2 : Vptr  (f=(0 @ L);i=1) @ H , 3 : Vptr  (f=(0 @ L);i=2) @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ H , 3 : Vptr  (f=(1 @ L);i=3) @ H , 4 : Vint  0 @ M1 , 5 : Vint  -1 @ M2 , 6 : Vlab  M1 @ M2 , 7 : Vptr  (f=(1 @ L);i=3) @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 12 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=3) @ H 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vptr  (f=(1 @ L);i=2) @ L 3 : Vlab  M2 @ L 4 : Vint  16 @ H 5 : Vlab  M2 @ L 6 : Vint  8 @ L 7 : Vlab  L @ H 8 : Vlab  M2 @ M1 9 : Vint  5 @ H  RetReg : 1 Stack2:  RetPC: 12 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=3) @ H 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vptr  (f=(1 @ L);i=2) @ L 3 : Vlab  M2 @ L 4 : Vint  16 @ H 5 : Vlab  M2 @ L 6 : Vint  8 @ L 7 : Vlab  L @ H 8 : Vlab  M2 @ M1 9 : Vint  5 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":35,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.005914927s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.651894+00:00","trial":9,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 3 7 9 1 : BCall 3 7 9 2 : BCall 3 7 9 3 : BCall 3 7 9 4 : BCall 3 7 9 5 : BCall 3 7 9 6 : BCall 3 7 9 7 : BCall 3 7 9 8 : BCall 3 7 9 9 : BCall 3 7 9 10 : BCall 3 7 9 11 : BCall 3 7 9 12 : BCall 3 7 9 13 : BCall 3 7 9 14 : BCall 3 7 9 15 : BCall 3 7 9 16 : BCall 3 7 9 17 : BCall 3 7 9 18 : BCall 3 7 9 19 : BCall 3 7 9  PC: 8 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  6 @ { M1 / H } , 1 : Vint  7 @ { H / M2 } , 2 : Vptr  (f=(2 @ L);i=2) @ { M1 / H } , 3 : Vint  12 @ { H / L } , Cont2 : 5 : Vint  10 @ H  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ { M1 / L } , 1 : Vint  3 @ { M1 / L } , 2 : Vlab  M1 @ { M1 / M2 } , 3 : Vptr  (f=(1 @ L);i=3) @ { M1 / H } ] (2 @ L)DFR @ L : [ [ 0 : Vint  13 @ H , 1 : Vint  0 @ M2 , 2 : Vint  5 @ M2 , 3 : Vlab  M1 @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ { H / M1 } , 1 : Vlab  M1 @ { L / H } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  5 @ H , 4 : Vlab  M1 @ L , 5 : Vint  -5 @ M2 , 6 : Vlab  M1 @ H , 7 : Vlab  M1 @ M2 , 8 : Vint  5 @ M2 , 9 : Vptr  (f=(2 @ L);i=0) @ L ] Stack1:  RetPC: 6 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  0 @ L 3 : Vptr  (f=(2 @ L);i=3) @ L 4 : Vlab  L @ M2 5 : Vptr  (f=(2 @ L);i=3) @ M1 6 : Vint  1 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  M2 @ H 9 : Vlab  M1 @ H  RetReg : 7 Stack2:  RetPC: 6 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  0 @ L 3 : Vptr  (f=(2 @ L);i=3) @ L 4 : Vlab  L @ M2 5 : Vptr  (f=(2 @ L);i=3) @ M1 6 : Vint  1 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  M2 @ H 9 : Vlab  M1 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":6,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.004807949s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.649994+00:00","trial":8,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 9 6 6 1 : BCall 9 6 6 2 : BCall 9 6 6 3 : BCall 9 6 6 4 : BCall 9 6 6 5 : BCall 9 6 6 6 : BCall 9 6 6 7 : BCall 9 6 6 8 : BCall 9 6 6 9 : BCall 9 6 6 10 : BCall 9 6 6 11 : BCall 9 6 6 12 : BCall 9 6 6 13 : BCall 9 6 6 14 : BCall 9 6 6 15 : BCall 9 6 6 16 : BCall 9 6 6 17 : BCall 9 6 6 18 : BCall 9 6 6 19 : BCall 9 6 6  PC: 3 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ { H / L } , 1 : Vint  3 @ { H / M2 } , 2 : Vint  -1 @ { L / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ { M1 / H } , 1 : Vint  4 @ { M2 / L } , 2 : Vint  -2 @ { H / M2 } , 3 : Vptr  (f=(0 @ L);i=2) @ L , Cont2 : 5 : Vlab  L @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  H @ H , 5 : Vptr  (f=(1 @ L);i=2) @ H , 6 : Vlab  M2 @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ H , 8 : Vlab  L @ L , 9 : Vint  12 @ M2 ] Stack1:  RetPC: 5 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=3) @ H 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  3 @ H 4 : Vint  12 @ H 5 : Vint  -4 @ M1 6 : Vint  9 @ H 7 : Vint  1 @ M1 8 : Vint  11 @ H 9 : Vlab  H @ M2  RetReg : 7 Stack2:  RetPC: 5 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=3) @ H 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  3 @ H 4 : Vint  12 @ H 5 : Vint  -4 @ M1 6 : Vint  9 @ H 7 : Vint  1 @ M1 8 : Vint  11 @ H 9 : Vlab  H @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":154,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.041842222s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.631100+00:00","trial":6,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 0 0 1 : BCall 1 0 0 2 : BCall 1 0 0 3 : BCall 1 0 0 4 : BCall 1 0 0 5 : BCall 1 0 0 6 : BCall 1 0 0 7 : BCall 1 0 0 8 : BCall 1 0 0 9 : BCall 1 0 0 10 : BCall 1 0 0 11 : BCall 1 0 0 12 : BCall 1 0 0 13 : BCall 1 0 0 14 : BCall 1 0 0 15 : BCall 1 0 0 16 : BCall 1 0 0 17 : BCall 1 0 0 18 : BCall 1 0 0 19 : BCall 1 0 0  PC: { 2 @ M1 / 2 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 , 2 : Vptr  (f=(1 @ L);i=2) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ H , 2 : Vlab  M2 @ H , 3 : Vlab  M2 @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  M1 @ L , Cont2 : 3 : Vptr  (f=(2 @ L);i=1) @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M2 / L } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 4 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vptr  (f=(2 @ L);i=0) @ { L / H } , 7 : Vint  0 @ L , 8 : Vint  4 @ { H / M1 } , 9 : Vlab  L @ { M2 / M1 } ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ M2 1 : Vint  17 @ L 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vlab  M1 @ H 4 : Vptr  (f=(1 @ L);i=3) @ H 5 : Vint  1 @ H 6 : Vlab  M1 @ M2 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vlab  H @ M1 9 : Vint  -2 @ H  RetReg : 6 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ M2 1 : Vint  17 @ L 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vlab  M1 @ H 4 : Vptr  (f=(1 @ L);i=3) @ H 5 : Vint  1 @ H 6 : Vlab  M1 @ M2 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vlab  H @ M1 9 : Vint  -2 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":294,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.068930149s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.630861+00:00","trial":5,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 4 8 1 : BCall 1 4 8 2 : BCall 1 4 8 3 : BCall 1 4 8 4 : BCall 1 4 8 5 : BCall 1 4 8 6 : BCall 1 4 8 7 : BCall 1 4 8 8 : BCall 1 4 8 9 : BCall 1 4 8 10 : BCall 1 4 8 11 : BCall 1 4 8 12 : BCall 1 4 8 13 : BCall 1 4 8 14 : BCall 1 4 8 15 : BCall 1 4 8 16 : BCall 1 4 8 17 : BCall 1 4 8 18 : BCall 1 4 8 19 : BCall 1 4 8  PC: { 6 @ H / 11 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(1 @ L);i=2) @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { M1 / L } , 1 : Vlab  M1 @ { M2 / L } , 2 : Vint  -2 @ { L / M2 } , 3 : Vint  -3 @ { M1 / H } , Cont2 : 5 : Vlab  M1 @ L  ] (2 @ L)DFR @ L : [ [ 0 : Vint  16 @ H , 1 : Vint  0 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  3 @ L , 3 : Vptr  (f=(1 @ L);i=2) @ { M2 / H } , 4 : Vlab  L @ { M2 / H } , 5 : Vlab  L @ { M2 / L } , 6 : Vint  0 @ { M1 / M2 } , 7 : Vint  19 @ { M2 / M1 } , 8 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } , 9 : Vint  2 @ { L / H } ] Stack1:  RetPC: 17 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=3) @ M1 3 : Vlab  M1 @ L 4 : Vlab  H @ M1 5 : Vint  19 @ M2 6 : Vptr  (f=(2 @ L);i=1) @ H 7 : Vlab  M2 @ L 8 : Vint  -1 @ L 9 : Vlab  H @ M2  RetReg : 8 Stack2:  RetPC: 17 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=3) @ M1 3 : Vlab  M1 @ L 4 : Vlab  H @ M1 5 : Vint  19 @ M2 6 : Vptr  (f=(2 @ L);i=1) @ H 7 : Vlab  M2 @ L 8 : Vint  -1 @ L 9 : Vlab  H @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":388,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.083463907s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.631023+00:00","trial":4,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 2 5 1 : BCall 1 2 5 2 : BCall 1 2 5 3 : BCall 1 2 5 4 : BCall 1 2 5 5 : BCall 1 2 5 6 : BCall 1 2 5 7 : BCall 1 2 5 8 : BCall 1 2 5 9 : BCall 1 2 5 10 : BCall 1 2 5 11 : BCall 1 2 5 12 : BCall 1 2 5 13 : BCall 1 2 5 14 : BCall 1 2 5 15 : BCall 1 2 5 16 : BCall 1 2 5 17 : BCall 1 2 5 18 : BCall 1 2 5 19 : BCall 1 2 5  PC: 6 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  2 @ { L / M1 } , 1 : Vlab  M2 @ { H / M2 } , 2 : Vint  3 @ { H / L } , 3 : Vint  -3 @ { M1 / H } , Cont2 : 5 : Vptr  (f=(2 @ L);i=2) @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { H / M2 } , 1 : Vlab  M1 @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 3 : Vptr  (f=(0 @ L);i=0) @ { L / H } , Cont2 : 5 : Vlab  M1 @ L  ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { H / M2 } , 1 : Vint  3 @ { M2 / M1 } , 2 : Vlab  L @ { L / M2 } , Cont2 : 4 : Vptr  (f=(3 @ L);i=0) @ M1  ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { H / L } , 1 : Vint  4 @ { H / M2 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ M1 , 2 : Vlab  L @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(1 @ L);i=1) @ M2 , 6 : Vint  0 @ L , 7 : Vlab  L @ M1 , 8 : Vint  1 @ M2 , 9 : Vlab  L @ H ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  19 @ L 1 : Vint  5 @ H 2 : Vlab  L @ H 3 : Vint  12 @ M2 4 : Vlab  L @ M1 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vptr  (f=(0 @ L);i=3) @ L 8 : Vlab  H @ M1 9 : Vlab  H @ M1  RetReg : 9 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  19 @ L 1 : Vint  5 @ H 2 : Vlab  L @ H 3 : Vint  12 @ M2 4 : Vlab  L @ M1 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vptr  (f=(0 @ L);i=3) @ L 8 : Vlab  H @ M1 9 : Vlab  H @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":63,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.096153975s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.630848+00:00","trial":2,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 2 1 3 1 : BCall 2 1 3 2 : BCall 2 1 3 3 : BCall 2 1 3 4 : BCall 2 1 3 5 : BCall 2 1 3 6 : BCall 2 1 3 7 : BCall 2 1 3 8 : BCall 2 1 3 9 : BCall 2 1 3 10 : BCall 2 1 3 11 : BCall 2 1 3 12 : BCall 2 1 3 13 : BCall 2 1 3 14 : BCall 2 1 3 15 : BCall 2 1 3 16 : BCall 2 1 3 17 : BCall 2 1 3 18 : BCall 2 1 3 19 : BCall 2 1 3  PC: 14 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  3 @ M2 , 2 : Vint  8 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { L / H } , 1 : Vint  4 @ { H / L } , 2 : Vint  10 @ { L / H } ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=3) @ L , 1 : Vint  4 @ L , 2 : Vint  0 @ H , 3 : Vlab  M2 @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  M1 @ M1 , 2 : Vptr  (f=(3 @ L);i=1) @ M2 , 3 : Vptr  (f=(3 @ L);i=0) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vlab  L @ L , 6 : Vint  16 @ M1 , 7 : Vint  19 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 11 @ L RetLAB: M2 RetRegs: 0 : Vint  -3 @ M2 1 : Vint  0 @ M2 2 : Vptr  (f=(3 @ L);i=2) @ L 3 : Vint  7 @ M1 4 : Vlab  M1 @ H 5 : Vptr  (f=(0 @ L);i=2) @ M1 6 : Vint  0 @ M2 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vptr  (f=(2 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 4 Stack2:  RetPC: 11 @ L RetLAB: M2 RetRegs: 0 : Vint  -3 @ M2 1 : Vint  0 @ M2 2 : Vptr  (f=(3 @ L);i=2) @ L 3 : Vint  7 @ M1 4 : Vlab  M1 @ H 5 : Vptr  (f=(0 @ L);i=2) @ M1 6 : Vint  0 @ M2 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vptr  (f=(2 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":122,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.099066019s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.630972+00:00","trial":3,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 6 4 1 : BCall 1 6 4 2 : BCall 1 6 4 3 : BCall 1 6 4 4 : BCall 1 6 4 5 : BCall 1 6 4 6 : BCall 1 6 4 7 : BCall 1 6 4 8 : BCall 1 6 4 9 : BCall 1 6 4 10 : BCall 1 6 4 11 : BCall 1 6 4 12 : BCall 1 6 4 13 : BCall 1 6 4 14 : BCall 1 6 4 15 : BCall 1 6 4 16 : BCall 1 6 4 17 : BCall 1 6 4 18 : BCall 1 6 4 19 : BCall 1 6 4  PC: { 15 @ H / 12 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vint  18 @ M2 , 2 : Vint  6 @ M2 , 3 : Vptr  (f=(3 @ L);i=1) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  15 @ M2 , 2 : Vptr  (f=(0 @ L);i=2) @ L , 3 : Vint  -3 @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  7 @ M2 , 1 : Vlab  L @ { M2 / H } , 2 : Vlab  L @ M2 , Cont2 : 4 : Vlab  H @ H  ] (3 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vint  2 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  2 @ M1 , 4 : Vptr  (f=(2 @ L);i=2) @ { M1 / L } , 5 : Vptr  (f=(2 @ L);i=1) @ { L / M2 } , 6 : Vlab  M1 @ { H / M2 } , 7 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } , 8 : Vlab  M1 @ { L / M1 } , 9 : Vptr  (f=(0 @ L);i=3) @ { M2 / H } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_4"],"passed":454,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.099005938s","timeout":60.0,"timestamp":"2026-01-28T23:08:58.630743+00:00","trial":0,"workload":"IFC"},"hash":"4307418e3d491c0f06ec9929367c9ffd910bb735"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 5 4 1 : BCall 9 5 4  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ H , 1 : Vint  3 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  5 @ { M2 / M1 } , 3 : Vint  0 @ { M2 / H } , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vlab  L @ { M2 / M1 } , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 8 : Vlab  L @ { M2 / M1 } , 9 : Vint  0 @ { M2 / L } ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  0 @ L 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  1 @ M1 7 : Vlab  M2 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  M1 @ M2  RetReg : 9 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  0 @ L 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  1 @ M1 7 : Vlab  M2 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  M1 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":387,"property":"LLNI","strategy":"BespokeGenerator","time":"0.034781933s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.232549+00:00","trial":9,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 5 1 9 1 : BCall 5 1 9  PC: { 0 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vlab  M2 @ { L / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , Cont2 : 3 : Vlab  M2 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  -1 @ { L / M1 } , 1 : Vlab  L @ L , 2 : Vint  0 @ { L / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 8 : Vint  5 @ { H / L } , 9 : Vint  -4 @ { L / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  1 @ M2 5 : Vint  1 @ L 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  2 @ M1 9 : Vlab  H @ L  RetReg : 3 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  1 @ M2 5 : Vint  1 @ L 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  2 @ M1 9 : Vlab  H @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":1190,"property":"LLNI","strategy":"BespokeGenerator","time":"0.102131844s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.232334+00:00","trial":6,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 8 2 3 1 : BCall 8 2 3  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  L @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 2 : Vlab  L @ { M1 / L } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ { L / H } , 6 : Vint  -3 @ { M1 / M2 } , 7 : Vint  0 @ { M2 / M1 } , 8 : Vint  0 @ { L / M1 } , 9 : Vptr  (f=(0 @ L);i=1) @ { L / H } ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M2 1 : Vlab  H @ H 2 : Vint  1 @ M2 3 : Vlab  M2 @ L 4 : Vint  -2 @ H 5 : Vlab  H @ M2 6 : Vlab  L @ M2 7 : Vint  0 @ M1 8 : Vint  1 @ M2 9 : Vlab  M1 @ L  RetReg : 5 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M2 1 : Vlab  H @ H 2 : Vint  1 @ M2 3 : Vlab  M2 @ L 4 : Vint  -2 @ H 5 : Vlab  H @ M2 6 : Vlab  L @ M2 7 : Vint  0 @ M1 8 : Vint  1 @ M2 9 : Vlab  M1 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":1559,"property":"LLNI","strategy":"BespokeGenerator","time":"0.118374109s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.232423+00:00","trial":1,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 0 1 8 1 : BCall 0 1 8  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=0) @ L , Cont2 : 3 : Vlab  H @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vlab  L @ { M2 / H } , 2 : Vint  1 @ { M2 / M1 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ L , 5 : Vlab  L @ { M2 / H } , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 8 : Vint  0 @ L , 9 : Vint  0 @ { M1 / M2 } ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  -5 @ H 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  0 @ L 4 : Vint  0 @ L 5 : Vlab  L @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  -5 @ H 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  0 @ L 4 : Vint  0 @ L 5 : Vlab  L @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":1148,"property":"LLNI","strategy":"BespokeGenerator","time":"0.086916924s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.450233+00:00","trial":3,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 8 5 8 1 : BCall 8 5 8  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vlab  H @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  1 @ { M1 / L } , 2 : Vint  0 @ { L / M2 } , 3 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 4 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 5 : Vlab  L @ L , 6 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 7 : Vint  3 @ { M1 / L } , 8 : Vint  0 @ { M1 / L } , 9 : Vint  2 @ { M1 / H } ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  0 @ L 3 : Vint  4 @ L 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vint  2 @ L 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  H @ L 8 : Vlab  L @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 8 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  0 @ L 3 : Vint  4 @ L 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vint  2 @ L 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  H @ L 8 : Vlab  L @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":2740,"property":"LLNI","strategy":"BespokeGenerator","time":"0.212074041s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.232261+00:00","trial":0,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 6 7 1 : BCall 4 6 7  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vint  -2 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 1 : Vlab  H @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ { M2 / M1 } , 1 : Vlab  H @ { M2 / H } , 2 : Vint  0 @ L , 3 : Vint  0 @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ { L / M2 } , 7 : Vlab  L @ { M2 / H } , 8 : Vint  1 @ { M2 / H } , 9 : Vint  0 @ L ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  -1 @ M2 1 : Vint  0 @ M2 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  M1 @ M1 5 : Vlab  L @ H 6 : Vint  0 @ H 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  1 @ M2  RetReg : 8 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  -1 @ M2 1 : Vint  0 @ M2 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  M1 @ M1 5 : Vlab  L @ H 6 : Vint  0 @ H 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  1 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":3103,"property":"LLNI","strategy":"BespokeGenerator","time":"0.236006021s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.232346+00:00","trial":7,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 2 3 1 : BCall 9 2 3  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { M1 / H } , 1 : Vlab  M1 @ { M2 / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 6 : Vlab  L @ { L / H } , 7 : Vlab  L @ L , 8 : Vint  0 @ { M1 / L } , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vint  1 @ H 2 : Vlab  L @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  1 @ H 5 : Vint  0 @ H 6 : Vint  1 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vint  3 @ M2  RetReg : 2 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vint  1 @ H 2 : Vlab  L @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  1 @ H 5 : Vint  0 @ H 6 : Vint  1 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vint  3 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":2225,"property":"LLNI","strategy":"BespokeGenerator","time":"0.228293180s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.232459+00:00","trial":5,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 6 7 7 1 : BCall 6 7 7  PC: { 0 @ M2 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vlab  L @ { M1 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  M2 @ { L / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / H } , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { H / M2 } , 5 : Vlab  M2 @ L , 6 : Vint  0 @ L , 7 : Vlab  M2 @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 9 : Vint  1 @ { H / M1 } ] Stack1:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  0 @ M1 2 : Vint  3 @ L 3 : Vint  0 @ L 4 : Vint  0 @ M2 5 : Vint  -1 @ M2 6 : Vlab  M1 @ L 7 : Vint  1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vint  0 @ M1  RetReg : 8 Stack2:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  0 @ M1 2 : Vint  3 @ L 3 : Vint  0 @ L 4 : Vint  0 @ M2 5 : Vint  -1 @ M2 6 : Vlab  M1 @ L 7 : Vint  1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vint  0 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":2748,"property":"LLNI","strategy":"BespokeGenerator","time":"0.262830019s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.232391+00:00","trial":8,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 6 7 1 : BCall 4 6 7  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  H @ { L / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  2 @ { M2 / L } , 2 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ { M2 / L } , 5 : Vint  -3 @ M2 , 6 : Vlab  L @ L , 7 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 8 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 9 : Vlab  L @ { M1 / H } ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ L 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  M1 @ M1 4 : Vint  -1 @ L 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  1 @ M2 7 : Vlab  L @ H 8 : Vint  -4 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 1 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ L 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  M1 @ M1 4 : Vint  -1 @ L 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  1 @ M2 7 : Vlab  L @ H 8 : Vint  -4 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":4389,"property":"LLNI","strategy":"BespokeGenerator","time":"0.253226995s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.508282+00:00","trial":4,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 5 8 0 1 : BCall 5 8 0  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , Cont2 : 3 : Vlab  M2 @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M2 } , 1 : Vint  0 @ { L / M2 } , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ { M2 / L } , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vint  -1 @ { H / M1 } , 8 : Vlab  M1 @ M2 , 9 : Vlab  M2 @ { H / M2 } ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  0 @ M1 7 : Vlab  H @ L 8 : Vlab  L @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 8 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  0 @ M1 7 : Vlab  H @ L 8 : Vlab  L @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":7225,"property":"LLNI","strategy":"BespokeGenerator","time":"0.473878860s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.232519+00:00","trial":2,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 1 3 1 1 : BCall 1 3 1  PC: { 1 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  5 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M2 , 4 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 5 : Vint  -3 @ { M2 / M1 } , 6 : Vint  6 @ { H / M1 } , 7 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 8 : Vint  0 @ M1 , 9 : Vint  4 @ { H / M1 } ] Stack1:  RetPC: 11 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  0 @ H 2 : Vint  16 @ M1 3 : Vint  16 @ H 4 : Vint  -2 @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  2 @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vlab  M1 @ M1  RetReg : 8 Stack2:  RetPC: 11 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  0 @ H 2 : Vint  16 @ M1 3 : Vint  16 @ H 4 : Vint  -2 @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  2 @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vlab  M1 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":16927,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.909751892s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.884229+00:00","trial":9,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 3 5 1 : BCall 9 3 5  PC: { 1 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  M2 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ H , 4 : Vlab  H @ { H / M2 } , 5 : Vlab  M1 @ { H / L } , 6 : Vint  4 @ { L / H } , 7 : Vint  -5 @ { L / M2 } , 8 : Vlab  M2 @ { H / L } , 9 : Vint  0 @ L ] Stack1:  RetPC: 18 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  M2 @ M2 2 : Vlab  M2 @ H 3 : Vlab  H @ L 4 : Vint  2 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  M2 @ M1 7 : Vint  16 @ M2 8 : Vlab  M2 @ H 9 : Vlab  H @ L  RetReg : 9 Stack2:  RetPC: 18 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  M2 @ M2 2 : Vlab  M2 @ H 3 : Vlab  H @ L 4 : Vint  2 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  M2 @ M1 7 : Vint  16 @ M2 8 : Vlab  M2 @ H 9 : Vlab  H @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":183624,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"9.021397829s","timeout":60.0,"timestamp":"2026-01-28T23:09:29.800563+00:00","trial":3,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 5 6 1 : BCall 9 5 6  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  2 @ M2 , 1 : Vint  -5 @ { M2 / L } , Cont2 : 3 : Vptr  (f=(2 @ L);i=0) @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vint  -5 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , Cont2 : 3 : Vptr  (f=(2 @ L);i=1) @ L  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vlab  H @ H  ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ H , 1 : Vptr  (f=(3 @ L);i=0) @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  14 @ { M1 / M2 } , 3 : Vint  0 @ M2 , 4 : Vlab  L @ { L / M2 } , 5 : Vlab  H @ { M1 / H } , 6 : Vlab  H @ { L / M2 } , 7 : Vint  1 @ { L / H } , 8 : Vlab  M2 @ { M2 / H } , 9 : Vint  1 @ { L / M1 } ] Stack1:  RetPC: 2 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  H @ H 2 : Vint  -2 @ L 3 : Vptr  (f=(2 @ L);i=1) @ M2 4 : Vint  19 @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  H @ L 8 : Vint  13 @ M2 9 : Vptr  (f=(2 @ L);i=0) @ M1  RetReg : 7 Stack2:  RetPC: 2 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  H @ H 2 : Vint  -2 @ L 3 : Vptr  (f=(2 @ L);i=1) @ M2 4 : Vint  19 @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  H @ L 8 : Vint  13 @ M2 9 : Vptr  (f=(2 @ L);i=0) @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":580467,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"30.521451950s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.884230+00:00","trial":2,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 6 8 6 1 : BCall 6 8 6  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M1 / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vint  11 @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -3 @ H , 1 : Vint  3 @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vlab  L @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 1 : Vptr  (f=(3 @ L);i=0) @ { L / M2 } , 2 : Vint  0 @ { M1 / M2 } , 3 : Vint  0 @ L , 4 : Vint  9 @ { M1 / H } , 5 : Vint  0 @ L , 6 : Vint  0 @ { L / M1 } , 7 : Vptr  (f=(3 @ L);i=0) @ M2 , 8 : Vlab  H @ L , 9 : Vptr  (f=(3 @ L);i=1) @ { L / M1 } ] Stack1:  RetPC: 17 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  1 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  3 @ M2 6 : Vint  -5 @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  0 @ H 9 : Vint  0 @ M1  RetReg : 1 Stack2:  RetPC: 17 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vint  1 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  3 @ M2 6 : Vint  -5 @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  0 @ H 9 : Vint  0 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":758621,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"39.847947836s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.884342+00:00","trial":6,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 8 6 2 1 : BCall 8 6 2  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  M1 @ { H / L } , Cont2 : 3 : Vint  19 @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { H / M2 } , 1 : Vlab  H @ { M2 / M1 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vint  18 @ { M2 / M1 } , Cont2 : 3 : Vptr  (f=(3 @ L);i=0) @ L  ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  H @ { L / M2 } , Cont2 : 3 : Vlab  H @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  -2 @ { L / M2 } , 5 : Vint  0 @ M2 , 6 : Vlab  L @ { L / M1 } , 7 : Vint  16 @ { L / H } , 8 : Vint  0 @ L , 9 : Vlab  M1 @ { M2 / L } ] Stack1:  RetPC: 16 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  3 @ M1 2 : Vlab  M1 @ L 3 : Vlab  H @ M1 4 : Vptr  (f=(3 @ L);i=1) @ H 5 : Vlab  H @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(3 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(3 @ L);i=1) @ M1  RetReg : 8 Stack2:  RetPC: 16 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  3 @ M1 2 : Vlab  M1 @ L 3 : Vlab  H @ M1 4 : Vptr  (f=(3 @ L);i=1) @ H 5 : Vlab  H @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(3 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(3 @ L);i=1) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":1075482,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"54.517851830s","timeout":60.0,"timestamp":"2026-01-28T23:09:28.884075+00:00","trial":0,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:09:28.884143+00:00","trial":8,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:09:28.884129+00:00","trial":5,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:09:28.884358+00:00","trial":7,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:09:28.884380+00:00","trial":1,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpBCall_5"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:09:38.835870+00:00","trial":4,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 2 8 1 : BCall 9 2 8 2 : BCall 9 2 8 3 : BCall 9 2 8 4 : BCall 9 2 8 5 : BCall 9 2 8 6 : BCall 9 2 8 7 : BCall 9 2 8 8 : BCall 9 2 8 9 : BCall 9 2 8 10 : BCall 9 2 8 11 : BCall 9 2 8 12 : BCall 9 2 8 13 : BCall 9 2 8 14 : BCall 9 2 8 15 : BCall 9 2 8 16 : BCall 9 2 8 17 : BCall 9 2 8 18 : BCall 9 2 8 19 : BCall 9 2 8  PC: { 5 @ M2 / 16 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  H @ H , 2 : Vint  -2 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  H @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / M2 } , 3 : Vint  0 @ { M2 / L } , 4 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 5 : Vint  2 @ { H / M2 } , 6 : Vptr  (f=(0 @ L);i=2) @ { L / H } , 7 : Vlab  H @ H , 8 : Vint  0 @ H , 9 : Vint  1 @ { M1 / L } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":9,"property":"LLNI","strategy":"TargetedGenerator","time":"0.006447792s","timeout":60.0,"timestamp":"2026-01-28T23:10:38.849310+00:00","trial":7,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 3 1 8 1 : BCall 3 1 8 2 : BCall 3 1 8 3 : BCall 3 1 8 4 : BCall 3 1 8 5 : BCall 3 1 8 6 : BCall 3 1 8 7 : BCall 3 1 8 8 : BCall 3 1 8 9 : BCall 3 1 8 10 : BCall 3 1 8 11 : BCall 3 1 8 12 : BCall 3 1 8 13 : BCall 3 1 8 14 : BCall 3 1 8 15 : BCall 3 1 8 16 : BCall 3 1 8 17 : BCall 3 1 8 18 : BCall 3 1 8 19 : BCall 3 1 8  PC: { 18 @ M2 / 19 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  10 @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ H , 2 : Vint  3 @ { L / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { L / H } , 1 : Vlab  L @ { L / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ { L / M2 } , 1 : Vint  5 @ L , 2 : Vint  -1 @ L , 3 : Vint  17 @ { L / H } , Cont2 : 5 : Vint  -4 @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ { L / M1 } , 6 : Vptr  (f=(0 @ L);i=2) @ { M2 / L } , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vint  17 @ M2 , 9 : Vlab  L @ { H / M1 } ] Stack1:  RetPC: 11 @ M2 RetLAB: H RetRegs: 0 : Vint  -1 @ H 1 : Vlab  H @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=2) @ M1 5 : Vptr  (f=(2 @ L);i=2) @ M2 6 : Vint  -1 @ L 7 : Vlab  H @ M1 8 : Vlab  M1 @ H 9 : Vptr  (f=(2 @ L);i=0) @ L  RetReg : 5 Stack2:  RetPC: 11 @ M2 RetLAB: H RetRegs: 0 : Vint  -1 @ H 1 : Vlab  H @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=2) @ M1 5 : Vptr  (f=(2 @ L);i=2) @ M2 6 : Vint  -1 @ L 7 : Vlab  H @ M1 8 : Vlab  M1 @ H 9 : Vptr  (f=(2 @ L);i=0) @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":289,"property":"LLNI","strategy":"TargetedGenerator","time":"0.094567060s","timeout":60.0,"timestamp":"2026-01-28T23:10:38.849393+00:00","trial":2,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 7 1 1 1 : BCall 7 1 1 2 : BCall 7 1 1 3 : BCall 7 1 1 4 : BCall 7 1 1 5 : BCall 7 1 1 6 : BCall 7 1 1 7 : BCall 7 1 1 8 : BCall 7 1 1 9 : BCall 7 1 1 10 : BCall 7 1 1 11 : BCall 7 1 1 12 : BCall 7 1 1 13 : BCall 7 1 1 14 : BCall 7 1 1 15 : BCall 7 1 1 16 : BCall 7 1 1 17 : BCall 7 1 1 18 : BCall 7 1 1 19 : BCall 7 1 1  PC: { 6 @ M2 / 3 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  14 @ { H / M2 } , 1 : Vint  2 @ { H / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vint  12 @ { H / M1 } , 2 : Vlab  M1 @ { L / M2 } , 3 : Vptr  (f=(2 @ L);i=1) @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ H , 1 : Vint  -1 @ L , 2 : Vint  0 @ L ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 1 : Vint  0 @ H , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { L / H } , 2 : Vptr  (f=(2 @ L);i=0) @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 7 : Vint  3 @ { M1 / L } , 8 : Vptr  (f=(2 @ L);i=0) @ L , 9 : Vptr  (f=(3 @ L);i=0) @ { L / M1 } ] Stack1:  RetPC: 19 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ M1 3 : Vint  3 @ H 4 : Vlab  M2 @ M1 5 : Vint  19 @ M1 6 : Vint  2 @ L 7 : Vlab  M1 @ L 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vptr  (f=(3 @ L);i=1) @ H  RetReg : 6 Stack2:  RetPC: 19 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ M1 3 : Vint  3 @ H 4 : Vlab  M2 @ M1 5 : Vint  19 @ M1 6 : Vint  2 @ L 7 : Vlab  M1 @ L 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vptr  (f=(3 @ L);i=1) @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":555,"property":"LLNI","strategy":"TargetedGenerator","time":"0.168796062s","timeout":60.0,"timestamp":"2026-01-28T23:10:38.849439+00:00","trial":6,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 3 6 3 1 : BCall 3 6 3 2 : BCall 3 6 3 3 : BCall 3 6 3 4 : BCall 3 6 3 5 : BCall 3 6 3 6 : BCall 3 6 3 7 : BCall 3 6 3 8 : BCall 3 6 3 9 : BCall 3 6 3 10 : BCall 3 6 3 11 : BCall 3 6 3 12 : BCall 3 6 3 13 : BCall 3 6 3 14 : BCall 3 6 3 15 : BCall 3 6 3 16 : BCall 3 6 3 17 : BCall 3 6 3 18 : BCall 3 6 3 19 : BCall 3 6 3  PC: { 6 @ M2 / 9 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  1 @ M2 , 3 : Vint  -5 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  6 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 , 2 : Vlab  M1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ { L / M1 } , 4 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 5 : Vint  -4 @ { M1 / L } , 6 : Vlab  M2 @ { M2 / L } , 7 : Vptr  (f=(0 @ L);i=2) @ { L / M2 } , 8 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 9 : Vint  0 @ { L / H } ] Stack1:  RetPC: 4 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vlab  M1 @ H 2 : Vint  -1 @ M2 3 : Vptr  (f=(0 @ L);i=3) @ H 4 : Vlab  L @ L 5 : Vlab  H @ M1 6 : Vint  2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=2) @ M1 9 : Vint  -1 @ L  RetReg : 7 Stack2:  RetPC: 4 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vlab  M1 @ H 2 : Vint  -1 @ M2 3 : Vptr  (f=(0 @ L);i=3) @ H 4 : Vlab  L @ L 5 : Vlab  H @ M1 6 : Vint  2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=2) @ M1 9 : Vint  -1 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":2192,"property":"LLNI","strategy":"TargetedGenerator","time":"0.551403046s","timeout":60.0,"timestamp":"2026-01-28T23:10:38.849463+00:00","trial":1,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 2 6 1 : BCall 4 2 6 2 : BCall 4 2 6 3 : BCall 4 2 6 4 : BCall 4 2 6 5 : BCall 4 2 6 6 : BCall 4 2 6 7 : BCall 4 2 6 8 : BCall 4 2 6 9 : BCall 4 2 6 10 : BCall 4 2 6 11 : BCall 4 2 6 12 : BCall 4 2 6 13 : BCall 4 2 6 14 : BCall 4 2 6 15 : BCall 4 2 6 16 : BCall 4 2 6 17 : BCall 4 2 6 18 : BCall 4 2 6 19 : BCall 4 2 6  PC: { 13 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ L , 3 : Vptr  (f=(2 @ L);i=1) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M1 / L } , 1 : Vlab  M1 @ { M1 / L } , Cont2 : 3 : Vint  0 @ H  ] (2 @ L)DFR @ H : [ [ 0 : Vint  5 @ { L / M1 } , 1 : Vint  -2 @ M2 , Cont2 : 3 : Vlab  L @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { L / H } , 2 : Vlab  L @ L , 3 : Vlab  H @ { M2 / L } , 4 : Vint  0 @ { M2 / L } , 5 : Vlab  M2 @ M2 , 6 : Vint  0 @ H , 7 : Vptr  (f=(0 @ L);i=2) @ { M2 / L } , 8 : Vint  16 @ { H / L } , 9 : Vint  10 @ { M2 / M1 } ] Stack1:  RetPC: 4 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vlab  H @ M2 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vint  0 @ M2 4 : Vint  1 @ M2 5 : Vint  5 @ M1 6 : Vlab  H @ L 7 : Vint  4 @ L 8 : Vlab  M2 @ H 9 : Vint  2 @ L  RetReg : 5 Stack2:  RetPC: 4 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vlab  H @ M2 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vint  0 @ M2 4 : Vint  1 @ M2 5 : Vint  5 @ M1 6 : Vlab  H @ L 7 : Vint  4 @ L 8 : Vlab  M2 @ H 9 : Vint  2 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":3306,"property":"LLNI","strategy":"TargetedGenerator","time":"0.670109987s","timeout":60.0,"timestamp":"2026-01-28T23:10:38.849359+00:00","trial":9,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 3 8 6 1 : BCall 3 8 6 2 : BCall 3 8 6 3 : BCall 3 8 6 4 : BCall 3 8 6 5 : BCall 3 8 6 6 : BCall 3 8 6 7 : BCall 3 8 6 8 : BCall 3 8 6 9 : BCall 3 8 6 10 : BCall 3 8 6 11 : BCall 3 8 6 12 : BCall 3 8 6 13 : BCall 3 8 6 14 : BCall 3 8 6 15 : BCall 3 8 6 16 : BCall 3 8 6 17 : BCall 3 8 6 18 : BCall 3 8 6 19 : BCall 3 8 6  PC: { 1 @ M2 / 11 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  L @ { H / M1 } , 2 : Vptr  (f=(1 @ L);i=2) @ { M1 / M2 } , 3 : Vptr  (f=(0 @ L);i=3) @ { L / M2 } , Cont2 : 5 : Vint  14 @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ L , 1 : Vlab  H @ H , 2 : Vptr  (f=(1 @ L);i=2) @ H , 3 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  10 @ { M1 / L } , 4 : Vptr  (f=(1 @ L);i=2) @ L , 5 : Vint  -3 @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vptr  (f=(1 @ L);i=2) @ { M1 / M2 } , 8 : Vlab  H @ { H / M1 } , 9 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vint  1 @ L 1 : Vint  4 @ M2 2 : Vint  19 @ H 3 : Vint  8 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=2) @ L 6 : Vlab  M1 @ M2 7 : Vlab  M1 @ H 8 : Vint  0 @ M1 9 : Vlab  L @ M1  RetReg : 3 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vint  1 @ L 1 : Vint  4 @ M2 2 : Vint  19 @ H 3 : Vint  8 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=2) @ L 6 : Vlab  M1 @ M2 7 : Vlab  M1 @ H 8 : Vint  0 @ M1 9 : Vlab  L @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":3183,"property":"LLNI","strategy":"TargetedGenerator","time":"0.692234993s","timeout":60.0,"timestamp":"2026-01-28T23:10:39.124566+00:00","trial":3,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 5 2 4 1 : BCall 5 2 4 2 : BCall 5 2 4 3 : BCall 5 2 4 4 : BCall 5 2 4 5 : BCall 5 2 4 6 : BCall 5 2 4 7 : BCall 5 2 4 8 : BCall 5 2 4 9 : BCall 5 2 4 10 : BCall 5 2 4 11 : BCall 5 2 4 12 : BCall 5 2 4 13 : BCall 5 2 4 14 : BCall 5 2 4 15 : BCall 5 2 4 16 : BCall 5 2 4 17 : BCall 5 2 4 18 : BCall 5 2 4 19 : BCall 5 2 4  PC: { 9 @ M2 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vptr  (f=(2 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  H @ M1 , 2 : Vlab  M1 @ L ] (2 @ L)DFR @ L : [ [ 0 : Vint  -5 @ M2 , 1 : Vptr  (f=(1 @ L);i=2) @ M1 , 2 : Vint  0 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 2 : Vlab  L @ L , 3 : Vlab  L @ M1 , 4 : Vlab  L @ { M1 / M2 } , 5 : Vint  0 @ { L / M1 } , 6 : Vint  0 @ L , 7 : Vlab  L @ { H / M2 } , 8 : Vlab  M1 @ { M2 / L } , 9 : Vlab  H @ { M1 / H } ] Stack1:  RetPC: 16 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(2 @ L);i=2) @ M1 2 : Vlab  H @ H 3 : Vlab  H @ M1 4 : Vint  7 @ L 5 : Vlab  M2 @ M1 6 : Vlab  M2 @ M1 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vptr  (f=(2 @ L);i=0) @ H 9 : Vint  5 @ L  RetReg : 3 Stack2:  RetPC: 16 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(2 @ L);i=2) @ M1 2 : Vlab  H @ H 3 : Vlab  H @ M1 4 : Vint  7 @ L 5 : Vlab  M2 @ M1 6 : Vlab  M2 @ M1 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vptr  (f=(2 @ L);i=0) @ H 9 : Vint  5 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":3802,"property":"LLNI","strategy":"TargetedGenerator","time":"0.895150900s","timeout":60.0,"timestamp":"2026-01-28T23:10:38.849259+00:00","trial":0,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 5 7 5 1 : BCall 5 7 5 2 : BCall 5 7 5 3 : BCall 5 7 5 4 : BCall 5 7 5 5 : BCall 5 7 5 6 : BCall 5 7 5 7 : BCall 5 7 5 8 : BCall 5 7 5 9 : BCall 5 7 5 10 : BCall 5 7 5 11 : BCall 5 7 5 12 : BCall 5 7 5 13 : BCall 5 7 5 14 : BCall 5 7 5 15 : BCall 5 7 5 16 : BCall 5 7 5 17 : BCall 5 7 5 18 : BCall 5 7 5 19 : BCall 5 7 5  PC: { 3 @ H / 13 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ M2 , 2 : Vlab  M2 @ { H / L } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=2) @ { L / M1 } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vlab  H @ { M1 / H } , 8 : Vlab  M2 @ { M1 / M2 } , 9 : Vlab  L @ { H / L } ] Stack1:  RetPC: 4 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  -5 @ H 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  M2 @ M1 5 : Vlab  M1 @ H 6 : Vint  19 @ H 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  4 @ H 9 : Vint  17 @ H  RetReg : 8 Stack2:  RetPC: 4 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  -5 @ H 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  M2 @ M1 5 : Vlab  M1 @ H 6 : Vint  19 @ H 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  4 @ H 9 : Vint  17 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":5781,"property":"LLNI","strategy":"TargetedGenerator","time":"1.210333109s","timeout":60.0,"timestamp":"2026-01-28T23:10:38.849297+00:00","trial":5,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 3 1 1 1 : BCall 3 1 1 2 : BCall 3 1 1 3 : BCall 3 1 1 4 : BCall 3 1 1 5 : BCall 3 1 1 6 : BCall 3 1 1 7 : BCall 3 1 1 8 : BCall 3 1 1 9 : BCall 3 1 1 10 : BCall 3 1 1 11 : BCall 3 1 1 12 : BCall 3 1 1 13 : BCall 3 1 1 14 : BCall 3 1 1 15 : BCall 3 1 1 16 : BCall 3 1 1 17 : BCall 3 1 1 18 : BCall 3 1 1 19 : BCall 3 1 1  PC: { 3 @ M2 / 4 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  13 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 1 : Vlab  L @ L , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vlab  M1 @ { M1 / L } , 3 : Vint  0 @ { L / M1 } , 4 : Vint  0 @ H , 5 : Vint  18 @ { M2 / M1 } , 6 : Vint  3 @ L , 7 : Vint  -1 @ { L / M1 } , 8 : Vint  -4 @ { H / M2 } , 9 : Vint  1 @ { M1 / H } ] Stack1:  RetPC: 12 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  H @ M2 2 : Vint  4 @ H 3 : Vint  -1 @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  L @ M1 7 : Vlab  M1 @ M1 8 : Vlab  H @ H 9 : Vlab  M2 @ H  RetReg : 3 Stack2:  RetPC: 12 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  H @ M2 2 : Vint  4 @ H 3 : Vint  -1 @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  L @ M1 7 : Vlab  M1 @ M1 8 : Vlab  H @ H 9 : Vlab  M2 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":5581,"property":"LLNI","strategy":"TargetedGenerator","time":"1.225526094s","timeout":60.0,"timestamp":"2026-01-28T23:10:38.849415+00:00","trial":8,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 6 4 1 1 : BCall 6 4 1 2 : BCall 6 4 1 3 : BCall 6 4 1 4 : BCall 6 4 1 5 : BCall 6 4 1 6 : BCall 6 4 1 7 : BCall 6 4 1 8 : BCall 6 4 1 9 : BCall 6 4 1 10 : BCall 6 4 1 11 : BCall 6 4 1 12 : BCall 6 4 1 13 : BCall 6 4 1 14 : BCall 6 4 1 15 : BCall 6 4 1 16 : BCall 6 4 1 17 : BCall 6 4 1 18 : BCall 6 4 1 19 : BCall 6 4 1  PC: { 7 @ H / 18 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ { H / M2 } , 1 : Vint  -3 @ { M1 / H } , 2 : Vint  15 @ { M2 / M1 } , 3 : Vint  6 @ M2 , Cont2 : 5 : Vptr  (f=(1 @ L);i=0) @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , Cont2 : 3 : Vint  -3 @ L  ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { L / H } , 1 : Vint  16 @ { L / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ] (3 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vint  3 @ L , 2 : Vptr  (f=(3 @ L);i=2) @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  -2 @ { M1 / L } , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ { M2 / H } , 6 : Vint  3 @ { L / M1 } , 7 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 8 : Vptr  (f=(2 @ L);i=0) @ { M2 / L } , 9 : Vint  10 @ { H / M2 } ] Stack1:  RetPC: 3 @ M1 RetLAB: H RetRegs: 0 : Vint  2 @ L 1 : Vlab  L @ M2 2 : Vint  9 @ M2 3 : Vlab  M2 @ H 4 : Vint  12 @ M1 5 : Vlab  M2 @ M2 6 : Vlab  M2 @ L 7 : Vptr  (f=(2 @ L);i=1) @ H 8 : Vint  0 @ L 9 : Vlab  L @ M2  RetReg : 6 Stack2:  RetPC: 3 @ M1 RetLAB: H RetRegs: 0 : Vint  2 @ L 1 : Vlab  L @ M2 2 : Vint  9 @ M2 3 : Vlab  M2 @ H 4 : Vint  12 @ M1 5 : Vlab  M2 @ M2 6 : Vlab  M2 @ L 7 : Vptr  (f=(2 @ L);i=1) @ H 8 : Vint  0 @ L 9 : Vlab  L @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":5838,"property":"LLNI","strategy":"TargetedGenerator","time":"1.222905159s","timeout":60.0,"timestamp":"2026-01-28T23:10:39.211866+00:00","trial":4,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 4 3 3 1 : BCall 4 3 3 2 : BCall 4 3 3 3 : BCall 4 3 3 4 : BCall 4 3 3 5 : BCall 4 3 3 6 : BCall 4 3 3 7 : BCall 4 3 3 8 : BCall 4 3 3 9 : BCall 4 3 3 10 : BCall 4 3 3 11 : BCall 4 3 3 12 : BCall 4 3 3 13 : BCall 4 3 3 14 : BCall 4 3 3 15 : BCall 4 3 3 16 : BCall 4 3 3 17 : BCall 4 3 3 18 : BCall 4 3 3 19 : BCall 4 3 3  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vint  19 @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 3 : Vlab  L @ L , 4 : Vint  2 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  15 @ { L / M1 } , 7 : Vlab  M1 @ { H / M1 } , 8 : Vlab  H @ L , 9 : Vlab  H @ { H / L } ] Stack1:  RetPC: 6 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  H @ M1 2 : Vint  -2 @ M1 3 : Vlab  M2 @ M1 4 : Vint  7 @ L 5 : Vint  -4 @ H 6 : Vlab  M1 @ M2 7 : Vlab  L @ L 8 : Vint  4 @ M2 9 : Vlab  L @ H  RetReg : 5 Stack2:  RetPC: 6 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  H @ M1 2 : Vint  -2 @ M1 3 : Vlab  M2 @ M1 4 : Vint  7 @ L 5 : Vint  -4 @ H 6 : Vlab  M1 @ M2 7 : Vlab  L @ L 8 : Vint  4 @ M2 9 : Vlab  L @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":311,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.046206951s","timeout":60.0,"timestamp":"2026-01-28T23:10:40.447464+00:00","trial":6,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 3 0 7 1 : BCall 3 0 7 2 : BCall 3 0 7 3 : BCall 3 0 7 4 : BCall 3 0 7 5 : BCall 3 0 7 6 : BCall 3 0 7 7 : BCall 3 0 7 8 : BCall 3 0 7 9 : BCall 3 0 7 10 : BCall 3 0 7 11 : BCall 3 0 7 12 : BCall 3 0 7 13 : BCall 3 0 7 14 : BCall 3 0 7 15 : BCall 3 0 7 16 : BCall 3 0 7 17 : BCall 3 0 7 18 : BCall 3 0 7 19 : BCall 3 0 7  PC: { 2 @ H / 13 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M1 , 1 : Vlab  H @ { M1 / M2 } , 2 : Vlab  H @ { L / M1 } , 3 : Vint  2 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { L / H } , 1 : Vptr  (f=(2 @ L);i=0) @ M1 , 2 : Vptr  (f=(0 @ L);i=1) @ M2 , Cont2 : 4 : Vlab  H @ M2  ] (2 @ L)DFR @ L : [ [ 0 : Vint  12 @ M1 , 1 : Vlab  L @ M1 , 2 : Vlab  H @ M1 , 3 : Vlab  M1 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  7 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ M2 , 5 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vlab  H @ { H / L } , 8 : Vptr  (f=(2 @ L);i=2) @ M2 , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 16 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=3) @ M1 1 : Vlab  L @ L 2 : Vptr  (f=(2 @ L);i=0) @ L 3 : Vint  -3 @ M1 4 : Vptr  (f=(2 @ L);i=0) @ M1 5 : Vlab  M1 @ H 6 : Vint  15 @ M1 7 : Vptr  (f=(0 @ L);i=3) @ M2 8 : Vint  1 @ L 9 : Vint  -2 @ M1  RetReg : 9 Stack2:  RetPC: 16 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=3) @ M1 1 : Vlab  L @ L 2 : Vptr  (f=(2 @ L);i=0) @ L 3 : Vint  -3 @ M1 4 : Vptr  (f=(2 @ L);i=0) @ M1 5 : Vlab  M1 @ H 6 : Vint  15 @ M1 7 : Vptr  (f=(0 @ L);i=3) @ M2 8 : Vint  1 @ L 9 : Vint  -2 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":839,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.217845201s","timeout":60.0,"timestamp":"2026-01-28T23:10:40.447506+00:00","trial":3,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 6 9 2 1 : BCall 6 9 2 2 : BCall 6 9 2 3 : BCall 6 9 2 4 : BCall 6 9 2 5 : BCall 6 9 2 6 : BCall 6 9 2 7 : BCall 6 9 2 8 : BCall 6 9 2 9 : BCall 6 9 2 10 : BCall 6 9 2 11 : BCall 6 9 2 12 : BCall 6 9 2 13 : BCall 6 9 2 14 : BCall 6 9 2 15 : BCall 6 9 2 16 : BCall 6 9 2 17 : BCall 6 9 2 18 : BCall 6 9 2 19 : BCall 6 9 2  PC: { 5 @ H / 18 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { M2 / L } , 1 : Vlab  L @ H , 2 : Vint  0 @ { H / M2 } , 3 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } , Cont2 : 5 : Vint  5 @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vint  2 @ M2 , 1 : Vptr  (f=(2 @ L);i=0) @ H ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ H , 1 : Vlab  L @ M1 , 2 : Vint  16 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  1 @ { M2 / H } , 3 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 4 : Vptr  (f=(0 @ L);i=3) @ M2 , 5 : Vint  0 @ M1 , 6 : Vint  3 @ { L / M2 } , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vlab  L @ M1 , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  H @ L 2 : Vlab  M1 @ L 3 : Vlab  H @ L 4 : Vlab  M2 @ H 5 : Vint  0 @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  M2 @ M2 8 : Vint  -3 @ M1 9 : Vint  2 @ H  RetReg : 8 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  H @ L 2 : Vlab  M1 @ L 3 : Vlab  H @ L 4 : Vlab  M2 @ H 5 : Vint  0 @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  M2 @ M2 8 : Vint  -3 @ M1 9 : Vint  2 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":1226,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.246294975s","timeout":60.0,"timestamp":"2026-01-28T23:10:40.447392+00:00","trial":2,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 0 5 1 : BCall 4 0 5 2 : BCall 4 0 5 3 : BCall 4 0 5 4 : BCall 4 0 5 5 : BCall 4 0 5 6 : BCall 4 0 5 7 : BCall 4 0 5 8 : BCall 4 0 5 9 : BCall 4 0 5 10 : BCall 4 0 5 11 : BCall 4 0 5 12 : BCall 4 0 5 13 : BCall 4 0 5 14 : BCall 4 0 5 15 : BCall 4 0 5 16 : BCall 4 0 5 17 : BCall 4 0 5 18 : BCall 4 0 5 19 : BCall 4 0 5  PC: { 13 @ H / 9 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ H , 1 : Vlab  H @ L , 2 : Vlab  H @ { M1 / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vlab  L @ { M2 / M1 } , 2 : Vlab  L @ { M2 / H } , 3 : Vlab  H @ L , 4 : Vint  0 @ { M2 / L } , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(0 @ L);i=2) @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 9 : Vlab  M2 @ { M1 / M2 } ] Stack1:  RetPC: 7 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  14 @ M2 5 : Vlab  L @ H 6 : Vptr  (f=(0 @ L);i=2) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vlab  M2 @ H 9 : Vlab  H @ H  RetReg : 2 Stack2:  RetPC: 7 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  14 @ M2 5 : Vlab  L @ H 6 : Vptr  (f=(0 @ L);i=2) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vlab  M2 @ H 9 : Vlab  H @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":1214,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.310298920s","timeout":60.0,"timestamp":"2026-01-28T23:10:40.502260+00:00","trial":4,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 6 4 1 : BCall 9 6 4 2 : BCall 9 6 4 3 : BCall 9 6 4 4 : BCall 9 6 4 5 : BCall 9 6 4 6 : BCall 9 6 4 7 : BCall 9 6 4 8 : BCall 9 6 4 9 : BCall 9 6 4 10 : BCall 9 6 4 11 : BCall 9 6 4 12 : BCall 9 6 4 13 : BCall 9 6 4 14 : BCall 9 6 4 15 : BCall 9 6 4 16 : BCall 9 6 4 17 : BCall 9 6 4 18 : BCall 9 6 4 19 : BCall 9 6 4  PC: { 8 @ H / 10 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ L , 1 : Vint  9 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  -5 @ M1 , 1 : Vint  5 @ H , 2 : Vint  -4 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { M2 / H } , 3 : Vint  0 @ { M1 / H } , 4 : Vptr  (f=(1 @ L);i=2) @ { H / M2 } , 5 : Vint  -5 @ { L / M1 } , 6 : Vlab  L @ { M2 / L } , 7 : Vint  2 @ L , 8 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 9 : Vint  1 @ { M2 / L } ] Stack1:  RetPC: 2 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M2 @ M2 2 : Vlab  H @ L 3 : Vptr  (f=(0 @ L);i=2) @ L 4 : Vint  -5 @ M1 5 : Vlab  H @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  -3 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 8 Stack2:  RetPC: 2 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M2 @ M2 2 : Vlab  H @ L 3 : Vptr  (f=(0 @ L);i=2) @ L 4 : Vint  -5 @ M1 5 : Vlab  H @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  -3 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":2217,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.423228025s","timeout":60.0,"timestamp":"2026-01-28T23:10:40.447400+00:00","trial":8,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 5 9 1 : BCall 9 5 9 2 : BCall 9 5 9 3 : BCall 9 5 9 4 : BCall 9 5 9 5 : BCall 9 5 9 6 : BCall 9 5 9 7 : BCall 9 5 9 8 : BCall 9 5 9 9 : BCall 9 5 9 10 : BCall 9 5 9 11 : BCall 9 5 9 12 : BCall 9 5 9 13 : BCall 9 5 9 14 : BCall 9 5 9 15 : BCall 9 5 9 16 : BCall 9 5 9 17 : BCall 9 5 9 18 : BCall 9 5 9 19 : BCall 9 5 9  PC: { 18 @ M2 / 17 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vint  5 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vlab  M2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  14 @ { M1 / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vint  4 @ { M1 / L } , 5 : Vlab  L @ { M1 / M2 } , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 8 : Vint  0 @ M2 , 9 : Vint  10 @ { L / M1 } ] Stack1:  RetPC: 2 @ M2 RetLAB: M1 RetRegs: 0 : Vint  5 @ L 1 : Vint  0 @ M2 2 : Vint  9 @ H 3 : Vlab  M1 @ M1 4 : Vint  5 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  4 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  H @ H 9 : Vint  10 @ H  RetReg : 6 Stack2:  RetPC: 2 @ M2 RetLAB: M1 RetRegs: 0 : Vint  5 @ L 1 : Vint  0 @ M2 2 : Vint  9 @ H 3 : Vlab  M1 @ M1 4 : Vint  5 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  4 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  H @ H 9 : Vint  10 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":1801,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.396260023s","timeout":60.0,"timestamp":"2026-01-28T23:10:40.673959+00:00","trial":9,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 5 7 4 1 : BCall 5 7 4 2 : BCall 5 7 4 3 : BCall 5 7 4 4 : BCall 5 7 4 5 : BCall 5 7 4 6 : BCall 5 7 4 7 : BCall 5 7 4 8 : BCall 5 7 4 9 : BCall 5 7 4 10 : BCall 5 7 4 11 : BCall 5 7 4 12 : BCall 5 7 4 13 : BCall 5 7 4 14 : BCall 5 7 4 15 : BCall 5 7 4 16 : BCall 5 7 4 17 : BCall 5 7 4 18 : BCall 5 7 4 19 : BCall 5 7 4  PC: { 14 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -5 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ M2 , 3 : Vlab  H @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  3 @ H , 1 : Vptr  (f=(3 @ L);i=1) @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vptr  (f=(2 @ L);i=2) @ { M2 / M1 } , 2 : Vlab  M2 @ { H / L } , 3 : Vint  5 @ { M1 / H } ] (3 @ L)DFR @ L : [ [ 0 : Vint  -4 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vlab  H @ M1 , 3 : Vint  10 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 2 : Vptr  (f=(2 @ L);i=0) @ { L / H } , 3 : Vint  18 @ { L / M2 } , 4 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vlab  L @ M1 , 8 : Vint  14 @ { L / M2 } , 9 : Vint  0 @ { M2 / H } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  13 @ H 1 : Vlab  H @ L 2 : Vptr  (f=(2 @ L);i=3) @ M2 3 : Vlab  L @ L 4 : Vlab  L @ M1 5 : Vlab  L @ M2 6 : Vint  7 @ M2 7 : Vint  12 @ L 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=3) @ M2  RetReg : 7 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  13 @ H 1 : Vlab  H @ L 2 : Vptr  (f=(2 @ L);i=3) @ M2 3 : Vlab  L @ L 4 : Vlab  L @ M1 5 : Vlab  L @ M2 6 : Vint  7 @ M2 7 : Vint  12 @ L 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=3) @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":3456,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.750174999s","timeout":60.0,"timestamp":"2026-01-28T23:10:40.447306+00:00","trial":5,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 0 1 0 1 : BCall 0 1 0 2 : BCall 0 1 0 3 : BCall 0 1 0 4 : BCall 0 1 0 5 : BCall 0 1 0 6 : BCall 0 1 0 7 : BCall 0 1 0 8 : BCall 0 1 0 9 : BCall 0 1 0 10 : BCall 0 1 0 11 : BCall 0 1 0 12 : BCall 0 1 0 13 : BCall 0 1 0 14 : BCall 0 1 0 15 : BCall 0 1 0 16 : BCall 0 1 0 17 : BCall 0 1 0 18 : BCall 0 1 0 19 : BCall 0 1 0  PC: { 15 @ M1 / 5 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -5 @ { M2 / M1 } , 1 : Vlab  L @ { M2 / L } , 2 : Vlab  M2 @ { M2 / M1 } , 3 : Vlab  M1 @ { L / H } , Cont2 : 5 : Vint  18 @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ { H / L } , 1 : Vlab  H @ { H / L } , 2 : Vint  13 @ H , 3 : Vlab  M2 @ M1 , Cont2 : 5 : Vptr  (f=(1 @ L);i=1) @ M2  ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=2) @ { L / M1 } , 2 : Vlab  M1 @ M1 , 3 : Vint  0 @ { L / M1 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { H / M2 } , 5 : Vptr  (f=(2 @ L);i=0) @ { L / M2 } , 6 : Vptr  (f=(0 @ L);i=3) @ M1 , 7 : Vptr  (f=(1 @ L);i=2) @ M1 , 8 : Vptr  (f=(2 @ L);i=1) @ L , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } ] Stack1:  RetPC: 11 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=2) @ H 1 : Vptr  (f=(0 @ L);i=3) @ H 2 : Vlab  L @ M2 3 : Vlab  M1 @ M2 4 : Vint  3 @ L 5 : Vptr  (f=(1 @ L);i=3) @ L 6 : Vlab  M2 @ M1 7 : Vlab  M2 @ M1 8 : Vlab  L @ M1 9 : Vlab  H @ M1  RetReg : 4 Stack2:  RetPC: 11 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=2) @ H 1 : Vptr  (f=(0 @ L);i=3) @ H 2 : Vlab  L @ M2 3 : Vlab  M1 @ M2 4 : Vint  3 @ L 5 : Vptr  (f=(1 @ L);i=3) @ L 6 : Vlab  M2 @ M1 7 : Vlab  M2 @ M1 8 : Vlab  L @ M1 9 : Vlab  H @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":6510,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"1.177816868s","timeout":60.0,"timestamp":"2026-01-28T23:10:40.447535+00:00","trial":1,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 4 9 7 1 : BCall 4 9 7 2 : BCall 4 9 7 3 : BCall 4 9 7 4 : BCall 4 9 7 5 : BCall 4 9 7 6 : BCall 4 9 7 7 : BCall 4 9 7 8 : BCall 4 9 7 9 : BCall 4 9 7 10 : BCall 4 9 7 11 : BCall 4 9 7 12 : BCall 4 9 7 13 : BCall 4 9 7 14 : BCall 4 9 7 15 : BCall 4 9 7 16 : BCall 4 9 7 17 : BCall 4 9 7 18 : BCall 4 9 7 19 : BCall 4 9 7  PC: { 1 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  M1 @ M1 , 2 : Vptr  (f=(1 @ L);i=1) @ M1 , 3 : Vlab  M2 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  12 @ M2 , 2 : Vint  -5 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  H @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ L , 6 : Vlab  H @ { H / L } , 7 : Vlab  M2 @ { M1 / M2 } , 8 : Vint  0 @ { L / H } , 9 : Vlab  M1 @ { M1 / L } ] Stack1:  RetPC: 10 @ M2 RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vlab  L @ L 2 : Vint  10 @ L 3 : Vlab  M2 @ H 4 : Vint  14 @ M2 5 : Vptr  (f=(0 @ L);i=3) @ H 6 : Vlab  M1 @ H 7 : Vlab  L @ L 8 : Vlab  M2 @ M1 9 : Vlab  M1 @ H  RetReg : 4 Stack2:  RetPC: 10 @ M2 RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vlab  L @ L 2 : Vint  10 @ L 3 : Vlab  M2 @ H 4 : Vint  14 @ M2 5 : Vptr  (f=(0 @ L);i=3) @ H 6 : Vlab  M1 @ H 7 : Vlab  L @ L 8 : Vlab  M2 @ M1 9 : Vlab  M1 @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":11476,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"2.084925890s","timeout":60.0,"timestamp":"2026-01-28T23:10:40.447231+00:00","trial":0,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 0 7 1 : BCall 1 0 7 2 : BCall 1 0 7 3 : BCall 1 0 7 4 : BCall 1 0 7 5 : BCall 1 0 7 6 : BCall 1 0 7 7 : BCall 1 0 7 8 : BCall 1 0 7 9 : BCall 1 0 7 10 : BCall 1 0 7 11 : BCall 1 0 7 12 : BCall 1 0 7 13 : BCall 1 0 7 14 : BCall 1 0 7 15 : BCall 1 0 7 16 : BCall 1 0 7 17 : BCall 1 0 7 18 : BCall 1 0 7 19 : BCall 1 0 7  PC: { 4 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  16 @ { M2 / M1 } , 1 : Vlab  M2 @ { M1 / M2 } , 2 : Vint  19 @ { L / M1 } , 3 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ H , 1 : Vint  -5 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  L @ { M2 / M1 } , 6 : Vint  15 @ { H / M2 } , 7 : Vint  3 @ { M2 / H } , 8 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , 9 : Vptr  (f=(0 @ L);i=2) @ { M2 / L } ] Stack1:  RetPC: 16 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vint  3 @ L 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  -1 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M2 @ L 6 : Vlab  M2 @ H 7 : Vint  16 @ L 8 : Vint  10 @ L 9 : Vint  1 @ M1  RetReg : 5 Stack2:  RetPC: 16 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vint  3 @ L 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  -1 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M2 @ L 6 : Vlab  M2 @ H 7 : Vint  16 @ L 8 : Vint  10 @ L 9 : Vint  1 @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_5"],"passed":11430,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"2.225874901s","timeout":60.0,"timestamp":"2026-01-28T23:10:40.447325+00:00","trial":7,"workload":"IFC"},"hash":"8d167415aef189377f46899d06682d7a52b8700f"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 8 9 8 1 : BCall 8 9 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -1 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  M1 @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vlab  L @ M1 , 4 : Vint  0 @ L , 5 : Vlab  L @ M1 , 6 : Vint  1 @ M2 , 7 : Vlab  M1 @ H , 8 : Vint  1 @ H , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vint  5 @ H 1 : Vlab  H @ M1 2 : Vint  4 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  M1 @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vlab  M2 @ M1 7 : Vlab  H @ M2 8 : Vint  -2 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vint  5 @ H 1 : Vlab  H @ M1 2 : Vint  4 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  M1 @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vlab  M2 @ M1 7 : Vlab  H @ M2 8 : Vint  -2 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":209,"property":"LLNI","strategy":"BespokeGenerator","time":"0.026529074s","timeout":60.0,"timestamp":"2026-01-28T23:11:13.962860+00:00","trial":5,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 5 6 2 1 : BCall 5 6 2  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vint  2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vlab  L @ L , 4 : Vint  0 @ H , 5 : Vint  1 @ H , 6 : Vlab  M2 @ L , 7 : Vlab  M1 @ M2 , 8 : Vlab  L @ M2 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  M2 @ H 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  L @ L 8 : Vint  1 @ L 9 : Vlab  M2 @ H  RetReg : 1 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  M2 @ H 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  L @ L 8 : Vint  1 @ L 9 : Vlab  M2 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":445,"property":"LLNI","strategy":"BespokeGenerator","time":"0.044783115s","timeout":60.0,"timestamp":"2026-01-28T23:11:13.962799+00:00","trial":8,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 4 3 7 1 : BCall 4 3 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  M1 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vlab  M1 @ { M2 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vlab  M2 @ M2 , 7 : Vlab  M1 @ H , 8 : Vint  -1 @ M2 , 9 : Vint  -4 @ M2 ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vint  -5 @ L 2 : Vlab  M1 @ H 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vlab  M2 @ L 5 : Vint  4 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vint  1 @ M1 8 : Vint  0 @ M2 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 0 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vint  -5 @ L 2 : Vlab  M1 @ H 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vlab  M2 @ L 5 : Vint  4 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vint  1 @ M1 8 : Vint  0 @ M2 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":807,"property":"LLNI","strategy":"BespokeGenerator","time":"0.057738066s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.180658+00:00","trial":9,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 3 1 9 1 : BCall 3 1 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { H / L } , 1 : Vlab  M2 @ { M1 / H } , Cont2 : 3 : Vlab  M1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ M1 , 5 : Vlab  L @ L , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vint  1 @ M1 , 9 : Vint  1 @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  M1 @ L 5 : Vlab  M1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  L @ M1 8 : Vlab  M1 @ H 9 : Vlab  M1 @ M2  RetReg : 9 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  M1 @ L 5 : Vlab  M1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  L @ M1 8 : Vlab  M1 @ H 9 : Vlab  M1 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":1025,"property":"LLNI","strategy":"BespokeGenerator","time":"0.127149105s","timeout":60.0,"timestamp":"2026-01-28T23:11:13.962750+00:00","trial":7,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 6 7 2 1 : BCall 6 7 2  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ L , 1 : Vint  5 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / H } , 1 : Vlab  L @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vlab  M2 @ M2 , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  -1 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  1 @ L 5 : Vlab  M2 @ M2 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  -1 @ H  RetReg : 1 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  -1 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  1 @ L 5 : Vlab  M2 @ M2 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  -1 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":703,"property":"LLNI","strategy":"BespokeGenerator","time":"0.109400988s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.162172+00:00","trial":6,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 0 6 1 : BCall 1 0 6  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  -4 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ M2 , 1 : Vint  -2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vlab  M1 @ H , 5 : Vptr  (f=(0 @ L);i=0) @ H , 6 : Vint  -4 @ M1 , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vint  1 @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ H 1 : Vint  1 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  -4 @ L 5 : Vint  1 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  H @ M2 8 : Vint  0 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ H 1 : Vint  1 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  -4 @ L 5 : Vint  1 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  H @ M2 8 : Vint  0 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":664,"property":"LLNI","strategy":"BespokeGenerator","time":"0.159219980s","timeout":60.0,"timestamp":"2026-01-28T23:11:13.962803+00:00","trial":4,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 4 3 1 : BCall 1 4 3  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ H , 1 : Vint  1 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  -3 @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vint  -3 @ M1 , 8 : Vlab  L @ H , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vint  -2 @ H 1 : Vlab  H @ L 2 : Vint  3 @ M2 3 : Vlab  M2 @ L 4 : Vlab  H @ L 5 : Vlab  M1 @ L 6 : Vint  1 @ H 7 : Vlab  M2 @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  -1 @ H  RetReg : 2 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vint  -2 @ H 1 : Vlab  H @ L 2 : Vint  3 @ M2 3 : Vlab  M2 @ L 4 : Vlab  H @ L 5 : Vlab  M1 @ L 6 : Vint  1 @ H 7 : Vlab  M2 @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  -1 @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":870,"property":"LLNI","strategy":"BespokeGenerator","time":"0.178773880s","timeout":60.0,"timestamp":"2026-01-28T23:11:13.962753+00:00","trial":1,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 3 8 0 1 : BCall 3 8 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ L , 1 : Vint  1 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ { M2 / L } , 1 : Vlab  H @ { M2 / H } , Cont2 : 3 : Vint  -1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ M1 , 5 : Vlab  H @ M1 , 6 : Vint  0 @ L , 7 : Vlab  M2 @ H , 8 : Vlab  M1 @ H , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vlab  L @ L 3 : Vint  0 @ H 4 : Vint  0 @ L 5 : Vint  1 @ H 6 : Vint  -3 @ H 7 : Vint  -4 @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  1 @ L  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vlab  L @ L 3 : Vint  0 @ H 4 : Vint  0 @ L 5 : Vint  1 @ H 6 : Vint  -3 @ H 7 : Vint  -4 @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  1 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":2005,"property":"LLNI","strategy":"BespokeGenerator","time":"0.187988997s","timeout":60.0,"timestamp":"2026-01-28T23:11:13.962502+00:00","trial":0,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 0 1 0 1 : BCall 0 1 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  H @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  H @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  1 @ M1 , 1 : Vlab  L @ L , 2 : Vlab  L @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vlab  L @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  1 @ M1 2 : Vlab  M2 @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  1 @ L 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  L @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vint  0 @ L  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  1 @ M1 2 : Vlab  M2 @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  1 @ L 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  L @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vint  0 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":805,"property":"LLNI","strategy":"BespokeGenerator","time":"0.219948769s","timeout":60.0,"timestamp":"2026-01-28T23:11:13.962671+00:00","trial":3,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 0 7 6 1 : BCall 0 7 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vlab  M1 @ { M1 / H } , Cont2 : 3 : Vint  1 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vlab  H @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  1 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(0 @ L);i=1) @ M1 , 6 : Vlab  M1 @ M1 , 7 : Vlab  M2 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vlab  M2 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vint  0 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  -5 @ M1 7 : Vint  0 @ H 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M2 @ M1  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vlab  M2 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vint  0 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  -5 @ M1 7 : Vint  0 @ H 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M2 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":1087,"property":"LLNI","strategy":"BespokeGenerator","time":"0.239164114s","timeout":60.0,"timestamp":"2026-01-28T23:11:13.962691+00:00","trial":2,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 8 2 8 1 : BCall 8 2 8  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vint  6 @ L , 1 : Vlab  H @ L ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ M1 , 4 : Vint  8 @ M2 , 5 : Vptr  (f=(2 @ L);i=0) @ H , 6 : Vint  5 @ H , 7 : Vint  12 @ M2 , 8 : Vint  0 @ M1 , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":2740,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.144946098s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.377064+00:00","trial":1,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 5 1 5 1 : BCall 5 1 5  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ { H / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  17 @ { H / L } , 1 : Vint  13 @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vlab  M1 @ M2 , 5 : Vint  0 @ H , 6 : Vptr  (f=(0 @ L);i=0) @ M1 , 7 : Vlab  M1 @ H , 8 : Vint  3 @ H , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 3 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  L @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  12 @ L 4 : Vint  -3 @ L 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  16 @ M1 7 : Vint  4 @ M1 8 : Vlab  H @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 4 Stack2:  RetPC: 3 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  L @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  12 @ L 4 : Vint  -3 @ L 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  16 @ M1 7 : Vint  4 @ M1 8 : Vlab  H @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":3051,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.163941145s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.377645+00:00","trial":7,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 0 6 2 1 : BCall 0 6 2  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  M2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vint  0 @ M1 , 6 : Vlab  M1 @ M1 , 7 : Vint  19 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  2 @ M1 1 : Vlab  L @ M1 2 : Vint  13 @ M2 3 : Vint  1 @ M1 4 : Vlab  H @ M1 5 : Vint  4 @ M2 6 : Vlab  L @ M2 7 : Vint  0 @ H 8 : Vlab  H @ M1 9 : Vint  1 @ M2  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  2 @ M1 1 : Vlab  L @ M1 2 : Vint  13 @ M2 3 : Vint  1 @ M1 4 : Vlab  H @ M1 5 : Vint  4 @ M2 6 : Vlab  L @ M2 7 : Vint  0 @ H 8 : Vlab  H @ M1 9 : Vint  1 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":780,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.205276966s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.377384+00:00","trial":2,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 9 2 1 : BCall 1 9 2  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { H / M2 } , 1 : Vint  10 @ { M1 / M2 } , Cont2 : 3 : Vlab  M2 @ H  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { M2 / M1 } , 1 : Vptr  (f=(3 @ L);i=1) @ { H / M1 } , Cont2 : 3 : Vint  2 @ M1  ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  18 @ { L / H } ] (3 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  1 @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ M2 , 4 : Vint  0 @ M1 , 5 : Vint  15 @ M2 , 6 : Vptr  (f=(2 @ L);i=0) @ H , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vint  2 @ M1 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 6 @ H RetLAB: M1 RetRegs: 0 : Vint  -4 @ M1 1 : Vptr  (f=(2 @ L);i=1) @ L 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  10 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  H @ H 7 : Vlab  L @ H 8 : Vlab  M1 @ H 9 : Vptr  (f=(3 @ L);i=1) @ M2  RetReg : 5 Stack2:  RetPC: 6 @ H RetLAB: M1 RetRegs: 0 : Vint  -4 @ M1 1 : Vptr  (f=(2 @ L);i=1) @ L 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  10 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  H @ H 7 : Vlab  L @ H 8 : Vlab  M1 @ H 9 : Vptr  (f=(3 @ L);i=1) @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":1438,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.235624790s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.377506+00:00","trial":6,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 1 9 3 1 : BCall 1 9 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , Cont2 : 3 : Vlab  H @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ M2 , 4 : Vint  5 @ M2 , 5 : Vlab  M2 @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ M2 , 7 : Vlab  L @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ M1 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 5 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  4 @ H 2 : Vint  4 @ H 3 : Vlab  M2 @ L 4 : Vint  17 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  -1 @ M1 8 : Vint  2 @ M1 9 : Vint  -5 @ H  RetReg : 0 Stack2:  RetPC: 5 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  4 @ H 2 : Vint  4 @ H 3 : Vlab  M2 @ L 4 : Vint  17 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  -1 @ M1 8 : Vint  2 @ M1 9 : Vint  -5 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":3869,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.302945137s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.377021+00:00","trial":0,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 4 2 0 1 : BCall 4 2 0  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { L / H } , 1 : Vlab  L @ { H / L } , Cont2 : 3 : Vint  2 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { M1 / M2 } , 1 : Vptr  (f=(2 @ L);i=0) @ { M1 / H } ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vint  8 @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vlab  H @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(3 @ L);i=0) @ M1 , 2 : Vlab  L @ L , 3 : Vint  0 @ H , 4 : Vint  0 @ H , 5 : Vint  9 @ H , 6 : Vint  2 @ M1 , 7 : Vint  -4 @ M2 , 8 : Vlab  L @ H , 9 : Vptr  (f=(2 @ L);i=0) @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":10795,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.552870035s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.377298+00:00","trial":5,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 4 1 1 : BCall 9 4 1  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ H , 1 : Vint  7 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(3 @ L);i=1) @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vlab  L @ H , 5 : Vlab  M1 @ M1 , 6 : Vint  -3 @ M2 , 7 : Vint  17 @ H , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  1 @ M2 ] Stack1:  RetPC: 6 @ M1 RetLAB: L RetRegs: 0 : Vint  0 @ M2 1 : Vint  2 @ H 2 : Vint  4 @ L 3 : Vptr  (f=(3 @ L);i=1) @ H 4 : Vptr  (f=(3 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vint  1 @ L 7 : Vint  0 @ M2 8 : Vint  7 @ H 9 : Vlab  M2 @ M2  RetReg : 2 Stack2:  RetPC: 6 @ M1 RetLAB: L RetRegs: 0 : Vint  0 @ M2 1 : Vint  2 @ H 2 : Vint  4 @ L 3 : Vptr  (f=(3 @ L);i=1) @ H 4 : Vptr  (f=(3 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vint  1 @ L 7 : Vint  0 @ M2 8 : Vint  7 @ H 9 : Vlab  M2 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":7964,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.422334909s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.531677+00:00","trial":8,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 0 2 5 1 : BCall 0 2 5  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ { M1 / L } , 1 : Vint  12 @ { M1 / L } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , Cont2 : 3 : Vlab  H @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vint  -5 @ M1 , 1 : Vlab  H @ L ] (3 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vint  3 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vlab  L @ H , 6 : Vptr  (f=(2 @ L);i=0) @ L , 7 : Vlab  H @ H , 8 : Vptr  (f=(3 @ L);i=1) @ M2 , 9 : Vint  -1 @ M2 ] Stack1:  RetPC: 8 @ M1 RetLAB: H RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(3 @ L);i=1) @ M1 2 : Vint  17 @ M1 3 : Vint  9 @ M2 4 : Vptr  (f=(2 @ L);i=0) @ M2 5 : Vptr  (f=(2 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  16 @ H 8 : Vlab  M2 @ L 9 : Vlab  M1 @ M2  RetReg : 1 Stack2:  RetPC: 8 @ M1 RetLAB: H RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(3 @ L);i=1) @ M1 2 : Vint  17 @ M1 3 : Vint  9 @ M2 4 : Vptr  (f=(2 @ L);i=0) @ M2 5 : Vptr  (f=(2 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  16 @ H 8 : Vlab  M2 @ L 9 : Vlab  M1 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":7739,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.590850115s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.377349+00:00","trial":3,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 1 6 9 1 : BCall 1 6 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vint  19 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  11 @ { M1 / M2 } , Cont2 : 3 : Vint  -4 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  1 @ M2 , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vlab  L @ L , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vlab  L @ L , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  RetPC: 13 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  14 @ L 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vint  1 @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  -1 @ H 6 : Vlab  L @ H 7 : Vlab  L @ L 8 : Vint  3 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 3 Stack2:  RetPC: 13 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  14 @ L 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vint  1 @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  -1 @ H 6 : Vlab  L @ H 7 : Vlab  L @ L 8 : Vint  3 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":11734,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.693410158s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.377458+00:00","trial":4,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 0 9 2 1 : BCall 0 9 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { H / M1 } , 1 : Vint  4 @ M2 , Cont2 : 3 : Vint  -1 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  2 @ M1 , 4 : Vlab  M1 @ H , 5 : Vlab  L @ H , 6 : Vptr  (f=(1 @ L);i=1) @ M2 , 7 : Vint  14 @ L , 8 : Vint  3 @ M1 , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 16 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  2 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  M2 @ L 4 : Vint  -4 @ H 5 : Vint  4 @ L 6 : Vlab  L @ M1 7 : Vlab  M2 @ H 8 : Vint  1 @ M2 9 : Vlab  H @ M2  RetReg : 3 Stack2:  RetPC: 16 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  2 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  M2 @ L 4 : Vint  -4 @ H 5 : Vint  4 @ L 6 : Vlab  L @ M1 7 : Vlab  M2 @ H 8 : Vint  1 @ M2 9 : Vlab  H @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":25536,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.941507816s","timeout":60.0,"timestamp":"2026-01-28T23:11:14.561437+00:00","trial":9,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 6 8 2 1 : BCall 6 8 2 2 : BCall 6 8 2 3 : BCall 6 8 2 4 : BCall 6 8 2 5 : BCall 6 8 2 6 : BCall 6 8 2 7 : BCall 6 8 2 8 : BCall 6 8 2 9 : BCall 6 8 2 10 : BCall 6 8 2 11 : BCall 6 8 2 12 : BCall 6 8 2 13 : BCall 6 8 2 14 : BCall 6 8 2 15 : BCall 6 8 2 16 : BCall 6 8 2 17 : BCall 6 8 2 18 : BCall 6 8 2 19 : BCall 6 8 2  PC: 10 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vint  3 @ M1 , 2 : Vlab  H @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M2 , 1 : Vint  -3 @ L , 2 : Vlab  M2 @ M2 , 3 : Vint  -3 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  -2 @ M2 , 5 : Vlab  H @ M2 , 6 : Vint  3 @ H , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vlab  M1 @ H , 9 : Vint  16 @ L ] Stack1:  RetPC: 16 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  L @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vlab  L @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vint  18 @ H 8 : Vint  0 @ H 9 : Vint  10 @ H  RetReg : 1 Stack2:  RetPC: 16 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  L @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vlab  L @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vint  18 @ H 8 : Vint  0 @ H 9 : Vint  10 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":17,"property":"LLNI","strategy":"TargetedGenerator","time":"0.010302782s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.517405+00:00","trial":9,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 5 7 7 1 : BCall 5 7 7 2 : BCall 5 7 7 3 : BCall 5 7 7 4 : BCall 5 7 7 5 : BCall 5 7 7 6 : BCall 5 7 7 7 : BCall 5 7 7 8 : BCall 5 7 7 9 : BCall 5 7 7 10 : BCall 5 7 7 11 : BCall 5 7 7 12 : BCall 5 7 7 13 : BCall 5 7 7 14 : BCall 5 7 7 15 : BCall 5 7 7 16 : BCall 5 7 7 17 : BCall 5 7 7 18 : BCall 5 7 7 19 : BCall 5 7 7  PC: 8 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ H , 1 : Vptr  (f=(1 @ L);i=2) @ H , 2 : Vlab  L @ { L / M1 } , Cont2 : 4 : Vint  17 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vint  0 @ { M2 / H } , 2 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vlab  M1 @ M1 , 5 : Vint  5 @ M2 , 6 : Vint  -1 @ L , 7 : Vlab  H @ M1 , 8 : Vint  15 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 5 @ M2 RetLAB: M1 RetRegs: 0 : Vint  5 @ L 1 : Vlab  H @ M2 2 : Vlab  H @ M1 3 : Vint  1 @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  -1 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  M2 @ H 8 : Vlab  M2 @ L 9 : Vint  9 @ M2  RetReg : 9 Stack2:  RetPC: 5 @ M2 RetLAB: M1 RetRegs: 0 : Vint  5 @ L 1 : Vlab  H @ M2 2 : Vlab  H @ M1 3 : Vint  1 @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  -1 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  M2 @ H 8 : Vlab  M2 @ L 9 : Vint  9 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":63,"property":"LLNI","strategy":"TargetedGenerator","time":"0.008229971s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.517129+00:00","trial":0,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 5 8 0 1 : BCall 5 8 0 2 : BCall 5 8 0 3 : BCall 5 8 0 4 : BCall 5 8 0 5 : BCall 5 8 0 6 : BCall 5 8 0 7 : BCall 5 8 0 8 : BCall 5 8 0 9 : BCall 5 8 0 10 : BCall 5 8 0 11 : BCall 5 8 0 12 : BCall 5 8 0 13 : BCall 5 8 0 14 : BCall 5 8 0 15 : BCall 5 8 0 16 : BCall 5 8 0 17 : BCall 5 8 0 18 : BCall 5 8 0 19 : BCall 5 8 0  PC: 17 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  M2 @ M2 , 2 : Vlab  M1 @ M1 , 3 : Vint  0 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ L , 1 : Vptr  (f=(1 @ L);i=2) @ { L / M2 } , 2 : Vint  -5 @ { M1 / L } , 3 : Vlab  L @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  M2 @ M2 , 5 : Vint  3 @ M1 , 6 : Vptr  (f=(0 @ L);i=2) @ M1 , 7 : Vlab  M1 @ M2 , 8 : Vlab  M2 @ M2 , 9 : Vint  16 @ L ] Stack1:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  M2 @ L 3 : Vlab  L @ H 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vint  -3 @ L 6 : Vint  5 @ M1 7 : Vlab  M1 @ H 8 : Vint  0 @ L 9 : Vint  2 @ H  RetReg : 3 Stack2:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  M2 @ L 3 : Vlab  L @ H 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vint  -3 @ L 6 : Vint  5 @ M1 7 : Vlab  M1 @ H 8 : Vint  0 @ L 9 : Vint  2 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":47,"property":"LLNI","strategy":"TargetedGenerator","time":"0.021070957s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.517257+00:00","trial":5,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 8 8 1 : BCall 9 8 8 2 : BCall 9 8 8 3 : BCall 9 8 8 4 : BCall 9 8 8 5 : BCall 9 8 8 6 : BCall 9 8 8 7 : BCall 9 8 8 8 : BCall 9 8 8 9 : BCall 9 8 8 10 : BCall 9 8 8 11 : BCall 9 8 8 12 : BCall 9 8 8 13 : BCall 9 8 8 14 : BCall 9 8 8 15 : BCall 9 8 8 16 : BCall 9 8 8 17 : BCall 9 8 8 18 : BCall 9 8 8 19 : BCall 9 8 8  PC: 5 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  6 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vptr  (f=(0 @ L);i=2) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { M2 / H } , 1 : Vint  6 @ { L / M2 } , 2 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vptr  (f=(0 @ L);i=2) @ H , 4 : Vlab  M2 @ H , 5 : Vint  4 @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vint  1 @ M2 , 8 : Vlab  L @ M2 , 9 : Vint  16 @ M2 ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vint  7 @ M1 2 : Vlab  M1 @ M1 3 : Vint  -2 @ L 4 : Vint  16 @ M2 5 : Vlab  M2 @ M1 6 : Vint  -2 @ M2 7 : Vlab  L @ L 8 : Vint  -4 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vint  7 @ M1 2 : Vlab  M1 @ M1 3 : Vint  -2 @ L 4 : Vint  16 @ M2 5 : Vlab  M2 @ M1 6 : Vint  -2 @ M2 7 : Vlab  L @ L 8 : Vint  -4 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":20,"property":"LLNI","strategy":"TargetedGenerator","time":"0.007352114s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.699587+00:00","trial":3,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 4 6 2 1 : BCall 4 6 2 2 : BCall 4 6 2 3 : BCall 4 6 2 4 : BCall 4 6 2 5 : BCall 4 6 2 6 : BCall 4 6 2 7 : BCall 4 6 2 8 : BCall 4 6 2 9 : BCall 4 6 2 10 : BCall 4 6 2 11 : BCall 4 6 2 12 : BCall 4 6 2 13 : BCall 4 6 2 14 : BCall 4 6 2 15 : BCall 4 6 2 16 : BCall 4 6 2 17 : BCall 4 6 2 18 : BCall 4 6 2 19 : BCall 4 6 2  PC: 7 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vlab  L @ { M2 / L } , 2 : Vint  -1 @ { H / M2 } , Cont2 : 4 : Vlab  H @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(3 @ L);i=1) @ L , 2 : Vint  7 @ M2 , 3 : Vint  0 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vint  -1 @ L , 2 : Vint  2 @ H , 3 : Vptr  (f=(1 @ L);i=1) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  M2 @ M1 , 6 : Vlab  M1 @ M1 , 7 : Vint  -3 @ M1 , 8 : Vlab  L @ H , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 4 @ L RetLAB: L RetRegs: 0 : Vint  -3 @ H 1 : Vint  -1 @ M1 2 : Vlab  L @ M2 3 : Vptr  (f=(2 @ L);i=0) @ L 4 : Vint  19 @ L 5 : Vlab  H @ H 6 : Vlab  M2 @ M2 7 : Vptr  (f=(2 @ L);i=0) @ H 8 : Vlab  M2 @ M2 9 : Vptr  (f=(3 @ L);i=3) @ H  RetReg : 0 Stack2:  RetPC: 4 @ L RetLAB: L RetRegs: 0 : Vint  -3 @ H 1 : Vint  -1 @ M1 2 : Vlab  L @ M2 3 : Vptr  (f=(2 @ L);i=0) @ L 4 : Vint  19 @ L 5 : Vlab  H @ H 6 : Vlab  M2 @ M2 7 : Vptr  (f=(2 @ L);i=0) @ H 8 : Vlab  M2 @ M2 9 : Vptr  (f=(3 @ L);i=3) @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":13,"property":"LLNI","strategy":"TargetedGenerator","time":"0.014151812s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.706259+00:00","trial":4,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 9 5 2 1 : BCall 9 5 2 2 : BCall 9 5 2 3 : BCall 9 5 2 4 : BCall 9 5 2 5 : BCall 9 5 2 6 : BCall 9 5 2 7 : BCall 9 5 2 8 : BCall 9 5 2 9 : BCall 9 5 2 10 : BCall 9 5 2 11 : BCall 9 5 2 12 : BCall 9 5 2 13 : BCall 9 5 2 14 : BCall 9 5 2 15 : BCall 9 5 2 16 : BCall 9 5 2 17 : BCall 9 5 2 18 : BCall 9 5 2 19 : BCall 9 5 2  PC: 6 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ L , 1 : Vint  5 @ L , 2 : Vptr  (f=(2 @ L);i=1) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ { M2 / L } , 1 : Vlab  L @ { M1 / H } , 2 : Vlab  M1 @ { H / M1 } , 3 : Vptr  (f=(1 @ L);i=3) @ { L / H } ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vptr  (f=(3 @ L);i=1) @ { M2 / L } , 2 : Vlab  L @ { H / L } , Cont2 : 4 : Vint  5 @ M1  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 2 : Vint  2 @ { M1 / L } , 3 : Vlab  M1 @ { M2 / H } , Cont2 : 5 : Vlab  M1 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  M2 @ M1 , 6 : Vint  10 @ L , 7 : Vptr  (f=(3 @ L);i=3) @ M2 , 8 : Vptr  (f=(2 @ L);i=0) @ H , 9 : Vint  2 @ H ] Stack1:  RetPC: 19 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(3 @ L);i=3) @ M2 1 : Vlab  M1 @ M1 2 : Vint  0 @ M2 3 : Vlab  M1 @ M1 4 : Vptr  (f=(3 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(3 @ L);i=0) @ L 9 : Vlab  H @ H  RetReg : 4 Stack2:  RetPC: 19 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(3 @ L);i=3) @ M2 1 : Vlab  M1 @ M1 2 : Vint  0 @ M2 3 : Vlab  M1 @ M1 4 : Vptr  (f=(3 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(3 @ L);i=0) @ L 9 : Vlab  H @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":152,"property":"LLNI","strategy":"TargetedGenerator","time":"0.061642885s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.517412+00:00","trial":8,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 2 1 4 1 : BCall 2 1 4 2 : BCall 2 1 4 3 : BCall 2 1 4 4 : BCall 2 1 4 5 : BCall 2 1 4 6 : BCall 2 1 4 7 : BCall 2 1 4 8 : BCall 2 1 4 9 : BCall 2 1 4 10 : BCall 2 1 4 11 : BCall 2 1 4 12 : BCall 2 1 4 13 : BCall 2 1 4 14 : BCall 2 1 4 15 : BCall 2 1 4 16 : BCall 2 1 4 17 : BCall 2 1 4 18 : BCall 2 1 4 19 : BCall 2 1 4  PC: 2 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ L , 1 : Vint  5 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  L @ { M1 / H } , 2 : Vint  6 @ { H / L } , Cont2 : 4 : Vint  7 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  M2 @ H , 6 : Vint  -4 @ M2 , 7 : Vlab  M2 @ L , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  RetPC: 3 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  8 @ L 3 : Vlab  M2 @ M1 4 : Vint  3 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M1 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  1 @ L 9 : Vlab  H @ L  RetReg : 8 Stack2:  RetPC: 3 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  8 @ L 3 : Vlab  M2 @ M1 4 : Vint  3 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M1 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  1 @ L 9 : Vlab  H @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":40,"property":"LLNI","strategy":"TargetedGenerator","time":"0.091951132s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.517320+00:00","trial":7,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 4 7 1 : BCall 9 4 7 2 : BCall 9 4 7 3 : BCall 9 4 7 4 : BCall 9 4 7 5 : BCall 9 4 7 6 : BCall 9 4 7 7 : BCall 9 4 7 8 : BCall 9 4 7 9 : BCall 9 4 7 10 : BCall 9 4 7 11 : BCall 9 4 7 12 : BCall 9 4 7 13 : BCall 9 4 7 14 : BCall 9 4 7 15 : BCall 9 4 7 16 : BCall 9 4 7 17 : BCall 9 4 7 18 : BCall 9 4 7 19 : BCall 9 4 7  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ M2 , 1 : Vlab  L @ H , 2 : Vptr  (f=(0 @ L);i=0) @ H , 3 : Vlab  M1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  M1 @ H , 5 : Vptr  (f=(1 @ L);i=3) @ L , 6 : Vint  6 @ H , 7 : Vptr  (f=(0 @ L);i=1) @ M1 , 8 : Vlab  M2 @ H , 9 : Vint  4 @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ M1 1 : Vlab  H @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  14 @ M2 5 : Vint  3 @ H 6 : Vptr  (f=(1 @ L);i=2) @ M1 7 : Vlab  L @ L 8 : Vlab  M2 @ H 9 : Vlab  M2 @ L  RetReg : 4 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ M1 1 : Vlab  H @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  14 @ M2 5 : Vint  3 @ H 6 : Vptr  (f=(1 @ L);i=2) @ M1 7 : Vlab  L @ L 8 : Vlab  M2 @ H 9 : Vlab  M2 @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":501,"property":"LLNI","strategy":"TargetedGenerator","time":"0.091809988s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.517526+00:00","trial":6,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 2 8 0 1 : BCall 2 8 0 2 : BCall 2 8 0 3 : BCall 2 8 0 4 : BCall 2 8 0 5 : BCall 2 8 0 6 : BCall 2 8 0 7 : BCall 2 8 0 8 : BCall 2 8 0 9 : BCall 2 8 0 10 : BCall 2 8 0 11 : BCall 2 8 0 12 : BCall 2 8 0 13 : BCall 2 8 0 14 : BCall 2 8 0 15 : BCall 2 8 0 16 : BCall 2 8 0 17 : BCall 2 8 0 18 : BCall 2 8 0 19 : BCall 2 8 0  PC: 17 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ { L / H } , 1 : Vptr  (f=(1 @ L);i=3) @ { L / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=3) @ { H / M2 } , 2 : Vint  0 @ { L / M2 } , 3 : Vint  13 @ { M1 / H } , Cont2 : 5 : Vlab  H @ M1  ] (2 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vint  7 @ { L / H } , 2 : Vint  6 @ { M2 / L } , 3 : Vlab  L @ { M2 / L } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(0 @ L);i=1) @ M2 , 5 : Vint  -4 @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ M2 , 7 : Vint  0 @ M1 , 8 : Vlab  H @ M1 , 9 : Vlab  L @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":232,"property":"LLNI","strategy":"TargetedGenerator","time":"0.107853174s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.517328+00:00","trial":1,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 0 5 3 1 : BCall 0 5 3 2 : BCall 0 5 3 3 : BCall 0 5 3 4 : BCall 0 5 3 5 : BCall 0 5 3 6 : BCall 0 5 3 7 : BCall 0 5 3 8 : BCall 0 5 3 9 : BCall 0 5 3 10 : BCall 0 5 3 11 : BCall 0 5 3 12 : BCall 0 5 3 13 : BCall 0 5 3 14 : BCall 0 5 3 15 : BCall 0 5 3 16 : BCall 0 5 3 17 : BCall 0 5 3 18 : BCall 0 5 3 19 : BCall 0 5 3  PC: 6 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { L / H } , 1 : Vint  16 @ H , 2 : Vptr  (f=(0 @ L);i=3) @ L , 3 : Vlab  L @ { M2 / L } , Cont2 : 5 : Vint  3 @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { L / H } , 1 : Vptr  (f=(0 @ L);i=3) @ M1 , 2 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 3 : Vint  1 @ { M1 / M2 } ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  16 @ { L / H } , 1 : Vptr  (f=(1 @ L);i=2) @ { M2 / M1 } , 2 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } , 3 : Vint  1 @ M2 , Cont2 : 5 : Vint  19 @ M2  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ { M1 / H } , 1 : Vptr  (f=(3 @ L);i=3) @ M2 , 2 : Vint  0 @ { M1 / L } , 3 : Vlab  H @ { H / M1 } , Cont2 : 5 : Vint  -4 @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ M1 , 5 : Vlab  M2 @ L , 6 : Vlab  M1 @ M1 , 7 : Vlab  M2 @ M1 , 8 : Vptr  (f=(1 @ L);i=3) @ H , 9 : Vint  11 @ M2 ] Stack1:  RetPC: 12 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  4 @ M2 3 : Vint  2 @ M2 4 : Vlab  M2 @ H 5 : Vlab  H @ M1 6 : Vint  16 @ L 7 : Vint  19 @ M1 8 : Vlab  L @ L 9 : Vlab  L @ M1  RetReg : 5 Stack2:  RetPC: 12 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  4 @ M2 3 : Vint  2 @ M2 4 : Vlab  M2 @ H 5 : Vlab  H @ M1 6 : Vint  16 @ L 7 : Vint  19 @ M1 8 : Vlab  L @ L 9 : Vlab  L @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":327,"property":"LLNI","strategy":"TargetedGenerator","time":"0.119622946s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.517612+00:00","trial":2,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 8 6 0 1 : BCall 8 6 0 2 : BCall 8 6 0 3 : BCall 8 6 0 4 : BCall 8 6 0 5 : BCall 8 6 0 6 : BCall 8 6 0 7 : BCall 8 6 0 8 : BCall 8 6 0 9 : BCall 8 6 0 10 : BCall 8 6 0 11 : BCall 8 6 0 12 : BCall 8 6 0 13 : BCall 8 6 0 14 : BCall 8 6 0 15 : BCall 8 6 0 16 : BCall 8 6 0 17 : BCall 8 6 0 18 : BCall 8 6 0 19 : BCall 8 6 0  PC: 13 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ M2 , 1 : Vlab  M1 @ { M1 / M2 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { L / H } , 1 : Vint  2 @ { M2 / L } , 2 : Vptr  (f=(0 @ L);i=1) @ { L / H } , Cont2 : 4 : Vlab  M1 @ L  ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vlab  H @ { M1 / L } , Cont2 : 3 : Vlab  H @ L  ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vptr  (f=(2 @ L);i=0) @ M2 , Cont2 : 4 : Vlab  M1 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  6 @ H , 4 : Vint  4 @ M1 , 5 : Vptr  (f=(0 @ L);i=1) @ M2 , 6 : Vlab  H @ L , 7 : Vint  7 @ M2 , 8 : Vint  7 @ M2 , 9 : Vptr  (f=(3 @ L);i=1) @ H ] Stack1:  RetPC: 4 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  M2 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  13 @ L 4 : Vlab  L @ M1 5 : Vptr  (f=(1 @ L);i=2) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  L @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  2 @ M2  RetReg : 2 Stack2:  RetPC: 4 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  M2 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  13 @ L 4 : Vlab  L @ M1 5 : Vptr  (f=(1 @ L);i=2) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  L @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  2 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":49,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.018229961s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.803571+00:00","trial":5,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 6 9 2 1 : BCall 6 9 2 2 : BCall 6 9 2 3 : BCall 6 9 2 4 : BCall 6 9 2 5 : BCall 6 9 2 6 : BCall 6 9 2 7 : BCall 6 9 2 8 : BCall 6 9 2 9 : BCall 6 9 2 10 : BCall 6 9 2 11 : BCall 6 9 2 12 : BCall 6 9 2 13 : BCall 6 9 2 14 : BCall 6 9 2 15 : BCall 6 9 2 16 : BCall 6 9 2 17 : BCall 6 9 2 18 : BCall 6 9 2 19 : BCall 6 9 2  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vlab  L @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  -3 @ H , 1 : Vlab  M2 @ { L / H } , 2 : Vlab  M2 @ { M1 / L } , 3 : Vint  -2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vlab  L @ M2 , 5 : Vint  0 @ L , 6 : Vint  3 @ H , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vint  12 @ H , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 17 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ L 1 : Vlab  L @ H 2 : Vint  -5 @ H 3 : Vptr  (f=(1 @ L);i=2) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  1 @ M1 7 : Vint  1 @ M1 8 : Vlab  L @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 9 Stack2:  RetPC: 17 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ L 1 : Vlab  L @ H 2 : Vint  -5 @ H 3 : Vptr  (f=(1 @ L);i=2) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  1 @ M1 7 : Vint  1 @ M1 8 : Vlab  L @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":44,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.017344952s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.803680+00:00","trial":1,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 8 7 8 1 : BCall 8 7 8 2 : BCall 8 7 8 3 : BCall 8 7 8 4 : BCall 8 7 8 5 : BCall 8 7 8 6 : BCall 8 7 8 7 : BCall 8 7 8 8 : BCall 8 7 8 9 : BCall 8 7 8 10 : BCall 8 7 8 11 : BCall 8 7 8 12 : BCall 8 7 8 13 : BCall 8 7 8 14 : BCall 8 7 8 15 : BCall 8 7 8 16 : BCall 8 7 8 17 : BCall 8 7 8 18 : BCall 8 7 8 19 : BCall 8 7 8  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vptr  (f=(1 @ L);i=2) @ { M2 / L } , 2 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 3 : Vint  7 @ { M1 / H } ] (1 @ L)DFR @ H : [ [ 0 : Vint  -4 @ L , 1 : Vint  8 @ { M2 / L } , 2 : Vint  5 @ M1 , 3 : Vptr  (f=(2 @ L);i=1) @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=3) @ H , 1 : Vptr  (f=(2 @ L);i=2) @ M2 , 2 : Vlab  M2 @ { M1 / M2 } , Cont2 : 4 : Vlab  M1 @ M1  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ { H / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 2 : Vptr  (f=(3 @ L);i=1) @ { L / M2 } , 3 : Vlab  H @ { H / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ H , 5 : Vint  9 @ M1 , 6 : Vint  2 @ M2 , 7 : Vlab  L @ M2 , 8 : Vint  16 @ M2 , 9 : Vptr  (f=(0 @ L);i=3) @ L ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vlab  M2 @ M1 2 : Vptr  (f=(2 @ L);i=2) @ L 3 : Vptr  (f=(3 @ L);i=2) @ M1 4 : Vint  18 @ M1 5 : Vint  18 @ H 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=3) @ M2 8 : Vptr  (f=(0 @ L);i=2) @ L 9 : Vlab  L @ M2  RetReg : 9 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vlab  M2 @ M1 2 : Vptr  (f=(2 @ L);i=2) @ L 3 : Vptr  (f=(3 @ L);i=2) @ M1 4 : Vint  18 @ M1 5 : Vint  18 @ H 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=3) @ M2 8 : Vptr  (f=(0 @ L);i=2) @ L 9 : Vlab  L @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":14,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.016427994s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.803607+00:00","trial":8,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 3 8 9 1 : BCall 3 8 9 2 : BCall 3 8 9 3 : BCall 3 8 9 4 : BCall 3 8 9 5 : BCall 3 8 9 6 : BCall 3 8 9 7 : BCall 3 8 9 8 : BCall 3 8 9 9 : BCall 3 8 9 10 : BCall 3 8 9 11 : BCall 3 8 9 12 : BCall 3 8 9 13 : BCall 3 8 9 14 : BCall 3 8 9 15 : BCall 3 8 9 16 : BCall 3 8 9 17 : BCall 3 8 9 18 : BCall 3 8 9 19 : BCall 3 8 9  PC: 17 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 1 : Vptr  (f=(2 @ L);i=3) @ { M2 / H } , 2 : Vptr  (f=(3 @ L);i=0) @ { M1 / M2 } , 3 : Vint  0 @ { L / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vint  7 @ M1 , 2 : Vlab  M1 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ H ] (2 @ L)DFR @ L : [ [ 0 : Vint  -2 @ H , 1 : Vptr  (f=(3 @ L);i=0) @ M2 , 2 : Vptr  (f=(2 @ L);i=2) @ M2 , 3 : Vlab  L @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M2 , 1 : Vptr  (f=(1 @ L);i=2) @ H , 2 : Vptr  (f=(1 @ L);i=2) @ H , 3 : Vlab  L @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ H , 3 : Vint  3 @ M2 , 4 : Vptr  (f=(3 @ L);i=2) @ M1 , 5 : Vint  1 @ H , 6 : Vint  -1 @ M2 , 7 : Vptr  (f=(2 @ L);i=1) @ M2 , 8 : Vlab  M1 @ H , 9 : Vptr  (f=(3 @ L);i=0) @ M1 ] Stack1:  RetPC: 16 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=2) @ H 1 : Vlab  M2 @ M2 2 : Vptr  (f=(2 @ L);i=3) @ M2 3 : Vptr  (f=(1 @ L);i=2) @ M2 4 : Vlab  M1 @ M1 5 : Vptr  (f=(2 @ L);i=2) @ M2 6 : Vptr  (f=(1 @ L);i=2) @ M1 7 : Vint  16 @ L 8 : Vptr  (f=(3 @ L);i=0) @ L 9 : Vint  2 @ M1  RetReg : 7 Stack2:  RetPC: 16 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=2) @ H 1 : Vlab  M2 @ M2 2 : Vptr  (f=(2 @ L);i=3) @ M2 3 : Vptr  (f=(1 @ L);i=2) @ M2 4 : Vlab  M1 @ M1 5 : Vptr  (f=(2 @ L);i=2) @ M2 6 : Vptr  (f=(1 @ L);i=2) @ M1 7 : Vint  16 @ L 8 : Vptr  (f=(3 @ L);i=0) @ L 9 : Vint  2 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":148,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.026988983s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.803650+00:00","trial":9,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 3 2 2 1 : BCall 3 2 2 2 : BCall 3 2 2 3 : BCall 3 2 2 4 : BCall 3 2 2 5 : BCall 3 2 2 6 : BCall 3 2 2 7 : BCall 3 2 2 8 : BCall 3 2 2 9 : BCall 3 2 2 10 : BCall 3 2 2 11 : BCall 3 2 2 12 : BCall 3 2 2 13 : BCall 3 2 2 14 : BCall 3 2 2 15 : BCall 3 2 2 16 : BCall 3 2 2 17 : BCall 3 2 2 18 : BCall 3 2 2 19 : BCall 3 2 2  PC: 19 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  16 @ M1 , 1 : Vlab  L @ { H / L } , 2 : Vptr  (f=(0 @ L);i=2) @ { M1 / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ M2 , 1 : Vlab  M1 @ M2 , 2 : Vint  4 @ L ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vlab  M1 @ H , 2 : Vint  4 @ M2 , 3 : Vlab  H @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  7 @ M1 , 4 : Vint  7 @ H , 5 : Vlab  L @ M1 , 6 : Vlab  M2 @ H , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vlab  M1 @ M1 , 9 : Vint  19 @ M1 ] Stack1:  RetPC: 12 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  0 @ M2 3 : Vlab  M1 @ M2 4 : Vptr  (f=(2 @ L);i=2) @ L 5 : Vlab  M1 @ H 6 : Vlab  H @ H 7 : Vlab  M1 @ L 8 : Vlab  M1 @ M1 9 : Vlab  M2 @ H  RetReg : 7 Stack2:  RetPC: 12 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  0 @ M2 3 : Vlab  M1 @ M2 4 : Vptr  (f=(2 @ L);i=2) @ L 5 : Vlab  M1 @ H 6 : Vlab  H @ H 7 : Vlab  M1 @ L 8 : Vlab  M1 @ M1 9 : Vlab  M2 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":127,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.036669970s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.803732+00:00","trial":2,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BCall 9 3 6 1 : BCall 9 3 6 2 : BCall 9 3 6 3 : BCall 9 3 6 4 : BCall 9 3 6 5 : BCall 9 3 6 6 : BCall 9 3 6 7 : BCall 9 3 6 8 : BCall 9 3 6 9 : BCall 9 3 6 10 : BCall 9 3 6 11 : BCall 9 3 6 12 : BCall 9 3 6 13 : BCall 9 3 6 14 : BCall 9 3 6 15 : BCall 9 3 6 16 : BCall 9 3 6 17 : BCall 9 3 6 18 : BCall 9 3 6 19 : BCall 9 3 6  PC: 10 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  L @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { H / M2 } , 1 : Vptr  (f=(2 @ L);i=2) @ { L / M1 } , 2 : Vint  4 @ { M1 / M2 } , Cont2 : 4 : Vlab  M1 @ M2  ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  19 @ M1 , 1 : Vlab  M1 @ H , 2 : Vint  5 @ M2 , 3 : Vptr  (f=(1 @ L);i=0) @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vlab  L @ M2 , 4 : Vint  0 @ H , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vint  10 @ L , 7 : Vlab  L @ H , 8 : Vptr  (f=(2 @ L);i=0) @ M2 , 9 : Vint  2 @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M1 @ L 2 : Vint  -4 @ M2 3 : Vptr  (f=(1 @ L);i=2) @ H 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M2 @ M2 6 : Vint  -4 @ L 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 4 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M1 @ L 2 : Vint  -4 @ M2 3 : Vptr  (f=(1 @ L);i=2) @ H 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M2 @ M2 6 : Vint  -4 @ L 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":65,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.013747931s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.803749+00:00","trial":6,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 7 8 2 1 : BCall 7 8 2 2 : BCall 7 8 2 3 : BCall 7 8 2 4 : BCall 7 8 2 5 : BCall 7 8 2 6 : BCall 7 8 2 7 : BCall 7 8 2 8 : BCall 7 8 2 9 : BCall 7 8 2 10 : BCall 7 8 2 11 : BCall 7 8 2 12 : BCall 7 8 2 13 : BCall 7 8 2 14 : BCall 7 8 2 15 : BCall 7 8 2 16 : BCall 7 8 2 17 : BCall 7 8 2 18 : BCall 7 8 2 19 : BCall 7 8 2  PC: 17 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M2 / M1 } , 1 : Vlab  M2 @ { L / M2 } , 2 : Vlab  H @ M2 , 3 : Vlab  M2 @ { M2 / L } , Cont2 : 5 : Vlab  M2 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(2 @ L);i=1) @ L , 2 : Vint  0 @ M2 ] (2 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M2 / H } , 1 : Vlab  M1 @ { M2 / H } , 2 : Vint  0 @ { M2 / M1 } , 3 : Vint  0 @ { H / M2 } , Cont2 : 5 : Vptr  (f=(0 @ L);i=2) @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vptr  (f=(1 @ L);i=1) @ L , 5 : Vlab  L @ L , 6 : Vlab  L @ H , 7 : Vint  5 @ M1 , 8 : Vlab  H @ L , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 10 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vint  6 @ M2 2 : Vlab  L @ M1 3 : Vint  2 @ M2 4 : Vlab  L @ L 5 : Vlab  H @ M1 6 : Vlab  H @ H 7 : Vint  3 @ M1 8 : Vptr  (f=(0 @ L);i=2) @ H 9 : Vptr  (f=(2 @ L);i=0) @ M1  RetReg : 3 Stack2:  RetPC: 10 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vint  6 @ M2 2 : Vlab  L @ M1 3 : Vint  2 @ M2 4 : Vlab  L @ L 5 : Vlab  H @ M1 6 : Vlab  H @ H 7 : Vint  3 @ M1 8 : Vptr  (f=(0 @ L);i=2) @ H 9 : Vptr  (f=(2 @ L);i=0) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":79,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.043220997s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.803513+00:00","trial":0,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 5 7 0 1 : BCall 5 7 0 2 : BCall 5 7 0 3 : BCall 5 7 0 4 : BCall 5 7 0 5 : BCall 5 7 0 6 : BCall 5 7 0 7 : BCall 5 7 0 8 : BCall 5 7 0 9 : BCall 5 7 0 10 : BCall 5 7 0 11 : BCall 5 7 0 12 : BCall 5 7 0 13 : BCall 5 7 0 14 : BCall 5 7 0 15 : BCall 5 7 0 16 : BCall 5 7 0 17 : BCall 5 7 0 18 : BCall 5 7 0 19 : BCall 5 7 0  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 2 : Vint  -5 @ { M1 / M2 } , Cont2 : 4 : Vint  -1 @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { L / H } , 1 : Vlab  H @ M2 , Cont2 : 3 : Vlab  L @ L  ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 1 : Vint  0 @ { H / M1 } , 2 : Vlab  H @ { H / L } , Cont2 : 4 : Vlab  H @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vptr  (f=(2 @ L);i=2) @ H , 5 : Vint  16 @ M1 , 6 : Vlab  L @ M2 , 7 : Vlab  M2 @ M1 , 8 : Vlab  L @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 13 @ M2 RetLAB: H RetRegs: 0 : Vint  4 @ M2 1 : Vint  -3 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  0 @ M1 5 : Vlab  M1 @ L 6 : Vint  17 @ M2 7 : Vlab  M2 @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  18 @ M2  RetReg : 0 Stack2:  RetPC: 13 @ M2 RetLAB: H RetRegs: 0 : Vint  4 @ M2 1 : Vint  -3 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  0 @ M1 5 : Vlab  M1 @ L 6 : Vint  17 @ M2 7 : Vlab  M2 @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  18 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":234,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.060386896s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.803737+00:00","trial":7,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BCall 4 9 5 1 : BCall 4 9 5 2 : BCall 4 9 5 3 : BCall 4 9 5 4 : BCall 4 9 5 5 : BCall 4 9 5 6 : BCall 4 9 5 7 : BCall 4 9 5 8 : BCall 4 9 5 9 : BCall 4 9 5 10 : BCall 4 9 5 11 : BCall 4 9 5 12 : BCall 4 9 5 13 : BCall 4 9 5 14 : BCall 4 9 5 15 : BCall 4 9 5 16 : BCall 4 9 5 17 : BCall 4 9 5 18 : BCall 4 9 5 19 : BCall 4 9 5  PC: 15 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M1 / L } , 1 : Vint  2 @ { H / L } , 2 : Vptr  (f=(3 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M1 , 1 : Vint  -1 @ M2 , 2 : Vlab  M2 @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ L , 1 : Vint  9 @ { M1 / H } , 2 : Vint  -2 @ M2 , 3 : Vptr  (f=(2 @ L);i=3) @ H , Cont2 : 5 : Vint  4 @ M2  ] (3 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  L @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ M1 , 5 : Vint  19 @ M1 , 6 : Vlab  M2 @ M1 , 7 : Vptr  (f=(3 @ L);i=0) @ L , 8 : Vptr  (f=(3 @ L);i=0) @ L , 9 : Vlab  M2 @ M2 ] Stack1:  RetPC: 14 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  H @ M2 3 : Vint  4 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  H @ M2 6 : Vint  -5 @ H 7 : Vptr  (f=(3 @ L);i=0) @ M2 8 : Vint  13 @ M1 9 : Vptr  (f=(3 @ L);i=1) @ M1  RetReg : 3 Stack2:  RetPC: 14 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  H @ M2 3 : Vint  4 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  H @ M2 6 : Vint  -5 @ H 7 : Vptr  (f=(3 @ L);i=0) @ M2 8 : Vint  13 @ M1 9 : Vptr  (f=(3 @ L);i=1) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":333,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.048456907s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.830103+00:00","trial":3,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BCall 0 2 6 1 : BCall 0 2 6 2 : BCall 0 2 6 3 : BCall 0 2 6 4 : BCall 0 2 6 5 : BCall 0 2 6 6 : BCall 0 2 6 7 : BCall 0 2 6 8 : BCall 0 2 6 9 : BCall 0 2 6 10 : BCall 0 2 6 11 : BCall 0 2 6 12 : BCall 0 2 6 13 : BCall 0 2 6 14 : BCall 0 2 6 15 : BCall 0 2 6 16 : BCall 0 2 6 17 : BCall 0 2 6 18 : BCall 0 2 6 19 : BCall 0 2 6  PC: 6 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  8 @ { M1 / H } , 1 : Vint  -1 @ M1 , 2 : Vint  5 @ { L / M2 } , 3 : Vptr  (f=(2 @ L);i=1) @ { H / M2 } , Cont2 : 5 : Vptr  (f=(0 @ L);i=1) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vint  12 @ L , 1 : Vint  16 @ H , 2 : Vlab  L @ H , 3 : Vlab  H @ L ] (2 @ L)DFR @ H : [ [ 0 : Vint  18 @ { M1 / L } , 1 : Vlab  M1 @ { M2 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ M1 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=1) @ M2 , 6 : Vlab  M1 @ M1 , 7 : Vint  19 @ L , 8 : Vlab  L @ L , 9 : Vint  -3 @ M1 ] Stack1:  RetPC: 8 @ M2 RetLAB: L RetRegs: 0 : Vint  -1 @ L 1 : Vint  18 @ L 2 : Vlab  H @ M2 3 : Vlab  M1 @ M1 4 : Vint  18 @ L 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=2) @ M2 7 : Vlab  L @ H 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  H @ M2  RetReg : 2 Stack2:  RetPC: 8 @ M2 RetLAB: L RetRegs: 0 : Vint  -1 @ L 1 : Vint  18 @ L 2 : Vlab  H @ M2 3 : Vlab  M1 @ M1 4 : Vint  18 @ L 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=2) @ M2 7 : Vlab  L @ H 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  H @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBCall_6"],"passed":140,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.089752197s","timeout":60.0,"timestamp":"2026-01-28T23:11:15.830367+00:00","trial":4,"workload":"IFC"},"hash":"a6574139500732e4f3eb5ac6d08a2b9d257fc8c8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ H , 1 : Vlab  M2 @ H , Cont2 : 3 : Vint  0 @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M1 / M2 } , 1 : Vlab  M1 @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ { L / M2 } , 2 : Vint  1 @ { M1 / M2 } , 3 : Vint  1 @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vlab  L @ { L / H } , 6 : Vint  0 @ H , 7 : Vlab  L @ { M2 / L } , 8 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 9 : Vint  1 @ { H / L } ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M2 @ M2 2 : Vlab  L @ H 3 : Vint  3 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  M2 @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  1 @ M1  RetReg : 2 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M2 @ M2 2 : Vlab  L @ H 3 : Vint  3 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  M2 @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  1 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":14,"property":"LLNI","strategy":"BespokeGenerator","time":"0.001496077s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.344581+00:00","trial":5,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vint  1 @ { M2 / L } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vptr  (f=(1 @ L);i=0) @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vlab  L @ { M1 / H } , 5 : Vint  1 @ L , 6 : Vint  1 @ { M2 / H } , 7 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 8 : Vint  0 @ { M2 / L } , 9 : Vlab  H @ { M2 / M1 } ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  -5 @ M2 1 : Vlab  H @ M1 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  -3 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  H @ M1 7 : Vint  0 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M2 @ H  RetReg : 8 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  -5 @ M2 1 : Vlab  H @ M1 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  -3 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  H @ M1 7 : Vint  0 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M2 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":7,"property":"LLNI","strategy":"BespokeGenerator","time":"0.000802040s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.344730+00:00","trial":3,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 1 : Vlab  M1 @ { H / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 5 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 6 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 7 : Vint  0 @ { L / M1 } , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vlab  L @ L 4 : Vint  2 @ L 5 : Vlab  H @ L 6 : Vint  0 @ M2 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vlab  H @ M2  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vlab  L @ L 4 : Vint  2 @ L 5 : Vlab  H @ L 6 : Vint  0 @ M2 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vlab  H @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":81,"property":"LLNI","strategy":"BespokeGenerator","time":"0.004988909s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.344767+00:00","trial":7,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vint  1 @ { L / M1 } , Cont2 : 3 : Vint  0 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ H , 1 : Vint  1 @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vlab  L @ H , 8 : Vlab  H @ L , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  1 @ H 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  4 @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  2 @ M1 9 : Vint  1 @ L  RetReg : 6 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  1 @ H 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  4 @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  2 @ M1 9 : Vint  1 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":75,"property":"LLNI","strategy":"BespokeGenerator","time":"0.008131027s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.344820+00:00","trial":8,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 2 : Vlab  H @ { L / H } , 3 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 6 : Vint  0 @ L , 7 : Vlab  L @ L , 8 : Vint  0 @ H , 9 : Vlab  H @ { L / H } ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  L @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  M2 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  L @ M1 9 : Vlab  M1 @ M2  RetReg : 9 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  L @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  M2 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  L @ M1 9 : Vlab  M1 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":168,"property":"LLNI","strategy":"BespokeGenerator","time":"0.014458895s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.344522+00:00","trial":0,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vlab  M1 @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { L / M2 } , 5 : Vlab  L @ { M2 / L } , 6 : Vlab  M1 @ { L / M2 } , 7 : Vint  0 @ { L / H } , 8 : Vlab  M1 @ { M1 / L } , 9 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  0 @ M2 6 : Vint  0 @ H 7 : Vint  -1 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 1 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  0 @ M2 6 : Vint  0 @ H 7 : Vint  -1 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":295,"property":"LLNI","strategy":"BespokeGenerator","time":"0.019946098s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.344769+00:00","trial":6,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { L / M1 } , 1 : Vint  0 @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ M1 , 5 : Vint  1 @ L , 6 : Vlab  L @ M2 , 7 : Vptr  (f=(0 @ L);i=1) @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ H , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vint  0 @ M1 2 : Vlab  L @ H 3 : Vlab  L @ L 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vlab  M1 @ H 6 : Vlab  M2 @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  0 @ M2 9 : Vlab  M2 @ M1  RetReg : 1 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vint  0 @ M1 2 : Vlab  L @ H 3 : Vlab  L @ L 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vlab  M1 @ H 6 : Vlab  M2 @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  0 @ M2 9 : Vlab  M2 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":241,"property":"LLNI","strategy":"BespokeGenerator","time":"0.021685123s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.344595+00:00","trial":2,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  -3 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M2 / L } , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  1 @ { M2 / L } , 7 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 8 : Vlab  H @ { M1 / H } , 9 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  -1 @ H 2 : Vlab  M2 @ M2 3 : Vint  1 @ M1 4 : Vlab  M2 @ M1 5 : Vlab  M1 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  1 @ M2  RetReg : 1 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  -1 @ H 2 : Vlab  M2 @ M2 3 : Vint  1 @ M1 4 : Vlab  M2 @ M1 5 : Vlab  M1 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  1 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":143,"property":"LLNI","strategy":"BespokeGenerator","time":"0.018044233s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.527421+00:00","trial":9,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vint  0 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ { M1 / H } , 1 : Vint  -3 @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vint  1 @ M1 , 6 : Vint  1 @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vint  0 @ M1 , 9 : Vint  1 @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -4 @ M2 1 : Vlab  M1 @ L 2 : Vlab  M2 @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  L @ H 5 : Vint  0 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  -5 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  M1 @ L  RetReg : 0 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -4 @ M2 1 : Vlab  M1 @ L 2 : Vlab  M2 @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  L @ H 5 : Vint  0 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  -5 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  M1 @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":192,"property":"LLNI","strategy":"BespokeGenerator","time":"0.032725811s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.344666+00:00","trial":1,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ H , 1 : Vint  0 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  3 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ { L / H } , 7 : Vlab  L @ { L / M1 } , 8 : Vint  0 @ { M2 / M1 } , 9 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  1 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vlab  H @ M2 4 : Vint  -1 @ L 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vint  1 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  -2 @ M1  RetReg : 2 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  1 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vlab  H @ M2 4 : Vint  -1 @ L 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vint  1 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  -2 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":234,"property":"LLNI","strategy":"BespokeGenerator","time":"0.024806023s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.526949+00:00","trial":4,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , Cont2 : 3 : Vint  -2 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vint  -3 @ { M2 / H } , 1 : Vlab  L @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  11 @ { M1 / M2 } , 1 : Vlab  M2 @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vlab  H @ { M1 / H } , Cont2 : 3 : Vint  0 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  7 @ { H / M2 } , 4 : Vint  -3 @ { M2 / M1 } , 5 : Vint  13 @ L , 6 : Vlab  L @ { L / M2 } , 7 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 8 : Vlab  M2 @ { H / L } , 9 : Vint  3 @ { H / M2 } ] Stack1:  RetPC: 15 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M1 @ L 2 : Vint  -3 @ H 3 : Vint  2 @ M1 4 : Vint  16 @ L 5 : Vint  -4 @ M1 6 : Vlab  M1 @ L 7 : Vint  3 @ M2 8 : Vint  0 @ L 9 : Vlab  M1 @ H  RetReg : 3 Stack2:  RetPC: 15 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M1 @ L 2 : Vint  -3 @ H 3 : Vint  2 @ M1 4 : Vint  16 @ L 5 : Vint  -4 @ M1 6 : Vlab  M1 @ L 7 : Vint  3 @ M2 8 : Vint  0 @ L 9 : Vlab  M1 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":130,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.013348103s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.563010+00:00","trial":2,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  H @ { H / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 5 : Vlab  L @ { M1 / L } , 6 : Vint  9 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 8 : Vint  2 @ { M2 / M1 } , 9 : Vint  1 @ { L / M1 } ] Stack1:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ M2 2 : Vint  9 @ L 3 : Vint  17 @ L 4 : Vint  0 @ M2 5 : Vint  0 @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 9 Stack2:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ M2 2 : Vint  9 @ L 3 : Vint  17 @ L 4 : Vint  0 @ M2 5 : Vint  0 @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":257,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.018312931s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.563178+00:00","trial":1,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  L @ { H / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vlab  M2 @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vlab  H @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ M2 , 6 : Vint  8 @ L , 7 : Vint  -3 @ L , 8 : Vint  0 @ M2 , 9 : Vint  -5 @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vint  11 @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  1 @ H 4 : Vlab  L @ M1 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vint  1 @ L 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  3 @ L 9 : Vlab  M1 @ L  RetReg : 1 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vint  11 @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  1 @ H 4 : Vlab  L @ M1 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vint  1 @ L 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  3 @ L 9 : Vlab  M1 @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":1263,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.066900969s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.563001+00:00","trial":0,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  -1 @ { L / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , Cont2 : 3 : Vint  2 @ M2  ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  11 @ M2 , 5 : Vptr  (f=(0 @ L);i=1) @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vint  2 @ H , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 15 @ M1 RetLAB: L RetRegs: 0 : Vint  10 @ M2 1 : Vint  11 @ M1 2 : Vint  0 @ L 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vlab  H @ M1 6 : Vint  -4 @ L 7 : Vlab  L @ L 8 : Vint  9 @ M1 9 : Vint  4 @ M2  RetReg : 3 Stack2:  RetPC: 15 @ M1 RetLAB: L RetRegs: 0 : Vint  10 @ M2 1 : Vint  11 @ M1 2 : Vint  0 @ L 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vlab  H @ M1 6 : Vint  -4 @ L 7 : Vlab  L @ L 8 : Vint  9 @ M1 9 : Vint  4 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":1867,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.111498833s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.563157+00:00","trial":8,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  M1 @ { L / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ { M2 / M1 } , 1 : Vint  -2 @ { L / M2 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vint  0 @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vint  9 @ L , 8 : Vint  1 @ L , 9 : Vint  2 @ L ] Stack1:  RetPC: 9 @ M1 RetLAB: L RetRegs: 0 : Vint  12 @ M2 1 : Vint  -2 @ H 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vlab  M1 @ H 8 : Vlab  M1 @ L 9 : Vlab  M1 @ H  RetReg : 3 Stack2:  RetPC: 9 @ M1 RetLAB: L RetRegs: 0 : Vint  12 @ M2 1 : Vint  -2 @ H 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vlab  M1 @ H 8 : Vlab  M1 @ L 9 : Vlab  M1 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":2523,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.119543076s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.563094+00:00","trial":7,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  H @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vint  1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , 3 : Vint  0 @ L , 4 : Vlab  M2 @ L , 5 : Vint  0 @ { L / H } , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vlab  M2 @ { H / M1 } , 8 : Vint  3 @ { H / M2 } , 9 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } ] Stack1:  RetPC: 7 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vint  3 @ M2 2 : Vlab  M1 @ H 3 : Vint  4 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  H @ H 8 : Vint  3 @ L 9 : Vint  6 @ H  RetReg : 2 Stack2:  RetPC: 7 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vint  3 @ M2 2 : Vlab  M1 @ H 3 : Vint  4 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  H @ H 8 : Vint  3 @ L 9 : Vint  6 @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":2366,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.106608152s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.591826+00:00","trial":9,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , 1 : Vptr  (f=(2 @ L);i=1) @ { H / L } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  L @ { H / L } ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (3 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M2 / H } , 1 : Vptr  (f=(3 @ L);i=1) @ { M1 / L } , Cont2 : 3 : Vptr  (f=(2 @ L);i=0) @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M2 , 4 : Vlab  M2 @ M1 , 5 : Vlab  M1 @ H , 6 : Vptr  (f=(0 @ L);i=0) @ M1 , 7 : Vptr  (f=(2 @ L);i=1) @ H , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 12 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vlab  H @ M2 2 : Vlab  M2 @ M1 3 : Vint  11 @ L 4 : Vlab  H @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(3 @ L);i=0) @ H 7 : Vlab  L @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vlab  L @ M2  RetReg : 6 Stack2:  RetPC: 12 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vlab  H @ M2 2 : Vlab  M2 @ M1 3 : Vint  11 @ L 4 : Vlab  H @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(3 @ L);i=0) @ H 7 : Vlab  L @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vlab  L @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":3371,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.154932022s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.563187+00:00","trial":6,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -5 @ M2 , 1 : Vlab  M2 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vint  -5 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ M1 , 3 : Vint  0 @ M2 , 4 : Vlab  H @ M1 , 5 : Vint  18 @ L , 6 : Vlab  M1 @ L , 7 : Vlab  H @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 18 @ M2 RetLAB: L RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  M1 @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  9 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vint  4 @ L  RetReg : 1 Stack2:  RetPC: 18 @ M2 RetLAB: L RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  M1 @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  9 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vint  4 @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":4556,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.189553976s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.563224+00:00","trial":3,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -1 @ M1 , 1 : Vlab  L @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ L , 1 : Vint  9 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ M1 ] (3 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vint  4 @ { H / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  1 @ L , 5 : Vint  5 @ H , 6 : Vlab  H @ H , 7 : Vlab  H @ L , 8 : Vint  -1 @ M2 , 9 : Vptr  (f=(2 @ L);i=0) @ M1 ] Stack1:  RetPC: 10 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vptr  (f=(3 @ L);i=0) @ M1 2 : Vint  1 @ H 3 : Vint  1 @ M2 4 : Vlab  M1 @ H 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  H @ L 7 : Vlab  M1 @ M1 8 : Vint  1 @ H 9 : Vint  -2 @ H  RetReg : 5 Stack2:  RetPC: 10 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vptr  (f=(3 @ L);i=0) @ M1 2 : Vint  1 @ H 3 : Vint  1 @ M2 4 : Vlab  M1 @ H 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  H @ L 7 : Vlab  M1 @ M1 8 : Vint  1 @ H 9 : Vint  -2 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":4889,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.190418959s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.587364+00:00","trial":4,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vlab  H @ { M1 / L } , Cont2 : 3 : Vlab  L @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  14 @ { M2 / M1 } , 1 : Vint  6 @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  M2 @ H , 3 : Vlab  M1 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vptr  (f=(1 @ L);i=1) @ H , 6 : Vint  -5 @ M1 , 7 : Vlab  M1 @ M2 , 8 : Vint  -3 @ H , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  RetPC: 5 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  10 @ M1 7 : Vlab  H @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  -1 @ M1  RetReg : 2 Stack2:  RetPC: 5 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  10 @ M1 7 : Vlab  H @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  -1 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":6101,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.235144138s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.563060+00:00","trial":5,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vlab  L @ { H / L } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  L @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M2 / L } , 1 : Vptr  (f=(2 @ L);i=3) @ { H / M1 } , 2 : Vlab  M1 @ M2 , 3 : Vlab  M1 @ { L / M1 } , Cont2 : 5 : Vlab  H @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  -2 @ H , 6 : Vlab  H @ M1 , 7 : Vlab  M1 @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 6 @ L RetLAB: L RetRegs: 0 : Vint  19 @ H 1 : Vlab  H @ H 2 : Vptr  (f=(2 @ L);i=0) @ M1 3 : Vlab  M1 @ H 4 : Vlab  M1 @ L 5 : Vlab  L @ H 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  4 @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M1 @ M2  RetReg : 5 Stack2:  RetPC: 6 @ L RetLAB: L RetRegs: 0 : Vint  19 @ H 1 : Vlab  H @ H 2 : Vptr  (f=(2 @ L);i=0) @ M1 3 : Vlab  M1 @ H 4 : Vlab  M1 @ L 5 : Vlab  L @ H 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  4 @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M1 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":67,"property":"LLNI","strategy":"TargetedGenerator","time":"0.013468981s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.808512+00:00","trial":5,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { H / M1 } , 1 : Vptr  (f=(3 @ L);i=1) @ { M2 / H } , Cont2 : 3 : Vptr  (f=(2 @ L);i=1) @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ H , 1 : Vptr  (f=(2 @ L);i=1) @ L , 2 : Vptr  (f=(2 @ L);i=1) @ M2 , 3 : Vint  -5 @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M2 , 1 : Vlab  H @ { H / M2 } , Cont2 : 3 : Vint  0 @ L  ] (3 @ L)DFR @ L : [ [ 0 : Vint  1 @ M1 , 1 : Vint  11 @ M1 , 2 : Vlab  M1 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(0 @ L);i=1) @ H , 5 : Vlab  M1 @ H , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vptr  (f=(3 @ L);i=1) @ M1 , 8 : Vlab  M1 @ M2 , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 4 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=3) @ H 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vptr  (f=(1 @ L);i=3) @ L 4 : Vint  1 @ L 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vlab  M1 @ M1 7 : Vint  7 @ M1 8 : Vint  10 @ H 9 : Vlab  L @ M1  RetReg : 4 Stack2:  RetPC: 4 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=3) @ H 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vptr  (f=(1 @ L);i=3) @ L 4 : Vint  1 @ L 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vlab  M1 @ M1 7 : Vint  7 @ M1 8 : Vint  10 @ H 9 : Vlab  L @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":49,"property":"LLNI","strategy":"TargetedGenerator","time":"0.015148163s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.808432+00:00","trial":8,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 17 @ H / 7 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  5 @ M1 , 1 : Vint  14 @ M2 , 2 : Vptr  (f=(3 @ L);i=2) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  M1 @ L , 2 : Vint  6 @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ { M1 / L } , 2 : Vlab  M2 @ { M2 / H } , Cont2 : 4 : Vlab  L @ M1  ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=2) @ M1 , 1 : Vlab  L @ { M2 / H } , 2 : Vptr  (f=(0 @ L);i=2) @ { L / M2 } , 3 : Vint  18 @ { L / M2 } , Cont2 : 5 : Vlab  M2 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M1 @ { L / M2 } , 2 : Vlab  M2 @ { L / H } , 3 : Vlab  H @ { M1 / M2 } , 4 : Vlab  L @ { M1 / M2 } , 5 : Vint  0 @ L , 6 : Vint  0 @ M2 , 7 : Vptr  (f=(2 @ L);i=2) @ { M2 / H } , 8 : Vint  8 @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ M1 1 : Vlab  M1 @ H 2 : Vptr  (f=(3 @ L);i=1) @ H 3 : Vlab  H @ H 4 : Vlab  M1 @ L 5 : Vint  15 @ L 6 : Vlab  M2 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vint  1 @ L 9 : Vlab  L @ M1  RetReg : 9 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ M1 1 : Vlab  M1 @ H 2 : Vptr  (f=(3 @ L);i=1) @ H 3 : Vlab  H @ H 4 : Vlab  M1 @ L 5 : Vint  15 @ L 6 : Vlab  M2 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vint  1 @ L 9 : Vlab  L @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":19,"property":"LLNI","strategy":"TargetedGenerator","time":"0.002657890s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.996118+00:00","trial":4,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 6 @ H / 4 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(2 @ L);i=2) @ L , 2 : Vint  4 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  M2 @ L , 2 : Vptr  (f=(3 @ L);i=0) @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=3) @ L , 1 : Vint  5 @ M2 , 2 : Vlab  M2 @ L ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=3) @ { M2 / M1 } , 1 : Vint  1 @ { M1 / H } , 2 : Vptr  (f=(1 @ L);i=2) @ { M1 / L } , 3 : Vlab  M1 @ M1 , Cont2 : 5 : Vlab  H @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vint  0 @ L , 4 : Vlab  M2 @ { L / M2 } , 5 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 6 : Vptr  (f=(2 @ L);i=1) @ { M1 / H } , 7 : Vint  0 @ { L / H } , 8 : Vlab  M1 @ L , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 4 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  M2 @ L 2 : Vint  2 @ L 3 : Vptr  (f=(2 @ L);i=2) @ M1 4 : Vptr  (f=(3 @ L);i=3) @ H 5 : Vlab  L @ L 6 : Vint  2 @ L 7 : Vint  1 @ H 8 : Vlab  H @ M2 9 : Vptr  (f=(1 @ L);i=2) @ M2  RetReg : 0 Stack2:  RetPC: 4 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  M2 @ L 2 : Vint  2 @ L 3 : Vptr  (f=(2 @ L);i=2) @ M1 4 : Vptr  (f=(3 @ L);i=3) @ H 5 : Vlab  L @ L 6 : Vint  2 @ L 7 : Vint  1 @ H 8 : Vlab  H @ M2 9 : Vptr  (f=(1 @ L);i=2) @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":119,"property":"LLNI","strategy":"TargetedGenerator","time":"0.021234035s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.808376+00:00","trial":7,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 6 6 1 : Write 6 6 2 : Write 6 6 3 : Write 6 6 4 : Nop 5 : Write 6 6 6 : Write 6 6 7 : Binop * 5 3 7 8 : Write 6 6 9 : Write 2 9 10 : Write 6 6 11 : Write 6 6 12 : Write 6 6 13 : Write 6 6 14 : Write 6 6 15 : BRet 16 : Write 6 6 17 : Write 6 6 18 : Write 6 6 19 : Write 6 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ H , 1 : Vlab  L @ L , 2 : Vptr  (f=(2 @ L);i=1) @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vint  4 @ H , 2 : Vint  15 @ M2 , 3 : Vint  3 @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M1 / M2 } , 1 : Vptr  (f=(2 @ L);i=1) @ H , 2 : Vint  12 @ { H / M2 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ L , 3 : Vint  0 @ H , 4 : Vlab  M1 @ L , 5 : Vint  5 @ M2 , 6 : Vptr  (f=(0 @ L);i=1) @ M1 , 7 : Vlab  H @ M1 , 8 : Vlab  M1 @ M2 , 9 : Vint  7 @ M2 ] Stack1:  RetPC: 12 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=3) @ M1 1 : Vptr  (f=(0 @ L);i=2) @ H 2 : Vlab  M2 @ M2 3 : Vlab  M1 @ M1 4 : Vlab  H @ L 5 : Vint  4 @ L 6 : Vint  0 @ M1 7 : Vint  1 @ M1 8 : Vptr  (f=(1 @ L);i=3) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 3 Stack2:  RetPC: 12 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=3) @ M1 1 : Vptr  (f=(0 @ L);i=2) @ H 2 : Vlab  M2 @ M2 3 : Vlab  M1 @ M1 4 : Vlab  H @ L 5 : Vint  4 @ L 6 : Vint  0 @ M1 7 : Vint  1 @ M1 8 : Vptr  (f=(1 @ L);i=3) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":8,"property":"LLNI","strategy":"TargetedGenerator","time":"0.004848957s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.997758+00:00","trial":9,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 8 @ H / 5 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  6 @ L , 1 : Vint  16 @ H , 2 : Vlab  M1 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  3 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ H , 1 : Vlab  H @ { M2 / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M2  ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { H / M2 } , 1 : Vint  -3 @ { M1 / L } , 2 : Vint  10 @ { H / M2 } , 3 : Vlab  M2 @ { M2 / L } , Cont2 : 5 : Vptr  (f=(1 @ L);i=1) @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / H } , 3 : Vptr  (f=(2 @ L);i=0) @ { M1 / M2 } , 4 : Vint  0 @ { M1 / H } , 5 : Vint  0 @ L , 6 : Vlab  H @ { L / M1 } , 7 : Vlab  M1 @ { M2 / H } , 8 : Vptr  (f=(3 @ L);i=2) @ { M1 / H } , 9 : Vint  2 @ { L / M2 } ] Stack1:  RetPC: 15 @ M1 RetLAB: L RetRegs: 0 : Vint  11 @ M2 1 : Vint  -2 @ H 2 : Vint  3 @ H 3 : Vlab  M1 @ M1 4 : Vptr  (f=(3 @ L);i=0) @ L 5 : Vint  5 @ M2 6 : Vint  19 @ H 7 : Vint  -3 @ M1 8 : Vlab  M1 @ M2 9 : Vlab  M2 @ L  RetReg : 3 Stack2:  RetPC: 15 @ M1 RetLAB: L RetRegs: 0 : Vint  11 @ M2 1 : Vint  -2 @ H 2 : Vint  3 @ H 3 : Vlab  M1 @ M1 4 : Vptr  (f=(3 @ L);i=0) @ L 5 : Vint  5 @ M2 6 : Vint  19 @ H 7 : Vint  -3 @ M1 8 : Vlab  M1 @ M2 9 : Vlab  M2 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":137,"property":"LLNI","strategy":"TargetedGenerator","time":"0.032530069s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.808325+00:00","trial":1,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 10 @ H / 16 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / L } , 1 : Vint  9 @ H , 2 : Vlab  M2 @ { M1 / M2 } , Cont2 : 4 : Vint  9 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  M1 @ H ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vint  10 @ H , 2 : Vint  3 @ M2 , 3 : Vint  7 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  -3 @ { M2 / L } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 7 : Vint  0 @ H , 8 : Vptr  (f=(0 @ L);i=2) @ { M2 / L } , 9 : Vlab  L @ { M2 / L } ] Stack1:  RetPC: 5 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  18 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  L @ M1 5 : Vint  -1 @ M2 6 : Vint  6 @ H 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=2) @ H 9 : Vint  10 @ L  RetReg : 8 Stack2:  RetPC: 5 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  18 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  L @ M1 5 : Vint  -1 @ M2 6 : Vint  6 @ H 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=2) @ H 9 : Vint  10 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":202,"property":"LLNI","strategy":"TargetedGenerator","time":"0.043317080s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.808466+00:00","trial":6,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 5 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vptr  (f=(3 @ L);i=1) @ H , 2 : Vlab  M1 @ M2 , 3 : Vptr  (f=(0 @ L);i=2) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ L , 1 : Vint  -1 @ M1 , 2 : Vint  -2 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M1 , 1 : Vlab  H @ { L / M2 } , 2 : Vptr  (f=(2 @ L);i=2) @ { H / M2 } ] (3 @ L)DFR @ H : [ [ 0 : Vint  11 @ { M2 / M1 } , 1 : Vint  9 @ L , 2 : Vptr  (f=(3 @ L);i=0) @ { L / M1 } , Cont2 : 4 : Vint  -2 @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vint  0 @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  14 @ { H / M2 } , 6 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 7 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 8 : Vint  0 @ { M1 / L } , 9 : Vint  5 @ { H / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M2 1 : Vlab  M1 @ M2 2 : Vptr  (f=(3 @ L);i=0) @ L 3 : Vlab  H @ H 4 : Vint  3 @ M2 5 : Vlab  H @ M2 6 : Vlab  L @ M1 7 : Vptr  (f=(2 @ L);i=1) @ M1 8 : Vlab  M2 @ H 9 : Vint  3 @ M2  RetReg : 9 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M2 1 : Vlab  M1 @ M2 2 : Vptr  (f=(3 @ L);i=0) @ L 3 : Vlab  H @ H 4 : Vint  3 @ M2 5 : Vlab  H @ M2 6 : Vlab  L @ M1 7 : Vptr  (f=(2 @ L);i=1) @ M1 8 : Vlab  M2 @ H 9 : Vint  3 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":241,"property":"LLNI","strategy":"TargetedGenerator","time":"0.049674988s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.808315+00:00","trial":2,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 13 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vlab  L @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  1 @ { H / M2 } , 4 : Vlab  M1 @ { L / M2 } , 5 : Vlab  M2 @ { L / H } , 6 : Vint  13 @ M2 , 7 : Vint  0 @ { H / L } , 8 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 9 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M2 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vint  0 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 6 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M2 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vint  0 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":307,"property":"LLNI","strategy":"TargetedGenerator","time":"0.058197021s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.808528+00:00","trial":3,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 8 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  17 @ L , 1 : Vlab  M1 @ H , Cont2 : 3 : Vint  14 @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ H , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  M2 @ { H / M1 } , 2 : Vptr  (f=(2 @ L);i=3) @ { M2 / M1 } , 3 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , Cont2 : 5 : Vlab  H @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  H @ M1 , 5 : Vptr  (f=(2 @ L);i=3) @ H , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vlab  L @ L , 8 : Vint  -2 @ M2 , 9 : Vint  1 @ H ] Stack1:  RetPC: 13 @ M2 RetLAB: M2 RetRegs: 0 : Vint  4 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vlab  L @ H 3 : Vint  3 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  2 @ M1 6 : Vlab  H @ M2 7 : Vint  3 @ L 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vint  8 @ L  RetReg : 4 Stack2:  RetPC: 13 @ M2 RetLAB: M2 RetRegs: 0 : Vint  4 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vlab  L @ H 3 : Vint  3 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  2 @ M1 6 : Vlab  H @ M2 7 : Vint  3 @ L 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vint  8 @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":268,"property":"LLNI","strategy":"TargetedGenerator","time":"0.067670107s","timeout":60.0,"timestamp":"2026-01-28T23:11:46.808268+00:00","trial":0,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 2 @ M2 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vint  16 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ H , 2 : Vptr  (f=(2 @ L);i=1) @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ { M1 / M2 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  5 @ H , 5 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 6 : Vint  11 @ { L / M1 } , 7 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 8 : Vlab  M1 @ H , 9 : Vlab  L @ { M1 / L } ] Stack1:  RetPC: 8 @ L RetLAB: L RetRegs: 0 : Vint  1 @ L 1 : Vlab  L @ M2 2 : Vlab  M2 @ L 3 : Vlab  L @ L 4 : Vlab  M1 @ M2 5 : Vint  2 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vptr  (f=(2 @ L);i=1) @ L 8 : Vlab  M2 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 4 Stack2:  RetPC: 8 @ L RetLAB: L RetRegs: 0 : Vint  1 @ L 1 : Vlab  L @ M2 2 : Vlab  M2 @ L 3 : Vlab  L @ L 4 : Vlab  M1 @ M2 5 : Vint  2 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vptr  (f=(2 @ L);i=1) @ L 8 : Vlab  M2 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":6,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.000895977s","timeout":60.0,"timestamp":"2026-01-28T23:11:47.053631+00:00","trial":2,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 12 @ M1 / 15 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M1 / L } , 1 : Vlab  H @ { M2 / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 2 : Vptr  (f=(1 @ L);i=2) @ { H / L } , 3 : Vint  16 @ { H / L } , Cont2 : 5 : Vint  0 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  H @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  6 @ { H / L } , 5 : Vint  10 @ { L / H } , 6 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vlab  H @ L , 9 : Vptr  (f=(1 @ L);i=2) @ M1 ] Stack1:  RetPC: 9 @ L RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  -3 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vlab  M2 @ M1 7 : Vint  11 @ M1 8 : Vlab  L @ M1 9 : Vint  1 @ M1  RetReg : 3 Stack2:  RetPC: 9 @ L RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  -3 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vlab  M2 @ M1 7 : Vint  11 @ M1 8 : Vlab  L @ M1 9 : Vint  1 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":1,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.001929045s","timeout":60.0,"timestamp":"2026-01-28T23:11:47.053455+00:00","trial":7,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 4 @ M2 / 12 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ { L / M2 } , 1 : Vptr  (f=(3 @ L);i=3) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M1 , 1 : Vlab  H @ M2 , 2 : Vint  10 @ { L / M1 } , Cont2 : 4 : Vlab  L @ M2  ] (2 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M1 , 1 : Vint  8 @ H , 2 : Vint  19 @ M2 , 3 : Vint  -4 @ M1 ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  3 @ { M1 / L } , 2 : Vint  -2 @ { M1 / L } , 3 : Vptr  (f=(2 @ L);i=2) @ { M2 / H } , Cont2 : 5 : Vint  -5 @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=1) @ { L / M2 } , 4 : Vint  0 @ L , 5 : Vlab  H @ { L / M1 } , 6 : Vptr  (f=(3 @ L);i=0) @ L , 7 : Vptr  (f=(3 @ L);i=0) @ { M1 / H } , 8 : Vint  2 @ { H / L } , 9 : Vptr  (f=(1 @ L);i=0) @ { L / H } ] Stack1:  RetPC: 17 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ H 1 : Vlab  M2 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M1 @ H 4 : Vint  -2 @ H 5 : Vptr  (f=(2 @ L);i=3) @ M1 6 : Vptr  (f=(2 @ L);i=2) @ H 7 : Vint  -5 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  -3 @ M1  RetReg : 1 Stack2:  RetPC: 17 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ H 1 : Vlab  M2 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M1 @ H 4 : Vint  -2 @ H 5 : Vptr  (f=(2 @ L);i=3) @ M1 6 : Vptr  (f=(2 @ L);i=2) @ H 7 : Vint  -5 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  -3 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":67,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.019838095s","timeout":60.0,"timestamp":"2026-01-28T23:11:47.053247+00:00","trial":0,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 16 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ M2 , 1 : Vptr  (f=(3 @ L);i=3) @ M2 , 2 : Vint  -5 @ L , 3 : Vlab  M2 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M1 , 1 : Vint  6 @ L , 2 : Vint  4 @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  M2 @ M2 , 2 : Vlab  M2 @ L ] (3 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vlab  L @ { H / M1 } , 2 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 3 : Vint  0 @ { H / M2 } , Cont2 : 5 : Vlab  H @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vint  -4 @ M2 , 6 : Vint  3 @ M2 , 7 : Vint  -4 @ L , 8 : Vlab  M1 @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 6 @ M2 RetLAB: L RetRegs: 0 : Vint  13 @ H 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vlab  M2 @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  2 @ L 7 : Vint  3 @ L 8 : Vlab  M1 @ M2 9 : Vptr  (f=(3 @ L);i=0) @ M2  RetReg : 2 Stack2:  RetPC: 6 @ M2 RetLAB: L RetRegs: 0 : Vint  13 @ H 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vlab  M2 @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  2 @ L 7 : Vint  3 @ L 8 : Vlab  M1 @ M2 9 : Vptr  (f=(3 @ L);i=0) @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":131,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.025530815s","timeout":60.0,"timestamp":"2026-01-28T23:11:47.053802+00:00","trial":3,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 4 @ M2 / 8 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(3 @ L);i=2) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 1 : Vlab  M2 @ { M2 / H } , 2 : Vlab  L @ { L / M2 } , Cont2 : 4 : Vptr  (f=(0 @ L);i=1) @ M2  ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 1 : Vlab  L @ { M1 / L } , 2 : Vlab  M1 @ { H / L } ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  4 @ M1 , 3 : Vint  0 @ { M2 / H } , Cont2 : 5 : Vint  0 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 1 : Vint  0 @ M1 , 2 : Vint  10 @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vptr  (f=(3 @ L);i=2) @ { L / M1 } , 5 : Vint  0 @ { L / H } , 6 : Vint  0 @ { M1 / M2 } , 7 : Vlab  L @ { M2 / M1 } , 8 : Vint  8 @ { L / M1 } , 9 : Vlab  M2 @ { M1 / M2 } ] Stack1:  RetPC: 16 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  M1 @ H 2 : Vptr  (f=(3 @ L);i=2) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  5 @ M1 5 : Vlab  M2 @ H 6 : Vlab  H @ H 7 : Vint  4 @ M1 8 : Vint  -4 @ M1 9 : Vptr  (f=(3 @ L);i=2) @ M1  RetReg : 1 Stack2:  RetPC: 16 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  M1 @ H 2 : Vptr  (f=(3 @ L);i=2) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  5 @ M1 5 : Vlab  M2 @ H 6 : Vlab  H @ H 7 : Vint  4 @ M1 8 : Vint  -4 @ M1 9 : Vptr  (f=(3 @ L);i=2) @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":105,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.025069952s","timeout":60.0,"timestamp":"2026-01-28T23:11:47.053489+00:00","trial":8,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 6 @ H / 17 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 1 : Vint  -4 @ { L / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  L @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vint  6 @ M1 , 5 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 6 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , 7 : Vlab  L @ { M2 / M1 } , 8 : Vlab  H @ { M2 / M1 } , 9 : Vlab  H @ { H / L } ] Stack1:  RetPC: 16 @ L RetLAB: M2 RetRegs: 0 : Vint  8 @ M2 1 : Vlab  M2 @ M1 2 : Vlab  L @ L 3 : Vint  5 @ H 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  M2 @ L 7 : Vint  2 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  1 @ M1  RetReg : 2 Stack2:  RetPC: 16 @ L RetLAB: M2 RetRegs: 0 : Vint  8 @ M2 1 : Vlab  M2 @ M1 2 : Vlab  L @ L 3 : Vint  5 @ H 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  M2 @ L 7 : Vint  2 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  1 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":90,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.035128117s","timeout":60.0,"timestamp":"2026-01-28T23:11:47.053451+00:00","trial":5,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 19 @ H / 12 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=2) @ { H / M2 } , 2 : Vptr  (f=(2 @ L);i=0) @ { H / M2 } , 3 : Vlab  H @ { L / H } , Cont2 : 5 : Vptr  (f=(2 @ L);i=1) @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=3) @ M1 , 2 : Vint  2 @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  13 @ M2 , 1 : Vptr  (f=(1 @ L);i=2) @ { M1 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=2) @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vlab  M2 @ { L / M2 } , 3 : Vlab  L @ { M1 / M2 } , 4 : Vlab  M2 @ M1 , 5 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 6 : Vptr  (f=(2 @ L);i=0) @ M1 , 7 : Vlab  L @ { L / H } , 8 : Vint  0 @ H , 9 : Vint  3 @ L ] Stack1:  RetPC: 10 @ L RetLAB: L RetRegs: 0 : Vint  10 @ M2 1 : Vint  9 @ H 2 : Vint  7 @ H 3 : Vint  -3 @ H 4 : Vint  0 @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(2 @ L);i=0) @ M1 7 : Vint  -2 @ L 8 : Vint  1 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 1 Stack2:  RetPC: 10 @ L RetLAB: L RetRegs: 0 : Vint  10 @ M2 1 : Vint  9 @ H 2 : Vint  7 @ H 3 : Vint  -3 @ H 4 : Vint  0 @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(2 @ L);i=0) @ M1 7 : Vint  -2 @ L 8 : Vint  1 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":94,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.037698030s","timeout":60.0,"timestamp":"2026-01-28T23:11:47.053601+00:00","trial":1,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 10 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M1 / M2 } , 1 : Vptr  (f=(3 @ L);i=1) @ { H / M1 } , 2 : Vint  5 @ { H / L } , 3 : Vlab  H @ { M1 / L } , Cont2 : 5 : Vptr  (f=(2 @ L);i=1) @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { M2 / M1 } , 1 : Vint  16 @ { H / M1 } , 2 : Vlab  M1 @ { M2 / H } ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ H , 1 : Vlab  H @ M1 , 2 : Vptr  (f=(0 @ L);i=3) @ M2 , 3 : Vlab  M2 @ M2 ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { M1 / H } , 1 : Vint  -5 @ { M1 / H } , 2 : Vint  9 @ { L / H } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  6 @ H , 5 : Vlab  H @ L , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vlab  L @ L , 8 : Vint  3 @ H , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 6 @ L RetLAB: M2 RetRegs: 0 : Vint  8 @ M2 1 : Vlab  L @ H 2 : Vint  5 @ H 3 : Vlab  L @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(2 @ L);i=1) @ L 6 : Vptr  (f=(3 @ L);i=1) @ L 7 : Vint  3 @ M1 8 : Vint  4 @ H 9 : Vlab  L @ L  RetReg : 9 Stack2:  RetPC: 6 @ L RetLAB: M2 RetRegs: 0 : Vint  8 @ M2 1 : Vlab  L @ H 2 : Vint  5 @ H 3 : Vlab  L @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(2 @ L);i=1) @ L 6 : Vptr  (f=(3 @ L);i=1) @ L 7 : Vint  3 @ M1 8 : Vint  4 @ H 9 : Vlab  L @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":177,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.049886227s","timeout":60.0,"timestamp":"2026-01-28T23:11:47.053644+00:00","trial":6,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / M1 } , 1 : Vlab  H @ { M2 / H } , Cont2 : 3 : Vlab  M2 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ H , 1 : Vlab  M1 @ M1 , 2 : Vint  5 @ H , 3 : Vlab  H @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ M2 , 3 : Vint  1 @ M2 , 4 : Vlab  H @ M2 , 5 : Vlab  H @ H , 6 : Vint  5 @ L , 7 : Vint  0 @ H , 8 : Vptr  (f=(1 @ L);i=2) @ M1 , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  RetPC: 17 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ H 2 : Vint  5 @ L 3 : Vint  1 @ M1 4 : Vint  0 @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  -2 @ M1 7 : Vlab  H @ L 8 : Vint  10 @ H 9 : Vlab  L @ H  RetReg : 8 Stack2:  RetPC: 17 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ H 2 : Vint  5 @ L 3 : Vint  1 @ M1 4 : Vint  0 @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  -2 @ M1 7 : Vlab  H @ L 8 : Vint  10 @ H 9 : Vlab  L @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":363,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.049643993s","timeout":60.0,"timestamp":"2026-01-28T23:11:47.061560+00:00","trial":4,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ { M2 / M1 } , 1 : Vint  9 @ { M1 / L } , 2 : Vint  16 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=2) @ { M2 / H } , 2 : Vint  -5 @ { M2 / H } , Cont2 : 4 : Vptr  (f=(2 @ L);i=0) @ H  ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ M1 , 3 : Vint  0 @ M2 , 4 : Vint  0 @ M2 , 5 : Vlab  H @ M2 , 6 : Vptr  (f=(2 @ L);i=0) @ L , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vlab  M1 @ H , 9 : Vint  13 @ M2 ] Stack1:  RetPC: 7 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ H 1 : Vint  2 @ H 2 : Vint  17 @ M1 3 : Vint  3 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vlab  L @ L 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 3 Stack2:  RetPC: 7 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ H 1 : Vint  2 @ H 2 : Vint  17 @ M1 3 : Vint  3 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vlab  L @ L 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vlab  L @ L 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_1"],"passed":317,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.047803879s","timeout":60.0,"timestamp":"2026-01-28T23:11:47.065967+00:00","trial":9,"workload":"IFC"},"hash":"1d479f35f367991ef81175e256ce7436df69e490"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -5 @ H , 1 : Vlab  H @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vint  3 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { M2 / L } , 2 : Vint  1 @ { L / H } , 3 : Vint  -4 @ M2 , 4 : Vlab  M1 @ { L / M1 } , 5 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 9 : Vint  0 @ H ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  -5 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  0 @ L 7 : Vint  0 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 5 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  -5 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  0 @ L 7 : Vint  0 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":13,"property":"LLNI","strategy":"BespokeGenerator","time":"0.002911806s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.324879+00:00","trial":5,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ { L / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  5 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 2 : Vptr  (f=(1 @ L);i=0) @ M2 , 3 : Vint  0 @ L , 4 : Vlab  L @ { M2 / M1 } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vlab  M1 @ L , 8 : Vint  0 @ L , 9 : Vlab  M2 @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ H 1 : Vlab  L @ L 2 : Vint  0 @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  -2 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  H @ H 7 : Vint  0 @ M1 8 : Vlab  L @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 0 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ H 1 : Vlab  L @ L 2 : Vint  0 @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  -2 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  H @ H 7 : Vint  0 @ M1 8 : Vlab  L @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":99,"property":"LLNI","strategy":"BespokeGenerator","time":"0.012322903s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.324962+00:00","trial":6,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  -2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 4 : Vint  0 @ H , 5 : Vlab  H @ M1 , 6 : Vint  1 @ { M1 / M2 } , 7 : Vint  0 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  H @ M1 2 : Vlab  M1 @ H 3 : Vint  0 @ L 4 : Vlab  M1 @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  L @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M2 @ M1  RetReg : 5 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  H @ M1 2 : Vlab  M1 @ H 3 : Vint  0 @ L 4 : Vlab  M1 @ L 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  L @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M2 @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":646,"property":"LLNI","strategy":"BespokeGenerator","time":"0.052866936s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.324762+00:00","trial":7,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vint  -5 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  M1 @ { H / M1 } , 5 : Vlab  M1 @ { M1 / L } , 6 : Vptr  (f=(0 @ L);i=1) @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vint  1 @ { L / M1 } , 9 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vint  5 @ M1 2 : Vlab  L @ M2 3 : Vlab  L @ M2 4 : Vint  0 @ M1 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  0 @ M2  RetReg : 7 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vint  5 @ M1 2 : Vlab  L @ M2 3 : Vlab  L @ M2 4 : Vint  0 @ M1 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  0 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":658,"property":"LLNI","strategy":"BespokeGenerator","time":"0.086367130s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.324740+00:00","trial":1,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vint  1 @ { H / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  H @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  M1 @ { L / M1 } , 5 : Vint  0 @ H , 6 : Vlab  M1 @ { L / M2 } , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vlab  H @ { M1 / M2 } , 9 : Vint  0 @ { L / H } ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ M1 3 : Vint  2 @ L 4 : Vint  -1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  1 @ L 8 : Vlab  L @ L 9 : Vint  2 @ H  RetReg : 4 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ M1 3 : Vint  2 @ L 4 : Vint  -1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  1 @ L 8 : Vlab  L @ L 9 : Vint  2 @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":651,"property":"LLNI","strategy":"BespokeGenerator","time":"0.058459044s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.611832+00:00","trial":9,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  1 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / H } , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 1 : Vlab  M2 @ { M1 / M2 } , 2 : Vlab  H @ { L / M1 } , 3 : Vlab  L @ { M1 / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ M2 , 8 : Vint  2 @ M2 , 9 : Vlab  H @ { H / M2 } ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  1 @ M2 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  L @ H 5 : Vint  1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  L @ L  RetReg : 2 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  1 @ M2 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  L @ H 5 : Vint  1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  L @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":1506,"property":"LLNI","strategy":"BespokeGenerator","time":"0.103876114s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.325068+00:00","trial":8,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ L , 1 : Vint  -3 @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { L / H } , 1 : Vint  0 @ { M1 / L } , 2 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 3 : Vlab  M2 @ { L / M2 } , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 7 : Vint  0 @ L , 8 : Vlab  L @ L , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  1 @ L 2 : Vint  1 @ M2 3 : Vlab  L @ H 4 : Vint  -5 @ M1 5 : Vint  4 @ M1 6 : Vint  1 @ L 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vint  0 @ L 9 : Vlab  M1 @ M2  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  1 @ L 2 : Vint  1 @ M2 3 : Vlab  L @ H 4 : Vint  -5 @ M1 5 : Vint  4 @ M1 6 : Vint  1 @ L 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vint  0 @ L 9 : Vlab  M1 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":1269,"property":"LLNI","strategy":"BespokeGenerator","time":"0.107282162s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.324896+00:00","trial":2,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vint  -1 @ { M2 / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ { M1 / L } , 1 : Vlab  M2 @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ { M2 / M1 } , 3 : Vint  0 @ L , 4 : Vlab  L @ { L / H } , 5 : Vint  1 @ M2 , 6 : Vint  0 @ L , 7 : Vint  2 @ { L / M2 } , 8 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , 9 : Vptr  (f=(1 @ L);i=0) @ { H / L } ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  H @ M2 2 : Vint  2 @ M2 3 : Vlab  M1 @ H 4 : Vlab  H @ L 5 : Vint  0 @ M2 6 : Vint  0 @ H 7 : Vint  1 @ H 8 : Vlab  H @ M2 9 : Vlab  L @ M1  RetReg : 5 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  H @ M2 2 : Vint  2 @ M2 3 : Vlab  M1 @ H 4 : Vlab  H @ L 5 : Vint  0 @ M2 6 : Vint  0 @ H 7 : Vint  1 @ H 8 : Vlab  H @ M2 9 : Vlab  L @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":1984,"property":"LLNI","strategy":"BespokeGenerator","time":"0.122358084s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.324676+00:00","trial":0,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  3 @ M1 , 1 : Vint  2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { M1 / H } , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vlab  H @ { M2 / M1 } , 6 : Vlab  H @ L , 7 : Vlab  M2 @ { M1 / L } , 8 : Vlab  H @ { L / H } , 9 : Vint  1 @ { M2 / M1 } ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M1 @ L 2 : Vint  1 @ H 3 : Vint  5 @ M1 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  0 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 6 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M1 @ L 2 : Vint  1 @ H 3 : Vint  5 @ M1 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  0 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":3564,"property":"LLNI","strategy":"BespokeGenerator","time":"0.202385187s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.596427+00:00","trial":4,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M1 / M2 } , 1 : Vint  4 @ { L / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 3 : Vlab  H @ { M2 / L } , 4 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 5 : Vlab  M1 @ { L / M1 } , 6 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 7 : Vlab  H @ { L / M1 } , 8 : Vlab  L @ L , 9 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vint  0 @ H 3 : Vint  1 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vint  -3 @ H 6 : Vint  1 @ L 7 : Vlab  M2 @ M2 8 : Vlab  M2 @ H 9 : Vlab  M1 @ M1  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vint  0 @ H 3 : Vint  1 @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vint  -3 @ H 6 : Vint  1 @ L 7 : Vlab  M2 @ M2 8 : Vlab  M2 @ H 9 : Vlab  M1 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":4353,"property":"LLNI","strategy":"BespokeGenerator","time":"0.246861935s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.324834+00:00","trial":3,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vint  0 @ { M1 / H } , Cont2 : 3 : Vlab  M1 @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ L , 3 : Vint  2 @ L , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 6 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 7 : Vint  11 @ { L / M1 } , 8 : Vlab  L @ M1 , 9 : Vint  3 @ { L / M2 } ] Stack1:  RetPC: 4 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  15 @ M1 2 : Vint  3 @ M2 3 : Vint  9 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  0 @ M2 7 : Vlab  M1 @ L 8 : Vint  13 @ L 9 : Vint  7 @ M1  RetReg : 2 Stack2:  RetPC: 4 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  15 @ M1 2 : Vint  3 @ M2 3 : Vint  9 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  0 @ M2 7 : Vlab  M1 @ L 8 : Vint  13 @ L 9 : Vint  7 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":32244,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.030776978s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.843241+00:00","trial":4,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / L } , 1 : Vint  -3 @ { L / M2 } , Cont2 : 3 : Vint  0 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vint  14 @ { M1 / H } , 1 : Vint  5 @ { M2 / H } ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  L @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 3 : Vint  0 @ L , 4 : Vlab  L @ { L / H } , 5 : Vlab  M1 @ { L / M1 } , 6 : Vlab  M1 @ { L / M2 } , 7 : Vptr  (f=(2 @ L);i=0) @ M1 , 8 : Vint  0 @ { L / M1 } , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vptr  (f=(2 @ L);i=1) @ M1 2 : Vlab  M1 @ M1 3 : Vlab  L @ M2 4 : Vint  16 @ M1 5 : Vint  0 @ M1 6 : Vlab  H @ L 7 : Vint  -4 @ H 8 : Vlab  M2 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 5 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vptr  (f=(2 @ L);i=1) @ M1 2 : Vlab  M1 @ M1 3 : Vlab  L @ M2 4 : Vint  16 @ M1 5 : Vint  0 @ M1 6 : Vlab  H @ L 7 : Vint  -4 @ H 8 : Vlab  M2 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":59070,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"3.549626827s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.842956+00:00","trial":0,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vlab  L @ H ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vint  -1 @ H ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vint  15 @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ M1 , 1 : Vint  13 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  8 @ { H / L } , 3 : Vptr  (f=(3 @ L);i=1) @ L , 4 : Vlab  M1 @ { M1 / H } , 5 : Vlab  M1 @ M2 , 6 : Vint  -4 @ { L / H } , 7 : Vptr  (f=(3 @ L);i=0) @ H , 8 : Vptr  (f=(3 @ L);i=0) @ { H / M2 } , 9 : Vlab  H @ { H / M2 } ] Stack1:  RetPC: 3 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ L 1 : Vint  4 @ L 2 : Vlab  H @ M1 3 : Vint  11 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  L @ M1 7 : Vlab  M1 @ M2 8 : Vptr  (f=(3 @ L);i=0) @ M2 9 : Vint  1 @ L  RetReg : 5 Stack2:  RetPC: 3 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ L 1 : Vint  4 @ L 2 : Vlab  H @ M1 3 : Vint  11 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vlab  L @ M1 7 : Vlab  M1 @ M2 8 : Vptr  (f=(3 @ L);i=0) @ M2 9 : Vint  1 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":66190,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"3.867678881s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.843476+00:00","trial":8,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M1 / L } , 1 : Vptr  (f=(3 @ L);i=0) @ { H / L } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ M2 , 1 : Vint  -4 @ { H / L } ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { M1 / M2 } , 1 : Vint  5 @ { L / M1 } ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  -5 @ { L / H } , 1 : Vint  2 @ { M1 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(3 @ L);i=0) @ { M2 / M1 } , 1 : Vlab  L @ { M2 / L } , 2 : Vint  12 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(2 @ L);i=1) @ L , 6 : Vint  0 @ L , 7 : Vint  13 @ { L / M1 } , 8 : Vlab  L @ { H / L } , 9 : Vlab  L @ H ] Stack1:  RetPC: 7 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M2 1 : Vint  13 @ L 2 : Vlab  M1 @ M1 3 : Vlab  M2 @ M1 4 : Vint  -2 @ L 5 : Vptr  (f=(3 @ L);i=0) @ M2 6 : Vint  1 @ H 7 : Vlab  L @ M2 8 : Vint  -1 @ M1 9 : Vint  6 @ M1  RetReg : 1 Stack2:  RetPC: 7 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M2 1 : Vint  13 @ L 2 : Vlab  M1 @ M1 3 : Vlab  M2 @ M1 4 : Vint  -2 @ L 5 : Vptr  (f=(3 @ L);i=0) @ M2 6 : Vint  1 @ H 7 : Vlab  L @ M2 8 : Vint  -1 @ M1 9 : Vint  6 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":30839,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.751719952s","timeout":60.0,"timestamp":"2026-01-28T23:12:22.398330+00:00","trial":9,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  -5 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -5 @ L , 1 : Vlab  M1 @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vlab  H @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  M2 @ { M2 / H } , 5 : Vlab  M1 @ L , 6 : Vint  16 @ { H / L } , 7 : Vlab  L @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 9 : Vlab  H @ { H / M1 } ] Stack1:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vint  4 @ M2 3 : Vptr  (f=(2 @ L);i=0) @ M1 4 : Vint  7 @ M2 5 : Vptr  (f=(2 @ L);i=0) @ H 6 : Vint  15 @ M1 7 : Vint  -4 @ M1 8 : Vlab  H @ M1 9 : Vlab  L @ H  RetReg : 8 Stack2:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vint  4 @ M2 3 : Vptr  (f=(2 @ L);i=0) @ M1 4 : Vint  7 @ M2 5 : Vptr  (f=(2 @ L);i=0) @ H 6 : Vint  15 @ M1 7 : Vint  -4 @ M1 8 : Vlab  H @ M1 9 : Vlab  L @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":87841,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"4.651947975s","timeout":60.0,"timestamp":"2026-01-28T23:12:20.879319+00:00","trial":6,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -4 @ M2 , 1 : Vint  3 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M1 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 2 : Vint  4 @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vint  9 @ { L / H } , 6 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 7 : Vint  0 @ L , 8 : Vlab  H @ { L / H } , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 13 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vint  5 @ H 2 : Vint  2 @ L 3 : Vint  17 @ M2 4 : Vlab  L @ H 5 : Vint  4 @ M2 6 : Vint  1 @ M1 7 : Vint  0 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 2 Stack2:  RetPC: 13 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vint  5 @ H 2 : Vint  2 @ L 3 : Vint  17 @ M2 4 : Vlab  L @ H 5 : Vint  4 @ M2 6 : Vint  1 @ M1 7 : Vint  0 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":118945,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"6.703722954s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.843439+00:00","trial":1,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  -5 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  4 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vlab  L @ { M2 / H } , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ L , 6 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 7 : Vint  0 @ L , 8 : Vint  0 @ M1 , 9 : Vptr  (f=(0 @ L);i=1) @ { H / L } ] Stack1:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ H 1 : Vint  4 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  3 @ H 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  3 @ L 9 : Vint  2 @ L  RetReg : 5 Stack2:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ H 1 : Vint  4 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  3 @ H 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  3 @ L 9 : Vint  2 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":117890,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"6.728625059s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.843322+00:00","trial":7,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M1 / H } , 1 : Vint  5 @ { M1 / L } , Cont2 : 3 : Vint  0 @ L  ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vint  2 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  H @ { M2 / M1 } , 1 : Vlab  M2 @ { L / M2 } , 2 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 3 : Vlab  M1 @ { M2 / H } , 4 : Vlab  L @ { M2 / M1 } , 5 : Vint  13 @ { L / M1 } , 6 : Vint  0 @ L , 7 : Vptr  (f=(2 @ L);i=0) @ { M2 / H } , 8 : Vint  7 @ L , 9 : Vlab  L @ { L / M2 } ] Stack1:  RetPC: 6 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -4 @ M2 1 : Vlab  M1 @ M2 2 : Vint  1 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  5 @ M1 5 : Vlab  M2 @ H 6 : Vint  6 @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  4 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 8 Stack2:  RetPC: 6 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -4 @ M2 1 : Vlab  M1 @ M2 2 : Vint  1 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vint  5 @ M1 5 : Vlab  M2 @ H 6 : Vint  6 @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  4 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":154281,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"7.969879866s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.843353+00:00","trial":3,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 1 : Vint  19 @ { M1 / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vlab  M2 @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(2 @ L);i=1) @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / H } , 3 : Vint  0 @ L , 4 : Vlab  L @ { L / M1 } , 5 : Vint  8 @ { L / M1 } , 6 : Vint  7 @ { L / H } , 7 : Vint  4 @ { L / H } , 8 : Vptr  (f=(2 @ L);i=1) @ L , 9 : Vptr  (f=(2 @ L);i=0) @ H ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ H 1 : Vint  8 @ H 2 : Vint  0 @ M1 3 : Vint  -2 @ L 4 : Vlab  M1 @ L 5 : Vlab  M2 @ H 6 : Vlab  H @ H 7 : Vlab  M2 @ H 8 : Vint  12 @ M2 9 : Vlab  H @ L  RetReg : 8 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ H 1 : Vint  8 @ H 2 : Vint  0 @ M1 3 : Vint  -2 @ L 4 : Vlab  M1 @ L 5 : Vlab  M2 @ H 6 : Vlab  H @ H 7 : Vlab  M2 @ H 8 : Vint  12 @ M2 9 : Vlab  H @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":298852,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"12.093807936s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.843189+00:00","trial":2,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(2 @ L);i=1) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  5 @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ L , 1 : Vlab  L @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  14 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ H , 3 : Vlab  H @ M2 , 4 : Vint  13 @ M1 , 5 : Vint  -1 @ { L / M2 } , 6 : Vlab  M1 @ { M2 / M1 } , 7 : Vlab  H @ { M2 / L } , 8 : Vptr  (f=(3 @ L);i=1) @ { H / M2 } , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 18 @ L RetLAB: M2 RetRegs: 0 : Vint  -3 @ H 1 : Vlab  M1 @ H 2 : Vint  15 @ M2 3 : Vint  12 @ M1 4 : Vint  -1 @ H 5 : Vint  0 @ H 6 : Vint  1 @ M2 7 : Vint  2 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(3 @ L);i=0) @ H  RetReg : 5 Stack2:  RetPC: 18 @ L RetLAB: M2 RetRegs: 0 : Vint  -3 @ H 1 : Vlab  M1 @ H 2 : Vint  15 @ M2 3 : Vint  12 @ M1 4 : Vint  -1 @ H 5 : Vint  0 @ H 6 : Vint  1 @ M2 7 : Vint  2 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(3 @ L);i=0) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":308780,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"12.328010082s","timeout":60.0,"timestamp":"2026-01-28T23:12:18.842972+00:00","trial":5,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 15 @ M2 / 16 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vptr  (f=(2 @ L);i=3) @ M2 , 2 : Vptr  (f=(2 @ L);i=2) @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(1 @ L);i=3) @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vint  16 @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ L , 1 : Vlab  M1 @ M1 , 2 : Vlab  M2 @ M1 , 3 : Vptr  (f=(2 @ L);i=3) @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  L @ { M1 / L } , 4 : Vptr  (f=(2 @ L);i=3) @ { L / M2 } , 5 : Vint  18 @ { L / M1 } , 6 : Vlab  L @ { M1 / M2 } , 7 : Vptr  (f=(2 @ L);i=1) @ { M1 / L } , 8 : Vint  18 @ { M2 / L } , 9 : Vint  3 @ { M1 / H } ] Stack1:  RetPC: 3 @ L RetLAB: M1 RetRegs: 0 : Vint  4 @ L 1 : Vptr  (f=(2 @ L);i=2) @ M2 2 : Vptr  (f=(2 @ L);i=3) @ H 3 : Vlab  H @ M2 4 : Vint  5 @ M2 5 : Vlab  H @ M2 6 : Vlab  M1 @ M1 7 : Vint  5 @ L 8 : Vint  16 @ M1 9 : Vlab  M2 @ H  RetReg : 7 Stack2:  RetPC: 3 @ L RetLAB: M1 RetRegs: 0 : Vint  4 @ L 1 : Vptr  (f=(2 @ L);i=2) @ M2 2 : Vptr  (f=(2 @ L);i=3) @ H 3 : Vlab  H @ M2 4 : Vint  5 @ M2 5 : Vlab  H @ M2 6 : Vlab  M1 @ M1 7 : Vint  5 @ L 8 : Vint  16 @ M1 9 : Vlab  M2 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":92,"property":"LLNI","strategy":"TargetedGenerator","time":"0.023493767s","timeout":60.0,"timestamp":"2026-01-28T23:12:31.182833+00:00","trial":0,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 11 @ H / 4 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  16 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=2) @ L , 2 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , Cont2 : 4 : Vptr  (f=(0 @ L);i=1) @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { M2 / H } , 1 : Vlab  M1 @ { H / M2 } , 2 : Vptr  (f=(2 @ L);i=1) @ { M2 / H } , 3 : Vint  11 @ { L / H } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / H } , 1 : Vptr  (f=(2 @ L);i=0) @ { L / M2 } , 2 : Vint  10 @ { L / M1 } , 3 : Vint  2 @ { M1 / M2 } , 4 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 5 : Vptr  (f=(2 @ L);i=0) @ { M1 / L } , 6 : Vptr  (f=(2 @ L);i=0) @ { M1 / L } , 7 : Vint  -3 @ { L / M2 } , 8 : Vlab  M2 @ L , 9 : Vint  0 @ L ] Stack1:  RetPC: 8 @ L RetLAB: M1 RetRegs: 0 : Vint  -1 @ L 1 : Vptr  (f=(2 @ L);i=2) @ H 2 : Vlab  M1 @ M1 3 : Vlab  M1 @ M1 4 : Vptr  (f=(2 @ L);i=2) @ H 5 : Vptr  (f=(2 @ L);i=1) @ L 6 : Vlab  M2 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  M2 @ H 9 : Vint  3 @ L  RetReg : 8 Stack2:  RetPC: 8 @ L RetLAB: M1 RetRegs: 0 : Vint  -1 @ L 1 : Vptr  (f=(2 @ L);i=2) @ H 2 : Vlab  M1 @ M1 3 : Vlab  M1 @ M1 4 : Vptr  (f=(2 @ L);i=2) @ H 5 : Vptr  (f=(2 @ L);i=1) @ L 6 : Vlab  M2 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  M2 @ H 9 : Vint  3 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":92,"property":"LLNI","strategy":"TargetedGenerator","time":"0.010114908s","timeout":60.0,"timestamp":"2026-01-28T23:12:31.378274+00:00","trial":9,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 18 @ M2 / 9 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ M2 , 1 : Vint  5 @ M1 , 2 : Vlab  M2 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  15 @ L , 1 : Vlab  H @ { H / M1 } , 2 : Vlab  M1 @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vlab  M2 @ L , 2 : Vptr  (f=(1 @ L);i=2) @ H , 3 : Vint  4 @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ { M2 / L } , 1 : Vint  1 @ { M1 / M2 } , 2 : Vint  4 @ { M1 / L } , 3 : Vint  5 @ { M2 / L } , Cont2 : 5 : Vptr  (f=(3 @ L);i=3) @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { M2 / L } , 4 : Vint  7 @ { M1 / M2 } , 5 : Vlab  H @ { L / M1 } , 6 : Vptr  (f=(1 @ L);i=2) @ { L / M2 } , 7 : Vlab  L @ { L / M2 } , 8 : Vint  1 @ M1 , 9 : Vptr  (f=(3 @ L);i=3) @ { M2 / L } ] Stack1:  RetPC: 11 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vlab  L @ M2 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=2) @ H 5 : Vlab  L @ M1 6 : Vptr  (f=(3 @ L);i=1) @ M2 7 : Vlab  H @ H 8 : Vint  -5 @ H 9 : Vptr  (f=(3 @ L);i=1) @ M1  RetReg : 8 Stack2:  RetPC: 11 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vlab  L @ M2 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=2) @ H 5 : Vlab  L @ M1 6 : Vptr  (f=(3 @ L);i=1) @ M2 7 : Vlab  H @ H 8 : Vint  -5 @ H 9 : Vptr  (f=(3 @ L);i=1) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":263,"property":"LLNI","strategy":"TargetedGenerator","time":"0.046746969s","timeout":60.0,"timestamp":"2026-01-28T23:12:31.182824+00:00","trial":2,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 11 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vint  15 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  11 @ M1 , 1 : Vlab  M1 @ H , 2 : Vptr  (f=(1 @ L);i=2) @ L , Cont2 : 4 : Vlab  H @ M1  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M1 , 1 : Vint  0 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=2) @ { M2 / H } , 1 : Vlab  M2 @ { L / H } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  -5 @ { L / M1 } , 6 : Vint  1 @ { L / M1 } , 7 : Vlab  L @ { L / M2 } , 8 : Vlab  M1 @ M1 , 9 : Vptr  (f=(2 @ L);i=0) @ { M2 / M1 } ] Stack1:  RetPC: 6 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  8 @ M1 2 : Vint  5 @ M2 3 : Vlab  L @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  3 @ L 7 : Vint  -2 @ L 8 : Vlab  L @ M2 9 : Vlab  H @ L  RetReg : 7 Stack2:  RetPC: 6 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  8 @ M1 2 : Vint  5 @ M2 3 : Vlab  L @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  3 @ L 7 : Vint  -2 @ L 8 : Vlab  L @ M2 9 : Vlab  H @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":588,"property":"LLNI","strategy":"TargetedGenerator","time":"0.094281197s","timeout":60.0,"timestamp":"2026-01-28T23:12:31.182882+00:00","trial":5,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 13 @ M2 / 18 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vint  0 @ H , 2 : Vint  17 @ { H / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  18 @ M1 , 2 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 2 : Vint  0 @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vlab  L @ { M2 / M1 } , 6 : Vint  1 @ M1 , 7 : Vlab  H @ { L / M1 } , 8 : Vlab  L @ M2 , 9 : Vlab  L @ { M1 / H } ] Stack1:  RetPC: 11 @ L RetLAB: M1 RetRegs: 0 : Vint  18 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  1 @ H 3 : Vlab  M1 @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=2) @ M1 7 : Vint  0 @ M1 8 : Vint  1 @ H 9 : Vint  1 @ M1  RetReg : 2 Stack2:  RetPC: 11 @ L RetLAB: M1 RetRegs: 0 : Vint  18 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  1 @ H 3 : Vlab  M1 @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=2) @ M1 7 : Vint  0 @ M1 8 : Vint  1 @ H 9 : Vint  1 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":571,"property":"LLNI","strategy":"TargetedGenerator","time":"0.100231171s","timeout":60.0,"timestamp":"2026-01-28T23:12:31.183248+00:00","trial":1,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 3 @ M2 / 16 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vlab  L @ M1 , 3 : Vlab  M1 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 2 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , Cont2 : 4 : Vint  19 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=3) @ { M1 / H } , 2 : Vlab  M2 @ { L / M2 } , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vlab  M2 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ { M2 / H } , 8 : Vptr  (f=(0 @ L);i=2) @ L , 9 : Vint  19 @ { M1 / H } ] Stack1:  RetPC: 19 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vint  -5 @ M2 2 : Vptr  (f=(1 @ L);i=2) @ M1 3 : Vlab  M1 @ L 4 : Vlab  M1 @ H 5 : Vlab  M1 @ M2 6 : Vint  -3 @ M2 7 : Vlab  L @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  17 @ L  RetReg : 8 Stack2:  RetPC: 19 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vint  -5 @ M2 2 : Vptr  (f=(1 @ L);i=2) @ M1 3 : Vlab  M1 @ L 4 : Vlab  M1 @ H 5 : Vlab  M1 @ M2 6 : Vint  -3 @ M2 7 : Vlab  L @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  17 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":562,"property":"LLNI","strategy":"TargetedGenerator","time":"0.105425119s","timeout":60.0,"timestamp":"2026-01-28T23:12:31.183158+00:00","trial":8,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 7 @ H / 8 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -1 @ M1 , 1 : Vptr  (f=(2 @ L);i=2) @ H , 2 : Vptr  (f=(2 @ L);i=0) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(0 @ L);i=2) @ H , 2 : Vint  -2 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 2 : Vptr  (f=(2 @ L);i=2) @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vlab  L @ { L / H } , 6 : Vint  5 @ { M1 / M2 } , 7 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 8 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 9 : Vptr  (f=(2 @ L);i=2) @ { M2 / L } ] Stack1:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vlab  M1 @ M2 2 : Vint  -2 @ H 3 : Vint  0 @ L 4 : Vint  -1 @ L 5 : Vint  6 @ M2 6 : Vint  -4 @ M2 7 : Vint  4 @ H 8 : Vlab  H @ L 9 : Vint  0 @ M2  RetReg : 8 Stack2:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vlab  M1 @ M2 2 : Vint  -2 @ H 3 : Vint  0 @ L 4 : Vint  -1 @ L 5 : Vint  6 @ M2 6 : Vint  -4 @ M2 7 : Vint  4 @ H 8 : Vlab  H @ L 9 : Vint  0 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":551,"property":"LLNI","strategy":"TargetedGenerator","time":"0.108622074s","timeout":60.0,"timestamp":"2026-01-28T23:12:31.182979+00:00","trial":3,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 19 @ H / 16 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vint  -1 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 8 : Vint  7 @ { H / M1 } , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 3 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  -5 @ L 2 : Vlab  H @ M1 3 : Vint  -5 @ M2 4 : Vint  14 @ M1 5 : Vlab  M2 @ H 6 : Vint  -1 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  H @ H  RetReg : 6 Stack2:  RetPC: 3 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  -5 @ L 2 : Vlab  H @ M1 3 : Vint  -5 @ M2 4 : Vint  14 @ M1 5 : Vlab  M2 @ H 6 : Vint  -1 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  H @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":1741,"property":"LLNI","strategy":"TargetedGenerator","time":"0.258769989s","timeout":60.0,"timestamp":"2026-01-28T23:12:31.397488+00:00","trial":4,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 19 @ M1 / 15 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vint  9 @ M1 , 2 : Vint  -5 @ L , 3 : Vint  4 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } , 2 : Vlab  M1 @ { H / L } , 3 : Vint  -5 @ { M2 / H } , Cont2 : 5 : Vptr  (f=(0 @ L);i=1) @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(2 @ L);i=3) @ { M1 / L } , 6 : Vlab  M1 @ { H / L } , 7 : Vint  -2 @ L , 8 : Vint  12 @ M1 , 9 : Vptr  (f=(2 @ L);i=1) @ { H / L } ] Stack1:  RetPC: 18 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vlab  M1 @ M2 3 : Vptr  (f=(2 @ L);i=2) @ H 4 : Vint  8 @ M1 5 : Vint  3 @ L 6 : Vint  0 @ M2 7 : Vlab  L @ H 8 : Vlab  L @ H 9 : Vptr  (f=(2 @ L);i=0) @ H  RetReg : 7 Stack2:  RetPC: 18 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vlab  M1 @ M2 3 : Vptr  (f=(2 @ L);i=2) @ H 4 : Vint  8 @ M1 5 : Vint  3 @ L 6 : Vint  0 @ M2 7 : Vlab  L @ H 8 : Vlab  L @ H 9 : Vptr  (f=(2 @ L);i=0) @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":2622,"property":"LLNI","strategy":"TargetedGenerator","time":"0.392051935s","timeout":60.0,"timestamp":"2026-01-28T23:12:31.182956+00:00","trial":6,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 8 @ H / 16 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  18 @ { M2 / L } , 1 : Vint  5 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  10 @ M2 , 1 : Vlab  M2 @ M1 , 2 : Vlab  M2 @ M2 ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 1 : Vint  -4 @ { M2 / L } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 2 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } , 3 : Vptr  (f=(2 @ L);i=0) @ { L / H } , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 6 : Vint  0 @ L , 7 : Vint  5 @ L , 8 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 9 : Vint  -2 @ { L / M2 } ] Stack1:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  12 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  18 @ M1 4 : Vptr  (f=(1 @ L);i=2) @ M1 5 : Vlab  H @ H 6 : Vint  0 @ M1 7 : Vptr  (f=(1 @ L);i=2) @ H 8 : Vint  9 @ H 9 : Vint  0 @ M2  RetReg : 2 Stack2:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  12 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  18 @ M1 4 : Vptr  (f=(1 @ L);i=2) @ M1 5 : Vlab  H @ H 6 : Vint  0 @ M1 7 : Vptr  (f=(1 @ L);i=2) @ H 8 : Vint  9 @ H 9 : Vint  0 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":6677,"property":"LLNI","strategy":"TargetedGenerator","time":"1.006969929s","timeout":60.0,"timestamp":"2026-01-28T23:12:31.183196+00:00","trial":7,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 18 @ M1 / 6 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ L , 1 : Vlab  L @ M1 , 2 : Vptr  (f=(0 @ L);i=3) @ H , 3 : Vptr  (f=(2 @ L);i=1) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M2 , 1 : Vint  6 @ L , 2 : Vint  0 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M1 , 1 : Vint  5 @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=3) @ H , 1 : Vint  11 @ M1 , 2 : Vptr  (f=(1 @ L);i=1) @ M2 , 3 : Vint  -3 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  H @ M2 , 4 : Vint  1 @ { M2 / L } , 5 : Vint  6 @ { M1 / H } , 6 : Vlab  M2 @ M1 , 7 : Vptr  (f=(3 @ L);i=2) @ { M2 / L } , 8 : Vlab  H @ { H / M1 } , 9 : Vptr  (f=(3 @ L);i=0) @ { L / M2 } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vint  3 @ H 2 : Vint  10 @ M2 3 : Vint  -2 @ L 4 : Vptr  (f=(2 @ L);i=1) @ L 5 : Vptr  (f=(3 @ L);i=0) @ H 6 : Vint  1 @ H 7 : Vint  5 @ H 8 : Vint  5 @ M1 9 : Vint  11 @ H  RetReg : 9 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vint  3 @ H 2 : Vint  10 @ M2 3 : Vint  -2 @ L 4 : Vptr  (f=(2 @ L);i=1) @ L 5 : Vptr  (f=(3 @ L);i=0) @ H 6 : Vint  1 @ H 7 : Vint  5 @ H 8 : Vint  5 @ M1 9 : Vint  11 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":105,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.016031981s","timeout":60.0,"timestamp":"2026-01-28T23:12:32.365333+00:00","trial":1,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 15 @ H / 10 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { M2 / L } , 1 : Vlab  M1 @ { H / M1 } , 2 : Vlab  M2 @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , 1 : Vint  4 @ { L / M1 } , 2 : Vlab  M2 @ { L / M1 } , Cont2 : 4 : Vint  4 @ L  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { H / M1 } , 1 : Vint  5 @ { L / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  18 @ { L / M1 } , 1 : Vptr  (f=(2 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { H / M2 } , 5 : Vlab  H @ { L / M2 } , 6 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 7 : Vint  5 @ L , 8 : Vlab  L @ { M1 / L } , 9 : Vlab  M1 @ { M1 / L } ] Stack1:  RetPC: 16 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M2 @ L 3 : Vint  -5 @ L 4 : Vlab  H @ M1 5 : Vlab  L @ H 6 : Vlab  M2 @ M2 7 : Vint  19 @ H 8 : Vint  5 @ L 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 7 Stack2:  RetPC: 16 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M2 @ L 3 : Vint  -5 @ L 4 : Vlab  H @ M1 5 : Vlab  L @ H 6 : Vlab  M2 @ M2 7 : Vint  19 @ H 8 : Vint  5 @ L 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":131,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.026520967s","timeout":60.0,"timestamp":"2026-01-28T23:12:32.365421+00:00","trial":3,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 8 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ M1 , 2 : Vint  -5 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  8 @ { M1 / L } , 1 : Vint  -4 @ { L / H } , 2 : Vint  -2 @ L , 3 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  M1 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 2 : Vint  0 @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ { L / M2 } , 5 : Vlab  L @ { L / H } , 6 : Vint  0 @ L , 7 : Vint  8 @ { M2 / L } , 8 : Vlab  M1 @ L , 9 : Vptr  (f=(2 @ L);i=0) @ L ] Stack1:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vint  8 @ L 1 : Vint  -1 @ M2 2 : Vptr  (f=(2 @ L);i=1) @ L 3 : Vlab  L @ H 4 : Vint  1 @ H 5 : Vptr  (f=(0 @ L);i=2) @ H 6 : Vptr  (f=(1 @ L);i=3) @ M1 7 : Vlab  M2 @ M2 8 : Vint  1 @ L 9 : Vint  2 @ H  RetReg : 8 Stack2:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vint  8 @ L 1 : Vint  -1 @ M2 2 : Vptr  (f=(2 @ L);i=1) @ L 3 : Vlab  L @ H 4 : Vint  1 @ H 5 : Vptr  (f=(0 @ L);i=2) @ H 6 : Vptr  (f=(1 @ L);i=3) @ M1 7 : Vlab  M2 @ M2 8 : Vint  1 @ L 9 : Vint  2 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":360,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.050758123s","timeout":60.0,"timestamp":"2026-01-28T23:12:32.365569+00:00","trial":8,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 16 @ M2 / 15 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vlab  L @ { L / H } , 2 : Vlab  M1 @ H , 3 : Vptr  (f=(2 @ L);i=1) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  13 @ { H / L } , 1 : Vint  7 @ L ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M1 , 1 : Vlab  L @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M2 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  -1 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vlab  L @ { M1 / H } , 3 : Vlab  L @ { L / M2 } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vint  19 @ M1 , 8 : Vint  12 @ M1 , 9 : Vlab  M2 @ { L / M1 } ] Stack1:  RetPC: 2 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vint  0 @ L 2 : Vlab  M1 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  M1 @ M2 7 : Vint  3 @ L 8 : Vptr  (f=(0 @ L);i=3) @ M1 9 : Vint  -2 @ L  RetReg : 8 Stack2:  RetPC: 2 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vint  0 @ L 2 : Vlab  M1 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  M1 @ M2 7 : Vint  3 @ L 8 : Vptr  (f=(0 @ L);i=3) @ M1 9 : Vint  -2 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":292,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.046937943s","timeout":60.0,"timestamp":"2026-01-28T23:12:32.389811+00:00","trial":6,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 1 @ H / 4 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 2 : Vint  -1 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  14 @ M1 , 1 : Vlab  M1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=2) @ { L / H } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  1 @ { H / M1 } , 5 : Vint  5 @ { L / M1 } , 6 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 7 : Vint  -2 @ { H / M2 } , 8 : Vint  -3 @ { M1 / M2 } , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 8 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  2 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  2 @ M1 5 : Vlab  L @ M1 6 : Vlab  M2 @ M1 7 : Vlab  M1 @ L 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 9 Stack2:  RetPC: 8 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  2 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vint  2 @ M1 5 : Vlab  L @ M1 6 : Vlab  M2 @ M1 7 : Vlab  M1 @ L 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":545,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.107028008s","timeout":60.0,"timestamp":"2026-01-28T23:12:32.397929+00:00","trial":9,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 5 @ M1 / 12 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  6 @ L , 1 : Vptr  (f=(0 @ L);i=2) @ M1 , 2 : Vint  -3 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  7 @ { H / L } , 1 : Vlab  M1 @ { M2 / H } , 2 : Vptr  (f=(1 @ L);i=3) @ { H / M1 } , 3 : Vptr  (f=(0 @ L);i=2) @ { L / H } , Cont2 : 5 : Vptr  (f=(0 @ L);i=1) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vlab  L @ { M2 / M1 } , 3 : Vint  1 @ { M2 / H } , 4 : Vlab  H @ { L / M2 } , 5 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vint  0 @ { M1 / H } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  M1 @ M2 2 : Vint  0 @ H 3 : Vint  0 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  3 @ L 6 : Vint  -3 @ M1 7 : Vint  -4 @ H 8 : Vint  0 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 8 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  M1 @ M2 2 : Vint  0 @ H 3 : Vint  0 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  3 @ L 6 : Vint  -3 @ M1 7 : Vint  -4 @ H 8 : Vint  0 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":650,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.164834976s","timeout":60.0,"timestamp":"2026-01-28T23:12:32.365480+00:00","trial":5,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 4 @ M1 / 5 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vint  -1 @ M1 , 2 : Vlab  L @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  3 @ { L / H } , 5 : Vint  3 @ { H / L } , 6 : Vint  9 @ { M2 / L } , 7 : Vlab  M1 @ { L / H } , 8 : Vint  16 @ { M1 / H } , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 8 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  13 @ M1 2 : Vlab  H @ L 3 : Vint  17 @ M2 4 : Vptr  (f=(1 @ L);i=2) @ M1 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vlab  L @ M2 8 : Vlab  L @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 9 Stack2:  RetPC: 8 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  13 @ M1 2 : Vlab  H @ L 3 : Vint  17 @ M2 4 : Vptr  (f=(1 @ L);i=2) @ M1 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vlab  L @ M2 8 : Vlab  L @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":1014,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.188861132s","timeout":60.0,"timestamp":"2026-01-28T23:12:32.365665+00:00","trial":7,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 12 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 2 : Vlab  M1 @ { L / H } , 3 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=2) @ H , 2 : Vint  -3 @ { M1 / H } , 3 : Vlab  H @ { L / M2 } , Cont2 : 5 : Vptr  (f=(0 @ L);i=1) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  18 @ { L / M2 } , 1 : Vptr  (f=(0 @ L);i=3) @ { M2 / L } , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  2 @ { L / H } , 7 : Vlab  L @ { H / M1 } , 8 : Vlab  L @ L , 9 : Vlab  H @ { M2 / M1 } ] Stack1:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vint  3 @ L 2 : Vptr  (f=(1 @ L);i=2) @ M2 3 : Vlab  L @ L 4 : Vint  -2 @ M2 5 : Vlab  M1 @ M2 6 : Vint  3 @ H 7 : Vptr  (f=(0 @ L);i=3) @ M2 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=2) @ L  RetReg : 1 Stack2:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vint  3 @ L 2 : Vptr  (f=(1 @ L);i=2) @ M2 3 : Vlab  L @ L 4 : Vint  -2 @ M2 5 : Vlab  M1 @ M2 6 : Vint  3 @ H 7 : Vptr  (f=(0 @ L);i=3) @ M2 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=2) @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":1481,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.254359961s","timeout":60.0,"timestamp":"2026-01-28T23:12:32.365531+00:00","trial":4,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 2 @ H / 18 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ M2 , 1 : Vint  16 @ { H / M1 } , 2 : Vlab  H @ { M1 / L } , 3 : Vlab  M2 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M1 / H } , 1 : Vptr  (f=(2 @ L);i=1) @ H , 2 : Vint  4 @ M2 , 3 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , Cont2 : 5 : Vptr  (f=(2 @ L);i=0) @ M2  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ H , 1 : Vlab  M1 @ { L / H } , Cont2 : 3 : Vint  6 @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 3 : Vint  0 @ L , 4 : Vint  15 @ { M2 / H } , 5 : Vlab  M1 @ { M2 / L } , 6 : Vptr  (f=(1 @ L);i=2) @ { L / H } , 7 : Vptr  (f=(1 @ L);i=1) @ { H / L } , 8 : Vlab  L @ L , 9 : Vptr  (f=(2 @ L);i=0) @ L ] Stack1:  RetPC: 18 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(0 @ L);i=2) @ M2 2 : Vptr  (f=(2 @ L);i=0) @ H 3 : Vint  -3 @ L 4 : Vint  -4 @ H 5 : Vint  5 @ L 6 : Vlab  M1 @ M1 7 : Vptr  (f=(1 @ L);i=2) @ H 8 : Vint  4 @ L 9 : Vlab  M1 @ M1  RetReg : 9 Stack2:  RetPC: 18 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(0 @ L);i=2) @ M2 2 : Vptr  (f=(2 @ L);i=0) @ H 3 : Vint  -3 @ L 4 : Vint  -4 @ H 5 : Vint  5 @ L 6 : Vlab  M1 @ M1 7 : Vptr  (f=(1 @ L);i=2) @ H 8 : Vint  4 @ L 9 : Vlab  M1 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":2061,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.371223927s","timeout":60.0,"timestamp":"2026-01-28T23:12:32.365556+00:00","trial":2,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 10 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  9 @ H , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { L / H } , 1 : Vlab  H @ { L / M1 } , 2 : Vlab  H @ { H / M1 } ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ M2 , 2 : Vlab  M2 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  1 @ M2 , 1 : Vint  0 @ L , 2 : Vptr  (f=(2 @ L);i=0) @ L , 3 : Vlab  H @ { M2 / H } , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(2 @ L);i=2) @ M2 , 6 : Vint  1 @ { M1 / H } , 7 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 8 : Vlab  H @ { M2 / H } , 9 : Vint  0 @ { M1 / M2 } ] Stack1:  RetPC: 14 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  -1 @ M2 3 : Vint  0 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  L @ H 6 : Vint  -1 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  4 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 5 Stack2:  RetPC: 14 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  -1 @ M2 3 : Vint  0 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  L @ H 6 : Vint  -1 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  4 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_2"],"passed":2416,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.404596090s","timeout":60.0,"timestamp":"2026-01-28T23:12:32.365290+00:00","trial":0,"workload":"IFC"},"hash":"fed591ed30b6ff9364cd83e52b2317bb6924e4e2"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ { H / L } , Cont2 : 3 : Vint  -4 @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  L @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M2 / L } , 1 : Vlab  L @ { L / H } , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  1 @ { H / M2 } , 7 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 8 : Vint  1 @ { M2 / L } , 9 : Vlab  M2 @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  M2 @ M2 2 : Vlab  M2 @ M1 3 : Vlab  M1 @ H 4 : Vlab  L @ L 5 : Vint  0 @ H 6 : Vint  1 @ M1 7 : Vint  -2 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 9 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  M2 @ M2 2 : Vlab  M2 @ M1 3 : Vlab  M1 @ H 4 : Vlab  L @ L 5 : Vint  0 @ H 6 : Vint  1 @ M1 7 : Vint  -2 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":1,"property":"LLNI","strategy":"BespokeGenerator","time":"0.001061201s","timeout":60.0,"timestamp":"2026-01-28T23:13:04.963579+00:00","trial":9,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vint  -2 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -3 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  1 @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M1 , 4 : Vint  0 @ L , 5 : Vint  1 @ { L / M1 } , 6 : Vint  0 @ L , 7 : Vlab  L @ { M1 / M2 } , 8 : Vint  0 @ L , 9 : Vlab  L @ { L / M2 } ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  -3 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  0 @ M2 4 : Vlab  M1 @ M1 5 : Vlab  L @ M2 6 : Vint  1 @ M2 7 : Vint  1 @ M1 8 : Vlab  M1 @ M1 9 : Vlab  M2 @ M1  RetReg : 8 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  -3 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  0 @ M2 4 : Vlab  M1 @ M1 5 : Vlab  L @ M2 6 : Vint  1 @ M2 7 : Vint  1 @ M1 8 : Vlab  M1 @ M1 9 : Vlab  M2 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":44,"property":"LLNI","strategy":"BespokeGenerator","time":"0.004060030s","timeout":60.0,"timestamp":"2026-01-28T23:13:04.963674+00:00","trial":1,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M1 / L } , 1 : Vlab  M2 @ { L / H } , Cont2 : 3 : Vint  0 @ H  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vint  1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=1) @ M1 , 4 : Vint  0 @ L , 5 : Vint  -5 @ L , 6 : Vint  0 @ { H / M1 } , 7 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 8 : Vint  0 @ { M2 / L } , 9 : Vlab  M2 @ { M1 / L } ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ H 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vlab  H @ M1 5 : Vint  2 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vint  0 @ L 8 : Vint  5 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ H 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vlab  H @ M1 5 : Vint  2 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vint  0 @ L 8 : Vint  5 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":119,"property":"LLNI","strategy":"BespokeGenerator","time":"0.011981010s","timeout":60.0,"timestamp":"2026-01-28T23:13:04.963550+00:00","trial":6,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ { M1 / H } , 1 : Vint  -2 @ { H / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vlab  H @ { L / H } , 2 : Vint  0 @ L , 3 : Vlab  L @ { L / M2 } , 4 : Vlab  M1 @ { L / H } , 5 : Vint  0 @ L , 6 : Vint  0 @ { L / M2 } , 7 : Vlab  H @ { L / H } , 8 : Vint  3 @ { L / H } , 9 : Vlab  L @ { L / M1 } ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vlab  H @ M2 4 : Vlab  M2 @ H 5 : Vint  1 @ H 6 : Vint  0 @ H 7 : Vint  0 @ L 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  -1 @ H  RetReg : 0 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vlab  H @ M2 4 : Vlab  M2 @ H 5 : Vint  1 @ H 6 : Vint  0 @ H 7 : Vint  0 @ L 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  -1 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":108,"property":"LLNI","strategy":"BespokeGenerator","time":"0.016747952s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.148800+00:00","trial":4,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ L , 1 : Vint  0 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 1 : Vint  0 @ L , 2 : Vint  1 @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ { M1 / L } , 6 : Vint  0 @ { H / M1 } , 7 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 8 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 9 : Vptr  (f=(1 @ L);i=0) @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vlab  M2 @ M1 2 : Vint  -3 @ M1 3 : Vlab  L @ H 4 : Vlab  L @ M2 5 : Vlab  M2 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vlab  M1 @ L 8 : Vlab  L @ M1 9 : Vint  0 @ M1  RetReg : 2 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vlab  M2 @ M1 2 : Vint  -3 @ M1 3 : Vlab  L @ H 4 : Vlab  L @ M2 5 : Vlab  M2 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vlab  M1 @ L 8 : Vlab  L @ M1 9 : Vint  0 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":258,"property":"LLNI","strategy":"BespokeGenerator","time":"0.032891035s","timeout":60.0,"timestamp":"2026-01-28T23:13:04.963982+00:00","trial":5,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vint  1 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ L , 1 : Vint  1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 3 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 4 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vint  0 @ H , 8 : Vlab  H @ { L / M1 } , 9 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M2 @ M1 7 : Vint  -2 @ L 8 : Vlab  M2 @ M1 9 : Vint  -4 @ H  RetReg : 9 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M2 @ M1 7 : Vint  -2 @ L 8 : Vlab  M2 @ M1 9 : Vint  -4 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":524,"property":"LLNI","strategy":"BespokeGenerator","time":"0.055777073s","timeout":60.0,"timestamp":"2026-01-28T23:13:04.963952+00:00","trial":8,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M2 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vint  -1 @ { M2 / H } , Cont2 : 3 : Vlab  M2 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ { M2 / L } , 1 : Vint  0 @ { L / M2 } , Cont2 : 3 : Vlab  M2 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  1 @ M1 , 1 : Vint  1 @ { L / H } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 6 : Vint  0 @ L , 7 : Vlab  M2 @ H , 8 : Vlab  H @ { M2 / M1 } , 9 : Vint  0 @ { L / H } ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  0 @ M1 2 : Vlab  M2 @ M1 3 : Vlab  L @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  1 @ H 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 0 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  0 @ M1 2 : Vlab  M2 @ M1 3 : Vlab  L @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  1 @ H 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":481,"property":"LLNI","strategy":"BespokeGenerator","time":"0.059461832s","timeout":60.0,"timestamp":"2026-01-28T23:13:04.963426+00:00","trial":7,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / L } , Cont2 : 3 : Vlab  M2 @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  M1 @ M1 , Cont2 : 3 : Vint  1 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 2 : Vint  0 @ L , 3 : Vlab  H @ M2 , 4 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 5 : Vint  0 @ L , 6 : Vlab  L @ { L / M2 } , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vint  0 @ { M1 / L } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  M1 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  0 @ M1 9 : Vlab  M2 @ M1  RetReg : 0 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  1 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  M1 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  0 @ M1 9 : Vlab  M2 @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":706,"property":"LLNI","strategy":"BespokeGenerator","time":"0.073000908s","timeout":60.0,"timestamp":"2026-01-28T23:13:04.963732+00:00","trial":2,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , Cont2 : 3 : Vint  1 @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vint  -4 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  M2 @ { M2 / M1 } , 3 : Vint  0 @ { L / M2 } , 4 : Vlab  L @ { L / M2 } , 5 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 6 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 7 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 8 : Vint  0 @ L , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  2 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  1 @ L 3 : Vint  1 @ H 4 : Vlab  M1 @ L 5 : Vint  0 @ M1 6 : Vint  -1 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 3 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  2 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  1 @ L 3 : Vint  1 @ H 4 : Vlab  M1 @ L 5 : Vint  0 @ M1 6 : Vint  -1 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":1281,"property":"LLNI","strategy":"BespokeGenerator","time":"0.098798037s","timeout":60.0,"timestamp":"2026-01-28T23:13:04.963213+00:00","trial":0,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M2 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , Cont2 : 3 : Vlab  L @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { L / M1 } , 1 : Vlab  L @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { L / H } , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  M1 @ { L / M1 } , 6 : Vint  5 @ H , 7 : Vint  -3 @ { M2 / H } , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vlab  M2 @ { L / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  0 @ H 1 : Vint  0 @ H 2 : Vint  1 @ H 3 : Vlab  M2 @ L 4 : Vint  0 @ H 5 : Vlab  M2 @ H 6 : Vint  1 @ H 7 : Vint  -2 @ M2 8 : Vint  5 @ M2 9 : Vint  1 @ M2  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  0 @ H 1 : Vint  0 @ H 2 : Vint  1 @ H 3 : Vlab  M2 @ L 4 : Vint  0 @ H 5 : Vlab  M2 @ H 6 : Vint  1 @ H 7 : Vint  -2 @ M2 8 : Vint  5 @ M2 9 : Vint  1 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":1560,"property":"LLNI","strategy":"BespokeGenerator","time":"0.088575125s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.146039+00:00","trial":3,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , Cont2 : 3 : Vptr  (f=(3 @ L);i=0) @ H  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vptr  (f=(3 @ L);i=0) @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { M1 / L } , 1 : Vint  1 @ M2 , Cont2 : 3 : Vlab  L @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  13 @ { M1 / L } , 3 : Vint  0 @ M2 , 4 : Vint  0 @ M1 , 5 : Vint  5 @ M1 , 6 : Vlab  M2 @ { H / L } , 7 : Vlab  L @ { M1 / L } , 8 : Vptr  (f=(2 @ L);i=1) @ { M1 / H } , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ] Stack1:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M2 1 : Vptr  (f=(2 @ L);i=0) @ M2 2 : Vptr  (f=(2 @ L);i=0) @ H 3 : Vptr  (f=(2 @ L);i=0) @ H 4 : Vint  14 @ M1 5 : Vlab  M1 @ H 6 : Vptr  (f=(3 @ L);i=0) @ L 7 : Vint  14 @ M2 8 : Vlab  H @ L 9 : Vint  2 @ M2  RetReg : 5 Stack2:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M2 1 : Vptr  (f=(2 @ L);i=0) @ M2 2 : Vptr  (f=(2 @ L);i=0) @ H 3 : Vptr  (f=(2 @ L);i=0) @ H 4 : Vint  14 @ M1 5 : Vlab  M1 @ H 6 : Vptr  (f=(3 @ L);i=0) @ L 7 : Vint  14 @ M2 8 : Vlab  H @ L 9 : Vint  2 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":5658,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.348212004s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.246518+00:00","trial":7,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vint  0 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ M2 , 1 : Vlab  M1 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vint  2 @ H , 1 : Vptr  (f=(2 @ L);i=0) @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vint  -2 @ H , 1 : Vint  10 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ { M1 / H } , 2 : Vint  0 @ L , 3 : Vlab  L @ { L / M1 } , 4 : Vlab  M2 @ L , 5 : Vint  0 @ L , 6 : Vlab  M2 @ L , 7 : Vint  1 @ { M2 / L } , 8 : Vint  5 @ { M2 / H } , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  RetPC: 11 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  H @ M2 2 : Vint  3 @ H 3 : Vlab  M2 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vint  2 @ M2 6 : Vint  2 @ H 7 : Vint  -5 @ L 8 : Vptr  (f=(3 @ L);i=1) @ H 9 : Vint  3 @ H  RetReg : 4 Stack2:  RetPC: 11 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  H @ M2 2 : Vint  3 @ H 3 : Vlab  M2 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vint  2 @ M2 6 : Vint  2 @ H 7 : Vint  -5 @ L 8 : Vptr  (f=(3 @ L);i=1) @ H 9 : Vint  3 @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":5931,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.359921932s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.246614+00:00","trial":9,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  19 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  4 @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vlab  M2 @ { M1 / H } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vlab  M2 @ { L / M2 } , 4 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 5 : Vlab  L @ { L / M2 } , 6 : Vint  3 @ { H / M2 } , 7 : Vint  19 @ { L / H } , 8 : Vlab  M1 @ { H / L } , 9 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(3 @ L);i=1) @ M1 2 : Vlab  M2 @ M1 3 : Vptr  (f=(3 @ L);i=0) @ H 4 : Vlab  M2 @ M1 5 : Vptr  (f=(3 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  4 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  M1 @ H  RetReg : 5 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(3 @ L);i=1) @ M1 2 : Vlab  M2 @ M1 3 : Vptr  (f=(3 @ L);i=0) @ H 4 : Vlab  M2 @ M1 5 : Vptr  (f=(3 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  4 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  M1 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":12091,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.853021145s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.603420+00:00","trial":3,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 1 : Vint  1 @ { M2 / L } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  L @ { M1 / L } ] (2 @ L)DFR @ H : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(2 @ L);i=0) @ { H / M2 } , Cont2 : 3 : Vint  4 @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  2 @ { L / M2 } , 3 : Vint  0 @ H , 4 : Vptr  (f=(2 @ L);i=1) @ { L / M1 } , 5 : Vptr  (f=(1 @ L);i=1) @ M1 , 6 : Vptr  (f=(2 @ L);i=1) @ { H / M1 } , 7 : Vlab  M2 @ { M1 / H } , 8 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 9 : Vint  18 @ { M1 / L } ] Stack1:  RetPC: 10 @ M1 RetLAB: L RetRegs: 0 : Vint  7 @ M2 1 : Vlab  H @ M1 2 : Vlab  M1 @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  L @ M2 5 : Vint  19 @ M1 6 : Vint  -5 @ M2 7 : Vlab  L @ L 8 : Vint  2 @ M2 9 : Vlab  L @ L  RetReg : 9 Stack2:  RetPC: 10 @ M1 RetLAB: L RetRegs: 0 : Vint  7 @ M2 1 : Vlab  H @ M1 2 : Vlab  M1 @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  L @ M2 5 : Vint  19 @ M1 6 : Vint  -5 @ M2 7 : Vlab  L @ L 8 : Vint  2 @ M2 9 : Vlab  L @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":21191,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.306627989s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.246691+00:00","trial":8,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ { M1 / H } , 1 : Vlab  M1 @ { M2 / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , 1 : Vptr  (f=(2 @ L);i=1) @ { L / H } , Cont2 : 3 : Vlab  M1 @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(3 @ L);i=0) @ M2 ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  -5 @ M1 , 1 : Vlab  H @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M1 / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { M1 / L } , 4 : Vint  0 @ { M2 / L } , 5 : Vint  5 @ { M1 / H } , 6 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 7 : Vint  1 @ L , 8 : Vint  0 @ { M1 / M2 } , 9 : Vlab  H @ { M2 / L } ] Stack1:  RetPC: 11 @ L RetLAB: L RetRegs: 0 : Vint  6 @ L 1 : Vint  -3 @ L 2 : Vint  1 @ M1 3 : Vint  0 @ H 4 : Vint  0 @ H 5 : Vptr  (f=(2 @ L);i=0) @ M1 6 : Vint  -3 @ H 7 : Vint  0 @ L 8 : Vint  -2 @ M2 9 : Vptr  (f=(2 @ L);i=0) @ M2  RetReg : 7 Stack2:  RetPC: 11 @ L RetLAB: L RetRegs: 0 : Vint  6 @ L 1 : Vint  -3 @ L 2 : Vint  1 @ M1 3 : Vint  0 @ H 4 : Vint  0 @ H 5 : Vptr  (f=(2 @ L);i=0) @ M1 6 : Vint  -3 @ H 7 : Vint  0 @ L 8 : Vint  -2 @ M2 9 : Vptr  (f=(2 @ L);i=0) @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":50115,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.796113014s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.246535+00:00","trial":6,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  11 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M2 / H } , 1 : Vint  -2 @ { M1 / L } , Cont2 : 3 : Vint  -3 @ M1  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ L , 1 : Vlab  M2 @ { M1 / L } , Cont2 : 3 : Vint  11 @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  2 @ { L / M1 } , 1 : Vint  0 @ { M1 / L } , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(0 @ L);i=1) @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ M1 , 7 : Vint  19 @ H , 8 : Vlab  H @ M2 , 9 : Vlab  M1 @ { H / L } ] Stack1:  RetPC: 17 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  M1 @ H 2 : Vlab  M2 @ M1 3 : Vint  0 @ M2 4 : Vlab  M2 @ M2 5 : Vint  0 @ M1 6 : Vint  19 @ H 7 : Vlab  M1 @ L 8 : Vint  11 @ L 9 : Vlab  L @ M2  RetReg : 6 Stack2:  RetPC: 17 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  M1 @ H 2 : Vlab  M2 @ M1 3 : Vint  0 @ M2 4 : Vlab  M2 @ M2 5 : Vint  0 @ M1 6 : Vint  19 @ H 7 : Vlab  M1 @ L 8 : Vint  11 @ L 9 : Vlab  L @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":70820,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"3.818594217s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.246268+00:00","trial":0,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  H @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  18 @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  1 @ { L / M1 } , 3 : Vlab  M2 @ { L / M2 } , 4 : Vint  11 @ M1 , 5 : Vlab  H @ { L / H } , 6 : Vint  9 @ { M1 / L } , 7 : Vint  0 @ L , 8 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 9 : Vptr  (f=(2 @ L);i=1) @ { L / H } ] Stack1:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  H @ M1 2 : Vint  -5 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vint  4 @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(2 @ L);i=0) @ H 8 : Vlab  L @ M2 9 : Vlab  M2 @ M2  RetReg : 6 Stack2:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  H @ M1 2 : Vint  -5 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vint  4 @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(2 @ L);i=0) @ H 8 : Vlab  L @ M2 9 : Vlab  M2 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":102828,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"4.950911999s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.246659+00:00","trial":5,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M2 / L } , 1 : Vptr  (f=(3 @ L);i=1) @ L , Cont2 : 3 : Vlab  H @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M1 , 1 : Vlab  M1 @ { M2 / L } ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vint  10 @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(2 @ L);i=1) @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ M2 , 4 : Vint  1 @ H , 5 : Vptr  (f=(3 @ L);i=1) @ H , 6 : Vptr  (f=(2 @ L);i=1) @ { M1 / L } , 7 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 8 : Vint  -4 @ L , 9 : Vlab  M1 @ { M1 / H } ] Stack1:  RetPC: 10 @ M1 RetLAB: M1 RetRegs: 0 : Vint  -3 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  -2 @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  H @ M2 5 : Vlab  M2 @ L 6 : Vint  17 @ M1 7 : Vint  17 @ M2 8 : Vint  13 @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 8 Stack2:  RetPC: 10 @ M1 RetLAB: M1 RetRegs: 0 : Vint  -3 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  -2 @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  H @ M2 5 : Vlab  M2 @ L 6 : Vint  17 @ M1 7 : Vint  17 @ M2 8 : Vint  13 @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":159465,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"6.705064058s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.246771+00:00","trial":2,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ L , 1 : Vlab  M2 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  -1 @ { M2 / L } , 1 : Vlab  M1 @ { M2 / M1 } , 2 : Vptr  (f=(1 @ L);i=1) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ { M2 / M1 } , 7 : Vint  0 @ M1 , 8 : Vlab  H @ L , 9 : Vint  -2 @ H ] Stack1:  RetPC: 17 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  L @ M1 2 : Vint  -4 @ L 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  M1 @ L 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  M2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vint  4 @ H  RetReg : 2 Stack2:  RetPC: 17 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  L @ M1 2 : Vint  -4 @ L 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  M1 @ L 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  M2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vint  4 @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":164002,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"6.637408018s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.619910+00:00","trial":4,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vlab  H @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ { H / L } , 1 : Vint  7 @ { M1 / L } ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vlab  M2 @ { M1 / L } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  2 @ L , 5 : Vlab  H @ { H / L } , 6 : Vlab  M2 @ { M1 / H } , 7 : Vint  -2 @ { L / H } , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vlab  M1 @ { H / M2 } ] Stack1:  RetPC: 6 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  1 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vint  6 @ M1 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vptr  (f=(2 @ L);i=1) @ L 8 : Vlab  L @ M2 9 : Vint  3 @ M1  RetReg : 4 Stack2:  RetPC: 6 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  1 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vint  6 @ M1 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vptr  (f=(2 @ L);i=1) @ L 8 : Vlab  L @ M2 9 : Vint  3 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":176878,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"7.133086920s","timeout":60.0,"timestamp":"2026-01-28T23:13:05.246478+00:00","trial":1,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 15 @ M2 / 6 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 2 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 3 : Vint  6 @ { H / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ { M2 / L } , 1 : Vint  2 @ M1 , Cont2 : 3 : Vlab  M1 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vlab  H @ { H / M2 } , 6 : Vint  1 @ { H / L } , 7 : Vint  0 @ { M1 / M2 } , 8 : Vlab  H @ { L / M1 } , 9 : Vlab  H @ { L / M1 } ] Stack1:  RetPC: 11 @ M1 RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M2 @ H 3 : Vint  15 @ H 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=3) @ M1 6 : Vlab  M2 @ M2 7 : Vptr  (f=(0 @ L);i=3) @ L 8 : Vlab  M1 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 9 Stack2:  RetPC: 11 @ M1 RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M2 @ H 3 : Vint  15 @ H 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=3) @ M1 6 : Vlab  M2 @ M2 7 : Vptr  (f=(0 @ L);i=3) @ L 8 : Vlab  M1 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":138,"property":"LLNI","strategy":"TargetedGenerator","time":"0.013773918s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.393154+00:00","trial":2,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 3 @ H / 19 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 , 2 : Vint  17 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { M1 / H } , 1 : Vptr  (f=(0 @ L);i=2) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { L / M2 } , 2 : Vlab  M2 @ { M1 / L } , 3 : Vint  0 @ L , 4 : Vint  17 @ { M1 / H } , 5 : Vint  0 @ L , 6 : Vlab  M2 @ { M1 / M2 } , 7 : Vint  2 @ L , 8 : Vint  0 @ { M1 / L } , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 11 @ L RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vlab  H @ M1 3 : Vint  1 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  12 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  15 @ H  RetReg : 7 Stack2:  RetPC: 11 @ L RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vlab  H @ M1 3 : Vint  1 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  12 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  15 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":253,"property":"LLNI","strategy":"TargetedGenerator","time":"0.048193932s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.393038+00:00","trial":6,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 8 @ M2 / 6 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  7 @ M2 , 1 : Vint  17 @ H , 2 : Vlab  H @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  13 @ M1 , 1 : Vlab  L @ { H / M2 } , 2 : Vint  -5 @ { M2 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(0 @ L);i=2) @ { L / M2 } , 5 : Vlab  M2 @ { M2 / L } , 6 : Vlab  L @ { M1 / L } , 7 : Vint  -5 @ L , 8 : Vlab  H @ M2 , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 18 @ L RetLAB: L RetRegs: 0 : Vint  17 @ M2 1 : Vint  4 @ H 2 : Vint  0 @ L 3 : Vptr  (f=(1 @ L);i=2) @ M1 4 : Vint  5 @ L 5 : Vint  10 @ M1 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vint  2 @ M2  RetReg : 7 Stack2:  RetPC: 18 @ L RetLAB: L RetRegs: 0 : Vint  17 @ M2 1 : Vint  4 @ H 2 : Vint  0 @ L 3 : Vptr  (f=(1 @ L);i=2) @ M1 4 : Vint  5 @ L 5 : Vint  10 @ M1 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vint  2 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":44,"property":"LLNI","strategy":"TargetedGenerator","time":"0.003893137s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.610671+00:00","trial":9,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 2 @ H / 4 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  2 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ H , 3 : Vlab  H @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  19 @ { L / H } , 3 : Vint  0 @ L , 4 : Vint  12 @ M2 , 5 : Vint  0 @ { H / M2 } , 6 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 7 : Vint  3 @ { L / H } , 8 : Vptr  (f=(1 @ L);i=2) @ M2 , 9 : Vlab  M1 @ { M2 / H } ] Stack1:  RetPC: 9 @ M2 RetLAB: M2 RetRegs: 0 : Vint  8 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  4 @ H 6 : Vint  -5 @ M2 7 : Vint  1 @ M1 8 : Vlab  M2 @ H 9 : Vlab  H @ L  RetReg : 8 Stack2:  RetPC: 9 @ M2 RetLAB: M2 RetRegs: 0 : Vint  8 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  4 @ H 6 : Vint  -5 @ M2 7 : Vint  1 @ M1 8 : Vlab  M2 @ H 9 : Vlab  H @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":617,"property":"LLNI","strategy":"TargetedGenerator","time":"0.136106968s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.392755+00:00","trial":0,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 10 @ M2 / 17 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  5 @ H , 1 : Vlab  H @ L , 2 : Vptr  (f=(0 @ L);i=3) @ M2 , 3 : Vptr  (f=(0 @ L);i=3) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { M1 / M2 } , 1 : Vint  10 @ { M1 / L } ] (2 @ L)DFR @ H : [ [ 0 : Vint  5 @ { M2 / M1 } , 1 : Vint  4 @ { L / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=2) @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  -2 @ M1 , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(2 @ L);i=1) @ { H / L } , 5 : Vint  4 @ { L / H } , 6 : Vlab  L @ { M2 / M1 } , 7 : Vptr  (f=(2 @ L);i=1) @ M2 , 8 : Vlab  L @ H , 9 : Vlab  L @ { M1 / L } ] Stack1:  RetPC: 14 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ H 1 : Vint  4 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  3 @ M1 4 : Vint  -5 @ H 5 : Vptr  (f=(2 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vint  -5 @ M1 8 : Vlab  H @ M1 9 : Vlab  M1 @ M2  RetReg : 2 Stack2:  RetPC: 14 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ H 1 : Vint  4 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  3 @ M1 4 : Vint  -5 @ H 5 : Vptr  (f=(2 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vint  -5 @ M1 8 : Vlab  H @ M1 9 : Vlab  M1 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":704,"property":"LLNI","strategy":"TargetedGenerator","time":"0.135951042s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.392864+00:00","trial":3,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 8 @ M1 / 13 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ H , 1 : Vint  -1 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 1 : Vptr  (f=(2 @ L);i=1) @ { H / L } ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ L , 1 : Vint  13 @ M2 , 2 : Vlab  L @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 2 : Vint  0 @ M2 , 3 : Vlab  M1 @ L , 4 : Vlab  H @ { M2 / L } , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 7 : Vlab  H @ { M1 / M2 } , 8 : Vint  16 @ { M2 / L } , 9 : Vlab  M1 @ { L / H } ] Stack1:  RetPC: 16 @ M2 RetLAB: M2 RetRegs: 0 : Vint  4 @ H 1 : Vint  -5 @ H 2 : Vint  3 @ H 3 : Vlab  M2 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  M1 @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(2 @ L);i=2) @ M2 8 : Vint  7 @ M1 9 : Vint  0 @ M1  RetReg : 1 Stack2:  RetPC: 16 @ M2 RetLAB: M2 RetRegs: 0 : Vint  4 @ H 1 : Vint  -5 @ H 2 : Vint  3 @ H 3 : Vlab  M2 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  M1 @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(2 @ L);i=2) @ M2 8 : Vint  7 @ M1 9 : Vint  0 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":845,"property":"LLNI","strategy":"TargetedGenerator","time":"0.173452854s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.393078+00:00","trial":5,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 13 @ H / 6 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ H , 1 : Vlab  H @ L , 2 : Vlab  L @ H , 3 : Vint  5 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  15 @ { L / M2 } , 1 : Vint  4 @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ { H / L } , 3 : Vlab  L @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ L , 1 : Vlab  L @ M2 , 2 : Vint  -3 @ M2 , 3 : Vptr  (f=(0 @ L);i=2) @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  1 @ M2 , 1 : Vptr  (f=(1 @ L);i=2) @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vint  11 @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  -5 @ L , 7 : Vint  0 @ { L / M2 } , 8 : Vptr  (f=(2 @ L);i=2) @ H , 9 : Vint  1 @ { H / M1 } ] Stack1:  RetPC: 6 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=3) @ H 1 : Vlab  L @ L 2 : Vlab  M1 @ M1 3 : Vlab  M2 @ H 4 : Vptr  (f=(2 @ L);i=3) @ M1 5 : Vlab  M2 @ H 6 : Vlab  M2 @ M1 7 : Vint  11 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  L @ H  RetReg : 3 Stack2:  RetPC: 6 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=3) @ H 1 : Vlab  L @ L 2 : Vlab  M1 @ M1 3 : Vlab  M2 @ H 4 : Vptr  (f=(2 @ L);i=3) @ M1 5 : Vlab  M2 @ H 6 : Vlab  M2 @ M1 7 : Vint  11 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  L @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":1090,"property":"LLNI","strategy":"TargetedGenerator","time":"0.183495998s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.572188+00:00","trial":8,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 18 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ M2 , 1 : Vint  2 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M1 / H } , 1 : Vint  0 @ M2 , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vptr  (f=(1 @ L);i=1) @ M1 , 2 : Vint  -3 @ H ] (3 @ L)DFR @ H : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 2 : Vptr  (f=(2 @ L);i=2) @ M1 , 3 : Vint  3 @ { M1 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 3 : Vint  0 @ M1 , 4 : Vlab  H @ { M1 / H } , 5 : Vint  0 @ H , 6 : Vlab  H @ { L / M1 } , 7 : Vptr  (f=(3 @ L);i=3) @ { M1 / L } , 8 : Vlab  M1 @ { M2 / H } , 9 : Vint  5 @ { M1 / L } ] Stack1:  RetPC: 13 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vptr  (f=(2 @ L);i=0) @ H 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vlab  M1 @ L 4 : Vlab  M2 @ M2 5 : Vint  -3 @ M2 6 : Vlab  M2 @ M1 7 : Vint  15 @ H 8 : Vlab  H @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 7 Stack2:  RetPC: 13 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vptr  (f=(2 @ L);i=0) @ H 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vlab  M1 @ L 4 : Vlab  M2 @ M2 5 : Vint  -3 @ M2 6 : Vlab  M2 @ M1 7 : Vint  15 @ H 8 : Vlab  H @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":1518,"property":"LLNI","strategy":"TargetedGenerator","time":"0.295599937s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.393150+00:00","trial":7,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 11 @ H / 2 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=3) @ { M2 / L } , 1 : Vlab  L @ M1 , 2 : Vptr  (f=(1 @ L);i=2) @ { M2 / H } , 3 : Vptr  (f=(0 @ L);i=0) @ H , Cont2 : 5 : Vptr  (f=(0 @ L);i=0) @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  H @ L , 2 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  H @ { H / L } , 6 : Vint  6 @ M2 , 7 : Vptr  (f=(1 @ L);i=2) @ L , 8 : Vptr  (f=(1 @ L);i=2) @ H , 9 : Vint  2 @ { M1 / L } ] Stack1:  RetPC: 8 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(1 @ L);i=2) @ M2 2 : Vint  18 @ L 3 : Vlab  M2 @ L 4 : Vlab  L @ H 5 : Vlab  H @ H 6 : Vlab  M1 @ M2 7 : Vint  12 @ L 8 : Vlab  M1 @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 7 Stack2:  RetPC: 8 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(1 @ L);i=2) @ M2 2 : Vint  18 @ L 3 : Vlab  M2 @ L 4 : Vlab  L @ H 5 : Vlab  H @ H 6 : Vlab  M1 @ M2 7 : Vint  12 @ L 8 : Vlab  M1 @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":2028,"property":"LLNI","strategy":"TargetedGenerator","time":"0.348320007s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.392815+00:00","trial":1,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 2 @ M2 / 9 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  10 @ { M2 / M1 } , 1 : Vlab  L @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ H , 2 : Vint  4 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  H @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vlab  M2 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 6 : Vlab  H @ L , 7 : Vint  0 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 17 @ L RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vint  9 @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  11 @ M1 4 : Vint  -3 @ M2 5 : Vptr  (f=(1 @ L);i=2) @ L 6 : Vint  1 @ H 7 : Vint  11 @ H 8 : Vint  17 @ M1 9 : Vlab  H @ H  RetReg : 4 Stack2:  RetPC: 17 @ L RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vint  9 @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  11 @ M1 4 : Vint  -3 @ M2 5 : Vptr  (f=(1 @ L);i=2) @ L 6 : Vint  1 @ H 7 : Vint  11 @ H 8 : Vint  17 @ M1 9 : Vlab  H @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":2272,"property":"LLNI","strategy":"TargetedGenerator","time":"0.382653952s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.392877+00:00","trial":4,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 10 @ M1 / 16 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  5 @ { M1 / L } , 1 : Vlab  H @ { M1 / M2 } , 2 : Vptr  (f=(0 @ L);i=3) @ { H / M2 } , 3 : Vptr  (f=(1 @ L);i=2) @ { L / H } , Cont2 : 5 : Vlab  L @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 1 : Vint  10 @ { L / M2 } , 2 : Vint  2 @ M2 , Cont2 : 4 : Vptr  (f=(0 @ L);i=1) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / L } , 1 : Vlab  H @ { M2 / L } , 2 : Vint  -3 @ { M2 / H } , 3 : Vptr  (f=(0 @ L);i=2) @ { M2 / M1 } , 4 : Vint  0 @ { L / H } , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vlab  H @ { M2 / M1 } , 7 : Vint  0 @ L , 8 : Vint  0 @ { M2 / L } , 9 : Vlab  L @ { M2 / L } ] Stack1:  RetPC: 19 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ H 1 : Vlab  M1 @ M1 2 : Vint  14 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  -4 @ M2 8 : Vlab  M1 @ M1 9 : Vlab  L @ L  RetReg : 5 Stack2:  RetPC: 19 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ H 1 : Vlab  M1 @ M1 2 : Vint  14 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  -4 @ M2 8 : Vlab  M1 @ M1 9 : Vlab  L @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":86,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.024363995s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.967180+00:00","trial":2,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 12 @ M2 / 11 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ H  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { H / M1 } , 1 : Vint  5 @ { H / L } , 2 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  3 @ { L / M2 } , 2 : Vptr  (f=(1 @ L);i=2) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vint  0 @ H , 6 : Vint  -2 @ { M1 / L } , 7 : Vptr  (f=(1 @ L);i=2) @ { M2 / M1 } , 8 : Vlab  M1 @ { M2 / M1 } , 9 : Vint  -4 @ { L / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  11 @ H 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=2) @ M1 5 : Vptr  (f=(1 @ L);i=2) @ M2 6 : Vint  14 @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  12 @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 2 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  11 @ H 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=2) @ M1 5 : Vptr  (f=(1 @ L);i=2) @ M2 6 : Vint  14 @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  12 @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":323,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.137965918s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.967404+00:00","trial":5,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 2 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  6 @ M1 , 1 : Vint  0 @ M1 , 2 : Vlab  L @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  M2 @ { M1 / M2 } , 2 : Vptr  (f=(0 @ L);i=1) @ M2 , Cont2 : 4 : Vlab  H @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ { M1 / L } , 4 : Vint  3 @ L , 5 : Vint  0 @ { M2 / M1 } , 6 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 7 : Vptr  (f=(1 @ L);i=2) @ L , 8 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 9 : Vlab  M1 @ { L / M1 } ] Stack1:  RetPC: 14 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vlab  L @ M2 2 : Vlab  L @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=2) @ M1 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=2) @ H 7 : Vptr  (f=(0 @ L);i=2) @ M2 8 : Vint  3 @ H 9 : Vlab  M1 @ M2  RetReg : 7 Stack2:  RetPC: 14 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vlab  L @ M2 2 : Vlab  L @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=2) @ M1 5 : Vlab  M2 @ M2 6 : Vptr  (f=(1 @ L);i=2) @ H 7 : Vptr  (f=(0 @ L);i=2) @ M2 8 : Vint  3 @ H 9 : Vlab  M1 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":574,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.146654129s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.967009+00:00","trial":8,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 7 @ H / 15 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vlab  H @ { H / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vint  19 @ H , 2 : Vptr  (f=(0 @ L);i=0) @ M1 , 3 : Vint  2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  8 @ { L / H } , 1 : Vlab  L @ { L / M1 } , 2 : Vptr  (f=(0 @ L);i=1) @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 4 : Vptr  (f=(1 @ L);i=3) @ { M1 / H } , 5 : Vint  0 @ L , 6 : Vlab  L @ { M1 / L } , 7 : Vint  -3 @ { L / M1 } , 8 : Vint  0 @ L , 9 : Vint  0 @ L ] Stack1:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vint  11 @ M1 1 : Vint  18 @ L 2 : Vlab  M1 @ L 3 : Vlab  H @ H 4 : Vint  11 @ L 5 : Vlab  M1 @ M1 6 : Vlab  H @ M1 7 : Vint  5 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  -1 @ L  RetReg : 5 Stack2:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vint  11 @ M1 1 : Vint  18 @ L 2 : Vlab  M1 @ L 3 : Vlab  H @ H 4 : Vint  11 @ L 5 : Vlab  M1 @ M1 6 : Vlab  H @ M1 7 : Vint  5 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vint  -1 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":692,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.165323973s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.967082+00:00","trial":0,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 0 @ H / 10 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { L / H } , 1 : Vint  12 @ { L / M2 } , 2 : Vint  1 @ M1 , 3 : Vptr  (f=(0 @ L);i=1) @ M2 , Cont2 : 5 : Vptr  (f=(0 @ L);i=2) @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -2 @ { H / M1 } , 1 : Vint  3 @ { H / M2 } , 2 : Vint  9 @ { M2 / M1 } , 3 : Vint  0 @ { H / M1 } , Cont2 : 5 : Vlab  L @ M1  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vptr  (f=(1 @ L);i=3) @ { M2 / M1 } , 2 : Vptr  (f=(3 @ L);i=3) @ { M1 / L } , 3 : Vptr  (f=(3 @ L);i=1) @ { L / H } , Cont2 : 5 : Vlab  M1 @ H  ] (3 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(3 @ L);i=2) @ L , 2 : Vint  8 @ L , 3 : Vint  -4 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vint  10 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 3 : Vint  4 @ L , 4 : Vlab  H @ { L / M2 } , 5 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 6 : Vint  1 @ { M1 / M2 } , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=0) @ M1 , 9 : Vint  3 @ { M1 / L } ] Stack1:  RetPC: 16 @ M1 RetLAB: L RetRegs: 0 : Vint  -4 @ H 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(3 @ L);i=2) @ M2 3 : Vint  3 @ M1 4 : Vlab  M2 @ M2 5 : Vlab  M2 @ M1 6 : Vlab  M1 @ M1 7 : Vint  1 @ M1 8 : Vint  1 @ L 9 : Vint  -2 @ M2  RetReg : 9 Stack2:  RetPC: 16 @ M1 RetLAB: L RetRegs: 0 : Vint  -4 @ H 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(3 @ L);i=2) @ M2 3 : Vint  3 @ M1 4 : Vlab  M2 @ M2 5 : Vlab  M2 @ M1 6 : Vlab  M1 @ M1 7 : Vint  1 @ M1 8 : Vint  1 @ L 9 : Vint  -2 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":647,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.169090033s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.967001+00:00","trial":7,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 13 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ H , 1 : Vlab  M1 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  9 @ H , 2 : Vptr  (f=(0 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  -2 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 3 : Vint  0 @ { L / H } , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 6 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 7 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 8 : Vint  -4 @ { L / M1 } , 9 : Vint  0 @ { H / M1 } ] Stack1:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  10 @ L 2 : Vlab  H @ H 3 : Vint  -2 @ M1 4 : Vint  4 @ L 5 : Vint  -4 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vlab  L @ M2 8 : Vptr  (f=(1 @ L);i=2) @ M2 9 : Vint  12 @ L  RetReg : 1 Stack2:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  10 @ L 2 : Vlab  H @ H 3 : Vint  -2 @ M1 4 : Vint  4 @ L 5 : Vint  -4 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vlab  L @ M2 8 : Vptr  (f=(1 @ L);i=2) @ M2 9 : Vint  12 @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":711,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.165554047s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.967245+00:00","trial":3,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 13 @ M2 / 11 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vint  2 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  -1 @ H , 1 : Vint  8 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vptr  (f=(2 @ L);i=3) @ H , 3 : Vlab  M2 @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vint  5 @ M2 , 1 : Vint  9 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { M1 / H } , 2 : Vint  0 @ { H / L } , 3 : Vlab  M1 @ M1 , 4 : Vint  -5 @ { M2 / H } , 5 : Vint  1 @ { L / M2 } , 6 : Vlab  H @ { M1 / H } , 7 : Vint  -2 @ { M1 / M2 } , 8 : Vlab  H @ { M1 / H } , 9 : Vint  3 @ { L / M2 } ] Stack1:  RetPC: 10 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(2 @ L);i=2) @ M1 2 : Vlab  H @ L 3 : Vint  4 @ L 4 : Vint  4 @ M1 5 : Vlab  L @ L 6 : Vint  5 @ H 7 : Vint  9 @ M1 8 : Vint  16 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 3 Stack2:  RetPC: 10 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(2 @ L);i=2) @ M1 2 : Vlab  H @ L 3 : Vint  4 @ L 4 : Vint  4 @ M1 5 : Vlab  L @ L 6 : Vint  5 @ H 7 : Vint  9 @ M1 8 : Vint  16 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":199,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.037415981s","timeout":60.0,"timestamp":"2026-01-28T23:13:13.121947+00:00","trial":4,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 19 @ H / 5 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  H @ M1 , 2 : Vint  4 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  -1 @ L , 1 : Vlab  M1 @ { L / H } , Cont2 : 3 : Vlab  L @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vlab  M2 @ { M1 / H } , 4 : Vint  1 @ { M2 / M1 } , 5 : Vlab  M1 @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ M2 , 7 : Vint  0 @ H , 8 : Vint  13 @ { H / M1 } , 9 : Vint  0 @ { L / H } ] Stack1:  RetPC: 19 @ M1 RetLAB: M1 RetRegs: 0 : Vint  5 @ M2 1 : Vint  0 @ H 2 : Vlab  L @ M2 3 : Vint  -1 @ M1 4 : Vint  -2 @ H 5 : Vlab  M2 @ M2 6 : Vint  4 @ H 7 : Vlab  M1 @ M2 8 : Vlab  L @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 1 Stack2:  RetPC: 19 @ M1 RetLAB: M1 RetRegs: 0 : Vint  5 @ M2 1 : Vint  0 @ H 2 : Vlab  L @ M2 3 : Vint  -1 @ M1 4 : Vint  -2 @ H 5 : Vlab  M2 @ M2 6 : Vint  4 @ H 7 : Vlab  M1 @ M2 8 : Vlab  L @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":613,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.159451008s","timeout":60.0,"timestamp":"2026-01-28T23:13:13.008217+00:00","trial":9,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ L , 1 : Vlab  M1 @ { M1 / H } , 2 : Vint  1 @ { M2 / L } , 3 : Vptr  (f=(0 @ L);i=1) @ { H / L } , Cont2 : 5 : Vlab  M1 @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vlab  M1 @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ L , 4 : Vint  0 @ M1 , 5 : Vint  1 @ { H / L } , 6 : Vlab  H @ L , 7 : Vint  10 @ M1 , 8 : Vint  0 @ H , 9 : Vint  -4 @ { M2 / L } ] Stack1:  RetPC: 5 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  4 @ M2 4 : Vlab  L @ H 5 : Vlab  H @ M1 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  3 @ M2  RetReg : 3 Stack2:  RetPC: 5 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  4 @ M2 4 : Vlab  L @ H 5 : Vlab  H @ M1 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vint  3 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":1068,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.227442026s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.967050+00:00","trial":6,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 8 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vlab  L @ M2 , 2 : Vptr  (f=(0 @ L);i=2) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(0 @ L);i=2) @ M1 , 2 : Vptr  (f=(1 @ L);i=3) @ M2 , 3 : Vint  -4 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 2 : Vint  0 @ { M2 / M1 } , 3 : Vlab  L @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vint  1 @ { L / M2 } , 6 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 7 : Vint  7 @ { L / M2 } , 8 : Vint  2 @ H , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  RetPC: 16 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vlab  M1 @ H 2 : Vptr  (f=(0 @ L);i=2) @ L 3 : Vlab  M1 @ L 4 : Vlab  L @ M2 5 : Vint  10 @ M2 6 : Vlab  H @ H 7 : Vlab  H @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M2 @ M1  RetReg : 7 Stack2:  RetPC: 16 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ H 1 : Vlab  M1 @ H 2 : Vptr  (f=(0 @ L);i=2) @ L 3 : Vlab  M1 @ L 4 : Vlab  L @ M2 5 : Vint  10 @ M2 6 : Vlab  H @ H 7 : Vlab  H @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M2 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_3"],"passed":3221,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.443824053s","timeout":60.0,"timestamp":"2026-01-28T23:13:12.967135+00:00","trial":1,"workload":"IFC"},"hash":"ac50b63daaa6a046327a4d531ec7a51a6a922960"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ L , 1 : Vlab  L @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ { L / M2 } , 5 : Vlab  M2 @ { L / M2 } , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vlab  H @ H 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vint  0 @ M2 4 : Vlab  M2 @ H 5 : Vint  -3 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  1 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 7 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vlab  H @ H 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vint  0 @ M2 4 : Vlab  M2 @ H 5 : Vint  -3 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  1 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":13,"property":"LLNI","strategy":"BespokeGenerator","time":"0.007479191s","timeout":60.0,"timestamp":"2026-01-28T23:13:44.824762+00:00","trial":1,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M2 / L } , 1 : Vlab  H @ { H / L } ] (1 @ L)DFR @ L : [ [ 0 : Vint  -4 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 1 : Vint  1 @ { L / M2 } , 2 : Vint  1 @ { L / M1 } , 3 : Vint  0 @ { L / M2 } , 4 : Vlab  L @ { M2 / H } , 5 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 6 : Vlab  M1 @ { L / M1 } , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vint  0 @ L ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  3 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  0 @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  4 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  L @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 3 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  3 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  0 @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  4 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  L @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":154,"property":"LLNI","strategy":"BespokeGenerator","time":"0.014705181s","timeout":60.0,"timestamp":"2026-01-28T23:13:45.014056+00:00","trial":3,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M2 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vint  3 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  M1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 2 : Vint  0 @ { M1 / M2 } , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ { M2 / L } , 7 : Vlab  M2 @ { M2 / L } , 8 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , 9 : Vint  -5 @ { M2 / M1 } ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vint  -4 @ M2 2 : Vlab  M1 @ M1 3 : Vint  -1 @ L 4 : Vint  -2 @ M1 5 : Vlab  M2 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vlab  M2 @ M2 8 : Vint  0 @ M1 9 : Vint  -5 @ L  RetReg : 3 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vint  -4 @ M2 2 : Vlab  M1 @ M1 3 : Vint  -1 @ L 4 : Vint  -2 @ M1 5 : Vlab  M2 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vlab  M2 @ M2 8 : Vint  0 @ M1 9 : Vint  -5 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":575,"property":"LLNI","strategy":"BespokeGenerator","time":"0.039405107s","timeout":60.0,"timestamp":"2026-01-28T23:13:44.824503+00:00","trial":5,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , Cont2 : 3 : Vint  -3 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ { M1 / H } , 4 : Vlab  M2 @ { M1 / H } , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 7 : Vint  0 @ L , 8 : Vint  0 @ { M1 / H } , 9 : Vint  0 @ { M1 / L } ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M1 @ H 2 : Vlab  L @ H 3 : Vint  1 @ L 4 : Vint  0 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  M1 @ M2 7 : Vint  0 @ L 8 : Vint  1 @ L 9 : Vint  2 @ L  RetReg : 0 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M1 @ H 2 : Vlab  L @ H 3 : Vint  1 @ L 4 : Vint  0 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  M1 @ M2 7 : Vint  0 @ L 8 : Vint  1 @ L 9 : Vint  2 @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":523,"property":"LLNI","strategy":"BespokeGenerator","time":"0.050388098s","timeout":60.0,"timestamp":"2026-01-28T23:13:44.824644+00:00","trial":8,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { L / H } , 1 : Vlab  M1 @ L , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 4 : Vint  1 @ M1 , 5 : Vlab  M2 @ { M2 / L } , 6 : Vint  0 @ { M2 / L } , 7 : Vint  5 @ { M2 / L } , 8 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 9 : Vint  0 @ { M2 / L } ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  -5 @ M1 1 : Vint  -3 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  M2 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vint  1 @ M1  RetReg : 8 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  -5 @ M1 1 : Vint  -3 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  M2 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vint  1 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":468,"property":"LLNI","strategy":"BespokeGenerator","time":"0.050687075s","timeout":60.0,"timestamp":"2026-01-28T23:13:44.824613+00:00","trial":7,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  4 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -5 @ { M1 / L } , 1 : Vlab  M1 @ { L / H } , Cont2 : 3 : Vint  0 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 4 : Vlab  L @ { M2 / L } , 5 : Vint  0 @ { L / M1 } , 6 : Vint  0 @ L , 7 : Vlab  M2 @ { M2 / H } , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vint  1 @ { M2 / H } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  3 @ L 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  1 @ M2 6 : Vlab  M2 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  H @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 8 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  3 @ L 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  1 @ M2 6 : Vlab  M2 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  H @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":538,"property":"LLNI","strategy":"BespokeGenerator","time":"0.052412987s","timeout":60.0,"timestamp":"2026-01-28T23:13:45.035572+00:00","trial":4,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M1 @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vlab  L @ { M2 / L } , 4 : Vint  4 @ { M2 / L } , 5 : Vint  0 @ L , 6 : Vlab  M2 @ L , 7 : Vint  0 @ { H / L } , 8 : Vlab  M2 @ { M1 / M2 } , 9 : Vint  -1 @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vint  4 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  0 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  H @ H 6 : Vint  1 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  1 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 4 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vint  4 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  0 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  H @ H 6 : Vint  1 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  1 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1171,"property":"LLNI","strategy":"BespokeGenerator","time":"0.089736938s","timeout":60.0,"timestamp":"2026-01-28T23:13:44.824688+00:00","trial":2,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vint  0 @ { M2 / L } , Cont2 : 3 : Vlab  H @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  1 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  -5 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vint  0 @ { M2 / L } , 8 : Vlab  M1 @ { H / M2 } , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  0 @ M1 3 : Vint  0 @ L 4 : Vlab  L @ H 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  1 @ M1 7 : Vlab  L @ M2 8 : Vlab  M1 @ M1 9 : Vint  0 @ M1  RetReg : 3 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  0 @ M1 3 : Vint  0 @ L 4 : Vlab  L @ H 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  1 @ M1 7 : Vlab  L @ M2 8 : Vlab  M1 @ M1 9 : Vint  0 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1252,"property":"LLNI","strategy":"BespokeGenerator","time":"0.087543011s","timeout":60.0,"timestamp":"2026-01-28T23:13:44.824733+00:00","trial":9,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ { M2 / H } , Cont2 : 3 : Vint  0 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 3 : Vlab  L @ { M1 / H } , 4 : Vint  0 @ L , 5 : Vlab  M2 @ { M1 / M2 } , 6 : Vlab  M2 @ { L / M1 } , 7 : Vptr  (f=(0 @ L);i=1) @ M1 , 8 : Vint  0 @ L , 9 : Vint  0 @ { L / M2 } ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  1 @ H 2 : Vlab  M2 @ L 3 : Vint  1 @ M2 4 : Vlab  M1 @ L 5 : Vint  0 @ H 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  2 @ M2 9 : Vint  5 @ H  RetReg : 7 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  1 @ H 2 : Vlab  M2 @ L 3 : Vint  1 @ M2 4 : Vlab  M1 @ L 5 : Vint  0 @ H 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  2 @ M2 9 : Vint  5 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1192,"property":"LLNI","strategy":"BespokeGenerator","time":"0.090811968s","timeout":60.0,"timestamp":"2026-01-28T23:13:44.824334+00:00","trial":0,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / L } , Cont2 : 3 : Vlab  M1 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  1 @ { L / M1 } , 5 : Vlab  L @ { L / M2 } , 6 : Vlab  H @ { M1 / H } , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 9 : Vint  0 @ { M1 / M2 } ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  -5 @ L 1 : Vint  1 @ M2 2 : Vint  0 @ M2 3 : Vint  1 @ M2 4 : Vlab  M2 @ L 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  -2 @ H 9 : Vlab  L @ L  RetReg : 4 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  -5 @ L 1 : Vint  1 @ M2 2 : Vint  0 @ M2 3 : Vint  1 @ M2 4 : Vlab  M2 @ L 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  -2 @ H 9 : Vlab  L @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1079,"property":"LLNI","strategy":"BespokeGenerator","time":"0.094713926s","timeout":60.0,"timestamp":"2026-01-28T23:13:44.824712+00:00","trial":6,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  -3 @ { H / M1 } , 1 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 4 : Vint  0 @ L , 5 : Vint  1 @ H , 6 : Vlab  M1 @ { H / M2 } , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vlab  M1 @ L , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 6 @ L RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  7 @ H 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vlab  M2 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vint  2 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vlab  L @ M1  RetReg : 9 Stack2:  RetPC: 6 @ L RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  7 @ H 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vlab  M2 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vint  2 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vlab  L @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1278,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.082937002s","timeout":60.0,"timestamp":"2026-01-28T23:13:45.105811+00:00","trial":7,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , Cont2 : 3 : Vptr  (f=(3 @ L);i=1) @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M1 , 1 : Vlab  L @ L ] (2 @ L)DFR @ L : [ [ 0 : Vint  14 @ M1 , 1 : Vint  -1 @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , Cont2 : 3 : Vint  -1 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  4 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ L , 4 : Vlab  L @ { L / H } , 5 : Vint  0 @ L , 6 : Vlab  L @ { L / M1 } , 7 : Vlab  H @ { M2 / L } , 8 : Vptr  (f=(3 @ L);i=0) @ { L / M1 } , 9 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } ] Stack1:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M1 1 : Vlab  M1 @ H 2 : Vlab  M2 @ L 3 : Vlab  M2 @ M1 4 : Vint  4 @ H 5 : Vlab  H @ M2 6 : Vint  17 @ L 7 : Vptr  (f=(2 @ L);i=1) @ H 8 : Vlab  H @ H 9 : Vint  5 @ L  RetReg : 3 Stack2:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M1 1 : Vlab  M1 @ H 2 : Vlab  M2 @ L 3 : Vlab  M2 @ M1 4 : Vint  4 @ H 5 : Vlab  H @ M2 6 : Vint  17 @ L 7 : Vptr  (f=(2 @ L);i=1) @ H 8 : Vlab  H @ H 9 : Vint  5 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":27771,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.558629990s","timeout":60.0,"timestamp":"2026-01-28T23:13:45.105762+00:00","trial":6,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  10 @ M1 , 1 : Vlab  M2 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vint  14 @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 1 : Vlab  H @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 5 : Vint  0 @ { M2 / L } , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vint  0 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ { H / L } ] Stack1:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  M2 @ L 2 : Vlab  H @ M2 3 : Vint  -4 @ L 4 : Vint  -2 @ M2 5 : Vint  2 @ M2 6 : Vint  19 @ L 7 : Vlab  H @ M2 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M2 @ H  RetReg : 0 Stack2:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  M2 @ L 2 : Vlab  H @ M2 3 : Vint  -4 @ L 4 : Vint  -2 @ M2 5 : Vint  2 @ M2 6 : Vint  19 @ L 7 : Vlab  H @ M2 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M2 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":27972,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.528603077s","timeout":60.0,"timestamp":"2026-01-28T23:13:45.193473+00:00","trial":3,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vint  10 @ { M2 / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M1 , 1 : Vlab  M1 @ { M2 / M1 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  L @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vlab  M2 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / L } , 1 : Vint  0 @ L , 2 : Vlab  L @ { M2 / L } , 3 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 4 : Vint  0 @ L , 5 : Vint  12 @ { M2 / L } , 6 : Vint  0 @ L , 7 : Vint  0 @ M1 , 8 : Vlab  H @ { M2 / L } , 9 : Vlab  M2 @ { M2 / L } ] Stack1:  RetPC: 6 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vint  19 @ H 2 : Vint  -1 @ L 3 : Vint  17 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  6 @ H 6 : Vlab  L @ M2 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(2 @ L);i=0) @ M1  RetReg : 3 Stack2:  RetPC: 6 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vint  19 @ H 2 : Vint  -1 @ L 3 : Vint  17 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  6 @ H 6 : Vlab  L @ M2 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(2 @ L);i=0) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":47388,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.488173962s","timeout":60.0,"timestamp":"2026-01-28T23:13:45.105888+00:00","trial":8,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vint  15 @ H , 1 : Vlab  M1 @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  H @ { L / M1 } , 2 : Vptr  (f=(0 @ L);i=1) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ { M1 / L } , 6 : Vint  0 @ L , 7 : Vlab  L @ { M1 / M2 } , 8 : Vlab  H @ { L / M1 } , 9 : Vint  3 @ { L / M1 } ] Stack1:  RetPC: 10 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vint  9 @ M2 3 : Vlab  H @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  -3 @ M2 7 : Vlab  M1 @ H 8 : Vint  5 @ H 9 : Vlab  L @ L  RetReg : 1 Stack2:  RetPC: 10 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vint  9 @ M2 3 : Vlab  H @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  -3 @ M2 7 : Vlab  M1 @ H 8 : Vint  5 @ H 9 : Vlab  L @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":55629,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.979669094s","timeout":60.0,"timestamp":"2026-01-28T23:13:45.105743+00:00","trial":5,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ M2 , 1 : Vint  19 @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ L , 4 : Vlab  L @ { M2 / L } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vlab  L @ { L / M2 } , 8 : Vint  14 @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ] Stack1:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  11 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vint  16 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vint  17 @ M1 7 : Vlab  M1 @ M2 8 : Vlab  M2 @ M2 9 : Vlab  L @ M2  RetReg : 3 Stack2:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  11 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vint  16 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vint  17 @ M1 7 : Vlab  M1 @ M2 8 : Vlab  M2 @ M2 9 : Vlab  L @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":65596,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"3.316876888s","timeout":60.0,"timestamp":"2026-01-28T23:13:45.105847+00:00","trial":0,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ L , Cont2 : 3 : Vlab  L @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 1 : Vptr  (f=(2 @ L);i=1) @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vint  -4 @ { L / M1 } , 1 : Vint  1 @ M1 , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  8 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vlab  L @ { M2 / L } , 5 : Vint  0 @ M1 , 6 : Vlab  L @ M2 , 7 : Vint  3 @ { H / L } , 8 : Vint  0 @ L , 9 : Vint  5 @ { M1 / M2 } ] Stack1:  RetPC: 6 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vint  -4 @ H 5 : Vint  3 @ L 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  H @ H 8 : Vint  1 @ H 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 8 Stack2:  RetPC: 6 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vint  -4 @ H 5 : Vint  3 @ L 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  H @ H 8 : Vint  1 @ H 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":91066,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"4.266053915s","timeout":60.0,"timestamp":"2026-01-28T23:13:45.105944+00:00","trial":1,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  8 @ L , 1 : Vlab  H @ { M1 / M2 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  3 @ { L / M2 } , 1 : Vlab  L @ { H / L } , Cont2 : 3 : Vptr  (f=(2 @ L);i=0) @ M1  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { H / M1 } , 1 : Vint  1 @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ { M1 / H } , 1 : Vlab  M2 @ { H / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vptr  (f=(2 @ L);i=1) @ { L / M1 } , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vlab  H @ { L / M2 } , 7 : Vlab  L @ { H / L } , 8 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 9 : Vint  2 @ { H / L } ] Stack1:  RetPC: 19 @ L RetLAB: L RetRegs: 0 : Vint  3 @ L 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vint  12 @ M2 4 : Vlab  M1 @ M1 5 : Vint  -1 @ H 6 : Vint  3 @ M1 7 : Vint  4 @ H 8 : Vlab  H @ H 9 : Vint  7 @ M2  RetReg : 2 Stack2:  RetPC: 19 @ L RetLAB: L RetRegs: 0 : Vint  3 @ L 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vint  12 @ M2 4 : Vlab  M1 @ M1 5 : Vint  -1 @ H 6 : Vint  3 @ M1 7 : Vint  4 @ H 8 : Vlab  H @ H 9 : Vint  7 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":132802,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"5.402098179s","timeout":60.0,"timestamp":"2026-01-28T23:13:45.105878+00:00","trial":2,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  2 @ L , 1 : Vlab  M2 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vint  12 @ L  ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  -1 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  H @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  3 @ { H / M2 } , 5 : Vlab  M1 @ { L / H } , 6 : Vptr  (f=(2 @ L);i=1) @ L , 7 : Vint  -5 @ { L / H } , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  -4 @ M2 ] Stack1:  RetPC: 13 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M1 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vint  10 @ M2 5 : Vlab  M2 @ H 6 : Vint  -1 @ M2 7 : Vlab  H @ M2 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 6 Stack2:  RetPC: 13 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M1 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vint  10 @ M2 5 : Vlab  M2 @ H 6 : Vint  -1 @ M2 7 : Vlab  H @ M2 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":243182,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"8.709109068s","timeout":60.0,"timestamp":"2026-01-28T23:13:45.105905+00:00","trial":9,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , Cont2 : 3 : Vlab  H @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  -5 @ { H / M2 } , Cont2 : 3 : Vint  4 @ M2  ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  1 @ M1 ] (3 @ L)DFR @ H : [ [ 0 : Vint  8 @ M2 , 1 : Vint  7 @ { H / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  4 @ { M1 / M2 } , 3 : Vint  0 @ H , 4 : Vptr  (f=(2 @ L);i=1) @ { L / M1 } , 5 : Vptr  (f=(3 @ L);i=1) @ { M2 / H } , 6 : Vint  -3 @ { M1 / H } , 7 : Vlab  M1 @ L , 8 : Vlab  M2 @ { H / M2 } , 9 : Vlab  H @ L ] Stack1:  RetPC: 6 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  0 @ M1 2 : Vint  -5 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  M2 @ M2 6 : Vlab  H @ L 7 : Vlab  M1 @ M1 8 : Vptr  (f=(3 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 7 Stack2:  RetPC: 6 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  0 @ M1 2 : Vint  -5 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  M2 @ M2 6 : Vlab  H @ L 7 : Vlab  M1 @ M1 8 : Vptr  (f=(3 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":216436,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"7.181221008s","timeout":60.0,"timestamp":"2026-01-28T23:13:46.673057+00:00","trial":4,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 14 @ M1 / 2 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { H / M1 } , 1 : Vint  2 @ { L / M2 } , 2 : Vint  14 @ { M1 / H } , Cont2 : 4 : Vlab  L @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  7 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M2 / M1 } , 1 : Vint  5 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  H @ { L / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ { L / M2 } , 4 : Vptr  (f=(2 @ L);i=1) @ { L / H } , 5 : Vint  5 @ { L / M1 } , 6 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 7 : Vlab  L @ { L / M1 } , 8 : Vptr  (f=(2 @ L);i=0) @ { M2 / L } , 9 : Vint  0 @ L ] Stack1:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vint  4 @ H 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  4 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=2) @ H 9 : Vlab  M2 @ M2  RetReg : 8 Stack2:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vint  4 @ H 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  4 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=2) @ H 9 : Vlab  M2 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":149,"property":"LLNI","strategy":"TargetedGenerator","time":"0.038480997s","timeout":60.0,"timestamp":"2026-01-28T23:13:53.870441+00:00","trial":7,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 0 @ M1 / 4 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ H , 2 : Vint  -3 @ L , 3 : Vint  4 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M1 / M2 } , 1 : Vint  8 @ { M2 / L } , Cont2 : 3 : Vint  7 @ H  ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vint  -3 @ M1 , 2 : Vint  0 @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { M2 / M1 } , 1 : Vint  -5 @ { M1 / M2 } , Cont2 : 3 : Vint  -5 @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 5 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 6 : Vint  0 @ L , 7 : Vptr  (f=(2 @ L);i=1) @ { M2 / H } , 8 : Vlab  L @ { M1 / H } , 9 : Vptr  (f=(3 @ L);i=1) @ { M2 / M1 } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vint  3 @ H 2 : Vint  -2 @ H 3 : Vptr  (f=(2 @ L);i=1) @ M2 4 : Vlab  L @ H 5 : Vint  0 @ M2 6 : Vint  17 @ H 7 : Vlab  M2 @ H 8 : Vlab  L @ H 9 : Vptr  (f=(0 @ L);i=3) @ H  RetReg : 5 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vint  3 @ H 2 : Vint  -2 @ H 3 : Vptr  (f=(2 @ L);i=1) @ M2 4 : Vlab  L @ H 5 : Vint  0 @ M2 6 : Vint  17 @ H 7 : Vlab  M2 @ H 8 : Vlab  L @ H 9 : Vptr  (f=(0 @ L);i=3) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":174,"property":"LLNI","strategy":"TargetedGenerator","time":"0.036742926s","timeout":60.0,"timestamp":"2026-01-28T23:13:53.870591+00:00","trial":5,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 1 @ H / 18 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 1 : Vlab  H @ H , Cont2 : 3 : Vlab  M1 @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vint  -3 @ M2 , 1 : Vint  5 @ { L / M2 } , 2 : Vint  14 @ { H / M1 } , 3 : Vptr  (f=(3 @ L);i=1) @ { H / M1 } ] (2 @ L)DFR @ H : [ [ 0 : Vint  4 @ { H / M2 } , 1 : Vint  1 @ M2 , 2 : Vptr  (f=(3 @ L);i=0) @ M1 , Cont2 : 4 : Vint  -3 @ L  ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { L / M2 } , 1 : Vlab  M2 @ M2 , 2 : Vlab  M2 @ { H / M1 } , Cont2 : 4 : Vint  -4 @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  15 @ { L / H } , 1 : Vint  0 @ L , 2 : Vint  3 @ { M1 / H } , 3 : Vptr  (f=(2 @ L);i=0) @ { M1 / M2 } , 4 : Vint  0 @ L , 5 : Vlab  H @ { H / M2 } , 6 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 7 : Vint  0 @ { L / H } , 8 : Vint  4 @ M1 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 12 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vint  3 @ M1 2 : Vptr  (f=(1 @ L);i=2) @ M1 3 : Vint  1 @ M1 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  16 @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(3 @ L);i=0) @ H 9 : Vlab  M1 @ M1  RetReg : 6 Stack2:  RetPC: 12 @ L RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vint  3 @ M1 2 : Vptr  (f=(1 @ L);i=2) @ M1 3 : Vint  1 @ M1 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  16 @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(3 @ L);i=0) @ H 9 : Vlab  M1 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":448,"property":"LLNI","strategy":"TargetedGenerator","time":"0.094295979s","timeout":60.0,"timestamp":"2026-01-28T23:13:53.870619+00:00","trial":9,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 12 @ M2 / 5 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / H } , 1 : Vlab  M1 @ { L / M2 } , 2 : Vlab  L @ { M2 / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ L , 1 : Vlab  H @ M2 , 2 : Vptr  (f=(1 @ L);i=1) @ L , 3 : Vlab  L @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { L / M2 } , 1 : Vint  2 @ { L / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=2) @ M2  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  14 @ L , 1 : Vint  1 @ { M1 / H } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 4 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 5 : Vlab  L @ { L / M1 } , 6 : Vptr  (f=(2 @ L);i=0) @ { H / M1 } , 7 : Vint  0 @ { M2 / L } , 8 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 9 : Vint  -2 @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  8 @ L 1 : Vint  -5 @ M1 2 : Vint  8 @ M1 3 : Vint  5 @ L 4 : Vint  5 @ H 5 : Vptr  (f=(3 @ L);i=1) @ M2 6 : Vptr  (f=(1 @ L);i=2) @ L 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=3) @ H 9 : Vlab  M1 @ H  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vint  8 @ L 1 : Vint  -5 @ M1 2 : Vint  8 @ M1 3 : Vint  5 @ L 4 : Vint  5 @ H 5 : Vptr  (f=(3 @ L);i=1) @ M2 6 : Vptr  (f=(1 @ L);i=2) @ L 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=3) @ H 9 : Vlab  M1 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":701,"property":"LLNI","strategy":"TargetedGenerator","time":"0.115396023s","timeout":60.0,"timestamp":"2026-01-28T23:13:54.107439+00:00","trial":3,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 4 @ H / 2 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M1 / M2 } , 1 : Vlab  M2 @ M1 , 2 : Vint  3 @ M1 , 3 : Vint  3 @ { M1 / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vint  0 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(2 @ L);i=1) @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vlab  L @ { L / M1 } , 5 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 6 : Vint  8 @ { H / M2 } , 7 : Vint  1 @ { L / M2 } , 8 : Vint  6 @ { L / M2 } , 9 : Vlab  M1 @ { L / M1 } ] Stack1:  RetPC: 9 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  L @ M2 2 : Vptr  (f=(2 @ L);i=1) @ L 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vint  17 @ H 5 : Vint  -4 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  M1 @ H 8 : Vint  7 @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 4 Stack2:  RetPC: 9 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  L @ M2 2 : Vptr  (f=(2 @ L);i=1) @ L 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vint  17 @ H 5 : Vint  -4 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  M1 @ H 8 : Vint  7 @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":962,"property":"LLNI","strategy":"TargetedGenerator","time":"0.185709953s","timeout":60.0,"timestamp":"2026-01-28T23:13:53.870516+00:00","trial":1,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 17 @ M1 / 19 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  M2 @ L , 2 : Vlab  L @ H , 3 : Vint  0 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { L / M2 } , 1 : Vlab  H @ M2 , 2 : Vlab  M1 @ { M1 / M2 } , 3 : Vlab  M1 @ { H / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  7 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vptr  (f=(1 @ L);i=3) @ { L / M1 } , 5 : Vint  2 @ M2 , 6 : Vint  0 @ L , 7 : Vlab  L @ { M2 / M1 } , 8 : Vint  -5 @ { M2 / L } , 9 : Vint  0 @ { M2 / H } ] Stack1:  RetPC: 19 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=3) @ M1 1 : Vlab  H @ L 2 : Vlab  L @ M2 3 : Vint  19 @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  6 @ H 7 : Vint  -3 @ H 8 : Vint  10 @ M2 9 : Vint  10 @ L  RetReg : 1 Stack2:  RetPC: 19 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=3) @ M1 1 : Vlab  H @ L 2 : Vlab  L @ M2 3 : Vint  19 @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vint  6 @ H 7 : Vint  -3 @ H 8 : Vint  10 @ M2 9 : Vint  10 @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":976,"property":"LLNI","strategy":"TargetedGenerator","time":"0.189543962s","timeout":60.0,"timestamp":"2026-01-28T23:13:53.870661+00:00","trial":2,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 5 @ M1 / 17 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -5 @ M2 , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vint  0 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { H / M1 } , 3 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 4 : Vint  5 @ { M2 / L } , 5 : Vlab  L @ { L / M2 } , 6 : Vint  19 @ L , 7 : Vlab  L @ { H / M1 } , 8 : Vint  4 @ { M1 / M2 } , 9 : Vlab  H @ { H / L } ] Stack1:  RetPC: 3 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  1 @ H 2 : Vint  13 @ M2 3 : Vlab  H @ M1 4 : Vlab  L @ L 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vlab  H @ M2 7 : Vlab  L @ M1 8 : Vint  17 @ M1 9 : Vint  0 @ M1  RetReg : 4 Stack2:  RetPC: 3 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  1 @ H 2 : Vint  13 @ M2 3 : Vlab  H @ M1 4 : Vlab  L @ L 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vlab  H @ M2 7 : Vlab  L @ M1 8 : Vint  17 @ M1 9 : Vint  0 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1113,"property":"LLNI","strategy":"TargetedGenerator","time":"0.194911003s","timeout":60.0,"timestamp":"2026-01-28T23:13:53.870567+00:00","trial":8,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 5 @ H / 19 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=3) @ L , 2 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 3 : Vint  10 @ L , Cont2 : 5 : Vptr  (f=(0 @ L);i=1) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  L @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  M2 @ { M1 / M2 } , 2 : Vlab  L @ { L / H } , 3 : Vint  -3 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ { L / M1 } , 8 : Vint  -3 @ { L / H } , 9 : Vint  4 @ { M1 / L } ] Stack1:  RetPC: 9 @ M1 RetLAB: M1 RetRegs: 0 : Vint  18 @ M2 1 : Vptr  (f=(0 @ L);i=3) @ H 2 : Vint  2 @ M2 3 : Vptr  (f=(0 @ L);i=3) @ L 4 : Vptr  (f=(0 @ L);i=2) @ M1 5 : Vlab  H @ M2 6 : Vlab  H @ M1 7 : Vlab  L @ M2 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M1 @ M1  RetReg : 4 Stack2:  RetPC: 9 @ M1 RetLAB: M1 RetRegs: 0 : Vint  18 @ M2 1 : Vptr  (f=(0 @ L);i=3) @ H 2 : Vint  2 @ M2 3 : Vptr  (f=(0 @ L);i=3) @ L 4 : Vptr  (f=(0 @ L);i=2) @ M1 5 : Vlab  H @ M2 6 : Vlab  H @ M1 7 : Vlab  L @ M2 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M1 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1488,"property":"LLNI","strategy":"TargetedGenerator","time":"0.252051115s","timeout":60.0,"timestamp":"2026-01-28T23:13:54.116778+00:00","trial":4,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 11 @ M1 / 13 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 2 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 3 : Vint  19 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M2 / L } , 1 : Vint  3 @ { L / M2 } , 2 : Vint  11 @ { L / H } , 3 : Vlab  H @ { M1 / H } , Cont2 : 5 : Vptr  (f=(1 @ L);i=3) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M1 @ { M2 / H } , 2 : Vint  0 @ L , 3 : Vint  12 @ { M2 / L } , 4 : Vint  0 @ L , 5 : Vint  4 @ { M2 / H } , 6 : Vint  0 @ { M2 / L } , 7 : Vlab  M1 @ L , 8 : Vint  0 @ L , 9 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } ] Stack1:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M2 1 : Vint  5 @ L 2 : Vptr  (f=(1 @ L);i=2) @ M1 3 : Vlab  L @ L 4 : Vint  3 @ M2 5 : Vint  3 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  M1 @ M2 9 : Vint  1 @ M1  RetReg : 3 Stack2:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M2 1 : Vint  5 @ L 2 : Vptr  (f=(1 @ L);i=2) @ M1 3 : Vlab  L @ L 4 : Vint  3 @ M2 5 : Vint  3 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  M1 @ M2 9 : Vint  1 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1718,"property":"LLNI","strategy":"TargetedGenerator","time":"0.346267939s","timeout":60.0,"timestamp":"2026-01-28T23:13:53.870479+00:00","trial":6,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 11 @ M2 / 17 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / M2 } , 1 : Vint  -2 @ { H / M1 } , 2 : Vlab  M2 @ { L / H } , 3 : Vptr  (f=(2 @ L);i=1) @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  -5 @ { M1 / M2 } , 1 : Vlab  L @ { L / M1 } , 2 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 3 : Vlab  M1 @ { M2 / H } ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vlab  M1 @ L , 2 : Vint  -2 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=1) @ { M1 / L } , 1 : Vint  1 @ { M1 / L } , 2 : Vint  0 @ L , 3 : Vlab  M2 @ M1 , 4 : Vint  0 @ { M1 / H } , 5 : Vint  0 @ L , 6 : Vptr  (f=(2 @ L);i=1) @ { L / H } , 7 : Vlab  L @ { M1 / M2 } , 8 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , 9 : Vint  0 @ { H / M2 } ] Stack1:  RetPC: 6 @ M1 RetLAB: M1 RetRegs: 0 : Vint  18 @ M1 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vptr  (f=(1 @ L);i=2) @ M2 3 : Vint  8 @ M1 4 : Vlab  M2 @ H 5 : Vlab  M1 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vptr  (f=(1 @ L);i=2) @ M2 8 : Vptr  (f=(2 @ L);i=2) @ M1 9 : Vlab  L @ M1  RetReg : 3 Stack2:  RetPC: 6 @ M1 RetLAB: M1 RetRegs: 0 : Vint  18 @ M1 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vptr  (f=(1 @ L);i=2) @ M2 3 : Vint  8 @ M1 4 : Vlab  M2 @ H 5 : Vlab  M1 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vptr  (f=(1 @ L);i=2) @ M2 8 : Vptr  (f=(2 @ L);i=2) @ M1 9 : Vlab  L @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":4638,"property":"LLNI","strategy":"TargetedGenerator","time":"0.743597984s","timeout":60.0,"timestamp":"2026-01-28T23:13:53.870393+00:00","trial":0,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 7 @ M1 / 8 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=2) @ { M1 / M2 } , 2 : Vlab  H @ { M1 / M2 } , 3 : Vlab  H @ { H / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vint  8 @ { M1 / L } , 1 : Vlab  M1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / H } , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=3) @ { M2 / M1 } , 3 : Vint  0 @ { L / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ { M1 / M2 } , 6 : Vint  5 @ { M2 / L } , 7 : Vlab  M1 @ { M1 / H } , 8 : Vlab  H @ M2 , 9 : Vint  1 @ { H / L } ] Stack1:  RetPC: 8 @ M2 RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vlab  M1 @ H 2 : Vlab  H @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  0 @ M2 5 : Vint  18 @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=3) @ L 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  4 @ M2  RetReg : 6 Stack2:  RetPC: 8 @ M2 RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vlab  M1 @ H 2 : Vlab  H @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  0 @ M2 5 : Vint  18 @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=3) @ L 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  4 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":260,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.066784859s","timeout":60.0,"timestamp":"2026-01-28T23:13:54.828557+00:00","trial":6,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 7 @ H / 10 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 2 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 3 : Vint  0 @ { H / L } , Cont2 : 5 : Vptr  (f=(0 @ L);i=1) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  3 @ { M2 / L } , 2 : Vptr  (f=(1 @ L);i=2) @ { M2 / L } , 3 : Vint  19 @ { M2 / H } , 4 : Vlab  L @ M2 , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vlab  M1 @ L , 9 : Vint  3 @ { M2 / H } ] Stack1:  RetPC: 4 @ L RetLAB: M2 RetRegs: 0 : Vint  6 @ M2 1 : Vlab  H @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  L @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  M1 @ L 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  L @ M2 8 : Vint  -4 @ M2 9 : Vlab  H @ H  RetReg : 2 Stack2:  RetPC: 4 @ L RetLAB: M2 RetRegs: 0 : Vint  6 @ M2 1 : Vlab  H @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  L @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  M1 @ L 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  L @ M2 8 : Vint  -4 @ M2 9 : Vlab  H @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":542,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.211365938s","timeout":60.0,"timestamp":"2026-01-28T23:13:54.827972+00:00","trial":0,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 11 @ M1 / 12 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ H  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vptr  (f=(1 @ L);i=0) @ H , Cont2 : 3 : Vlab  M2 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vlab  L @ { M2 / M1 } , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 7 : Vlab  M1 @ { L / M1 } , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vlab  M1 @ { M2 / M1 } ] Stack1:  RetPC: 10 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  H @ H 2 : Vint  -4 @ L 3 : Vint  -3 @ L 4 : Vint  2 @ L 5 : Vlab  M1 @ M2 6 : Vint  5 @ L 7 : Vint  2 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  4 @ M2  RetReg : 6 Stack2:  RetPC: 10 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  H @ H 2 : Vint  -4 @ L 3 : Vint  -3 @ L 4 : Vint  2 @ L 5 : Vlab  M1 @ M2 6 : Vint  5 @ L 7 : Vint  2 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  4 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":920,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.227996111s","timeout":60.0,"timestamp":"2026-01-28T23:13:54.828241+00:00","trial":3,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 12 @ H / 5 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ M1 , 2 : Vint  -5 @ M2 , 3 : Vlab  L @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / M1 } , 1 : Vlab  M2 @ { L / M2 } , Cont2 : 3 : Vint  2 @ H  ] (2 @ L)DFR @ H : [ [ 0 : Vlab  L @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=3) @ M1 , 2 : Vint  -2 @ { H / M1 } , Cont2 : 4 : Vint  -4 @ M1  ] (3 @ L)DFR @ H : [ [ 0 : Vint  3 @ M2 , 1 : Vint  -1 @ { H / L } , 2 : Vlab  L @ { L / M2 } , Cont2 : 4 : Vptr  (f=(0 @ L);i=1) @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { L / H } , 2 : Vptr  (f=(3 @ L);i=0) @ L , 3 : Vint  15 @ M1 , 4 : Vlab  M1 @ { M1 / M2 } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  16 @ M2 , 8 : Vlab  M2 @ { M2 / M1 } , 9 : Vlab  M2 @ { L / H } ] Stack1:  RetPC: 13 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ H 1 : Vptr  (f=(3 @ L);i=0) @ H 2 : Vint  -5 @ L 3 : Vlab  M1 @ H 4 : Vlab  M2 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  L @ M2 7 : Vint  12 @ M2 8 : Vint  4 @ H 9 : Vlab  L @ L  RetReg : 3 Stack2:  RetPC: 13 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ H 1 : Vptr  (f=(3 @ L);i=0) @ H 2 : Vint  -5 @ L 3 : Vlab  M1 @ H 4 : Vlab  M2 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  L @ M2 7 : Vint  12 @ M2 8 : Vint  4 @ H 9 : Vlab  L @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":741,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.227410078s","timeout":60.0,"timestamp":"2026-01-28T23:13:54.828711+00:00","trial":1,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 9 @ H / 8 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ H , 1 : Vptr  (f=(2 @ L);i=2) @ H , 2 : Vptr  (f=(2 @ L);i=0) @ L , 3 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  16 @ M2 , 2 : Vint  4 @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vint  16 @ M2 , 2 : Vint  13 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { L / M2 } , 3 : Vlab  H @ { M2 / H } , 4 : Vint  0 @ M2 , 5 : Vint  0 @ H , 6 : Vlab  M1 @ H , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vint  2 @ { L / M1 } , 9 : Vlab  M1 @ { M2 / H } ] Stack1:  RetPC: 19 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vlab  L @ H 3 : Vint  -3 @ M2 4 : Vint  12 @ M1 5 : Vint  0 @ M1 6 : Vptr  (f=(2 @ L);i=0) @ M2 7 : Vlab  H @ M1 8 : Vptr  (f=(2 @ L);i=2) @ L 9 : Vlab  M1 @ M2  RetReg : 4 Stack2:  RetPC: 19 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vlab  L @ H 3 : Vint  -3 @ M2 4 : Vint  12 @ M1 5 : Vint  0 @ M1 6 : Vptr  (f=(2 @ L);i=0) @ M2 7 : Vlab  H @ M1 8 : Vptr  (f=(2 @ L);i=2) @ L 9 : Vlab  M1 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":778,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.187474966s","timeout":60.0,"timestamp":"2026-01-28T23:13:54.903187+00:00","trial":4,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 13 @ H / 3 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M2 / L } , 1 : Vlab  M1 @ { H / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  -3 @ L , 3 : Vint  17 @ M2 ] (2 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M2 } , 1 : Vlab  H @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vint  4 @ L , 1 : Vint  0 @ L , 2 : Vlab  M1 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  H @ M1 , 2 : Vlab  L @ { M1 / L } , 3 : Vint  0 @ L , 4 : Vint  4 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ { M2 / M1 } , 7 : Vint  8 @ { M1 / H } , 8 : Vlab  M1 @ L , 9 : Vptr  (f=(1 @ L);i=3) @ { M2 / L } ] Stack1:  RetPC: 7 @ L RetLAB: M1 RetRegs: 0 : Vint  11 @ M1 1 : Vlab  M2 @ H 2 : Vint  9 @ M1 3 : Vlab  M2 @ H 4 : Vlab  L @ M1 5 : Vint  3 @ L 6 : Vlab  L @ M2 7 : Vlab  L @ L 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 1 Stack2:  RetPC: 7 @ L RetLAB: M1 RetRegs: 0 : Vint  11 @ M1 1 : Vlab  M2 @ H 2 : Vint  9 @ M1 3 : Vlab  M2 @ H 4 : Vlab  L @ M1 5 : Vint  3 @ L 6 : Vlab  L @ M2 7 : Vlab  L @ L 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":556,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.091170073s","timeout":60.0,"timestamp":"2026-01-28T23:13:55.046931+00:00","trial":9,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 15 @ M1 / 14 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  19 @ M2 , 1 : Vlab  H @ { H / L } , 2 : Vlab  M1 @ { M1 / H } , 3 : Vlab  L @ { M1 / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  18 @ H , 2 : Vlab  M2 @ M1 , Cont2 : 4 : Vptr  (f=(0 @ L);i=3) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  16 @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 2 : Vint  0 @ L , 3 : Vint  18 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 5 : Vint  0 @ M1 , 6 : Vlab  M1 @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 8 : Vptr  (f=(0 @ L);i=3) @ { H / L } , 9 : Vlab  L @ { M2 / M1 } ] Stack1:  RetPC: 5 @ M2 RetLAB: M2 RetRegs: 0 : Vint  16 @ H 1 : Vint  1 @ M2 2 : Vint  1 @ L 3 : Vint  11 @ H 4 : Vint  8 @ L 5 : Vlab  H @ L 6 : Vlab  M1 @ H 7 : Vlab  M1 @ M2 8 : Vptr  (f=(0 @ L);i=3) @ H 9 : Vint  3 @ M1  RetReg : 6 Stack2:  RetPC: 5 @ M2 RetLAB: M2 RetRegs: 0 : Vint  16 @ H 1 : Vint  1 @ M2 2 : Vint  1 @ L 3 : Vint  11 @ H 4 : Vint  8 @ L 5 : Vlab  H @ L 6 : Vlab  M1 @ H 7 : Vlab  M1 @ M2 8 : Vptr  (f=(0 @ L);i=3) @ H 9 : Vint  3 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1177,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.354366064s","timeout":60.0,"timestamp":"2026-01-28T23:13:54.828068+00:00","trial":2,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 12 @ H / 3 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ { H / M1 } , 1 : Vlab  H @ { L / M2 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=2) @ M2 , 1 : Vlab  L @ { H / M2 } ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ H , 1 : Vint  4 @ M2 ] (3 @ L)DFR @ H : [ [ 0 : Vint  12 @ { H / L } , 1 : Vptr  (f=(0 @ L);i=1) @ M2 , 2 : Vint  17 @ M2 , Cont2 : 4 : Vlab  H @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M2 / L } , 1 : Vint  0 @ L , 2 : Vint  1 @ { L / M2 } , 3 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 4 : Vlab  L @ { M2 / L } , 5 : Vint  0 @ L , 6 : Vptr  (f=(2 @ L);i=0) @ M2 , 7 : Vint  0 @ L , 8 : Vlab  M1 @ { M2 / L } , 9 : Vint  0 @ { H / M2 } ] Stack1:  RetPC: 9 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ L 1 : Vlab  H @ M2 2 : Vlab  H @ M2 3 : Vptr  (f=(3 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  M2 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  3 @ L 8 : Vlab  M1 @ M1 9 : Vptr  (f=(3 @ L);i=1) @ L  RetReg : 2 Stack2:  RetPC: 9 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ L 1 : Vlab  H @ M2 2 : Vlab  H @ M2 3 : Vptr  (f=(3 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  M2 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  3 @ L 8 : Vlab  M1 @ M1 9 : Vptr  (f=(3 @ L);i=1) @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1527,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.379482031s","timeout":60.0,"timestamp":"2026-01-28T23:13:54.828798+00:00","trial":8,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 4 @ M1 / 9 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -1 @ { M2 / L } , 1 : Vint  3 @ { M1 / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vint  -2 @ H , 2 : Vptr  (f=(2 @ L);i=0) @ H , 3 : Vlab  H @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 1 : Vlab  M2 @ { H / M2 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ { M2 / M1 } , 1 : Vint  -1 @ { M2 / L } , 2 : Vptr  (f=(1 @ L);i=1) @ M2 , 3 : Vint  0 @ L , 4 : Vint  4 @ { L / H } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vlab  L @ { L / H } , 8 : Vint  8 @ M1 , 9 : Vint  2 @ { M2 / H } ] Stack1:  RetPC: 4 @ L RetLAB: M2 RetRegs: 0 : Vint  6 @ L 1 : Vint  2 @ H 2 : Vint  5 @ M2 3 : Vptr  (f=(1 @ L);i=2) @ M2 4 : Vint  11 @ M1 5 : Vlab  M2 @ M2 6 : Vint  4 @ M1 7 : Vptr  (f=(2 @ L);i=0) @ M1 8 : Vptr  (f=(1 @ L);i=3) @ L 9 : Vlab  H @ L  RetReg : 1 Stack2:  RetPC: 4 @ L RetLAB: M2 RetRegs: 0 : Vint  6 @ L 1 : Vint  2 @ H 2 : Vint  5 @ M2 3 : Vptr  (f=(1 @ L);i=2) @ M2 4 : Vint  11 @ M1 5 : Vlab  M2 @ M2 6 : Vint  4 @ M1 7 : Vptr  (f=(2 @ L);i=0) @ M1 8 : Vptr  (f=(1 @ L);i=3) @ L 9 : Vlab  H @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":1786,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.390968800s","timeout":60.0,"timestamp":"2026-01-28T23:13:54.828771+00:00","trial":5,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: { 18 @ H / 2 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { H / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 2 : Vptr  (f=(0 @ L);i=0) @ { H / L } , Cont2 : 4 : Vlab  H @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M2 , Cont2 : 3 : Vint  11 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ M2 , 5 : Vint  3 @ { M1 / L } , 6 : Vlab  L @ { H / M1 } , 7 : Vlab  H @ { M2 / M1 } , 8 : Vlab  H @ { L / M2 } , 9 : Vlab  M2 @ { L / M1 } ] Stack1:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  H @ L 2 : Vlab  L @ L 3 : Vint  17 @ L 4 : Vlab  H @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vint  2 @ H 8 : Vptr  (f=(0 @ L);i=2) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 1 Stack2:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  H @ L 2 : Vlab  L @ L 3 : Vint  17 @ L 4 : Vlab  H @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vint  2 @ H 8 : Vptr  (f=(0 @ L);i=2) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_4"],"passed":2134,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.441745043s","timeout":60.0,"timestamp":"2026-01-28T23:13:54.828437+00:00","trial":7,"workload":"IFC"},"hash":"016064433565cd5f5178886ac7ae07a9f847cde8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vlab  L @ M1 , 2 : Vlab  L @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ M1 , 7 : Vlab  L @ L , 8 : Vint  0 @ H , 9 : Vint  0 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  3 @ L 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  -2 @ L 4 : Vint  -2 @ M1 5 : Vlab  M1 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  H @ L 9 : Vint  -4 @ M2  RetReg : 0 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  3 @ L 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  -2 @ L 4 : Vint  -2 @ M1 5 : Vlab  M1 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  H @ L 9 : Vint  -4 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":8,"property":"LLNI","strategy":"BespokeGenerator","time":"0.002804995s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.090200+00:00","trial":7,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vint  0 @ { M2 / L } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ { H / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vlab  M2 @ M1 , 6 : Vlab  M2 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ H , 8 : Vlab  M2 @ H , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  M1 @ H 5 : Vint  1 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vlab  M1 @ L 9 : Vlab  L @ M1  RetReg : 0 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  M1 @ H 5 : Vint  1 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vlab  M1 @ L 9 : Vlab  L @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":56,"property":"LLNI","strategy":"BespokeGenerator","time":"0.019935846s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.090129+00:00","trial":8,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ L , 1 : Vlab  H @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vlab  M1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ H , 5 : Vptr  (f=(0 @ L);i=1) @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vint  -1 @ M2 , 8 : Vint  1 @ H , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vlab  M1 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vint  0 @ L 5 : Vint  2 @ M1 6 : Vint  -1 @ H 7 : Vlab  M1 @ M1 8 : Vint  1 @ M1 9 : Vint  1 @ L  RetReg : 3 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vlab  M1 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vint  0 @ L 5 : Vint  2 @ M1 6 : Vint  -1 @ H 7 : Vlab  M1 @ M1 8 : Vint  1 @ M1 9 : Vint  1 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":117,"property":"LLNI","strategy":"BespokeGenerator","time":"0.026138067s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.090017+00:00","trial":0,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ { M2 / M1 } , 1 : Vint  0 @ { M2 / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M1 / L } , 1 : Vlab  L @ { M2 / M1 } , Cont2 : 3 : Vint  0 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=1) @ M2 , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ M2 , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M2 @ H 2 : Vlab  L @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vint  0 @ M2 5 : Vint  0 @ L 6 : Vlab  M2 @ M1 7 : Vint  0 @ L 8 : Vint  0 @ H 9 : Vint  1 @ L  RetReg : 0 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M2 @ H 2 : Vlab  L @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vint  0 @ M2 5 : Vint  0 @ L 6 : Vlab  M2 @ M1 7 : Vint  0 @ L 8 : Vint  0 @ H 9 : Vint  1 @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":203,"property":"LLNI","strategy":"BespokeGenerator","time":"0.030493021s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.090090+00:00","trial":5,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  M2 @ M1 , 6 : Vint  0 @ M2 , 7 : Vint  5 @ H , 8 : Vlab  H @ L , 9 : Vint  2 @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  H @ M1 2 : Vlab  M2 @ M1 3 : Vint  -1 @ L 4 : Vint  1 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  1 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  -1 @ M2 9 : Vint  0 @ L  RetReg : 6 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  H @ M1 2 : Vlab  M2 @ M1 3 : Vint  -1 @ L 4 : Vint  1 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  1 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  -1 @ M2 9 : Vint  0 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":179,"property":"LLNI","strategy":"BespokeGenerator","time":"0.014324188s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.269069+00:00","trial":3,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vint  1 @ M2 , Cont2 : 3 : Vint  1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=1) @ L , 6 : Vint  -5 @ H , 7 : Vlab  M1 @ M2 , 8 : Vint  -1 @ H , 9 : Vint  1 @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -3 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  3 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vlab  H @ M2 5 : Vlab  M1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  M2 @ M2 8 : Vint  4 @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 6 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -3 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  3 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vlab  H @ M2 5 : Vlab  M1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  M2 @ M2 8 : Vint  4 @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":419,"property":"LLNI","strategy":"BespokeGenerator","time":"0.049263000s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.090218+00:00","trial":9,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vlab  M1 @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vlab  H @ H , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  1 @ M2 3 : Vint  1 @ L 4 : Vint  0 @ M2 5 : Vlab  L @ L 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  H @ H 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vint  1 @ M2 3 : Vint  1 @ L 4 : Vint  0 @ M2 5 : Vlab  L @ L 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  H @ H 8 : Vlab  H @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":116,"property":"LLNI","strategy":"BespokeGenerator","time":"0.020806074s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.291965+00:00","trial":4,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(1 @ L);i=1) @ H , 6 : Vint  0 @ H , 7 : Vlab  M2 @ L , 8 : Vint  0 @ M1 , 9 : Vlab  L @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  0 @ H 5 : Vint  0 @ H 6 : Vlab  L @ H 7 : Vint  0 @ M1 8 : Vint  3 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 6 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  0 @ H 5 : Vint  0 @ H 6 : Vlab  L @ H 7 : Vint  0 @ M1 8 : Vint  3 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":459,"property":"LLNI","strategy":"BespokeGenerator","time":"0.058853149s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.090115+00:00","trial":1,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ { M2 / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vlab  L @ L , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ M2 , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  1 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  M1 @ M1 5 : Vint  -1 @ H 6 : Vint  -3 @ H 7 : Vint  1 @ H 8 : Vint  0 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 9 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  1 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  M1 @ M1 5 : Vint  -1 @ H 6 : Vint  -3 @ H 7 : Vint  1 @ H 8 : Vint  0 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":274,"property":"LLNI","strategy":"BespokeGenerator","time":"0.061133146s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.090233+00:00","trial":6,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 1 : Vint  -1 @ M1 , Cont2 : 3 : Vlab  L @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ M2 , 1 : Vlab  M2 @ { M2 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M2 , 4 : Vint  0 @ M1 , 5 : Vlab  M1 @ L , 6 : Vlab  H @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vlab  M1 @ L , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  0 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  2 @ H 9 : Vint  2 @ M1  RetReg : 4 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  0 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  2 @ H 9 : Vint  2 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":2353,"property":"LLNI","strategy":"BespokeGenerator","time":"0.160181999s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.090175+00:00","trial":2,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vint  15 @ { M2 / L } , 1 : Vint  -3 @ L , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  4 @ L , 6 : Vlab  L @ H , 7 : Vlab  M2 @ M2 , 8 : Vlab  H @ L , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  H @ L 5 : Vint  -3 @ M1 6 : Vint  17 @ L 7 : Vint  -1 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  H @ M1  RetReg : 6 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  H @ L 5 : Vint  -3 @ M1 6 : Vint  17 @ L 7 : Vint  -1 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  H @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":26,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.003458977s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.435511+00:00","trial":3,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / H } , Cont2 : 3 : Vlab  M1 @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ M2 , 1 : Vptr  (f=(3 @ L);i=1) @ H ] (2 @ L)DFR @ L : [ [ 0 : Vint  18 @ M1 , 1 : Vlab  M1 @ H ] (3 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vint  -4 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vptr  (f=(2 @ L);i=0) @ M2 , 6 : Vlab  L @ L , 7 : Vptr  (f=(3 @ L);i=1) @ M1 , 8 : Vptr  (f=(3 @ L);i=0) @ L , 9 : Vint  11 @ M2 ] Stack1:  RetPC: 18 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  7 @ H 3 : Vptr  (f=(3 @ L);i=1) @ M2 4 : Vlab  L @ H 5 : Vint  5 @ H 6 : Vlab  M2 @ L 7 : Vlab  H @ M2 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vint  11 @ L  RetReg : 7 Stack2:  RetPC: 18 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  7 @ H 3 : Vptr  (f=(3 @ L);i=1) @ M2 4 : Vlab  L @ H 5 : Vint  5 @ H 6 : Vlab  M2 @ L 7 : Vlab  H @ M2 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vint  11 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":1176,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.106467009s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.435386+00:00","trial":2,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ M2 , 1 : Vint  -5 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ M2 , 1 : Vint  -3 @ { M2 / L } ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vlab  M2 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ M2 , 2 : Vlab  L @ M2 , 3 : Vint  0 @ M1 , 4 : Vint  2 @ H , 5 : Vlab  L @ H , 6 : Vptr  (f=(1 @ L);i=1) @ H , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vlab  M1 @ H , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  9 @ M2 1 : Vlab  H @ H 2 : Vlab  M1 @ M1 3 : Vlab  M1 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  -5 @ L 7 : Vlab  M1 @ H 8 : Vint  -1 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 3 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vint  9 @ M2 1 : Vlab  H @ H 2 : Vlab  M1 @ M1 3 : Vlab  M1 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  -5 @ L 7 : Vlab  M1 @ H 8 : Vint  -1 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":894,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.114589930s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.435356+00:00","trial":5,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M2 / H } , 1 : Vptr  (f=(2 @ L);i=0) @ { H / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  3 @ M1 , 1 : Vlab  L @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M2 / H } , 1 : Vptr  (f=(2 @ L);i=0) @ { L / H } , Cont2 : 3 : Vlab  M1 @ M2  ] (3 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M1 / H } , 1 : Vlab  H @ { M2 / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vptr  (f=(2 @ L);i=0) @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ H , 6 : Vlab  M2 @ L , 7 : Vint  6 @ M2 , 8 : Vint  -1 @ M1 , 9 : Vint  1 @ M2 ] Stack1:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ H 1 : Vlab  H @ M1 2 : Vint  9 @ L 3 : Vint  5 @ M1 4 : Vlab  L @ M2 5 : Vint  5 @ M2 6 : Vint  17 @ M1 7 : Vint  0 @ L 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vlab  M2 @ M1  RetReg : 2 Stack2:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ H 1 : Vlab  H @ M1 2 : Vint  9 @ L 3 : Vint  5 @ M1 4 : Vlab  L @ M2 5 : Vint  5 @ M2 6 : Vint  17 @ M1 7 : Vint  0 @ L 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vlab  M2 @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":1485,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.150858879s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.435605+00:00","trial":6,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ H , 1 : Vptr  (f=(2 @ L);i=1) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  11 @ H , 1 : Vint  -3 @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  13 @ M2 , 5 : Vint  1 @ L , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vint  19 @ H , 8 : Vlab  H @ M2 , 9 : Vlab  L @ L ] Stack1:  RetPC: 6 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  17 @ L 4 : Vlab  M2 @ M2 5 : Vlab  L @ H 6 : Vlab  H @ L 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  M1 @ L  RetReg : 0 Stack2:  RetPC: 6 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  17 @ L 4 : Vlab  M2 @ M2 5 : Vlab  L @ H 6 : Vlab  H @ L 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  M1 @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":2636,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.219164133s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.435773+00:00","trial":4,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -4 @ L , 1 : Vlab  H @ L ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 1 : Vint  7 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vlab  H @ M2 , 6 : Vint  5 @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vlab  L @ L ] Stack1:  RetPC: 7 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  M1 @ M2 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vint  0 @ M2 7 : Vint  6 @ H 8 : Vint  1 @ L 9 : Vint  5 @ H  RetReg : 4 Stack2:  RetPC: 7 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  M1 @ M2 4 : Vlab  M1 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vint  0 @ M2 7 : Vint  6 @ H 8 : Vint  1 @ L 9 : Vint  5 @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":6181,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.323402882s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.445330+00:00","trial":8,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(2 @ L);i=1) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vlab  H @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M1 , 1 : Vlab  H @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vlab  M2 @ M1 , 4 : Vint  2 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vlab  M2 @ H , 7 : Vint  1 @ H , 8 : Vint  -1 @ L , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 4 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vptr  (f=(2 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  H @ M2 4 : Vlab  M1 @ M2 5 : Vlab  L @ M2 6 : Vlab  L @ M1 7 : Vlab  M2 @ L 8 : Vint  19 @ M2 9 : Vint  0 @ M1  RetReg : 7 Stack2:  RetPC: 4 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vptr  (f=(2 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  H @ M2 4 : Vlab  M1 @ M2 5 : Vlab  L @ M2 6 : Vlab  L @ M1 7 : Vlab  M2 @ L 8 : Vint  19 @ M2 9 : Vint  0 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":8177,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.405272961s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.435493+00:00","trial":1,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ { H / M1 } , 1 : Vint  1 @ { L / M2 } , Cont2 : 3 : Vint  -4 @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { H / L } , 1 : Vint  1 @ { M1 / L } , Cont2 : 3 : Vint  0 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ M1 , 3 : Vint  0 @ M2 , 4 : Vint  5 @ M2 , 5 : Vptr  (f=(1 @ L);i=1) @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vlab  M1 @ M1 , 8 : Vlab  M1 @ H , 9 : Vint  19 @ L ] Stack1:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M2 @ H 2 : Vlab  H @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  3 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  L @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 1 Stack2:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M2 @ H 2 : Vlab  H @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  3 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  L @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":9295,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.403786898s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.554610+00:00","trial":9,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M2 , 1 : Vint  -5 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  17 @ { H / M1 } , 1 : Vint  -4 @ { H / M2 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  16 @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ L , 1 : Vint  15 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ M2 , 5 : Vint  -2 @ L , 6 : Vint  5 @ M1 , 7 : Vint  13 @ H , 8 : Vlab  M2 @ M2 , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  14 @ M2 2 : Vint  -1 @ L 3 : Vlab  L @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  M1 @ L 6 : Vlab  L @ L 7 : Vint  0 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 7 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  14 @ M2 2 : Vint  -1 @ L 3 : Vlab  L @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  M1 @ L 6 : Vlab  L @ L 7 : Vint  0 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":13067,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.584362984s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.435650+00:00","trial":7,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ { H / M2 } , 1 : Vlab  M1 @ { M1 / H } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 1 : Vlab  H @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  -2 @ { M1 / H } , 1 : Vlab  L @ { H / L } ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  6 @ { H / M1 } , 1 : Vlab  M2 @ { M1 / H } , Cont2 : 3 : Vint  6 @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  1 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ L , 4 : Vlab  H @ H , 5 : Vlab  L @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vint  3 @ H , 8 : Vlab  H @ H , 9 : Vlab  H @ H ] Stack1:  RetPC: 12 @ L RetLAB: L RetRegs: 0 : Vlab  L @ M1 1 : Vint  18 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vlab  L @ M1 5 : Vptr  (f=(3 @ L);i=0) @ L 6 : Vint  15 @ M2 7 : Vint  0 @ M1 8 : Vint  15 @ L 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 0 Stack2:  RetPC: 12 @ L RetLAB: L RetRegs: 0 : Vlab  L @ M1 1 : Vint  18 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vlab  L @ M1 5 : Vptr  (f=(3 @ L);i=0) @ L 6 : Vint  15 @ M2 7 : Vint  0 @ M1 8 : Vint  15 @ L 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":26447,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.988554001s","timeout":60.0,"timestamp":"2026-01-28T23:14:26.435279+00:00","trial":0,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 13 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ M2 , 1 : Vint  0 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ H , 1 : Vint  15 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { L / H } , 1 : Vint  1 @ M1 , 2 : Vint  3 @ { M2 / L } , 3 : Vint  4 @ { L / H } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  1 @ H , 4 : Vlab  M2 @ H , 5 : Vptr  (f=(0 @ L);i=1) @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vint  14 @ L , 8 : Vint  3 @ M1 , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  L @ M2 2 : Vlab  M1 @ M2 3 : Vlab  M1 @ L 4 : Vlab  M1 @ M2 5 : Vlab  L @ H 6 : Vlab  H @ L 7 : Vint  18 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  M1 @ L  RetReg : 3 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  L @ M2 2 : Vlab  M1 @ M2 3 : Vlab  M1 @ L 4 : Vlab  M1 @ M2 5 : Vlab  L @ H 6 : Vlab  H @ L 7 : Vint  18 @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  M1 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":94,"property":"LLNI","strategy":"TargetedGenerator","time":"0.014150143s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.434405+00:00","trial":3,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  M2 @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ M1 , 3 : Vlab  L @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ H , 1 : Vint  -1 @ M2 , 2 : Vptr  (f=(0 @ L);i=2) @ M1 , 3 : Vptr  (f=(2 @ L);i=3) @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ M1 , 3 : Vint  0 @ M1 , 4 : Vint  0 @ L , 5 : Vlab  M1 @ M2 , 6 : Vlab  H @ H , 7 : Vint  -5 @ M1 , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vlab  H @ L ] Stack1:  RetPC: 7 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  M2 @ M1 2 : Vptr  (f=(2 @ L);i=0) @ H 3 : Vint  1 @ H 4 : Vlab  L @ M1 5 : Vptr  (f=(2 @ L);i=1) @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M2 @ L 9 : Vint  1 @ M2  RetReg : 6 Stack2:  RetPC: 7 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  M2 @ M1 2 : Vptr  (f=(2 @ L);i=0) @ H 3 : Vint  1 @ H 4 : Vlab  L @ M1 5 : Vptr  (f=(2 @ L);i=1) @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  M2 @ L 9 : Vint  1 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":135,"property":"LLNI","strategy":"TargetedGenerator","time":"0.024003983s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.434186+00:00","trial":4,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 7 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  H @ M1 , 2 : Vint  4 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 1 : Vint  2 @ { L / H } , 2 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  11 @ M1 , 5 : Vint  15 @ L , 6 : Vint  6 @ M1 , 7 : Vlab  M1 @ M1 , 8 : Vlab  L @ M2 , 9 : Vint  -3 @ H ] Stack1:  RetPC: 18 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ L 1 : Vint  12 @ M1 2 : Vlab  H @ M2 3 : Vlab  M2 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  L @ M2 6 : Vint  12 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  M1 @ H  RetReg : 4 Stack2:  RetPC: 18 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ L 1 : Vint  12 @ M1 2 : Vlab  H @ M2 3 : Vlab  M2 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  L @ M2 6 : Vint  12 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  M1 @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":198,"property":"LLNI","strategy":"TargetedGenerator","time":"0.034512997s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.433925+00:00","trial":1,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 19 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vint  18 @ { L / H } , 2 : Vlab  M1 @ { M2 / H } , 3 : Vlab  M1 @ { M2 / L } , Cont2 : 5 : Vptr  (f=(2 @ L);i=0) @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vptr  (f=(2 @ L);i=3) @ L , 2 : Vptr  (f=(1 @ L);i=0) @ H , 3 : Vint  0 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ L , 7 : Vlab  H @ M1 , 8 : Vlab  L @ M1 , 9 : Vptr  (f=(2 @ L);i=3) @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  10 @ M2 2 : Vlab  L @ M1 3 : Vint  8 @ M1 4 : Vlab  H @ M2 5 : Vlab  M1 @ L 6 : Vlab  H @ M2 7 : Vptr  (f=(2 @ L);i=3) @ L 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vint  12 @ M2  RetReg : 8 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  10 @ M2 2 : Vlab  L @ M1 3 : Vint  8 @ M1 4 : Vlab  H @ M2 5 : Vlab  M1 @ L 6 : Vlab  H @ M2 7 : Vptr  (f=(2 @ L);i=3) @ L 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vint  12 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":219,"property":"LLNI","strategy":"TargetedGenerator","time":"0.055099964s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.433990+00:00","trial":5,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 10 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vint  4 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ H , 1 : Vlab  L @ M2 , 2 : Vptr  (f=(1 @ L);i=0) @ H , 3 : Vint  5 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  -4 @ M1 , 5 : Vint  -3 @ H , 6 : Vlab  M2 @ H , 7 : Vlab  H @ L , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vint  -5 @ M1 ] Stack1:  RetPC: 5 @ M1 RetLAB: L RetRegs: 0 : Vint  10 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  17 @ L 5 : Vlab  M1 @ H 6 : Vlab  L @ H 7 : Vint  -1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 6 Stack2:  RetPC: 5 @ M1 RetLAB: L RetRegs: 0 : Vint  10 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  M1 @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  17 @ L 5 : Vlab  M1 @ H 6 : Vlab  L @ H 7 : Vint  -1 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":199,"property":"LLNI","strategy":"TargetedGenerator","time":"0.047755003s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.733894+00:00","trial":9,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  16 @ M1 , 1 : Vint  -3 @ H , 2 : Vptr  (f=(3 @ L);i=2) @ M1 , 3 : Vlab  M2 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vlab  M1 @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  M2 @ H , 2 : Vlab  M2 @ L ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ H , 1 : Vint  11 @ H , 2 : Vlab  H @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vlab  M1 @ H , 5 : Vptr  (f=(3 @ L);i=1) @ H , 6 : Vlab  L @ L , 7 : Vint  3 @ L , 8 : Vlab  M2 @ M2 , 9 : Vptr  (f=(1 @ L);i=2) @ M2 ] Stack1:  RetPC: 11 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vint  0 @ H 3 : Vlab  L @ M2 4 : Vptr  (f=(2 @ L);i=0) @ L 5 : Vint  -1 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(3 @ L);i=2) @ L 8 : Vint  13 @ M2 9 : Vptr  (f=(2 @ L);i=0) @ H  RetReg : 2 Stack2:  RetPC: 11 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vint  0 @ H 3 : Vlab  L @ M2 4 : Vptr  (f=(2 @ L);i=0) @ L 5 : Vint  -1 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(3 @ L);i=2) @ L 8 : Vint  13 @ M2 9 : Vptr  (f=(2 @ L);i=0) @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":230,"property":"LLNI","strategy":"TargetedGenerator","time":"0.049896955s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.743296+00:00","trial":6,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 2 : Vlab  H @ L , 3 : Vptr  (f=(0 @ L);i=3) @ { L / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 1 : Vlab  L @ { M2 / H } , Cont2 : 3 : Vint  -5 @ M2  ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / M1 } , 1 : Vint  16 @ { L / M1 } , 2 : Vint  -5 @ { M2 / L } , 3 : Vlab  H @ { M1 / H } ] (3 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vlab  H @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(2 @ L);i=1) @ L , 5 : Vlab  M2 @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vptr  (f=(1 @ L);i=1) @ H , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vint  18 @ M2 ] Stack1:  RetPC: 10 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ H 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vlab  M2 @ M2 4 : Vlab  H @ H 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  -5 @ M2 9 : Vlab  L @ L  RetReg : 7 Stack2:  RetPC: 10 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ H 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vlab  M2 @ M2 4 : Vlab  H @ H 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  -5 @ M2 9 : Vlab  L @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":584,"property":"LLNI","strategy":"TargetedGenerator","time":"0.107927084s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.433881+00:00","trial":2,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 12 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(2 @ L);i=0) @ M1 , 2 : Vint  5 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  8 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vptr  (f=(3 @ L);i=3) @ H , 3 : Vlab  L @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vint  1 @ L ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  19 @ M2 , 1 : Vint  4 @ H , 2 : Vlab  M2 @ M1 , 3 : Vint  4 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vint  8 @ M2 , 6 : Vptr  (f=(3 @ L);i=0) @ L , 7 : Vint  17 @ M1 , 8 : Vptr  (f=(0 @ L);i=2) @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  RetPC: 8 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(3 @ L);i=0) @ H 2 : Vptr  (f=(3 @ L);i=2) @ L 3 : Vlab  H @ L 4 : Vint  1 @ M2 5 : Vlab  M2 @ H 6 : Vint  -3 @ M1 7 : Vlab  L @ H 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=2) @ H  RetReg : 5 Stack2:  RetPC: 8 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(3 @ L);i=0) @ H 2 : Vptr  (f=(3 @ L);i=2) @ L 3 : Vlab  H @ L 4 : Vint  1 @ M2 5 : Vlab  M2 @ H 6 : Vint  -3 @ M1 7 : Vlab  L @ H 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=2) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":678,"property":"LLNI","strategy":"TargetedGenerator","time":"0.107073784s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.434478+00:00","trial":8,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vint  1 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  13 @ { M1 / M2 } , 1 : Vlab  M1 @ { L / M2 } , 2 : Vptr  (f=(2 @ L);i=0) @ { M2 / L } , 3 : Vptr  (f=(0 @ L);i=1) @ M2 , Cont2 : 5 : Vint  -4 @ M2  ] (2 @ L)DFR @ L : [ [ 0 : Vint  1 @ M1 , 1 : Vptr  (f=(1 @ L);i=3) @ M1 , 2 : Vint  16 @ H ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { L / M1 } , 1 : Vint  15 @ { L / H } , 2 : Vptr  (f=(2 @ L);i=1) @ { L / M2 } , 3 : Vptr  (f=(2 @ L);i=2) @ { H / M2 } , Cont2 : 5 : Vlab  H @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vlab  L @ M2 , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vlab  M1 @ L , 7 : Vint  1 @ M1 , 8 : Vlab  H @ M1 , 9 : Vptr  (f=(2 @ L);i=1) @ M2 ] Stack1:  RetPC: 8 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=3) @ L 2 : Vptr  (f=(2 @ L);i=0) @ L 3 : Vlab  M2 @ L 4 : Vlab  H @ H 5 : Vlab  L @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  -5 @ H 8 : Vint  -4 @ H 9 : Vint  -4 @ M1  RetReg : 8 Stack2:  RetPC: 8 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=3) @ L 2 : Vptr  (f=(2 @ L);i=0) @ L 3 : Vlab  M2 @ L 4 : Vlab  H @ H 5 : Vlab  L @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  -5 @ H 8 : Vint  -4 @ H 9 : Vint  -4 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":662,"property":"LLNI","strategy":"TargetedGenerator","time":"0.128459930s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.433943+00:00","trial":7,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ L , 2 : Vlab  M1 @ L , 3 : Vlab  L @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vlab  M2 @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vptr  (f=(0 @ L);i=3) @ M2 ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { H / M1 } , 1 : Vptr  (f=(2 @ L);i=0) @ { H / M2 } , 2 : Vptr  (f=(3 @ L);i=2) @ M1 , 3 : Vptr  (f=(2 @ L);i=2) @ { M2 / L } , Cont2 : 5 : Vlab  H @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ H , 3 : Vint  14 @ H , 4 : Vptr  (f=(0 @ L);i=3) @ M1 , 5 : Vlab  M1 @ H , 6 : Vlab  M2 @ L , 7 : Vptr  (f=(0 @ L);i=2) @ L , 8 : Vlab  M1 @ H , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 14 @ M1 RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vlab  L @ L 3 : Vlab  L @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(3 @ L);i=0) @ L 7 : Vint  18 @ M2 8 : Vint  3 @ L 9 : Vint  11 @ L  RetReg : 0 Stack2:  RetPC: 14 @ M1 RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vlab  L @ L 3 : Vlab  L @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(3 @ L);i=0) @ L 7 : Vint  18 @ M2 8 : Vint  3 @ L 9 : Vint  11 @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":1174,"property":"LLNI","strategy":"TargetedGenerator","time":"0.181047916s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.434551+00:00","trial":0,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 3 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  2 @ M2 , 1 : Vint  -2 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ { M1 / L } , 1 : Vint  4 @ { M2 / H } , 2 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  M2 @ M1 ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=2) @ M2 , 1 : Vptr  (f=(3 @ L);i=1) @ H , 2 : Vint  9 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vlab  L @ L , 3 : Vlab  L @ M2 , 4 : Vint  0 @ M1 , 5 : Vlab  H @ H , 6 : Vptr  (f=(2 @ L);i=0) @ M1 , 7 : Vint  0 @ M2 , 8 : Vlab  M1 @ H , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 6 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ H 1 : Vlab  M1 @ H 2 : Vlab  H @ L 3 : Vint  5 @ M1 4 : Vptr  (f=(1 @ L);i=2) @ H 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vint  -3 @ M1 7 : Vint  3 @ L 8 : Vint  5 @ M2 9 : Vptr  (f=(2 @ L);i=1) @ M2  RetReg : 9 Stack2:  RetPC: 6 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ H 1 : Vlab  M1 @ H 2 : Vlab  H @ L 3 : Vint  5 @ M1 4 : Vptr  (f=(1 @ L);i=2) @ H 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vint  -3 @ M1 7 : Vint  3 @ L 8 : Vint  5 @ M2 9 : Vptr  (f=(2 @ L);i=1) @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":18,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.002833128s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.903315+00:00","trial":2,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 3 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / H } , 1 : Vint  -5 @ { M2 / L } , 2 : Vlab  H @ { H / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  6 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  -4 @ H , 5 : Vint  9 @ M2 , 6 : Vlab  M1 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vlab  M2 @ M2 , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 11 @ M1 RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(0 @ L);i=2) @ M1 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vlab  M1 @ H 4 : Vlab  M1 @ L 5 : Vlab  M2 @ L 6 : Vint  -4 @ L 7 : Vint  1 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(2 @ L);i=2) @ M1  RetReg : 8 Stack2:  RetPC: 11 @ M1 RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(0 @ L);i=2) @ M1 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vlab  M1 @ H 4 : Vlab  M1 @ L 5 : Vlab  M2 @ L 6 : Vint  -4 @ L 7 : Vint  1 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(2 @ L);i=2) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":138,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.018264055s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.903421+00:00","trial":3,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 15 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(0 @ L);i=1) @ M1 , 2 : Vlab  M1 @ L , 3 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M2 , 4 : Vint  0 @ M1 , 5 : Vint  0 @ M1 , 6 : Vint  4 @ H , 7 : Vlab  H @ H , 8 : Vint  5 @ H , 9 : Vint  -1 @ M1 ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M2 @ M2 3 : Vint  -4 @ H 4 : Vlab  L @ L 5 : Vint  5 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  0 @ M1 8 : Vlab  M2 @ M1 9 : Vlab  M1 @ L  RetReg : 8 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M2 @ M2 3 : Vint  -4 @ H 4 : Vlab  L @ L 5 : Vint  5 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  0 @ M1 8 : Vlab  M2 @ M1 9 : Vlab  M1 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":180,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.031015873s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.903590+00:00","trial":6,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 7 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  M2 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M2 / M1 } , 1 : Vint  16 @ L , 2 : Vint  -5 @ { M1 / M2 } ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=2) @ { H / M1 } , 1 : Vint  19 @ { M1 / H } , 2 : Vint  1 @ { H / M2 } , Cont2 : 4 : Vlab  H @ M1  ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M1 @ M1 , 2 : Vlab  L @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vlab  L @ M1 , 7 : Vlab  M1 @ M1 , 8 : Vlab  M1 @ M2 , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 7 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ L 1 : Vlab  M1 @ H 2 : Vptr  (f=(2 @ L);i=2) @ H 3 : Vint  19 @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  10 @ H 6 : Vlab  M1 @ L 7 : Vlab  M1 @ H 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vlab  M2 @ L  RetReg : 3 Stack2:  RetPC: 7 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ L 1 : Vlab  M1 @ H 2 : Vptr  (f=(2 @ L);i=2) @ H 3 : Vint  19 @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  10 @ H 6 : Vlab  M1 @ L 7 : Vlab  M1 @ H 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vlab  M2 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":130,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.021175861s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.921382+00:00","trial":9,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 19 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ H , 1 : Vint  3 @ M2 , 2 : Vptr  (f=(2 @ L);i=2) @ H , 3 : Vlab  M1 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M1 / H } , 1 : Vint  3 @ { M1 / H } , Cont2 : 3 : Vlab  M1 @ M2  ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  -5 @ { L / M1 } , Cont2 : 4 : Vptr  (f=(0 @ L);i=2) @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  -1 @ L , 4 : Vint  -4 @ H , 5 : Vint  -3 @ M1 , 6 : Vlab  L @ M2 , 7 : Vlab  H @ M1 , 8 : Vint  14 @ H , 9 : Vlab  L @ H ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ M1 1 : Vlab  M1 @ M1 2 : Vlab  M2 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vlab  M1 @ M2 5 : Vint  18 @ M1 6 : Vptr  (f=(2 @ L);i=0) @ M2 7 : Vint  5 @ M2 8 : Vint  5 @ L 9 : Vint  2 @ L  RetReg : 6 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ M1 1 : Vlab  M1 @ M1 2 : Vlab  M2 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vlab  M1 @ M2 5 : Vint  18 @ M1 6 : Vptr  (f=(2 @ L);i=0) @ M2 7 : Vint  5 @ M2 8 : Vint  5 @ L 9 : Vint  2 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":303,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.064277172s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.903493+00:00","trial":8,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 15 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ L , 1 : Vint  3 @ L , 2 : Vlab  H @ { H / M2 } , Cont2 : 4 : Vlab  H @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ M1 , 2 : Vlab  M1 @ M2 , 3 : Vptr  (f=(1 @ L);i=1) @ H ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vint  -4 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  L @ M1 , 4 : Vlab  M2 @ H , 5 : Vlab  L @ L , 6 : Vlab  M2 @ M2 , 7 : Vptr  (f=(2 @ L);i=2) @ L , 8 : Vint  14 @ H , 9 : Vptr  (f=(1 @ L);i=3) @ M2 ] Stack1:  RetPC: 11 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M2 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  -3 @ M2 5 : Vint  5 @ M2 6 : Vlab  L @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  6 @ L 9 : Vlab  H @ M2  RetReg : 2 Stack2:  RetPC: 11 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M2 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  -3 @ M2 5 : Vint  5 @ M2 6 : Vlab  L @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  6 @ L 9 : Vlab  H @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":230,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.067014933s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.903630+00:00","trial":1,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 11 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ L , 1 : Vint  1 @ M1 , 2 : Vptr  (f=(0 @ L);i=2) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { M1 / L } , 1 : Vint  13 @ { M1 / L } , 2 : Vptr  (f=(1 @ L);i=2) @ M2 , Cont2 : 4 : Vint  19 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vlab  M2 @ M1 , 5 : Vlab  H @ L , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vlab  H @ H , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 9 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  0 @ H 2 : Vint  0 @ L 3 : Vlab  M2 @ M1 4 : Vint  -2 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  7 @ H 7 : Vlab  M2 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  L @ M1  RetReg : 2 Stack2:  RetPC: 9 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  0 @ H 2 : Vint  0 @ L 3 : Vlab  M2 @ M1 4 : Vint  -2 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  7 @ H 7 : Vlab  M2 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  L @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":309,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.070070982s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.903093+00:00","trial":0,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(0 @ L);i=2) @ H , 2 : Vptr  (f=(2 @ L);i=1) @ H , 3 : Vlab  L @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vint  10 @ { L / M1 } , 2 : Vint  1 @ { M2 / H } , 3 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } ] (2 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / L } , 1 : Vlab  M2 @ { M2 / H } , 2 : Vptr  (f=(0 @ L);i=1) @ { L / H } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vint  -1 @ L , 5 : Vint  2 @ H , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vlab  M2 @ M1 , 8 : Vlab  H @ M1 , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 9 @ L RetLAB: L RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M1 @ M2 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=2) @ M1 4 : Vlab  L @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  H @ M1 7 : Vptr  (f=(1 @ L);i=3) @ M2 8 : Vptr  (f=(1 @ L);i=2) @ M1 9 : Vlab  M2 @ L  RetReg : 5 Stack2:  RetPC: 9 @ L RetLAB: L RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M1 @ M2 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=2) @ M1 4 : Vlab  L @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  H @ M1 7 : Vptr  (f=(1 @ L);i=3) @ M2 8 : Vptr  (f=(1 @ L);i=2) @ M1 9 : Vlab  M2 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":355,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.078124046s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.903409+00:00","trial":5,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 12 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  19 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ { L / M1 } , 1 : Vint  3 @ { L / M2 } , 2 : Vlab  L @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  3 @ M2 , 4 : Vptr  (f=(0 @ L);i=1) @ H , 5 : Vint  17 @ H , 6 : Vlab  M2 @ H , 7 : Vptr  (f=(2 @ L);i=2) @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vint  2 @ M2 ] Stack1:  RetPC: 3 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  M2 @ M2 5 : Vlab  M1 @ M1 6 : Vint  -2 @ H 7 : Vlab  H @ M2 8 : Vlab  M1 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 9 Stack2:  RetPC: 3 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  M2 @ M2 5 : Vlab  M1 @ M1 6 : Vint  -2 @ H 7 : Vlab  H @ M2 8 : Vlab  M1 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":561,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.095746994s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.903741+00:00","trial":7,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BRet 1 : BRet 2 : BRet 3 : BRet 4 : BRet 5 : BRet 6 : BRet 7 : BRet 8 : BRet 9 : BRet 10 : BRet 11 : BRet 12 : BRet 13 : BRet 14 : BRet 15 : BRet 16 : BRet 17 : BRet 18 : BRet 19 : BRet  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ H , 1 : Vint  0 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ L , 2 : Vlab  M2 @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  11 @ H , 1 : Vlab  M1 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ L , 4 : Vlab  H @ H , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ M2 , 7 : Vlab  M1 @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  RetPC: 9 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vint  17 @ M2 2 : Vlab  L @ M2 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  L @ M1 5 : Vlab  H @ M1 6 : Vint  3 @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  H @ L 9 : Vint  -1 @ M2  RetReg : 7 Stack2:  RetPC: 9 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vint  17 @ M2 2 : Vlab  L @ M2 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  L @ M1 5 : Vlab  H @ M1 6 : Vint  3 @ L 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  H @ L 9 : Vint  -1 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBRet_5"],"passed":874,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.103834867s","timeout":60.0,"timestamp":"2026-01-28T23:14:27.941867+00:00","trial":4,"workload":"IFC"},"hash":"4aabb18a088f56c4cc4e9114698decd6db982679"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 3 1 : Jump 3  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ L , 1 : Vint  -1 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 1 : Vlab  M2 @ M1 , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 5 : Vint  0 @ M2 , 6 : Vint  0 @ { H / M2 } , 7 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 8 : Vint  0 @ { L / M1 } , 9 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  -2 @ H 1 : Vlab  M2 @ M2 2 : Vlab  H @ H 3 : Vint  1 @ M2 4 : Vint  -2 @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M2 @ M2 7 : Vint  3 @ M1 8 : Vint  2 @ L 9 : Vint  -4 @ M2  RetReg : 7 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vint  -2 @ H 1 : Vlab  M2 @ M2 2 : Vlab  H @ H 3 : Vint  1 @ M2 4 : Vint  -2 @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M2 @ M2 7 : Vint  3 @ M1 8 : Vint  2 @ L 9 : Vint  -4 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":58,"property":"LLNI","strategy":"BespokeGenerator","time":"0.003226042s","timeout":60.0,"timestamp":"2026-01-28T23:14:58.816586+00:00","trial":4,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 8 1 : Jump 8  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 1 : Vint  1 @ { M2 / L } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 2 : Vint  0 @ L , 3 : Vint  0 @ { M1 / H } , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 6 : Vlab  M2 @ L , 7 : Vlab  M2 @ M1 , 8 : Vint  0 @ { L / M1 } , 9 : Vlab  L @ { M1 / L } ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vlab  M2 @ M2 2 : Vint  1 @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  -4 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  L @ H 7 : Vint  -2 @ H 8 : Vlab  M2 @ M2 9 : Vlab  L @ H  RetReg : 0 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vlab  M2 @ M2 2 : Vint  1 @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  -4 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  L @ H 7 : Vint  -2 @ H 8 : Vlab  M2 @ M2 9 : Vlab  L @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":64,"property":"LLNI","strategy":"BespokeGenerator","time":"0.003055096s","timeout":60.0,"timestamp":"2026-01-28T23:14:58.816416+00:00","trial":3,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ { M2 / H } , 1 : Vint  3 @ { H / M2 } , Cont2 : 3 : Vint  5 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vint  5 @ H , 9 : Vint  0 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  1 @ M1 2 : Vlab  M1 @ M2 3 : Vlab  M1 @ H 4 : Vlab  H @ M2 5 : Vint  0 @ M1 6 : Vint  -2 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vlab  M1 @ M2 9 : Vlab  L @ L  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  1 @ M1 2 : Vlab  M1 @ M2 3 : Vlab  M1 @ H 4 : Vlab  H @ M2 5 : Vint  0 @ M1 6 : Vint  -2 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vlab  M1 @ M2 9 : Vlab  L @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":82,"property":"LLNI","strategy":"BespokeGenerator","time":"0.006147861s","timeout":60.0,"timestamp":"2026-01-28T23:14:58.816247+00:00","trial":5,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 5 1 : Jump 5  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  1 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vlab  L @ M1 , 4 : Vlab  L @ L , 5 : Vint  0 @ M2 , 6 : Vint  0 @ L , 7 : Vlab  L @ M1 , 8 : Vint  -3 @ L , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -3 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  L @ H 3 : Vint  1 @ L 4 : Vlab  M1 @ M1 5 : Vlab  L @ L 6 : Vlab  L @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  L @ M2 9 : Vint  5 @ M2  RetReg : 3 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -3 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  L @ H 3 : Vint  1 @ L 4 : Vlab  M1 @ M1 5 : Vlab  L @ L 6 : Vlab  L @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  L @ M2 9 : Vint  5 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":98,"property":"LLNI","strategy":"BespokeGenerator","time":"0.010627985s","timeout":60.0,"timestamp":"2026-01-28T23:14:58.816518+00:00","trial":8,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 9 1 : Jump 9  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M2 , 1 : Vint  -5 @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ M2 , 5 : Vint  1 @ { H / M2 } , 6 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 7 : Vint  1 @ L , 8 : Vint  1 @ { L / M2 } , 9 : Vint  1 @ { M2 / H } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vlab  L @ M1 2 : Vint  -1 @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  1 @ H 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  2 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  M1 @ H  RetReg : 9 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vlab  L @ M1 2 : Vint  -1 @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  1 @ H 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  2 @ H 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  M1 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":71,"property":"LLNI","strategy":"BespokeGenerator","time":"0.012706995s","timeout":60.0,"timestamp":"2026-01-28T23:14:58.816478+00:00","trial":1,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 7 1 : Jump 7  PC: { 0 @ M2 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vint  1 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ { M1 / H } , 3 : Vlab  L @ M1 , 4 : Vint  2 @ { L / M2 } , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vint  0 @ { H / M2 } , 8 : Vlab  M2 @ { M2 / H } , 9 : Vint  -5 @ { M1 / M2 } ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  4 @ L 4 : Vint  1 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  -4 @ L 7 : Vlab  M1 @ M1 8 : Vint  -3 @ H 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 0 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  4 @ L 4 : Vint  1 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  -4 @ L 7 : Vlab  M1 @ M1 8 : Vint  -3 @ H 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":261,"property":"LLNI","strategy":"BespokeGenerator","time":"0.026253939s","timeout":60.0,"timestamp":"2026-01-28T23:14:58.816611+00:00","trial":7,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 2 1 : Jump 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M1 , 1 : Vint  0 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  4 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vlab  H @ H , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vint  3 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vint  1 @ H ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  0 @ M2 2 : Vint  -1 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  1 @ M2 5 : Vint  4 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vlab  H @ L 8 : Vint  2 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  0 @ M2 2 : Vint  -1 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  1 @ M2 5 : Vint  4 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vlab  H @ L 8 : Vint  2 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":102,"property":"LLNI","strategy":"BespokeGenerator","time":"0.013019085s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.040675+00:00","trial":9,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 0 1 : Jump 0  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  H @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  2 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ L , 5 : Vint  5 @ { L / M1 } , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vlab  M2 @ { M2 / L } , 8 : Vint  1 @ { H / L } , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vlab  M1 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  1 @ H 9 : Vlab  H @ H  RetReg : 1 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vlab  M1 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  1 @ H 9 : Vlab  H @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":530,"property":"LLNI","strategy":"BespokeGenerator","time":"0.037714005s","timeout":60.0,"timestamp":"2026-01-28T23:14:58.816492+00:00","trial":2,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 1 1 : Jump 1  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { H / M2 } , 1 : Vlab  M2 @ { L / M2 } , Cont2 : 3 : Vint  1 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 1 : Vint  -3 @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ { L / M2 } , 3 : Vint  2 @ { L / M2 } , 4 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 5 : Vlab  L @ { L / M2 } , 6 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  0 @ L 5 : Vint  -5 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  M2 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vint  1 @ M2  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  0 @ L 5 : Vint  -5 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  M2 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vint  1 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":719,"property":"LLNI","strategy":"BespokeGenerator","time":"0.041753054s","timeout":60.0,"timestamp":"2026-01-28T23:14:58.816218+00:00","trial":0,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 1 1 : Jump 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { H / L } , 1 : Vptr  (f=(0 @ L);i=1) @ H , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ L , 1 : Vlab  M1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=1) @ H , 6 : Vlab  L @ M1 , 7 : Vint  0 @ M2 , 8 : Vint  -5 @ M1 , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  -5 @ M2 4 : Vlab  L @ L 5 : Vlab  L @ L 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  M2 @ M2 9 : Vint  0 @ L  RetReg : 5 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  -5 @ M2 4 : Vlab  L @ L 5 : Vlab  L @ L 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  M2 @ M2 9 : Vint  0 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":515,"property":"LLNI","strategy":"BespokeGenerator","time":"0.037786007s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.034735+00:00","trial":6,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 4 1 : Jump 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  0 @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 1 : Vptr  (f=(2 @ L);i=1) @ { H / L } ] (3 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vint  4 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  1 @ M1 , 5 : Vint  -4 @ M2 , 6 : Vint  -3 @ M2 , 7 : Vptr  (f=(2 @ L);i=1) @ M2 , 8 : Vlab  L @ M2 , 9 : Vptr  (f=(3 @ L);i=0) @ L ] Stack1:  RetPC: 19 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vlab  M2 @ M1 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vlab  M1 @ M1 4 : Vptr  (f=(3 @ L);i=1) @ H 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  7 @ L 8 : Vint  -1 @ L 9 : Vint  4 @ H  RetReg : 8 Stack2:  RetPC: 19 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vlab  M2 @ M1 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vlab  M1 @ M1 4 : Vptr  (f=(3 @ L);i=1) @ H 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  7 @ L 8 : Vint  -1 @ L 9 : Vint  4 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":2979,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.135229111s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.088049+00:00","trial":5,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 2 1 : Jump 2  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vlab  L @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vlab  M2 @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { L / M2 } , 3 : Vlab  M1 @ { L / M2 } , 4 : Vint  0 @ L , 5 : Vint  0 @ { M2 / L } , 6 : Vlab  L @ { M2 / H } , 7 : Vint  -1 @ { L / M1 } , 8 : Vlab  H @ { H / M1 } , 9 : Vint  17 @ H ] Stack1:  RetPC: 13 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  -5 @ M2 3 : Vlab  H @ H 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  5 @ L 7 : Vint  0 @ L 8 : Vint  4 @ L 9 : Vint  3 @ L  RetReg : 7 Stack2:  RetPC: 13 @ L RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vint  -5 @ M2 3 : Vlab  H @ H 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  5 @ L 7 : Vint  0 @ L 8 : Vint  4 @ L 9 : Vint  3 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":3202,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.133350849s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.087343+00:00","trial":0,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  12 @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , Cont2 : 3 : Vlab  M2 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  19 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vint  0 @ L , 7 : Vint  6 @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 4 @ L RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ M1 2 : Vint  15 @ L 3 : Vint  15 @ H 4 : Vlab  M1 @ M1 5 : Vlab  H @ M1 6 : Vint  18 @ M1 7 : Vlab  M2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 3 Stack2:  RetPC: 4 @ L RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ M1 2 : Vint  15 @ L 3 : Vint  15 @ H 4 : Vlab  M1 @ M1 5 : Vlab  H @ M1 6 : Vint  18 @ M1 7 : Vlab  M2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":777,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.041759968s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.231879+00:00","trial":9,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 1 1 : Jump 1  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ M2 , Cont2 : 3 : Vint  15 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vlab  H @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vlab  L @ H , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vlab  M1 @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vint  10 @ M2 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  1 @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  5 @ L 6 : Vint  4 @ M1 7 : Vlab  L @ H 8 : Vint  2 @ M2 9 : Vint  6 @ H  RetReg : 0 Stack2:  RetPC: 14 @ L RetLAB: L RetRegs: 0 : Vint  10 @ M2 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  1 @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  5 @ L 6 : Vint  4 @ M1 7 : Vlab  L @ H 8 : Vint  2 @ M2 9 : Vint  6 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":3776,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.205912113s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.087625+00:00","trial":1,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 8 1 : Jump 8  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { H / M2 } , 1 : Vptr  (f=(2 @ L);i=0) @ { M2 / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ L , 1 : Vint  5 @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vint  14 @ M2 , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  16 @ M1 , 6 : Vptr  (f=(2 @ L);i=1) @ M1 , 7 : Vlab  M2 @ L , 8 : Vint  0 @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ H ] Stack1:  RetPC: 2 @ L RetLAB: L RetRegs: 0 : Vint  -2 @ M1 1 : Vlab  L @ H 2 : Vlab  M2 @ M2 3 : Vint  -4 @ H 4 : Vint  -5 @ M1 5 : Vlab  M1 @ H 6 : Vptr  (f=(2 @ L);i=1) @ M1 7 : Vlab  L @ H 8 : Vint  5 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 9 Stack2:  RetPC: 2 @ L RetLAB: L RetRegs: 0 : Vint  -2 @ M1 1 : Vlab  L @ H 2 : Vlab  M2 @ M2 3 : Vint  -4 @ H 4 : Vint  -5 @ M1 5 : Vlab  M1 @ H 6 : Vptr  (f=(2 @ L);i=1) @ M1 7 : Vlab  L @ H 8 : Vint  5 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":4480,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.268787861s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.087732+00:00","trial":7,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 6 1 : Jump 6  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 1 : Vptr  (f=(2 @ L);i=0) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(2 @ L);i=0) @ { L / H } , Cont2 : 3 : Vptr  (f=(2 @ L);i=0) @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vint  14 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vptr  (f=(2 @ L);i=0) @ L , 6 : Vint  1 @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vint  14 @ M2 , 9 : Vlab  M2 @ M2 ] Stack1:  RetPC: 4 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  3 @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  -5 @ M1 4 : Vint  13 @ M1 5 : Vint  -2 @ M2 6 : Vlab  M1 @ M1 7 : Vlab  L @ M1 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 0 Stack2:  RetPC: 4 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  3 @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  -5 @ M1 4 : Vint  13 @ M1 5 : Vint  -2 @ M2 6 : Vlab  M1 @ M1 7 : Vlab  L @ M1 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":5271,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.294872999s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.087413+00:00","trial":2,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 3 1 : Jump 3  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  18 @ { H / M1 } , 1 : Vlab  L @ { M1 / L } , Cont2 : 3 : Vint  -2 @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vint  2 @ H , 1 : Vlab  H @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { L / M2 } , 1 : Vint  3 @ { L / H } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ M2 , 3 : Vint  0 @ M1 , 4 : Vint  0 @ H , 5 : Vint  9 @ M2 , 6 : Vint  -2 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vptr  (f=(0 @ L);i=0) @ H , 9 : Vptr  (f=(1 @ L);i=0) @ L ] Stack1:  RetPC: 12 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vlab  H @ M2 3 : Vint  -3 @ M1 4 : Vptr  (f=(2 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  14 @ M2 7 : Vint  -3 @ H 8 : Vint  -1 @ L 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 2 Stack2:  RetPC: 12 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vlab  H @ M2 3 : Vint  -3 @ M1 4 : Vptr  (f=(2 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  14 @ M2 7 : Vint  -3 @ H 8 : Vint  -1 @ L 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":3561,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.169746876s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.230799+00:00","trial":6,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 0 1 : Jump 0  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ H , 1 : Vint  -3 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(1 @ L);i=1) @ H , 6 : Vlab  L @ H , 7 : Vlab  M1 @ L , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 2 @ L RetLAB: M2 RetRegs: 0 : Vint  18 @ M1 1 : Vlab  H @ M1 2 : Vint  1 @ M1 3 : Vint  3 @ M1 4 : Vint  10 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  M2 @ L 7 : Vlab  M1 @ M2 8 : Vint  2 @ H 9 : Vint  2 @ M1  RetReg : 3 Stack2:  RetPC: 2 @ L RetLAB: M2 RetRegs: 0 : Vint  18 @ M1 1 : Vlab  H @ M1 2 : Vint  1 @ M1 3 : Vint  3 @ M1 4 : Vint  10 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  M2 @ L 7 : Vlab  M1 @ M2 8 : Vint  2 @ H 9 : Vint  2 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":9577,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.491685867s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.087862+00:00","trial":8,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 8 1 : Jump 8  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  9 @ { H / M1 } , 1 : Vptr  (f=(2 @ L);i=1) @ { H / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  -1 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 1 : Vint  1 @ { L / M2 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  -4 @ H , 6 : Vptr  (f=(2 @ L);i=1) @ M2 , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vint  0 @ H , 9 : Vint  19 @ H ] Stack1:  RetPC: 10 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vlab  L @ H 3 : Vint  14 @ M2 4 : Vint  8 @ H 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vlab  H @ M2 7 : Vint  1 @ H 8 : Vlab  H @ M1 9 : Vint  -1 @ L  RetReg : 6 Stack2:  RetPC: 10 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vlab  L @ H 3 : Vint  14 @ M2 4 : Vint  8 @ H 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vlab  H @ M2 7 : Vint  1 @ H 8 : Vlab  H @ M1 9 : Vint  -1 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":17391,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.681910992s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.088297+00:00","trial":4,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 3 1 : Jump 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  11 @ H , 1 : Vint  -5 @ { M2 / L } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vptr  (f=(2 @ L);i=1) @ { H / L } , Cont2 : 3 : Vint  1 @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ M2 , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(2 @ L);i=1) @ M2 , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vint  5 @ L , 8 : Vptr  (f=(2 @ L);i=0) @ H , 9 : Vlab  L @ H ] Stack1:  RetPC: 8 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(2 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  1 @ H 4 : Vlab  M2 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  5 @ M1 7 : Vint  5 @ M2 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 6 Stack2:  RetPC: 8 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(2 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  1 @ H 4 : Vlab  M2 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  5 @ M1 7 : Vint  5 @ M2 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":16362,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.686863899s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.088173+00:00","trial":3,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 8 1 : Jump 8 2 : Jump 8 3 : Jump 8 4 : Jump 8 5 : Jump 8 6 : Jump 8 7 : Jump 8 8 : Jump 8 9 : Jump 8 10 : Jump 8 11 : Jump 8 12 : Jump 8 13 : Jump 8 14 : Jump 8 15 : Jump 8 16 : Jump 8 17 : Jump 8 18 : Jump 8 19 : Jump 8  PC: { 7 @ H / 6 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  H @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vlab  H @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  4 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { H / M2 } , 5 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 6 : Vlab  H @ { L / M2 } , 7 : Vint  1 @ { L / H } , 8 : Vint  2 @ { M2 / H } , 9 : Vlab  H @ { M2 / H } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  19 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  5 @ M2 4 : Vlab  L @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vint  19 @ L 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  M1 @ M2 9 : Vlab  H @ M2  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vint  19 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  5 @ M2 4 : Vlab  L @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vint  19 @ L 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  M1 @ M2 9 : Vlab  H @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":71,"property":"LLNI","strategy":"TargetedGenerator","time":"0.019824982s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.785939+00:00","trial":7,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 0 1 : Jump 0 2 : Jump 0 3 : Jump 0 4 : Jump 0 5 : Jump 0 6 : Jump 0 7 : Jump 0 8 : Jump 0 9 : Jump 0 10 : Jump 0 11 : Jump 0 12 : Jump 0 13 : Jump 0 14 : Jump 0 15 : Jump 0 16 : Jump 0 17 : Jump 0 18 : Jump 0 19 : Jump 0  PC: { 19 @ H / 8 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=2) @ M1 , 2 : Vint  4 @ { M2 / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  M2 @ L , Cont2 : 3 : Vlab  H @ H  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vptr  (f=(2 @ L);i=0) @ L , Cont2 : 3 : Vlab  L @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { H / M1 } , 3 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 4 : Vlab  H @ { M1 / M2 } , 5 : Vlab  L @ { M1 / M2 } , 6 : Vptr  (f=(2 @ L);i=0) @ M1 , 7 : Vlab  L @ { M1 / H } , 8 : Vint  1 @ { M2 / M1 } , 9 : Vptr  (f=(0 @ L);i=2) @ H ] Stack1:  RetPC: 6 @ M1 RetLAB: H RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(2 @ L);i=0) @ M2 2 : Vint  -3 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  3 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  0 @ H 7 : Vint  5 @ M1 8 : Vlab  L @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 5 Stack2:  RetPC: 6 @ M1 RetLAB: H RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(2 @ L);i=0) @ M2 2 : Vint  -3 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vint  3 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  0 @ H 7 : Vint  5 @ M1 8 : Vlab  L @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":13,"property":"LLNI","strategy":"TargetedGenerator","time":"0.011390924s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.785993+00:00","trial":2,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 4 1 : Jump 4 2 : Jump 4 3 : Jump 4 4 : Jump 4 5 : Jump 4 6 : Jump 4 7 : Jump 4 8 : Jump 4 9 : Jump 4 10 : Jump 4 11 : Jump 4 12 : Jump 4 13 : Jump 4 14 : Jump 4 15 : Jump 4 16 : Jump 4 17 : Jump 4 18 : Jump 4 19 : Jump 4  PC: { 0 @ M2 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 1 : Vint  13 @ { H / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  11 @ M2 , 1 : Vlab  H @ M1 , 2 : Vlab  L @ M2 , 3 : Vlab  H @ M2 ] (2 @ L)DFR @ H : [ [ 0 : Vlab  L @ M1 , 1 : Vint  11 @ M1 , Cont2 : 3 : Vlab  L @ M2  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  12 @ { M2 / L } , 1 : Vint  0 @ { H / L } , 2 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  15 @ L , 4 : Vint  0 @ { L / M2 } , 5 : Vint  4 @ M2 , 6 : Vlab  M2 @ H , 7 : Vptr  (f=(2 @ L);i=1) @ { L / H } , 8 : Vlab  H @ { L / H } , 9 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ H 1 : Vlab  H @ M2 2 : Vptr  (f=(3 @ L);i=1) @ H 3 : Vptr  (f=(1 @ L);i=2) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vint  7 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 8 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ H 1 : Vlab  H @ M2 2 : Vptr  (f=(3 @ L);i=1) @ H 3 : Vptr  (f=(1 @ L);i=2) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vint  7 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":92,"property":"LLNI","strategy":"TargetedGenerator","time":"0.023994923s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.785167+00:00","trial":0,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 4 1 : Jump 4 2 : Jump 4 3 : Jump 4 4 : Jump 4 5 : Jump 4 6 : Jump 4 7 : Jump 4 8 : Jump 4 9 : Jump 4 10 : Jump 4 11 : Jump 4 12 : Jump 4 13 : Jump 4 14 : Jump 4 15 : Jump 4 16 : Jump 4 17 : Jump 4 18 : Jump 4 19 : Jump 4  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ H , 1 : Vlab  H @ M2 , 2 : Vptr  (f=(1 @ L);i=1) @ M2 , 3 : Vlab  H @ L ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { M2 / M1 } , 1 : Vlab  H @ { H / M2 } , 2 : Vint  9 @ { M1 / L } , 3 : Vptr  (f=(1 @ L);i=2) @ { H / M1 } , Cont2 : 5 : Vlab  H @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vint  0 @ M2 , 8 : Vlab  L @ M1 , 9 : Vptr  (f=(0 @ L);i=3) @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=2) @ M1 3 : Vptr  (f=(0 @ L);i=3) @ H 4 : Vlab  H @ M1 5 : Vlab  M1 @ H 6 : Vlab  M2 @ H 7 : Vlab  L @ H 8 : Vint  5 @ H 9 : Vlab  L @ M2  RetReg : 3 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=2) @ M1 3 : Vptr  (f=(0 @ L);i=3) @ H 4 : Vlab  H @ M1 5 : Vlab  M1 @ H 6 : Vlab  M2 @ H 7 : Vlab  L @ H 8 : Vint  5 @ H 9 : Vlab  L @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":4,"property":"LLNI","strategy":"TargetedGenerator","time":"0.030975819s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.785506+00:00","trial":3,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 0 1 : Jump 0 2 : Jump 0 3 : Jump 0 4 : Jump 0 5 : Jump 0 6 : Jump 0 7 : Jump 0 8 : Jump 0 9 : Jump 0 10 : Jump 0 11 : Jump 0 12 : Jump 0 13 : Jump 0 14 : Jump 0 15 : Jump 0 16 : Jump 0 17 : Jump 0 18 : Jump 0 19 : Jump 0  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  14 @ H , 1 : Vlab  H @ { M1 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , Cont2 : 3 : Vptr  (f=(2 @ L);i=1) @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vint  4 @ L , 1 : Vint  -2 @ L , 2 : Vlab  L @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vlab  L @ M2 , 3 : Vint  1 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ L , 6 : Vlab  L @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vlab  M1 @ L , 9 : Vint  -1 @ M1 ] Stack1:  RetPC: 9 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  L @ L 3 : Vlab  M2 @ M2 4 : Vptr  (f=(2 @ L);i=1) @ M1 5 : Vint  8 @ M1 6 : Vint  19 @ M1 7 : Vint  -3 @ L 8 : Vint  14 @ M2 9 : Vlab  L @ L  RetReg : 7 Stack2:  RetPC: 9 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  L @ L 3 : Vlab  M2 @ M2 4 : Vptr  (f=(2 @ L);i=1) @ M1 5 : Vint  8 @ M1 6 : Vint  19 @ M1 7 : Vint  -3 @ L 8 : Vint  14 @ M2 9 : Vlab  L @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":47,"property":"LLNI","strategy":"TargetedGenerator","time":"0.033514977s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.785260+00:00","trial":5,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 5 1 : Jump 5 2 : Jump 5 3 : Jump 5 4 : Jump 5 5 : Jump 5 6 : Jump 5 7 : Jump 5 8 : Jump 5 9 : Jump 5 10 : Jump 5 11 : Jump 5 12 : Jump 5 13 : Jump 5 14 : Jump 5 15 : Jump 5 16 : Jump 5 17 : Jump 5 18 : Jump 5 19 : Jump 5  PC: 2 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vlab  H @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ M1 , 1 : Vptr  (f=(1 @ L);i=2) @ { M1 / M2 } , 2 : Vint  3 @ { M2 / M1 } , 3 : Vlab  M1 @ M2 , Cont2 : 5 : Vptr  (f=(1 @ L);i=3) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vlab  M2 @ H , 8 : Vlab  M2 @ M2 , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vint  3 @ M2 1 : Vint  12 @ M2 2 : Vint  19 @ H 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=2) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  M1 @ M1 9 : Vint  0 @ M2  RetReg : 4 Stack2:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vint  3 @ M2 1 : Vint  12 @ M2 2 : Vint  19 @ H 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=2) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  M1 @ M1 9 : Vint  0 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":159,"property":"LLNI","strategy":"TargetedGenerator","time":"0.034281015s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.785681+00:00","trial":1,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 6 1 : Jump 6 2 : Jump 6 3 : Jump 6 4 : Jump 6 5 : Jump 6 6 : Jump 6 7 : Jump 6 8 : Jump 6 9 : Jump 6 10 : Jump 6 11 : Jump 6 12 : Jump 6 13 : Jump 6 14 : Jump 6 15 : Jump 6 16 : Jump 6 17 : Jump 6 18 : Jump 6 19 : Jump 6  PC: { 9 @ M2 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vint  4 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  L @ M2 , 2 : Vlab  H @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  M1 @ { H / L } , 4 : Vint  -5 @ H , 5 : Vint  14 @ { M1 / H } , 6 : Vint  0 @ { L / H } , 7 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 8 : Vint  0 @ { M2 / L } , 9 : Vint  0 @ { H / M2 } ] Stack1:  RetPC: 17 @ L RetLAB: M2 RetRegs: 0 : Vint  17 @ L 1 : Vlab  H @ M2 2 : Vlab  L @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  M2 @ M1 6 : Vint  9 @ H 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  12 @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 4 Stack2:  RetPC: 17 @ L RetLAB: M2 RetRegs: 0 : Vint  17 @ L 1 : Vlab  H @ M2 2 : Vlab  L @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  M2 @ M1 6 : Vint  9 @ H 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  12 @ L 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":185,"property":"LLNI","strategy":"TargetedGenerator","time":"0.053508043s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.785829+00:00","trial":8,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 9 1 : Jump 9 2 : Jump 9 3 : Jump 9 4 : Jump 9 5 : Jump 9 6 : Jump 9 7 : Jump 9 8 : Jump 9 9 : Jump 9 10 : Jump 9 11 : Jump 9 12 : Jump 9 13 : Jump 9 14 : Jump 9 15 : Jump 9 16 : Jump 9 17 : Jump 9 18 : Jump 9 19 : Jump 9  PC: { 12 @ M2 / 17 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 2 : Vptr  (f=(0 @ L);i=0) @ { L / H } , Cont2 : 4 : Vptr  (f=(2 @ L);i=0) @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=2) @ { L / M1 } , 2 : Vint  4 @ { M2 / L } , 3 : Vlab  M2 @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vint  13 @ { L / M2 } , Cont2 : 3 : Vint  15 @ H  ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vint  2 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  M2 @ { M1 / M2 } , 4 : Vint  0 @ { L / M1 } , 5 : Vptr  (f=(2 @ L);i=1) @ { H / M1 } , 6 : Vint  3 @ { M2 / L } , 7 : Vptr  (f=(3 @ L);i=1) @ { M1 / L } , 8 : Vint  17 @ { M1 / L } , 9 : Vint  1 @ { M2 / L } ] Stack1:  RetPC: 18 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vptr  (f=(3 @ L);i=0) @ M1 2 : Vlab  M2 @ H 3 : Vlab  L @ M1 4 : Vlab  H @ M1 5 : Vptr  (f=(3 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=2) @ L 7 : Vlab  H @ L 8 : Vint  4 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 4 Stack2:  RetPC: 18 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vptr  (f=(3 @ L);i=0) @ M1 2 : Vlab  M2 @ H 3 : Vlab  L @ M1 4 : Vlab  H @ M1 5 : Vptr  (f=(3 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=2) @ L 7 : Vlab  H @ L 8 : Vint  4 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":194,"property":"LLNI","strategy":"TargetedGenerator","time":"0.037310839s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.974274+00:00","trial":4,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 4 1 : Jump 4 2 : Jump 4 3 : Jump 4 4 : Jump 4 5 : Jump 4 6 : Jump 4 7 : Jump 4 8 : Jump 4 9 : Jump 4 10 : Jump 4 11 : Jump 4 12 : Jump 4 13 : Jump 4 14 : Jump 4 15 : Jump 4 16 : Jump 4 17 : Jump 4 18 : Jump 4 19 : Jump 4  PC: { 11 @ M2 / 8 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  10 @ { H / M1 } , 1 : Vptr  (f=(3 @ L);i=1) @ { H / M1 } , 2 : Vint  4 @ { L / M1 } , 3 : Vint  0 @ L , Cont2 : 5 : Vptr  (f=(3 @ L);i=1) @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M1 , 1 : Vint  4 @ { M1 / L } , Cont2 : 3 : Vint  13 @ H  ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  M1 @ M1 , 2 : Vint  0 @ L , 3 : Vint  1 @ M2 ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vlab  M1 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { M2 / M1 } , 3 : Vptr  (f=(3 @ L);i=0) @ { L / M2 } , 4 : Vint  2 @ M1 , 5 : Vlab  H @ { M1 / M2 } , 6 : Vlab  L @ { M2 / L } , 7 : Vptr  (f=(3 @ L);i=1) @ { M1 / M2 } , 8 : Vptr  (f=(2 @ L);i=1) @ M1 , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  RetPC: 10 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  5 @ M2 3 : Vlab  L @ H 4 : Vlab  M1 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  9 @ H 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vint  -2 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 Stack2:  RetPC: 10 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  5 @ M2 3 : Vlab  L @ H 4 : Vlab  M1 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vint  9 @ H 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vint  -2 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":198,"property":"LLNI","strategy":"TargetedGenerator","time":"0.039545059s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.979209+00:00","trial":9,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 8 1 : Jump 8 2 : Jump 8 3 : Jump 8 4 : Jump 8 5 : Jump 8 6 : Jump 8 7 : Jump 8 8 : Jump 8 9 : Jump 8 10 : Jump 8 11 : Jump 8 12 : Jump 8 13 : Jump 8 14 : Jump 8 15 : Jump 8 16 : Jump 8 17 : Jump 8 18 : Jump 8 19 : Jump 8  PC: { 14 @ H / 3 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / H } , Cont2 : 3 : Vlab  M1 @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vint  2 @ H , 1 : Vint  8 @ H , 2 : Vint  4 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ { H / M2 } , 1 : Vint  7 @ { H / M1 } , 2 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , Cont2 : 4 : Vlab  L @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 5 : Vint  -1 @ H , 6 : Vlab  M2 @ { M1 / M2 } , 7 : Vlab  M1 @ M2 , 8 : Vint  0 @ { M2 / H } , 9 : Vlab  M2 @ { M1 / H } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":369,"property":"LLNI","strategy":"TargetedGenerator","time":"0.104794025s","timeout":60.0,"timestamp":"2026-01-28T23:14:59.785540+00:00","trial":6,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 5 1 : Jump 5 2 : Jump 5 3 : Jump 5 4 : Jump 5 5 : Jump 5 6 : Jump 5 7 : Jump 5 8 : Jump 5 9 : Jump 5 10 : Jump 5 11 : Jump 5 12 : Jump 5 13 : Jump 5 14 : Jump 5 15 : Jump 5 16 : Jump 5 17 : Jump 5 18 : Jump 5 19 : Jump 5  PC: { 18 @ M1 / 3 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  5 @ M1 , 1 : Vint  -4 @ M1 , 2 : Vlab  M2 @ H , 3 : Vlab  M2 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 1 : Vint  10 @ { L / M1 } , 2 : Vlab  M1 @ { M1 / L } , Cont2 : 4 : Vptr  (f=(2 @ L);i=1) @ M1  ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / H } , 1 : Vint  5 @ { L / M1 } , Cont2 : 3 : Vlab  M1 @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 3 : Vint  0 @ M1 , 4 : Vint  2 @ { M1 / H } , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vint  -5 @ { M2 / M1 } , 9 : Vint  0 @ { L / M1 } ] Stack1:  RetPC: 19 @ H RetLAB: H RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  -2 @ M1 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vptr  (f=(2 @ L);i=0) @ M1 7 : Vlab  L @ L 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vint  8 @ M2  RetReg : 0 Stack2:  RetPC: 19 @ H RetLAB: H RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  -2 @ M1 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vptr  (f=(2 @ L);i=0) @ M1 7 : Vlab  L @ L 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vint  8 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":10,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.002018929s","timeout":60.0,"timestamp":"2026-01-28T23:15:00.055433+00:00","trial":9,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 2 1 : Jump 2 2 : Jump 2 3 : Jump 2 4 : Jump 2 5 : Jump 2 6 : Jump 2 7 : Jump 2 8 : Jump 2 9 : Jump 2 10 : Jump 2 11 : Jump 2 12 : Jump 2 13 : Jump 2 14 : Jump 2 15 : Jump 2 16 : Jump 2 17 : Jump 2 18 : Jump 2 19 : Jump 2  PC: { 6 @ M2 / 12 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=2) @ { M2 / L } , 2 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } , 3 : Vlab  M1 @ { M1 / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ L , 1 : Vlab  H @ M1 , 2 : Vptr  (f=(1 @ L);i=1) @ M2 ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=2) @ { L / M1 } , 2 : Vlab  L @ { H / M2 } , 3 : Vptr  (f=(0 @ L);i=0) @ M1 ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { H / L } , 1 : Vptr  (f=(1 @ L);i=2) @ { M2 / M1 } , 2 : Vint  3 @ { M1 / M2 } , 3 : Vlab  M1 @ { M1 / L } , Cont2 : 5 : Vlab  M1 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vlab  M2 @ { M1 / M2 } , 2 : Vint  0 @ M1 , 3 : Vlab  H @ { L / M1 } , 4 : Vptr  (f=(2 @ L);i=2) @ { M1 / M2 } , 5 : Vint  0 @ L , 6 : Vint  11 @ { M1 / M2 } , 7 : Vint  5 @ { M1 / H } , 8 : Vlab  L @ L , 9 : Vptr  (f=(0 @ L);i=2) @ { M1 / H } ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(3 @ L);i=3) @ M1 3 : Vptr  (f=(1 @ L);i=2) @ M1 4 : Vint  5 @ M1 5 : Vptr  (f=(2 @ L);i=1) @ L 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vlab  L @ M2 8 : Vint  9 @ M1 9 : Vlab  M2 @ M2  RetReg : 8 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(3 @ L);i=3) @ M1 3 : Vptr  (f=(1 @ L);i=2) @ M1 4 : Vint  5 @ M1 5 : Vptr  (f=(2 @ L);i=1) @ L 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vlab  L @ M2 8 : Vint  9 @ M1 9 : Vlab  M2 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":9,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.005256176s","timeout":60.0,"timestamp":"2026-01-28T23:15:00.055681+00:00","trial":1,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9 2 : Jump 9 3 : Jump 9 4 : Jump 9 5 : Jump 9 6 : Jump 9 7 : Jump 9 8 : Jump 9 9 : Jump 9 10 : Jump 9 11 : Jump 9 12 : Jump 9 13 : Jump 9 14 : Jump 9 15 : Jump 9 16 : Jump 9 17 : Jump 9 18 : Jump 9 19 : Jump 9  PC: 16 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -5 @ H , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { L / H } , 1 : Vint  15 @ { M2 / M1 } , 2 : Vptr  (f=(1 @ L);i=2) @ { L / M2 } , Cont2 : 4 : Vlab  H @ H  ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ H , 1 : Vptr  (f=(2 @ L);i=0) @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(0 @ L);i=1) @ H , 5 : Vptr  (f=(2 @ L);i=1) @ H , 6 : Vlab  H @ L , 7 : Vint  9 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vint  5 @ H ] Stack1:  RetPC: 14 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vlab  H @ M2 2 : Vlab  L @ L 3 : Vint  0 @ M1 4 : Vint  -1 @ L 5 : Vlab  L @ H 6 : Vlab  H @ M1 7 : Vint  -5 @ M1 8 : Vint  15 @ M1 9 : Vlab  M2 @ L  RetReg : 5 Stack2:  RetPC: 14 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vlab  H @ M2 2 : Vlab  L @ L 3 : Vint  0 @ M1 4 : Vint  -1 @ L 5 : Vlab  L @ H 6 : Vlab  H @ M1 7 : Vint  -5 @ M1 8 : Vint  15 @ M1 9 : Vlab  M2 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":14,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.010406017s","timeout":60.0,"timestamp":"2026-01-28T23:15:00.055141+00:00","trial":8,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 2 1 : Jump 2 2 : Jump 2 3 : Jump 2 4 : Jump 2 5 : Jump 2 6 : Jump 2 7 : Jump 2 8 : Jump 2 9 : Jump 2 10 : Jump 2 11 : Jump 2 12 : Jump 2 13 : Jump 2 14 : Jump 2 15 : Jump 2 16 : Jump 2 17 : Jump 2 18 : Jump 2 19 : Jump 2  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  H @ M1 , 2 : Vlab  L @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vint  -4 @ { H / M2 } , 2 : Vlab  L @ { M1 / M2 } ] (2 @ L)DFR @ H : [ [ 0 : Vlab  L @ L , 1 : Vint  0 @ { L / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=2) @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  1 @ H , 3 : Vint  4 @ M2 , 4 : Vint  -5 @ L , 5 : Vptr  (f=(2 @ L);i=0) @ H , 6 : Vlab  M2 @ M2 , 7 : Vlab  H @ H , 8 : Vint  13 @ H , 9 : Vint  -1 @ M1 ] Stack1:  RetPC: 3 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vint  1 @ M2 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=2) @ M1 5 : Vlab  M1 @ M1 6 : Vint  2 @ M2 7 : Vptr  (f=(1 @ L);i=2) @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 8 Stack2:  RetPC: 3 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vint  1 @ M2 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=2) @ M1 5 : Vlab  M1 @ M1 6 : Vint  2 @ M2 7 : Vptr  (f=(1 @ L);i=2) @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":72,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.009009838s","timeout":60.0,"timestamp":"2026-01-28T23:15:00.056196+00:00","trial":6,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 1 1 : Jump 1 2 : Jump 1 3 : Jump 1 4 : Jump 1 5 : Jump 1 6 : Jump 1 7 : Jump 1 8 : Jump 1 9 : Jump 1 10 : Jump 1 11 : Jump 1 12 : Jump 1 13 : Jump 1 14 : Jump 1 15 : Jump 1 16 : Jump 1 17 : Jump 1 18 : Jump 1 19 : Jump 1  PC: { 16 @ M2 / 14 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  3 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 3 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 4 : Vint  0 @ L , 5 : Vint  18 @ { M1 / L } , 6 : Vint  1 @ { M1 / L } , 7 : Vint  -5 @ { L / H } , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 9 : Vint  -3 @ { H / L } ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  -5 @ L 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vlab  H @ L 3 : Vlab  M2 @ L 4 : Vlab  M2 @ M1 5 : Vint  2 @ M2 6 : Vint  1 @ L 7 : Vint  -2 @ H 8 : Vint  -3 @ L 9 : Vlab  H @ H  RetReg : 6 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  -5 @ L 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vlab  H @ L 3 : Vlab  M2 @ L 4 : Vlab  M2 @ M1 5 : Vint  2 @ M2 6 : Vint  1 @ L 7 : Vint  -2 @ H 8 : Vint  -3 @ L 9 : Vlab  H @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":56,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.022986889s","timeout":60.0,"timestamp":"2026-01-28T23:15:00.055055+00:00","trial":7,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 3 1 : Jump 3 2 : Jump 3 3 : Jump 3 4 : Jump 3 5 : Jump 3 6 : Jump 3 7 : Jump 3 8 : Jump 3 9 : Jump 3 10 : Jump 3 11 : Jump 3 12 : Jump 3 13 : Jump 3 14 : Jump 3 15 : Jump 3 16 : Jump 3 17 : Jump 3 18 : Jump 3 19 : Jump 3  PC: 18 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  0 @ M2 , 2 : Vlab  M1 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  2 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  1 @ H , 4 : Vptr  (f=(1 @ L);i=1) @ M2 , 5 : Vlab  M1 @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  9 @ M2 4 : Vlab  H @ M2 5 : Vlab  M2 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  2 @ M2 8 : Vlab  H @ H 9 : Vlab  L @ H  RetReg : 4 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  L @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  9 @ M2 4 : Vlab  H @ M2 5 : Vlab  M2 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  2 @ M2 8 : Vlab  H @ H 9 : Vlab  L @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":66,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.032129049s","timeout":60.0,"timestamp":"2026-01-28T23:15:00.054789+00:00","trial":0,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 8 1 : Jump 8 2 : Jump 8 3 : Jump 8 4 : Jump 8 5 : Jump 8 6 : Jump 8 7 : Jump 8 8 : Jump 8 9 : Jump 8 10 : Jump 8 11 : Jump 8 12 : Jump 8 13 : Jump 8 14 : Jump 8 15 : Jump 8 16 : Jump 8 17 : Jump 8 18 : Jump 8 19 : Jump 8  PC: { 4 @ H / 12 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , 1 : Vlab  M2 @ { H / M2 } , Cont2 : 3 : Vint  7 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 1 : Vint  1 @ { M1 / M2 } , 2 : Vint  -4 @ { L / M1 } , Cont2 : 4 : Vlab  M2 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M1 } , 1 : Vlab  L @ { M1 / L } , 2 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 6 : Vint  -4 @ L , 7 : Vlab  L @ { L / M1 } , 8 : Vint  10 @ { M2 / M1 } , 9 : Vint  19 @ { H / L } ] Stack1:  RetPC: 5 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vint  5 @ L 2 : Vptr  (f=(1 @ L);i=2) @ L 3 : Vint  10 @ L 4 : Vlab  M2 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  M1 @ M1 7 : Vint  16 @ L 8 : Vlab  M1 @ H 9 : Vint  16 @ L  RetReg : 3 Stack2:  RetPC: 5 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vint  5 @ L 2 : Vptr  (f=(1 @ L);i=2) @ L 3 : Vint  10 @ L 4 : Vlab  M2 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  M1 @ M1 7 : Vint  16 @ L 8 : Vlab  M1 @ H 9 : Vint  16 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":126,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.028573990s","timeout":60.0,"timestamp":"2026-01-28T23:15:00.055804+00:00","trial":2,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 4 1 : Jump 4 2 : Jump 4 3 : Jump 4 4 : Jump 4 5 : Jump 4 6 : Jump 4 7 : Jump 4 8 : Jump 4 9 : Jump 4 10 : Jump 4 11 : Jump 4 12 : Jump 4 13 : Jump 4 14 : Jump 4 15 : Jump 4 16 : Jump 4 17 : Jump 4 18 : Jump 4 19 : Jump 4  PC: { 1 @ H / 15 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { L / M2 } , 1 : Vlab  M2 @ M2 , Cont2 : 3 : Vlab  M1 @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { L / H } , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vptr  (f=(2 @ L);i=0) @ H , 3 : Vptr  (f=(2 @ L);i=1) @ L ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(1 @ L);i=3) @ M1 , 2 : Vlab  H @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  4 @ { M1 / H } , 5 : Vint  14 @ { M1 / H } , 6 : Vlab  M1 @ H , 7 : Vint  1 @ { L / H } , 8 : Vint  0 @ { M2 / H } , 9 : Vlab  H @ { L / H } ] Stack1:  RetPC: 5 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vlab  M1 @ M1 2 : Vint  -4 @ H 3 : Vptr  (f=(2 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=3) @ M2 5 : Vptr  (f=(2 @ L);i=1) @ M1 6 : Vlab  M1 @ H 7 : Vint  0 @ L 8 : Vlab  M1 @ H 9 : Vint  0 @ M1  RetReg : 5 Stack2:  RetPC: 5 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vlab  M1 @ M1 2 : Vint  -4 @ H 3 : Vptr  (f=(2 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=3) @ M2 5 : Vptr  (f=(2 @ L);i=1) @ M1 6 : Vlab  M1 @ H 7 : Vint  0 @ L 8 : Vlab  M1 @ H 9 : Vint  0 @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":23,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.011198044s","timeout":60.0,"timestamp":"2026-01-28T23:15:00.078036+00:00","trial":3,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 6 1 : Jump 6 2 : Jump 6 3 : Jump 6 4 : Jump 6 5 : Jump 6 6 : Jump 6 7 : Jump 6 8 : Jump 6 9 : Jump 6 10 : Jump 6 11 : Jump 6 12 : Jump 6 13 : Jump 6 14 : Jump 6 15 : Jump 6 16 : Jump 6 17 : Jump 6 18 : Jump 6 19 : Jump 6  PC: { 19 @ M1 / 5 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  6 @ { M1 / H } , 1 : Vptr  (f=(2 @ L);i=1) @ { L / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=2) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vint  -1 @ H , 1 : Vint  4 @ M1 , 2 : Vptr  (f=(0 @ L);i=0) @ M1 , 3 : Vlab  H @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  M2 @ M1 , Cont2 : 3 : Vptr  (f=(1 @ L);i=3) @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  M1 @ { L / M1 } , 3 : Vint  -5 @ { L / H } , 4 : Vint  0 @ H , 5 : Vlab  H @ { H / M2 } , 6 : Vint  19 @ { H / M2 } , 7 : Vlab  M2 @ { M2 / H } , 8 : Vptr  (f=(2 @ L);i=1) @ { L / M1 } , 9 : Vlab  M1 @ { M2 / H } ] Stack1:  RetPC: 7 @ M1 RetLAB: L RetRegs: 0 : Vint  4 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vlab  H @ L 4 : Vint  4 @ H 5 : Vint  14 @ H 6 : Vint  13 @ H 7 : Vint  2 @ M1 8 : Vint  6 @ M1 9 : Vlab  L @ M2  RetReg : 6 Stack2:  RetPC: 7 @ M1 RetLAB: L RetRegs: 0 : Vint  4 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vlab  H @ L 4 : Vint  4 @ H 5 : Vint  14 @ H 6 : Vint  13 @ H 7 : Vint  2 @ M1 8 : Vint  6 @ M1 9 : Vlab  L @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":169,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.042185068s","timeout":60.0,"timestamp":"2026-01-28T23:15:00.055778+00:00","trial":5,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 8 1 : Jump 8 2 : Jump 8 3 : Jump 8 4 : Jump 8 5 : Jump 8 6 : Jump 8 7 : Jump 8 8 : Jump 8 9 : Jump 8 10 : Jump 8 11 : Jump 8 12 : Jump 8 13 : Jump 8 14 : Jump 8 15 : Jump 8 16 : Jump 8 17 : Jump 8 18 : Jump 8 19 : Jump 8  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { M1 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { H / L } , 1 : Vint  6 @ H , 2 : Vlab  H @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M1 , 4 : Vlab  L @ M1 , 5 : Vint  0 @ M2 , 6 : Vlab  M1 @ M2 , 7 : Vlab  H @ M2 , 8 : Vint  16 @ M2 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 16 @ L RetLAB: H RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  13 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vlab  M2 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vint  -3 @ M2 7 : Vint  0 @ M1 8 : Vlab  M1 @ M2 9 : Vlab  H @ M2  RetReg : 7 Stack2:  RetPC: 16 @ L RetLAB: H RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  13 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vlab  M2 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vint  -3 @ M2 7 : Vint  0 @ M1 8 : Vlab  M1 @ M2 9 : Vlab  H @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_1"],"passed":130,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.030975819s","timeout":60.0,"timestamp":"2026-01-28T23:15:00.079336+00:00","trial":4,"workload":"IFC"},"hash":"156c0daf3ef6427f6a86dcca141846f4828ff288"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 4 1 : Jump 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ { M2 / H } , 1 : Vint  0 @ { L / H } , Cont2 : 3 : Vlab  M2 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M2 / M1 } , 1 : Vlab  H @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  0 @ M2 , 5 : Vint  2 @ L , 6 : Vint  -3 @ M1 , 7 : Vlab  L @ L , 8 : Vint  0 @ M1 , 9 : Vlab  L @ H ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vlab  H @ M2 2 : Vint  0 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  L @ L 5 : Vlab  M1 @ H 6 : Vlab  M2 @ L 7 : Vlab  H @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vlab  H @ M2  RetReg : 9 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vlab  H @ M2 2 : Vint  0 @ M2 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vlab  L @ L 5 : Vlab  M1 @ H 6 : Vlab  M2 @ L 7 : Vlab  H @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vlab  H @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":127,"property":"LLNI","strategy":"BespokeGenerator","time":"0.013583183s","timeout":60.0,"timestamp":"2026-01-28T23:15:34.508685+00:00","trial":1,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 9 1 : Jump 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  H @ { H / M2 } , Cont2 : 3 : Vlab  L @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { H / M2 } , 1 : Vint  0 @ { L / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vlab  M1 @ L , 5 : Vint  3 @ H , 6 : Vptr  (f=(0 @ L);i=0) @ M1 , 7 : Vint  1 @ M1 , 8 : Vint  5 @ M1 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vint  1 @ M1 2 : Vlab  M2 @ L 3 : Vint  1 @ H 4 : Vlab  L @ M2 5 : Vint  0 @ H 6 : Vint  0 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  L @ M1 9 : Vlab  H @ L  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vint  1 @ M1 2 : Vlab  M2 @ L 3 : Vint  1 @ H 4 : Vlab  L @ M2 5 : Vint  0 @ H 6 : Vint  0 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  L @ M1 9 : Vlab  H @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":157,"property":"LLNI","strategy":"BespokeGenerator","time":"0.026319027s","timeout":60.0,"timestamp":"2026-01-28T23:15:34.508691+00:00","trial":9,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 4 1 : Jump 4  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  4 @ { H / M2 } , 1 : Vlab  L @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vlab  H @ M1 , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vint  -1 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":294,"property":"LLNI","strategy":"BespokeGenerator","time":"0.035304070s","timeout":60.0,"timestamp":"2026-01-28T23:15:34.508636+00:00","trial":8,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , Cont2 : 3 : Vlab  M1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  H @ H , 7 : Vptr  (f=(1 @ L);i=1) @ H , 8 : Vint  -4 @ L , 9 : Vint  1 @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  H @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vlab  L @ L 4 : Vlab  M1 @ L 5 : Vint  0 @ M2 6 : Vint  0 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  -5 @ H 9 : Vlab  M1 @ L  RetReg : 5 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  H @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vlab  L @ L 4 : Vlab  M1 @ L 5 : Vint  0 @ M2 6 : Vint  0 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  -5 @ H 9 : Vlab  M1 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":356,"property":"LLNI","strategy":"BespokeGenerator","time":"0.031683922s","timeout":60.0,"timestamp":"2026-01-28T23:15:34.508820+00:00","trial":7,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 0 1 : Jump 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vlab  H @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  5 @ H , 1 : Vlab  L @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vint  0 @ M2 , 8 : Vint  0 @ M2 , 9 : Vlab  L @ H ] Stack1:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M2 @ M2 2 : Vlab  L @ M1 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vint  0 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  0 @ M2 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 9 Stack2:  RetPC: 0 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M2 @ M2 2 : Vlab  L @ M1 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vint  0 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  0 @ M2 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":316,"property":"LLNI","strategy":"BespokeGenerator","time":"0.045504093s","timeout":60.0,"timestamp":"2026-01-28T23:15:34.508151+00:00","trial":0,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 2 1 : Jump 2  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  3 @ M2 , 1 : Vlab  H @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  H @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vint  3 @ L , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vlab  M2 @ M2 2 : Vlab  L @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  4 @ H 8 : Vlab  M2 @ H 9 : Vlab  M2 @ M2  RetReg : 4 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vlab  M2 @ M2 2 : Vlab  L @ L 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  4 @ H 8 : Vlab  M2 @ H 9 : Vlab  M2 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":796,"property":"LLNI","strategy":"BespokeGenerator","time":"0.054441214s","timeout":60.0,"timestamp":"2026-01-28T23:15:34.896951+00:00","trial":4,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 2 1 : Jump 2  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M2 } , 1 : Vint  -1 @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  -2 @ H , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vlab  M1 @ M1 , 8 : Vint  4 @ M2 , 9 : Vint  -2 @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  M1 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  1 @ H 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vlab  H @ M1 9 : Vlab  M2 @ M1  RetReg : 1 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  M1 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  1 @ H 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vlab  H @ M1 9 : Vlab  M2 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":1507,"property":"LLNI","strategy":"BespokeGenerator","time":"0.102470160s","timeout":60.0,"timestamp":"2026-01-28T23:15:34.508688+00:00","trial":3,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 8 1 : Jump 8  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { L / H } , 1 : Vint  1 @ M1 , Cont2 : 3 : Vlab  H @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  -2 @ H , 7 : Vlab  L @ H , 8 : Vint  1 @ M1 , 9 : Vint  4 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  5 @ M1 3 : Vint  1 @ L 4 : Vlab  L @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  L @ L 9 : Vint  -4 @ M1  RetReg : 5 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vint  5 @ M1 3 : Vint  1 @ L 4 : Vlab  L @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  L @ L 9 : Vint  -4 @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":1110,"property":"LLNI","strategy":"BespokeGenerator","time":"0.089354038s","timeout":60.0,"timestamp":"2026-01-28T23:15:34.508586+00:00","trial":5,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 0 1 : Jump 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M1 , 1 : Vint  1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ H , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vint  1 @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":1703,"property":"LLNI","strategy":"BespokeGenerator","time":"0.132138968s","timeout":60.0,"timestamp":"2026-01-28T23:15:34.508600+00:00","trial":2,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 7 1 : Jump 7  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vint  0 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ M2 , 1 : Vlab  M2 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vint  0 @ M2 , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  0 @ M1 , 7 : Vint  0 @ H , 8 : Vlab  M1 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  L @ M1 3 : Vint  -3 @ M2 4 : Vint  3 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  1 @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vint  3 @ M1 9 : Vlab  M1 @ L  RetReg : 7 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  L @ M1 3 : Vint  -3 @ M2 4 : Vint  3 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  1 @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vint  3 @ M1 9 : Vlab  M1 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":3186,"property":"LLNI","strategy":"BespokeGenerator","time":"0.142489195s","timeout":60.0,"timestamp":"2026-01-28T23:15:34.901164+00:00","trial":6,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  18 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vint  -4 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  16 @ M2 , 5 : Vint  13 @ H , 6 : Vint  -4 @ M1 , 7 : Vlab  H @ M1 , 8 : Vlab  H @ M1 , 9 : Vint  1 @ H ] Stack1:  RetPC: 2 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M1 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vint  9 @ H 4 : Vint  12 @ H 5 : Vlab  M2 @ L 6 : Vlab  L @ L 7 : Vlab  M2 @ H 8 : Vint  5 @ H 9 : Vint  7 @ M2  RetReg : 3 Stack2:  RetPC: 2 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M1 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vint  9 @ H 4 : Vint  12 @ H 5 : Vlab  M2 @ L 6 : Vlab  L @ L 7 : Vlab  M2 @ H 8 : Vint  5 @ H 9 : Vint  7 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":795,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.043965101s","timeout":60.0,"timestamp":"2026-01-28T23:15:35.059881+00:00","trial":7,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 8 1 : Jump 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 1 : Vlab  M2 @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 1 : Vlab  H @ { L / M2 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  17 @ M1 , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vint  5 @ M2 , 7 : Vint  2 @ M2 , 8 : Vint  1 @ H , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 17 @ L RetLAB: M2 RetRegs: 0 : Vint  18 @ H 1 : Vlab  M2 @ M1 2 : Vlab  L @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  -3 @ M2 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vint  2 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 Stack2:  RetPC: 17 @ L RetLAB: M2 RetRegs: 0 : Vint  18 @ H 1 : Vlab  M2 @ M1 2 : Vlab  L @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vint  -3 @ M2 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vint  2 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":1411,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.113132954s","timeout":60.0,"timestamp":"2026-01-28T23:15:35.059607+00:00","trial":3,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 3 1 : Jump 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  12 @ M1 , 1 : Vptr  (f=(3 @ L);i=1) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ H , 1 : Vint  0 @ { H / M2 } , Cont2 : 3 : Vlab  H @ H  ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  7 @ M1 , 1 : Vlab  H @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ { L / M1 } , 1 : Vptr  (f=(3 @ L);i=1) @ { M2 / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vlab  M2 @ M2 , 5 : Vlab  M1 @ H , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vint  -2 @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vint  11 @ H ] Stack1:  RetPC: 6 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  11 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  1 @ H 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vptr  (f=(2 @ L);i=0) @ M2 9 : Vint  6 @ M1  RetReg : 3 Stack2:  RetPC: 6 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  11 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  1 @ H 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vptr  (f=(2 @ L);i=0) @ M2 9 : Vint  6 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":2766,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.141428947s","timeout":60.0,"timestamp":"2026-01-28T23:15:35.059491+00:00","trial":1,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 3 1 : Jump 3  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vptr  (f=(2 @ L);i=1) @ H ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  5 @ L ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 1 : Vint  16 @ { M2 / H } , Cont2 : 3 : Vint  1 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(3 @ L);i=0) @ L , 2 : Vptr  (f=(3 @ L);i=0) @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ H , 5 : Vptr  (f=(1 @ L);i=1) @ M1 , 6 : Vptr  (f=(3 @ L);i=0) @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ H , 8 : Vptr  (f=(3 @ L);i=0) @ M1 , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vlab  M2 @ M2 2 : Vint  2 @ L 3 : Vint  -2 @ H 4 : Vlab  L @ M1 5 : Vlab  L @ M2 6 : Vlab  M2 @ M1 7 : Vptr  (f=(2 @ L);i=1) @ H 8 : Vlab  M2 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 8 Stack2:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vlab  M2 @ M2 2 : Vint  2 @ L 3 : Vint  -2 @ H 4 : Vlab  L @ M1 5 : Vlab  L @ M2 6 : Vlab  M2 @ M1 7 : Vptr  (f=(2 @ L);i=1) @ H 8 : Vlab  M2 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":2300,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.149852037s","timeout":60.0,"timestamp":"2026-01-28T23:15:35.059680+00:00","trial":8,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 4 1 : Jump 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  H @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  M1 @ { L / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  8 @ M1 , 6 : Vptr  (f=(2 @ L);i=0) @ M2 , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vlab  L @ M1 , 9 : Vptr  (f=(2 @ L);i=0) @ H ] Stack1:  RetPC: 8 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vlab  L @ M2 2 : Vlab  L @ H 3 : Vlab  M2 @ H 4 : Vint  -2 @ H 5 : Vptr  (f=(2 @ L);i=0) @ L 6 : Vlab  M2 @ M1 7 : Vint  0 @ M1 8 : Vlab  H @ H 9 : Vlab  M1 @ L  RetReg : 5 Stack2:  RetPC: 8 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vlab  L @ M2 2 : Vlab  L @ H 3 : Vlab  M2 @ H 4 : Vint  -2 @ H 5 : Vptr  (f=(2 @ L);i=0) @ L 6 : Vlab  M2 @ M1 7 : Vint  0 @ M1 8 : Vlab  H @ H 9 : Vlab  M1 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":3767,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.303658962s","timeout":60.0,"timestamp":"2026-01-28T23:15:35.059833+00:00","trial":2,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 3 1 : Jump 3  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  L @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vint  6 @ M2 , 7 : Vint  -1 @ L , 8 : Vint  2 @ M2 , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 5 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vint  -5 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  H @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  L @ L 6 : Vint  2 @ H 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  H @ L 9 : Vlab  M2 @ M2  RetReg : 8 Stack2:  RetPC: 5 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vint  -5 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  H @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  L @ L 6 : Vint  2 @ H 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  H @ L 9 : Vlab  M2 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":5249,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.359406948s","timeout":60.0,"timestamp":"2026-01-28T23:15:35.059629+00:00","trial":6,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 9 1 : Jump 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ { L / M2 } , 1 : Vlab  M2 @ { M2 / H } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / L } , 1 : Vlab  M1 @ H , Cont2 : 3 : Vint  8 @ M2  ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / L } ] (3 @ L)DFR @ L : [ [ 0 : Vint  3 @ L , 1 : Vlab  M1 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  -3 @ L , 5 : Vptr  (f=(0 @ L);i=1) @ M2 , 6 : Vlab  L @ M1 , 7 : Vlab  H @ M1 , 8 : Vptr  (f=(2 @ L);i=1) @ H , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 17 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vlab  H @ H 2 : Vint  -3 @ M1 3 : Vint  13 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  L @ L 6 : Vint  4 @ L 7 : Vint  1 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  H @ M2  RetReg : 9 Stack2:  RetPC: 17 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vlab  H @ H 2 : Vint  -3 @ M1 3 : Vint  13 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  L @ L 6 : Vint  4 @ L 7 : Vint  1 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  H @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":8164,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.445718050s","timeout":60.0,"timestamp":"2026-01-28T23:15:35.059472+00:00","trial":5,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 3 1 : Jump 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  13 @ { L / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , Cont2 : 3 : Vlab  H @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(1 @ L);i=1) @ M2 , 6 : Vint  -4 @ H , 7 : Vint  0 @ M2 , 8 : Vint  -1 @ H , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  5 @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  19 @ L 3 : Vint  6 @ H 4 : Vlab  L @ M1 5 : Vint  5 @ M2 6 : Vlab  L @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vint  17 @ M2 9 : Vlab  M2 @ H  RetReg : 9 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  5 @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  19 @ L 3 : Vint  6 @ H 4 : Vlab  L @ M1 5 : Vint  5 @ M2 6 : Vlab  L @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vint  17 @ M2 9 : Vlab  M2 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":9529,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.535788059s","timeout":60.0,"timestamp":"2026-01-28T23:15:35.059255+00:00","trial":0,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 6 1 : Jump 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 1 : Vlab  L @ { M2 / L } , Cont2 : 3 : Vint  3 @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ L , 1 : Vint  5 @ L ] (2 @ L)DFR @ L : [ [ 0 : Vint  18 @ H , 1 : Vptr  (f=(3 @ L);i=1) @ L ] (3 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vptr  (f=(3 @ L);i=0) @ { M2 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(2 @ L);i=0) @ M2 , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(3 @ L);i=0) @ L , 8 : Vint  -5 @ H , 9 : Vint  12 @ L ] Stack1:  RetPC: 15 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ L 1 : Vint  5 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  8 @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  9 @ M1 7 : Vlab  L @ M1 8 : Vint  0 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 0 Stack2:  RetPC: 15 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ L 1 : Vint  5 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  8 @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vint  9 @ M1 7 : Vlab  L @ M1 8 : Vint  0 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":7916,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.401185036s","timeout":60.0,"timestamp":"2026-01-28T23:15:35.180450+00:00","trial":4,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 1 1 : Jump 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ M1 , 1 : Vint  5 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / H } , Cont2 : 3 : Vint  11 @ H  ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  3 @ L , 5 : Vint  5 @ H , 6 : Vint  -5 @ M2 , 7 : Vlab  L @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  -5 @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":23048,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.902693033s","timeout":60.0,"timestamp":"2026-01-28T23:15:35.114111+00:00","trial":9,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 3 1 : Jump 3 2 : Jump 3 3 : Jump 3 4 : Jump 3 5 : Jump 3 6 : Jump 3 7 : Jump 3 8 : Jump 3 9 : Jump 3 10 : Jump 3 11 : Jump 3 12 : Jump 3 13 : Jump 3 14 : Jump 3 15 : Jump 3 16 : Jump 3 17 : Jump 3 18 : Jump 3 19 : Jump 3  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vint  5 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vint  17 @ L , 2 : Vptr  (f=(1 @ L);i=2) @ H , 3 : Vlab  M1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vlab  M1 @ M1 , 6 : Vlab  L @ M1 , 7 : Vlab  L @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vptr  (f=(1 @ L);i=2) @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":11,"property":"LLNI","strategy":"TargetedGenerator","time":"0.003757000s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.031469+00:00","trial":3,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 7 1 : Jump 7 2 : Jump 7 3 : Jump 7 4 : Jump 7 5 : Jump 7 6 : Jump 7 7 : Jump 7 8 : Jump 7 9 : Jump 7 10 : Jump 7 11 : Jump 7 12 : Jump 7 13 : Jump 7 14 : Jump 7 15 : Jump 7 16 : Jump 7 17 : Jump 7 18 : Jump 7 19 : Jump 7  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vint  13 @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , Cont2 : 3 : Vint  -2 @ H  ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vint  16 @ M2 , 2 : Vptr  (f=(2 @ L);i=3) @ M1 , 3 : Vlab  M2 @ M2 ] (3 @ L)DFR @ H : [ [ 0 : Vint  -1 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(3 @ L);i=1) @ M2 , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vint  19 @ L , 7 : Vint  4 @ H , 8 : Vint  2 @ M2 , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vint  15 @ M2 1 : Vint  14 @ L 2 : Vlab  M1 @ H 3 : Vint  0 @ M1 4 : Vint  10 @ L 5 : Vptr  (f=(0 @ L);i=3) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  0 @ M1 8 : Vlab  M1 @ L 9 : Vlab  L @ M2  RetReg : 0 Stack2:  RetPC: 12 @ M1 RetLAB: M1 RetRegs: 0 : Vint  15 @ M2 1 : Vint  14 @ L 2 : Vlab  M1 @ H 3 : Vint  0 @ M1 4 : Vint  10 @ L 5 : Vptr  (f=(0 @ L);i=3) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  0 @ M1 8 : Vlab  M1 @ L 9 : Vlab  L @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":74,"property":"LLNI","strategy":"TargetedGenerator","time":"0.028980970s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.031419+00:00","trial":7,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 0 1 : Jump 0 2 : Jump 0 3 : Jump 0 4 : Jump 0 5 : Jump 0 6 : Jump 0 7 : Jump 0 8 : Jump 0 9 : Jump 0 10 : Jump 0 11 : Jump 0 12 : Jump 0 13 : Jump 0 14 : Jump 0 15 : Jump 0 16 : Jump 0 17 : Jump 0 18 : Jump 0 19 : Jump 0  PC: 15 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 , 2 : Vptr  (f=(1 @ L);i=1) @ L , 3 : Vptr  (f=(0 @ L);i=2) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=2) @ M1 , 2 : Vint  7 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vlab  H @ L , 5 : Vptr  (f=(0 @ L);i=2) @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vlab  M1 @ H , 8 : Vlab  M1 @ M1 , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 12 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ H 1 : Vint  1 @ M2 2 : Vint  1 @ H 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vlab  M1 @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  H @ L 9 : Vlab  H @ M2  RetReg : 1 Stack2:  RetPC: 12 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ H 1 : Vint  1 @ M2 2 : Vint  1 @ H 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vlab  M1 @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  H @ L 9 : Vlab  H @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":85,"property":"LLNI","strategy":"TargetedGenerator","time":"0.020365953s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.031242+00:00","trial":2,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 3 1 : Jump 3 2 : Jump 3 3 : Jump 3 4 : Jump 3 5 : Jump 3 6 : Jump 3 7 : Jump 3 8 : Jump 3 9 : Jump 3 10 : Jump 3 11 : Jump 3 12 : Jump 3 13 : Jump 3 14 : Jump 3 15 : Jump 3 16 : Jump 3 17 : Jump 3 18 : Jump 3 19 : Jump 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { H / M2 } , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  1 @ M1 , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=1) @ M2 , 7 : Vint  15 @ H , 8 : Vlab  L @ M1 , 9 : Vlab  L @ L ] Stack1:  RetPC: 14 @ M2 RetLAB: H RetRegs: 0 : Vint  12 @ M1 1 : Vint  1 @ L 2 : Vint  5 @ M2 3 : Vlab  H @ M1 4 : Vint  1 @ M1 5 : Vlab  L @ M2 6 : Vint  -1 @ H 7 : Vint  5 @ L 8 : Vlab  M1 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 4 Stack2:  RetPC: 14 @ M2 RetLAB: H RetRegs: 0 : Vint  12 @ M1 1 : Vint  1 @ L 2 : Vint  5 @ M2 3 : Vlab  H @ M1 4 : Vint  1 @ M1 5 : Vlab  L @ M2 6 : Vint  -1 @ H 7 : Vint  5 @ L 8 : Vlab  M1 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":97,"property":"LLNI","strategy":"TargetedGenerator","time":"0.026541948s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.031521+00:00","trial":4,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 2 1 : Jump 2 2 : Jump 2 3 : Jump 2 4 : Jump 2 5 : Jump 2 6 : Jump 2 7 : Jump 2 8 : Jump 2 9 : Jump 2 10 : Jump 2 11 : Jump 2 12 : Jump 2 13 : Jump 2 14 : Jump 2 15 : Jump 2 16 : Jump 2 17 : Jump 2 18 : Jump 2 19 : Jump 2  PC: 7 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  10 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ H , 3 : Vint  5 @ M2 , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vint  5 @ L , 8 : Vint  -1 @ M1 , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 14 @ M2 RetLAB: H RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  L @ L 3 : Vlab  H @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  4 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  H @ L 9 : Vint  12 @ M2  RetReg : 4 Stack2:  RetPC: 14 @ M2 RetLAB: H RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  L @ L 3 : Vlab  H @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  4 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  H @ L 9 : Vint  12 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":191,"property":"LLNI","strategy":"TargetedGenerator","time":"0.057801962s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.031400+00:00","trial":5,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 8 1 : Jump 8 2 : Jump 8 3 : Jump 8 4 : Jump 8 5 : Jump 8 6 : Jump 8 7 : Jump 8 8 : Jump 8 9 : Jump 8 10 : Jump 8 11 : Jump 8 12 : Jump 8 13 : Jump 8 14 : Jump 8 15 : Jump 8 16 : Jump 8 17 : Jump 8 18 : Jump 8 19 : Jump 8  PC: 3 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M2 , 1 : Vint  5 @ { M1 / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  M2 @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  -5 @ L , 1 : Vptr  (f=(3 @ L);i=2) @ L , 2 : Vptr  (f=(0 @ L);i=1) @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ M2 , 1 : Vint  7 @ H , 2 : Vint  4 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vlab  L @ L , 6 : Vlab  L @ L , 7 : Vint  0 @ M1 , 8 : Vint  1 @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ H 1 : Vptr  (f=(3 @ L);i=1) @ H 2 : Vlab  M2 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(2 @ L);i=2) @ H 5 : Vint  14 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(2 @ L);i=0) @ M2  RetReg : 1 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ H 1 : Vptr  (f=(3 @ L);i=1) @ H 2 : Vlab  M2 @ H 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(2 @ L);i=2) @ H 5 : Vint  14 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(2 @ L);i=0) @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":130,"property":"LLNI","strategy":"TargetedGenerator","time":"0.041465044s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.270807+00:00","trial":8,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 0 1 : Jump 0 2 : Jump 0 3 : Jump 0 4 : Jump 0 5 : Jump 0 6 : Jump 0 7 : Jump 0 8 : Jump 0 9 : Jump 0 10 : Jump 0 11 : Jump 0 12 : Jump 0 13 : Jump 0 14 : Jump 0 15 : Jump 0 16 : Jump 0 17 : Jump 0 18 : Jump 0 19 : Jump 0  PC: 17 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  M2 @ { M2 / L } , 2 : Vptr  (f=(1 @ L);i=0) @ L , Cont2 : 4 : Vint  -1 @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vint  3 @ L , 1 : Vlab  H @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vlab  M1 @ H , 6 : Vint  5 @ M2 , 7 : Vint  -1 @ H , 8 : Vlab  M2 @ H , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 10 @ M2 RetLAB: M1 RetRegs: 0 : Vint  5 @ H 1 : Vint  11 @ H 2 : Vint  2 @ L 3 : Vlab  M1 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  4 @ L 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  L @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  1 @ L  RetReg : 7 Stack2:  RetPC: 10 @ M2 RetLAB: M1 RetRegs: 0 : Vint  5 @ H 1 : Vint  11 @ H 2 : Vint  2 @ L 3 : Vlab  M1 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  4 @ L 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  L @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  1 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":238,"property":"LLNI","strategy":"TargetedGenerator","time":"0.072935820s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.031192+00:00","trial":0,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 7 1 : Jump 7 2 : Jump 7 3 : Jump 7 4 : Jump 7 5 : Jump 7 6 : Jump 7 7 : Jump 7 8 : Jump 7 9 : Jump 7 10 : Jump 7 11 : Jump 7 12 : Jump 7 13 : Jump 7 14 : Jump 7 15 : Jump 7 16 : Jump 7 17 : Jump 7 18 : Jump 7 19 : Jump 7  PC: 14 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vint  11 @ { H / M2 } , Cont2 : 3 : Vlab  L @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M1 , 1 : Vlab  H @ M2 , 2 : Vlab  H @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vlab  L @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ M1 , 7 : Vint  6 @ H , 8 : Vlab  M1 @ H , 9 : Vint  -1 @ H ] Stack1:  RetPC: 19 @ M2 RetLAB: H RetRegs: 0 : Vint  2 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vlab  M1 @ M1 3 : Vlab  M1 @ H 4 : Vint  5 @ L 5 : Vlab  M2 @ M2 6 : Vlab  L @ L 7 : Vint  6 @ L 8 : Vlab  M1 @ L 9 : Vlab  M1 @ M1  RetReg : 9 Stack2:  RetPC: 19 @ M2 RetLAB: H RetRegs: 0 : Vint  2 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vlab  M1 @ M1 3 : Vlab  M1 @ H 4 : Vint  5 @ L 5 : Vlab  M2 @ M2 6 : Vlab  L @ L 7 : Vint  6 @ L 8 : Vlab  M1 @ L 9 : Vlab  M1 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":339,"property":"LLNI","strategy":"TargetedGenerator","time":"0.075425863s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.031283+00:00","trial":1,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9 2 : Jump 9 3 : Jump 9 4 : Jump 9 5 : Jump 9 6 : Jump 9 7 : Jump 9 8 : Jump 9 9 : Jump 9 10 : Jump 9 11 : Jump 9 12 : Jump 9 13 : Jump 9 14 : Jump 9 15 : Jump 9 16 : Jump 9 17 : Jump 9 18 : Jump 9 19 : Jump 9  PC: 2 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  14 @ M2 , 1 : Vptr  (f=(3 @ L);i=0) @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ M2 , 2 : Vlab  H @ M2 ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M1 / M2 } , 1 : Vlab  M1 @ { M1 / H } , Cont2 : 3 : Vint  3 @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vptr  (f=(3 @ L);i=0) @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vlab  H @ L , 7 : Vlab  H @ M2 , 8 : Vlab  H @ L , 9 : Vint  1 @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":199,"property":"LLNI","strategy":"TargetedGenerator","time":"0.064899921s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.031560+00:00","trial":6,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 4 1 : Jump 4 2 : Jump 4 3 : Jump 4 4 : Jump 4 5 : Jump 4 6 : Jump 4 7 : Jump 4 8 : Jump 4 9 : Jump 4 10 : Jump 4 11 : Jump 4 12 : Jump 4 13 : Jump 4 14 : Jump 4 15 : Jump 4 16 : Jump 4 17 : Jump 4 18 : Jump 4 19 : Jump 4  PC: 17 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -2 @ L , 1 : Vint  17 @ H , 2 : Vint  3 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(2 @ L);i=0) @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  15 @ M1 , 5 : Vint  4 @ M2 , 6 : Vlab  H @ H , 7 : Vptr  (f=(0 @ L);i=1) @ M1 , 8 : Vint  -2 @ M1 , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 11 @ M1 RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vlab  M1 @ L 2 : Vlab  L @ M1 3 : Vlab  M2 @ L 4 : Vptr  (f=(0 @ L);i=2) @ M2 5 : Vint  13 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  H @ H 8 : Vlab  H @ M1 9 : Vint  11 @ L  RetReg : 8 Stack2:  RetPC: 11 @ M1 RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vlab  M1 @ L 2 : Vlab  L @ M1 3 : Vlab  M2 @ L 4 : Vptr  (f=(0 @ L);i=2) @ M2 5 : Vint  13 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  H @ H 8 : Vlab  H @ M1 9 : Vint  11 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":525,"property":"LLNI","strategy":"TargetedGenerator","time":"0.076096058s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.275441+00:00","trial":9,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 6 1 : Jump 6 2 : Jump 6 3 : Jump 6 4 : Jump 6 5 : Jump 6 6 : Jump 6 7 : Jump 6 8 : Jump 6 9 : Jump 6 10 : Jump 6 11 : Jump 6 12 : Jump 6 13 : Jump 6 14 : Jump 6 15 : Jump 6 16 : Jump 6 17 : Jump 6 18 : Jump 6 19 : Jump 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  17 @ { M1 / H } , 1 : Vlab  H @ { H / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  11 @ H , 1 : Vlab  L @ M2 , 2 : Vint  10 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=3) @ M1 , 1 : Vlab  M1 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ { M2 / M1 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(1 @ L);i=2) @ H , 5 : Vint  -1 @ M2 , 6 : Vint  16 @ M1 , 7 : Vint  -3 @ L , 8 : Vlab  H @ L , 9 : Vptr  (f=(0 @ L);i=1) @ M1 ] Stack1:  RetPC: 15 @ L RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  0 @ L 2 : Vlab  L @ H 3 : Vlab  M1 @ M1 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vint  12 @ L 6 : Vint  7 @ M2 7 : Vint  18 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  1 @ M1  RetReg : 8 Stack2:  RetPC: 15 @ L RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  0 @ L 2 : Vlab  L @ H 3 : Vlab  M1 @ M1 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vint  12 @ L 6 : Vint  7 @ M2 7 : Vint  18 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  1 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":1,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.001682043s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.362571+00:00","trial":8,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 8 1 : Jump 8 2 : Jump 8 3 : Jump 8 4 : Jump 8 5 : Jump 8 6 : Jump 8 7 : Jump 8 8 : Jump 8 9 : Jump 8 10 : Jump 8 11 : Jump 8 12 : Jump 8 13 : Jump 8 14 : Jump 8 15 : Jump 8 16 : Jump 8 17 : Jump 8 18 : Jump 8 19 : Jump 8  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  4 @ { M1 / L } , 1 : Vint  4 @ { L / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ L , 1 : Vptr  (f=(2 @ L);i=2) @ { M2 / L } , 2 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } ] (2 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / H } , 1 : Vptr  (f=(3 @ L);i=0) @ { M2 / L } , 2 : Vint  -3 @ { H / M2 } , 3 : Vlab  M1 @ M2 ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  12 @ { M2 / L } , 1 : Vlab  M2 @ { M2 / H } , Cont2 : 3 : Vint  -1 @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  M1 @ L , 4 : Vlab  M2 @ M2 , 5 : Vptr  (f=(3 @ L);i=1) @ M1 , 6 : Vint  4 @ L , 7 : Vlab  M2 @ H , 8 : Vint  5 @ M1 , 9 : Vint  13 @ H ] Stack1:  RetPC: 13 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(2 @ L);i=2) @ H 2 : Vint  -2 @ L 3 : Vint  5 @ H 4 : Vptr  (f=(2 @ L);i=0) @ L 5 : Vlab  M1 @ H 6 : Vint  5 @ L 7 : Vptr  (f=(1 @ L);i=2) @ M1 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(2 @ L);i=3) @ M2  RetReg : 8 Stack2:  RetPC: 13 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(2 @ L);i=2) @ H 2 : Vint  -2 @ L 3 : Vint  5 @ H 4 : Vptr  (f=(2 @ L);i=0) @ L 5 : Vlab  M1 @ H 6 : Vint  5 @ L 7 : Vptr  (f=(1 @ L);i=2) @ M1 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(2 @ L);i=3) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":18,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.007791996s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.362413+00:00","trial":7,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 8 1 : Jump 8 2 : Jump 8 3 : Jump 8 4 : Jump 8 5 : Jump 8 6 : Jump 8 7 : Jump 8 8 : Jump 8 9 : Jump 8 10 : Jump 8 11 : Jump 8 12 : Jump 8 13 : Jump 8 14 : Jump 8 15 : Jump 8 16 : Jump 8 17 : Jump 8 18 : Jump 8 19 : Jump 8  PC: 12 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { H / L } , 1 : Vlab  M1 @ { M2 / H } , 2 : Vlab  L @ { M2 / L } , 3 : Vptr  (f=(1 @ L);i=2) @ { M1 / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vlab  H @ M2 , 2 : Vlab  M1 @ H ] (2 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  M2 @ M2 , 2 : Vlab  L @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ L , 5 : Vlab  M1 @ M1 , 6 : Vlab  L @ M2 , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vint  3 @ M1 , 9 : Vint  -3 @ L ] Stack1:  RetPC: 14 @ H RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(2 @ L);i=1) @ M2 2 : Vint  15 @ L 3 : Vptr  (f=(0 @ L);i=3) @ H 4 : Vint  -3 @ L 5 : Vlab  M1 @ M2 6 : Vint  -1 @ H 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=3) @ M2 9 : Vint  -4 @ H  RetReg : 2 Stack2:  RetPC: 14 @ H RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(2 @ L);i=1) @ M2 2 : Vint  15 @ L 3 : Vptr  (f=(0 @ L);i=3) @ H 4 : Vint  -3 @ L 5 : Vlab  M1 @ M2 6 : Vint  -1 @ H 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=3) @ M2 9 : Vint  -4 @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":32,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.006499052s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.362569+00:00","trial":6,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 8 1 : Jump 8 2 : Jump 8 3 : Jump 8 4 : Jump 8 5 : Jump 8 6 : Jump 8 7 : Jump 8 8 : Jump 8 9 : Jump 8 10 : Jump 8 11 : Jump 8 12 : Jump 8 13 : Jump 8 14 : Jump 8 15 : Jump 8 16 : Jump 8 17 : Jump 8 18 : Jump 8 19 : Jump 8  PC: 5 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ H , 1 : Vint  5 @ L , Cont2 : 3 : Vptr  (f=(1 @ L);i=2) @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  7 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 2 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  L @ M1 , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vint  2 @ L , 7 : Vint  -1 @ M1 , 8 : Vint  7 @ H , 9 : Vlab  H @ L ] Stack1:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  3 @ M2 4 : Vlab  L @ M2 5 : Vlab  M1 @ H 6 : Vlab  L @ M2 7 : Vint  -3 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  H @ M1  RetReg : 5 Stack2:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  3 @ M2 4 : Vlab  L @ M2 5 : Vlab  M1 @ H 6 : Vlab  L @ M2 7 : Vint  -3 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  H @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":110,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.023761988s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.362623+00:00","trial":5,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9 2 : Jump 9 3 : Jump 9 4 : Jump 9 5 : Jump 9 6 : Jump 9 7 : Jump 9 8 : Jump 9 9 : Jump 9 10 : Jump 9 11 : Jump 9 12 : Jump 9 13 : Jump 9 14 : Jump 9 15 : Jump 9 16 : Jump 9 17 : Jump 9 18 : Jump 9 19 : Jump 9  PC: 18 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=3) @ L , 1 : Vint  4 @ M2 , 2 : Vptr  (f=(0 @ L);i=2) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  15 @ { M1 / L } , 1 : Vlab  M2 @ { M1 / L } , 2 : Vint  3 @ { M2 / L } , 3 : Vlab  M2 @ { L / M2 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { H / M1 } , 1 : Vlab  L @ { M1 / M2 } , 2 : Vint  0 @ { L / M1 } , 3 : Vptr  (f=(2 @ L);i=1) @ H , Cont2 : 5 : Vlab  H @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(0 @ L);i=0) @ H , 5 : Vint  16 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vptr  (f=(2 @ L);i=3) @ H , 8 : Vlab  L @ H , 9 : Vint  2 @ M1 ] Stack1:  RetPC: 5 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(1 @ L);i=3) @ H 2 : Vptr  (f=(2 @ L);i=2) @ M1 3 : Vptr  (f=(2 @ L);i=1) @ M1 4 : Vint  9 @ M1 5 : Vptr  (f=(2 @ L);i=2) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(2 @ L);i=2) @ H 8 : Vptr  (f=(0 @ L);i=2) @ M1 9 : Vint  11 @ H  RetReg : 9 Stack2:  RetPC: 5 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(1 @ L);i=3) @ H 2 : Vptr  (f=(2 @ L);i=2) @ M1 3 : Vptr  (f=(2 @ L);i=1) @ M1 4 : Vint  9 @ M1 5 : Vptr  (f=(2 @ L);i=2) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(2 @ L);i=2) @ H 8 : Vptr  (f=(0 @ L);i=2) @ M1 9 : Vint  11 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":32,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.011268139s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.377647+00:00","trial":4,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 8 1 : Jump 8 2 : Jump 8 3 : Jump 8 4 : Jump 8 5 : Jump 8 6 : Jump 8 7 : Jump 8 8 : Jump 8 9 : Jump 8 10 : Jump 8 11 : Jump 8 12 : Jump 8 13 : Jump 8 14 : Jump 8 15 : Jump 8 16 : Jump 8 17 : Jump 8 18 : Jump 8 19 : Jump 8  PC: 19 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ H , 1 : Vint  -3 @ { L / M1 } , 2 : Vptr  (f=(1 @ L);i=3) @ { M1 / M2 } , Cont2 : 4 : Vint  0 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 2 : Vlab  M1 @ { M1 / H } , 3 : Vlab  L @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vlab  H @ L , 6 : Vint  0 @ H , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vint  17 @ M2 , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 4 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ M1 1 : Vint  -4 @ L 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  H @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=2) @ H 9 : Vlab  M1 @ M1  RetReg : 1 Stack2:  RetPC: 4 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ M1 1 : Vint  -4 @ L 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  H @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=2) @ H 9 : Vlab  M1 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":171,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.021544933s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.374183+00:00","trial":9,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 7 1 : Jump 7 2 : Jump 7 3 : Jump 7 4 : Jump 7 5 : Jump 7 6 : Jump 7 7 : Jump 7 8 : Jump 7 9 : Jump 7 10 : Jump 7 11 : Jump 7 12 : Jump 7 13 : Jump 7 14 : Jump 7 15 : Jump 7 16 : Jump 7 17 : Jump 7 18 : Jump 7 19 : Jump 7  PC: 6 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vlab  M2 @ { H / L } , Cont2 : 3 : Vlab  M2 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M2 , 1 : Vint  0 @ M2 , 2 : Vint  -2 @ L , 3 : Vint  5 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 1 : Vint  4 @ { H / M1 } , 2 : Vint  3 @ L , 3 : Vptr  (f=(2 @ L);i=3) @ { M1 / L } ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  6 @ H , 1 : Vptr  (f=(1 @ L);i=3) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(2 @ L);i=1) @ L , 5 : Vptr  (f=(0 @ L);i=1) @ L , 6 : Vptr  (f=(2 @ L);i=3) @ H , 7 : Vint  9 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vint  -1 @ H ] Stack1:  RetPC: 7 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  L @ M1 2 : Vint  19 @ M1 3 : Vlab  M1 @ H 4 : Vptr  (f=(3 @ L);i=0) @ M1 5 : Vint  4 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=3) @ M2  RetReg : 1 Stack2:  RetPC: 7 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  L @ M1 2 : Vint  19 @ M1 3 : Vlab  M1 @ H 4 : Vptr  (f=(3 @ L);i=0) @ M1 5 : Vint  4 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=3) @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":156,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.034096003s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.362473+00:00","trial":1,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 4 1 : Jump 4 2 : Jump 4 3 : Jump 4 4 : Jump 4 5 : Jump 4 6 : Jump 4 7 : Jump 4 8 : Jump 4 9 : Jump 4 10 : Jump 4 11 : Jump 4 12 : Jump 4 13 : Jump 4 14 : Jump 4 15 : Jump 4 16 : Jump 4 17 : Jump 4 18 : Jump 4 19 : Jump 4  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vptr  (f=(3 @ L);i=0) @ M2 , Cont2 : 3 : Vint  1 @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vint  1 @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 1 : Vlab  L @ M2 , 2 : Vlab  M2 @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  4 @ M2 , 2 : Vlab  H @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(3 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  1 @ M2 , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vlab  L @ H , 7 : Vlab  H @ M1 , 8 : Vlab  M1 @ M1 , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 19 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  L @ L 2 : Vint  6 @ L 3 : Vint  19 @ M1 4 : Vlab  M1 @ M2 5 : Vint  0 @ L 6 : Vptr  (f=(2 @ L);i=0) @ M2 7 : Vint  14 @ H 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  -3 @ H  RetReg : 0 Stack2:  RetPC: 19 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  L @ L 2 : Vint  6 @ L 3 : Vint  19 @ M1 4 : Vlab  M1 @ M2 5 : Vint  0 @ L 6 : Vptr  (f=(2 @ L);i=0) @ M2 7 : Vint  14 @ H 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  -3 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":468,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.062734127s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.362428+00:00","trial":2,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9 2 : Jump 9 3 : Jump 9 4 : Jump 9 5 : Jump 9 6 : Jump 9 7 : Jump 9 8 : Jump 9 9 : Jump 9 10 : Jump 9 11 : Jump 9 12 : Jump 9 13 : Jump 9 14 : Jump 9 15 : Jump 9 16 : Jump 9 17 : Jump 9 18 : Jump 9 19 : Jump 9  PC: 19 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=3) @ { H / M2 } , 1 : Vint  0 @ { H / L } , 2 : Vint  -1 @ M2 , 3 : Vint  -3 @ H , Cont2 : 5 : Vlab  L @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ H , 1 : Vptr  (f=(1 @ L);i=0) @ { H / L } , 2 : Vlab  H @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  H @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vint  4 @ M1 , 8 : Vint  -3 @ L , 9 : Vint  13 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":286,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.065110922s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.362507+00:00","trial":3,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 2 1 : Jump 2 2 : Jump 2 3 : Jump 2 4 : Jump 2 5 : Jump 2 6 : Jump 2 7 : Jump 2 8 : Jump 2 9 : Jump 2 10 : Jump 2 11 : Jump 2 12 : Jump 2 13 : Jump 2 14 : Jump 2 15 : Jump 2 16 : Jump 2 17 : Jump 2 18 : Jump 2 19 : Jump 2  PC: 15 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vlab  M1 @ L , 2 : Vptr  (f=(1 @ L);i=2) @ M2 , 3 : Vptr  (f=(2 @ L);i=1) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ { M1 / M2 } , 1 : Vptr  (f=(2 @ L);i=1) @ { M1 / M2 } , 2 : Vlab  M2 @ { H / M1 } , 3 : Vlab  M2 @ { L / H } , Cont2 : 5 : Vint  -1 @ L  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { L / M2 } , 1 : Vint  -1 @ { M1 / L } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ H , 4 : Vint  8 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vptr  (f=(0 @ L);i=3) @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ H , 8 : Vptr  (f=(0 @ L);i=2) @ L , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 6 @ H RetLAB: H RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(2 @ L);i=1) @ M1 2 : Vlab  L @ M2 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vlab  M2 @ L 5 : Vlab  M1 @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  19 @ M1 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 8 Stack2:  RetPC: 6 @ H RetLAB: H RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(2 @ L);i=1) @ M1 2 : Vlab  L @ M2 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vlab  M2 @ L 5 : Vlab  M1 @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  19 @ M1 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_2"],"passed":274,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.068027020s","timeout":60.0,"timestamp":"2026-01-28T23:15:36.362274+00:00","trial":0,"workload":"IFC"},"hash":"6397d09ecc8a5dc540a395e46d4cd90a6c0df1c6"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 2 1 : Jump 2  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vlab  M2 @ M1 , 7 : Vint  3 @ H , 8 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 9 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  M2 @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vint  0 @ H 6 : Vlab  M2 @ M2 7 : Vlab  L @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vlab  M2 @ M1  RetReg : 0 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vlab  M2 @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vint  0 @ H 6 : Vlab  M2 @ M2 7 : Vlab  L @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vlab  M2 @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":146,"property":"LLNI","strategy":"BespokeGenerator","time":"0.012717009s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.347743+00:00","trial":2,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 4 1 : Jump 4  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  5 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 1 : Vint  1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / H } , 1 : Vint  0 @ L , 2 : Vlab  L @ { M2 / H } , 3 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 4 : Vint  0 @ M2 , 5 : Vlab  M1 @ { L / M1 } , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=0) @ M1 , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vint  1 @ L 2 : Vint  0 @ M2 3 : Vlab  H @ M1 4 : Vint  -2 @ H 5 : Vlab  H @ M1 6 : Vlab  H @ H 7 : Vint  1 @ H 8 : Vint  0 @ H 9 : Vint  1 @ H  RetReg : 7 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vint  1 @ L 2 : Vint  0 @ M2 3 : Vlab  H @ M1 4 : Vint  -2 @ H 5 : Vlab  H @ M1 6 : Vlab  H @ H 7 : Vint  1 @ H 8 : Vint  0 @ H 9 : Vint  1 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":390,"property":"LLNI","strategy":"BespokeGenerator","time":"0.039901018s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.347952+00:00","trial":6,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 4 1 : Jump 4  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ H , Cont2 : 3 : Vlab  H @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 6 : Vlab  H @ { L / M1 } , 7 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 8 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vlab  L @ M2 2 : Vint  1 @ M1 3 : Vlab  H @ L 4 : Vint  0 @ H 5 : Vint  1 @ M2 6 : Vlab  M2 @ L 7 : Vint  0 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  1 @ M2  RetReg : 7 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vlab  L @ M2 2 : Vint  1 @ M1 3 : Vlab  H @ L 4 : Vint  0 @ H 5 : Vint  1 @ M2 6 : Vlab  M2 @ L 7 : Vint  0 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  1 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":1192,"property":"LLNI","strategy":"BespokeGenerator","time":"0.087657928s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.347895+00:00","trial":1,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 6 1 : Jump 6  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , Cont2 : 3 : Vint  1 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 1 : Vlab  H @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vint  0 @ { M1 / H } , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vlab  H @ { M2 / H } , 9 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  5 @ M2 4 : Vint  2 @ M2 5 : Vlab  L @ H 6 : Vlab  M1 @ L 7 : Vlab  H @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vint  -4 @ M1  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  5 @ M2 4 : Vint  2 @ M2 5 : Vlab  L @ H 6 : Vlab  M1 @ L 7 : Vlab  H @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vint  -4 @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":869,"property":"LLNI","strategy":"BespokeGenerator","time":"0.115206957s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.347900+00:00","trial":7,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 7 1 : Jump 7  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  0 @ { M1 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  1 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 5 : Vint  0 @ { H / L } , 6 : Vlab  H @ M1 , 7 : Vint  1 @ { M2 / L } , 8 : Vint  1 @ { H / L } , 9 : Vlab  H @ { H / M2 } ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vint  0 @ L 2 : Vint  0 @ M2 3 : Vint  0 @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  1 @ M1 6 : Vint  1 @ M2 7 : Vint  5 @ M2 8 : Vlab  H @ L 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 9 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vint  0 @ L 2 : Vint  0 @ M2 3 : Vint  0 @ L 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  1 @ M1 6 : Vint  1 @ M2 7 : Vint  5 @ M2 8 : Vlab  H @ L 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":801,"property":"LLNI","strategy":"BespokeGenerator","time":"0.092874050s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.549412+00:00","trial":8,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 7 1 : Jump 7  PC: { 1 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  5 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ { M2 / M1 } , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 7 : Vint  0 @ L , 8 : Vint  2 @ { L / M1 } , 9 : Vlab  M1 @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":1084,"property":"LLNI","strategy":"BespokeGenerator","time":"0.071548939s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.574586+00:00","trial":9,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 4 1 : Jump 4  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 1 : Vlab  M2 @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M2 / L } , 1 : Vint  0 @ L , 2 : Vlab  L @ { M2 / H } , 3 : Vint  -1 @ { L / M2 } , 4 : Vint  0 @ { M2 / L } , 5 : Vlab  L @ { L / M2 } , 6 : Vlab  H @ { L / M1 } , 7 : Vint  0 @ L , 8 : Vint  0 @ L , 9 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vint  1 @ H 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  0 @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vlab  M1 @ M2 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 8 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vint  1 @ H 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  0 @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vlab  M1 @ M2 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":2040,"property":"LLNI","strategy":"BespokeGenerator","time":"0.151254177s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.347830+00:00","trial":4,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 6 1 : Jump 6  PC: { 0 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vlab  M1 @ { L / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M1 @ { L / M2 } , 2 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vlab  M2 @ { L / H } , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vint  -3 @ { M1 / L } , 9 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  0 @ M1 2 : Vint  1 @ L 3 : Vint  0 @ H 4 : Vint  -4 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  0 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vint  1 @ L 9 : Vlab  L @ L  RetReg : 4 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  0 @ M1 2 : Vint  1 @ L 3 : Vint  0 @ H 4 : Vint  -4 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  0 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vint  1 @ L 9 : Vlab  L @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":1977,"property":"LLNI","strategy":"BespokeGenerator","time":"0.151870966s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.347670+00:00","trial":0,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 8 1 : Jump 8  PC: { 1 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / H } , 1 : Vint  0 @ L , 2 : Vint  -5 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ { H / M1 } , 6 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 7 : Vlab  L @ { M2 / H } , 8 : Vint  0 @ M2 , 9 : Vlab  M2 @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":3317,"property":"LLNI","strategy":"BespokeGenerator","time":"0.193593979s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.347803+00:00","trial":3,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 1 1 : Jump 1  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  -1 @ L , 5 : Vlab  L @ { M1 / L } , 6 : Vptr  (f=(1 @ L);i=0) @ M1 , 7 : Vint  0 @ { L / M2 } , 8 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 9 : Vint  0 @ H ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vlab  H @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  M1 @ L 7 : Vlab  M1 @ M2 8 : Vint  -4 @ H 9 : Vint  0 @ H  RetReg : 1 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vlab  H @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  M1 @ L 7 : Vlab  M1 @ M2 8 : Vint  -4 @ H 9 : Vint  0 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":4693,"property":"LLNI","strategy":"BespokeGenerator","time":"0.287230968s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.347934+00:00","trial":5,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 8 1 : Jump 8  PC: { 1 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -1 @ { M2 / H } , 1 : Vint  2 @ { M1 / H } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { H / M1 } , 1 : Vlab  M1 @ L ] (2 @ L)DFR @ L : [ [ 0 : Vint  4 @ M1 , 1 : Vlab  L @ H ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vlab  M2 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { L / H } , 2 : Vint  5 @ { M2 / H } , 3 : Vint  0 @ L , 4 : Vptr  (f=(2 @ L);i=1) @ { L / H } , 5 : Vint  2 @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ M1 , 7 : Vint  -2 @ M2 , 8 : Vint  0 @ M2 , 9 : Vlab  H @ { L / M2 } ] Stack1:  RetPC: 19 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vptr  (f=(3 @ L);i=1) @ M1 5 : Vint  9 @ H 6 : Vint  -1 @ L 7 : Vptr  (f=(3 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 0 Stack2:  RetPC: 19 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vptr  (f=(3 @ L);i=1) @ M1 5 : Vint  9 @ H 6 : Vint  -1 @ L 7 : Vptr  (f=(3 @ L);i=1) @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":7332,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.590806007s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.819407+00:00","trial":0,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 1 1 : Jump 1  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 1 : Vint  0 @ { H / L } ] (2 @ L)DFR @ H : [ [ 0 : Vint  8 @ { L / M2 } , 1 : Vint  1 @ { L / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vlab  M1 @ { M1 / M2 } , 4 : Vint  15 @ { L / M2 } , 5 : Vlab  L @ { L / M1 } , 6 : Vint  8 @ { M1 / M2 } , 7 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 8 : Vint  1 @ H , 9 : Vlab  M1 @ { M2 / H } ] Stack1:  RetPC: 8 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vint  5 @ H 2 : Vint  0 @ M1 3 : Vlab  H @ M2 4 : Vint  2 @ M1 5 : Vint  16 @ L 6 : Vint  15 @ L 7 : Vlab  M2 @ L 8 : Vlab  M1 @ M1 9 : Vlab  L @ M2  RetReg : 1 Stack2:  RetPC: 8 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vint  5 @ H 2 : Vint  0 @ M1 3 : Vlab  H @ M2 4 : Vint  2 @ M1 5 : Vint  16 @ L 6 : Vint  15 @ L 7 : Vlab  M2 @ L 8 : Vlab  M1 @ M1 9 : Vlab  L @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":44580,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"3.103230953s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.819812+00:00","trial":7,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 1 1 : Jump 1  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ M2 , 1 : Vint  1 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ H , 1 : Vint  1 @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M2 , 1 : Vlab  M1 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / M1 } , 1 : Vint  0 @ { M2 / L } , 2 : Vptr  (f=(2 @ L);i=1) @ M2 , 3 : Vlab  L @ { M2 / H } , 4 : Vlab  M1 @ { M2 / H } , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vint  0 @ L , 7 : Vptr  (f=(2 @ L);i=0) @ L , 8 : Vint  0 @ L , 9 : Vint  0 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ H 1 : Vint  1 @ M2 2 : Vlab  L @ H 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  H @ M2 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  M2 @ L 9 : Vint  19 @ M2  RetReg : 9 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ H 1 : Vint  1 @ M2 2 : Vlab  L @ H 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  H @ M2 6 : Vlab  L @ H 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  M2 @ L 9 : Vint  19 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":44765,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"3.350434065s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.819649+00:00","trial":6,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ M2 , 1 : Vint  3 @ { H / M2 } , Cont2 : 3 : Vptr  (f=(2 @ L);i=1) @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vint  10 @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ { H / L } , 1 : Vlab  H @ { M2 / L } , Cont2 : 3 : Vlab  L @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 3 : Vlab  L @ { L / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ { H / M1 } , 6 : Vptr  (f=(2 @ L);i=1) @ { L / M1 } , 7 : Vint  2 @ { M1 / M2 } , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vint  1 @ L ] Stack1:  RetPC: 12 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  M2 @ L 2 : Vint  2 @ L 3 : Vlab  L @ M1 4 : Vlab  M1 @ H 5 : Vlab  M1 @ H 6 : Vlab  M2 @ L 7 : Vlab  M2 @ M2 8 : Vint  4 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 0 Stack2:  RetPC: 12 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  M2 @ L 2 : Vint  2 @ L 3 : Vlab  L @ M1 4 : Vlab  M1 @ H 5 : Vlab  M1 @ H 6 : Vlab  M2 @ L 7 : Vlab  M2 @ M2 8 : Vint  4 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":6618,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.400635958s","timeout":60.0,"timestamp":"2026-01-28T23:16:12.943839+00:00","trial":9,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 1 1 : Jump 1  PC: { 0 @ M2 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vptr  (f=(3 @ L);i=1) @ { M2 / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vlab  L @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M1 / H } , 1 : Vint  2 @ M2 , Cont2 : 3 : Vint  4 @ M2  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  -2 @ { M1 / H } , 1 : Vlab  M2 @ { M1 / L } , Cont2 : 3 : Vptr  (f=(3 @ L);i=0) @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { H / M1 } , 5 : Vlab  H @ M2 , 6 : Vptr  (f=(3 @ L);i=0) @ { M2 / L } , 7 : Vlab  M2 @ { M2 / L } , 8 : Vlab  L @ { M1 / L } , 9 : Vint  -3 @ H ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(3 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  3 @ L 4 : Vint  17 @ L 5 : Vptr  (f=(2 @ L);i=0) @ M1 6 : Vint  2 @ H 7 : Vint  -4 @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  -5 @ L  RetReg : 8 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(3 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  3 @ L 4 : Vint  17 @ L 5 : Vptr  (f=(2 @ L);i=0) @ M1 6 : Vint  2 @ H 7 : Vint  -4 @ H 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vint  -5 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":246059,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"12.740447998s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.819860+00:00","trial":3,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 7 1 : Jump 7  PC: { 1 @ M2 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M1 / M2 } , 1 : Vint  5 @ { H / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M1 / L } , 1 : Vlab  L @ { L / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  M1 @ { L / M1 } , 4 : Vlab  M2 @ { L / H } , 5 : Vlab  H @ { L / H } , 6 : Vint  -4 @ M2 , 7 : Vint  0 @ { M1 / L } , 8 : Vint  2 @ { L / H } , 9 : Vint  -3 @ M1 ] Stack1:  RetPC: 12 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  0 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  L @ M2 4 : Vint  8 @ M2 5 : Vlab  M1 @ M2 6 : Vint  -4 @ L 7 : Vint  8 @ L 8 : Vlab  M1 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 9 Stack2:  RetPC: 12 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  0 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  L @ M2 4 : Vint  8 @ M2 5 : Vlab  M1 @ M2 6 : Vint  -4 @ L 7 : Vint  8 @ L 8 : Vlab  M1 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":267654,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"13.938359976s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.820478+00:00","trial":2,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 6 1 : Jump 6  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M2 / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { L / M2 } , 5 : Vlab  M2 @ M2 , 6 : Vint  0 @ { L / M2 } , 7 : Vint  11 @ { L / M1 } , 8 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 4 @ H RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  8 @ M2 3 : Vint  7 @ M1 4 : Vint  4 @ L 5 : Vint  14 @ L 6 : Vint  -1 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 1 Stack2:  RetPC: 4 @ H RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  8 @ M2 3 : Vint  7 @ M1 4 : Vint  4 @ L 5 : Vint  14 @ L 6 : Vint  -1 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":540455,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"23.384739876s","timeout":60.0,"timestamp":"2026-01-28T23:16:10.416942+00:00","trial":8,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 5 1 : Jump 5  PC: { 0 @ M1 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 1 : Vlab  H @ { M2 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  M1 @ M2 , 5 : Vint  1 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 7 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 8 : Vlab  L @ { M1 / M2 } , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  -5 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  M2 @ H 6 : Vint  4 @ L 7 : Vlab  L @ H 8 : Vint  2 @ L 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 3 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  -5 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  M2 @ H 6 : Vint  4 @ L 7 : Vlab  L @ H 8 : Vint  2 @ L 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":937247,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"37.236991167s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.820308+00:00","trial":1,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 7 1 : Jump 7  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  14 @ { H / M1 } , 1 : Vptr  (f=(2 @ L);i=0) @ { H / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vint  3 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  13 @ { M2 / L } , 1 : Vint  -4 @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 4 : Vint  0 @ L , 5 : Vlab  H @ { L / H } , 6 : Vlab  H @ { L / M1 } , 7 : Vint  0 @ M2 , 8 : Vint  0 @ L , 9 : Vint  0 @ { H / M2 } ] Stack1:  RetPC: 3 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  -2 @ M2 2 : Vlab  H @ H 3 : Vint  4 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  4 @ H 6 : Vlab  H @ L 7 : Vint  12 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vint  0 @ M1  RetReg : 5 Stack2:  RetPC: 3 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  -2 @ M2 2 : Vlab  H @ H 3 : Vint  4 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  4 @ H 6 : Vlab  H @ L 7 : Vint  12 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vint  0 @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":1336330,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"48.967519999s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.819746+00:00","trial":4,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 6 1 : Jump 6  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(2 @ L);i=1) @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  16 @ H , 1 : Vint  5 @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vint  3 @ M1 ] (3 @ L)DFR @ H : [ [ 0 : Vint  3 @ { L / M1 } , 1 : Vptr  (f=(2 @ L);i=1) @ { H / M2 } , Cont2 : 3 : Vint  14 @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  H @ L , 2 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } , 3 : Vint  0 @ { L / M1 } , 4 : Vint  0 @ L , 5 : Vptr  (f=(2 @ L);i=1) @ { L / H } , 6 : Vint  1 @ M1 , 7 : Vlab  L @ { M2 / H } , 8 : Vlab  M1 @ { M2 / M1 } , 9 : Vint  16 @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":1682936,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"59.433197975s","timeout":60.0,"timestamp":"2026-01-28T23:16:09.819427+00:00","trial":5,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 3 1 : Jump 3 2 : Jump 3 3 : Jump 3 4 : Jump 3 5 : Jump 3 6 : Jump 3 7 : Jump 3 8 : Jump 3 9 : Jump 3 10 : Jump 3 11 : Jump 3 12 : Jump 3 13 : Jump 3 14 : Jump 3 15 : Jump 3 16 : Jump 3 17 : Jump 3 18 : Jump 3 19 : Jump 3  PC: { 2 @ M1 / 12 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  18 @ H , 1 : Vptr  (f=(2 @ L);i=2) @ M2 , 2 : Vint  18 @ M2 , 3 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  2 @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ { L / H } , 1 : Vlab  M1 @ { H / M1 } , 2 : Vptr  (f=(1 @ L);i=1) @ M1 , 3 : Vlab  L @ { M1 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  1 @ { L / H } , 3 : Vint  0 @ { L / M2 } , 4 : Vlab  L @ M2 , 5 : Vint  0 @ M2 , 6 : Vint  0 @ L , 7 : Vint  6 @ M1 , 8 : Vlab  H @ { M2 / H } , 9 : Vptr  (f=(3 @ L);i=2) @ { M2 / H } ] Stack1:  RetPC: 19 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  10 @ M1 2 : Vlab  L @ L 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  0 @ L 7 : Vint  18 @ H 8 : Vptr  (f=(3 @ L);i=0) @ M2 9 : Vlab  M2 @ M1  RetReg : 5 Stack2:  RetPC: 19 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  10 @ M1 2 : Vlab  L @ L 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  0 @ L 7 : Vint  18 @ H 8 : Vptr  (f=(3 @ L);i=0) @ M2 9 : Vlab  M2 @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":90,"property":"LLNI","strategy":"TargetedGenerator","time":"0.025053024s","timeout":60.0,"timestamp":"2026-01-28T23:17:09.264287+00:00","trial":0,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9 2 : Jump 9 3 : Jump 9 4 : Jump 9 5 : Jump 9 6 : Jump 9 7 : Jump 9 8 : Jump 9 9 : Jump 9 10 : Jump 9 11 : Jump 9 12 : Jump 9 13 : Jump 9 14 : Jump 9 15 : Jump 9 16 : Jump 9 17 : Jump 9 18 : Jump 9 19 : Jump 9  PC: { 1 @ M1 / 3 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ H , 1 : Vint  -4 @ { L / H } , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  6 @ M2 , 2 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ { L / M2 } , 5 : Vint  0 @ { H / L } , 6 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 7 : Vlab  M1 @ { L / M2 } , 8 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , 9 : Vint  13 @ M2 ] Stack1:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vlab  H @ M1 2 : Vlab  M1 @ L 3 : Vint  13 @ M1 4 : Vint  -3 @ L 5 : Vlab  M1 @ H 6 : Vint  3 @ M2 7 : Vlab  M1 @ M2 8 : Vlab  L @ M1 9 : Vlab  M1 @ M1  RetReg : 9 Stack2:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vlab  H @ M1 2 : Vlab  M1 @ L 3 : Vint  13 @ M1 4 : Vint  -3 @ L 5 : Vlab  M1 @ H 6 : Vint  3 @ M2 7 : Vlab  M1 @ M2 8 : Vlab  L @ M1 9 : Vlab  M1 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":174,"property":"LLNI","strategy":"TargetedGenerator","time":"0.027562141s","timeout":60.0,"timestamp":"2026-01-28T23:17:09.505194+00:00","trial":8,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 2 1 : Jump 2 2 : Jump 2 3 : Jump 2 4 : Jump 2 5 : Jump 2 6 : Jump 2 7 : Jump 2 8 : Jump 2 9 : Jump 2 10 : Jump 2 11 : Jump 2 12 : Jump 2 13 : Jump 2 14 : Jump 2 15 : Jump 2 16 : Jump 2 17 : Jump 2 18 : Jump 2 19 : Jump 2  PC: { 9 @ M2 / 16 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=3) @ M2 , 2 : Vlab  M2 @ { L / M2 } , 3 : Vptr  (f=(1 @ L);i=2) @ { M2 / M1 } , Cont2 : 5 : Vlab  H @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(1 @ L);i=2) @ M1 , 2 : Vptr  (f=(1 @ L);i=2) @ M2 , 3 : Vint  16 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vint  0 @ { M1 / L } , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vlab  M2 @ { M1 / M2 } , 5 : Vlab  M1 @ { L / H } , 6 : Vint  0 @ M2 , 7 : Vptr  (f=(1 @ L);i=2) @ { H / M2 } , 8 : Vlab  M2 @ { M1 / L } , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 2 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=3) @ L 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vlab  H @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=2) @ H 8 : Vlab  L @ L 9 : Vint  4 @ H  RetReg : 3 Stack2:  RetPC: 2 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=3) @ L 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vlab  H @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=2) @ H 8 : Vlab  L @ L 9 : Vint  4 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":351,"property":"LLNI","strategy":"TargetedGenerator","time":"0.087217093s","timeout":60.0,"timestamp":"2026-01-28T23:17:09.264694+00:00","trial":4,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 6 1 : Jump 6 2 : Jump 6 3 : Jump 6 4 : Jump 6 5 : Jump 6 6 : Jump 6 7 : Jump 6 8 : Jump 6 9 : Jump 6 10 : Jump 6 11 : Jump 6 12 : Jump 6 13 : Jump 6 14 : Jump 6 15 : Jump 6 16 : Jump 6 17 : Jump 6 18 : Jump 6 19 : Jump 6  PC: { 5 @ H / 17 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vlab  H @ { M2 / L } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ H , 2 : Vint  6 @ H , 3 : Vptr  (f=(1 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ { L / H } , 4 : Vint  0 @ { H / L } , 5 : Vlab  L @ { M2 / L } , 6 : Vint  2 @ { L / M2 } , 7 : Vlab  L @ { M1 / M2 } , 8 : Vptr  (f=(1 @ L);i=3) @ { H / M2 } , 9 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } ] Stack1:  RetPC: 2 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  M1 @ H 4 : Vlab  L @ M1 5 : Vptr  (f=(1 @ L);i=3) @ M2 6 : Vint  9 @ H 7 : Vlab  H @ M2 8 : Vptr  (f=(0 @ L);i=2) @ H 9 : Vint  14 @ L  RetReg : 6 Stack2:  RetPC: 2 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  M1 @ H 4 : Vlab  L @ M1 5 : Vptr  (f=(1 @ L);i=3) @ M2 6 : Vint  9 @ H 7 : Vlab  H @ M2 8 : Vptr  (f=(0 @ L);i=2) @ H 9 : Vint  14 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":878,"property":"LLNI","strategy":"TargetedGenerator","time":"0.215670824s","timeout":60.0,"timestamp":"2026-01-28T23:17:09.264611+00:00","trial":6,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 3 1 : Jump 3 2 : Jump 3 3 : Jump 3 4 : Jump 3 5 : Jump 3 6 : Jump 3 7 : Jump 3 8 : Jump 3 9 : Jump 3 10 : Jump 3 11 : Jump 3 12 : Jump 3 13 : Jump 3 14 : Jump 3 15 : Jump 3 16 : Jump 3 17 : Jump 3 18 : Jump 3 19 : Jump 3  PC: { 14 @ H / 13 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { H / L } , 1 : Vlab  L @ { M2 / M1 } , 2 : Vlab  M2 @ H , 3 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , Cont2 : 5 : Vint  15 @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vint  8 @ M1 , 1 : Vlab  H @ L , 2 : Vptr  (f=(0 @ L);i=1) @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=2) @ { M1 / L } , 3 : Vint  0 @ M1 , 4 : Vint  0 @ H , 5 : Vptr  (f=(0 @ L);i=3) @ { L / M1 } , 6 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 7 : Vlab  H @ { L / M1 } , 8 : Vptr  (f=(0 @ L);i=3) @ { H / M2 } , 9 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } ] Stack1:  RetPC: 6 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vint  1 @ L 2 : Vlab  M2 @ M1 3 : Vint  9 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M1 @ M2 6 : Vptr  (f=(0 @ L);i=3) @ M1 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=2) @ L 9 : Vlab  M2 @ M1  RetReg : 7 Stack2:  RetPC: 6 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vint  1 @ L 2 : Vlab  M2 @ M1 3 : Vint  9 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M1 @ M2 6 : Vptr  (f=(0 @ L);i=3) @ M1 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=2) @ L 9 : Vlab  M2 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":721,"property":"LLNI","strategy":"TargetedGenerator","time":"0.226178169s","timeout":60.0,"timestamp":"2026-01-28T23:17:09.264459+00:00","trial":2,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 1 1 : Jump 1 2 : Jump 1 3 : Jump 1 4 : Jump 1 5 : Jump 1 6 : Jump 1 7 : Jump 1 8 : Jump 1 9 : Jump 1 10 : Jump 1 11 : Jump 1 12 : Jump 1 13 : Jump 1 14 : Jump 1 15 : Jump 1 16 : Jump 1 17 : Jump 1 18 : Jump 1 19 : Jump 1  PC: { 8 @ H / 3 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  15 @ { H / M2 } , 1 : Vlab  M1 @ { L / M1 } , 2 : Vint  -1 @ { M2 / L } , 3 : Vlab  L @ H , Cont2 : 5 : Vint  6 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vlab  L @ { M1 / L } , 2 : Vint  1 @ { M1 / M2 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  8 @ M1 , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vint  0 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  0 @ { M1 / L } , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ { M1 / M2 } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  M2 @ { M2 / M1 } , 7 : Vptr  (f=(2 @ L);i=0) @ { M2 / H } , 8 : Vlab  M1 @ { M2 / H } , 9 : Vint  5 @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":923,"property":"LLNI","strategy":"TargetedGenerator","time":"0.234995127s","timeout":60.0,"timestamp":"2026-01-28T23:17:09.265031+00:00","trial":3,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9 2 : Jump 9 3 : Jump 9 4 : Jump 9 5 : Jump 9 6 : Jump 9 7 : Jump 9 8 : Jump 9 9 : Jump 9 10 : Jump 9 11 : Jump 9 12 : Jump 9 13 : Jump 9 14 : Jump 9 15 : Jump 9 16 : Jump 9 17 : Jump 9 18 : Jump 9 19 : Jump 9  PC: { 8 @ M1 / 18 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vint  1 @ L , 2 : Vint  10 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vint  9 @ H , 2 : Vlab  L @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  -4 @ { M2 / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 6 : Vlab  M2 @ { M2 / H } , 7 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 8 : Vint  6 @ L , 9 : Vint  0 @ { L / M2 } ] Stack1:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  H @ H 3 : Vlab  M1 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M1 @ H 6 : Vint  -1 @ L 7 : Vlab  H @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  M1 @ L  RetReg : 9 Stack2:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  H @ H 3 : Vlab  M1 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M1 @ H 6 : Vint  -1 @ L 7 : Vlab  H @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vlab  M1 @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":721,"property":"LLNI","strategy":"TargetedGenerator","time":"0.145785093s","timeout":60.0,"timestamp":"2026-01-28T23:17:09.551922+00:00","trial":9,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 5 1 : Jump 5 2 : Jump 5 3 : Jump 5 4 : Jump 5 5 : Jump 5 6 : Jump 5 7 : Jump 5 8 : Jump 5 9 : Jump 5 10 : Jump 5 11 : Jump 5 12 : Jump 5 13 : Jump 5 14 : Jump 5 15 : Jump 5 16 : Jump 5 17 : Jump 5 18 : Jump 5 19 : Jump 5  PC: { 16 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vlab  M1 @ { M2 / M1 } , 2 : Vlab  M2 @ H , 3 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , Cont2 : 5 : Vlab  H @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vlab  M2 @ { M2 / L } , 2 : Vint  0 @ H , Cont2 : 4 : Vint  0 @ M2  ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vint  13 @ { H / M1 } , Cont2 : 3 : Vlab  L @ H  ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 1 : Vptr  (f=(3 @ L);i=1) @ M2 , 2 : Vptr  (f=(2 @ L);i=0) @ { L / M2 } , Cont2 : 4 : Vint  0 @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  4 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  -5 @ { M2 / H } , 5 : Vint  0 @ L , 6 : Vlab  M2 @ { M1 / M2 } , 7 : Vlab  H @ { M1 / M2 } , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ] Stack1:  RetPC: 16 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  M2 @ M1 2 : Vlab  H @ M2 3 : Vint  3 @ H 4 : Vint  11 @ L 5 : Vlab  H @ M2 6 : Vlab  H @ M1 7 : Vint  4 @ M2 8 : Vlab  M1 @ L 9 : Vlab  L @ M2  RetReg : 5 Stack2:  RetPC: 16 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  M2 @ M1 2 : Vlab  H @ M2 3 : Vint  3 @ H 4 : Vint  11 @ L 5 : Vlab  H @ M2 6 : Vlab  H @ M1 7 : Vint  4 @ M2 8 : Vlab  M1 @ L 9 : Vlab  L @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":1687,"property":"LLNI","strategy":"TargetedGenerator","time":"0.341492891s","timeout":60.0,"timestamp":"2026-01-28T23:17:09.264612+00:00","trial":1,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9 2 : Jump 9 3 : Jump 9 4 : Jump 9 5 : Jump 9 6 : Jump 9 7 : Jump 9 8 : Jump 9 9 : Jump 9 10 : Jump 9 11 : Jump 9 12 : Jump 9 13 : Jump 9 14 : Jump 9 15 : Jump 9 16 : Jump 9 17 : Jump 9 18 : Jump 9 19 : Jump 9  PC: { 2 @ H / 7 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 2 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 3 : Vint  0 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  14 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=3) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  4 @ { L / M2 } , 1 : Vlab  L @ { L / M2 } , 2 : Vint  0 @ { M2 / L } , 3 : Vlab  L @ { M2 / L } , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 6 : Vint  0 @ H , 7 : Vlab  M1 @ { L / M1 } , 8 : Vlab  L @ { L / M1 } , 9 : Vint  5 @ M2 ] Stack1:  RetPC: 7 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  H @ L 1 : Vlab  M2 @ H 2 : Vint  -1 @ H 3 : Vlab  M2 @ L 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vint  -3 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  M1 @ H  RetReg : 2 Stack2:  RetPC: 7 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  H @ L 1 : Vlab  M2 @ H 2 : Vint  -1 @ H 3 : Vlab  M2 @ L 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vint  -3 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  M1 @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":3545,"property":"LLNI","strategy":"TargetedGenerator","time":"0.783741951s","timeout":60.0,"timestamp":"2026-01-28T23:17:09.264555+00:00","trial":5,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 1 1 : Jump 1 2 : Jump 1 3 : Jump 1 4 : Jump 1 5 : Jump 1 6 : Jump 1 7 : Jump 1 8 : Jump 1 9 : Jump 1 10 : Jump 1 11 : Jump 1 12 : Jump 1 13 : Jump 1 14 : Jump 1 15 : Jump 1 16 : Jump 1 17 : Jump 1 18 : Jump 1 19 : Jump 1  PC: { 5 @ M2 / 11 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ M1 , 1 : Vint  -4 @ { L / H } , 2 : Vptr  (f=(1 @ L);i=1) @ L , Cont2 : 4 : Vint  19 @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ L , 1 : Vint  -3 @ M2 , 2 : Vptr  (f=(0 @ L);i=1) @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  -2 @ { M2 / M1 } , 1 : Vlab  L @ H , 2 : Vptr  (f=(0 @ L);i=2) @ { M1 / L } , Cont2 : 4 : Vint  19 @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  12 @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(1 @ L);i=2) @ { L / M2 } , 6 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 7 : Vint  4 @ H , 8 : Vint  -2 @ { H / M2 } , 9 : Vint  1 @ { H / M1 } ] Stack1:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  H @ L 2 : Vptr  (f=(1 @ L);i=2) @ H 3 : Vlab  M2 @ H 4 : Vint  3 @ H 5 : Vlab  L @ M2 6 : Vlab  L @ H 7 : Vint  6 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 6 Stack2:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  H @ L 2 : Vptr  (f=(1 @ L);i=2) @ H 3 : Vlab  M2 @ H 4 : Vint  3 @ H 5 : Vlab  L @ M2 6 : Vlab  L @ H 7 : Vint  6 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":4452,"property":"LLNI","strategy":"TargetedGenerator","time":"0.937427998s","timeout":60.0,"timestamp":"2026-01-28T23:17:09.264653+00:00","trial":7,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 2 1 : Jump 2 2 : Jump 2 3 : Jump 2 4 : Jump 2 5 : Jump 2 6 : Jump 2 7 : Jump 2 8 : Jump 2 9 : Jump 2 10 : Jump 2 11 : Jump 2 12 : Jump 2 13 : Jump 2 14 : Jump 2 15 : Jump 2 16 : Jump 2 17 : Jump 2 18 : Jump 2 19 : Jump 2  PC: { 0 @ H / 12 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(0 @ L);i=2) @ { M1 / M2 } , Cont2 : 4 : Vlab  M2 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 2 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , Cont2 : 4 : Vptr  (f=(1 @ L);i=0) @ L  ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ L , 1 : Vint  2 @ L , 2 : Vint  17 @ M1 , 3 : Vlab  M1 @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vint  2 @ M2 , 1 : Vptr  (f=(1 @ L);i=2) @ M2 , 2 : Vlab  L @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ { M1 / M2 } , 1 : Vint  4 @ { M1 / L } , 2 : Vint  0 @ { L / M1 } , 3 : Vptr  (f=(3 @ L);i=0) @ { M1 / H } , 4 : Vptr  (f=(3 @ L);i=1) @ { M1 / H } , 5 : Vint  0 @ L , 6 : Vlab  L @ { L / M1 } , 7 : Vint  0 @ M2 , 8 : Vptr  (f=(3 @ L);i=2) @ { M1 / L } , 9 : Vint  -1 @ { L / H } ] Stack1:  RetPC: 12 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=3) @ M1 1 : Vint  -3 @ H 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  M1 @ H 4 : Vlab  M1 @ M1 5 : Vlab  H @ L 6 : Vlab  M2 @ M2 7 : Vint  5 @ M2 8 : Vint  5 @ L 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 4 Stack2:  RetPC: 12 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=3) @ M1 1 : Vint  -3 @ H 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  M1 @ H 4 : Vlab  M1 @ M1 5 : Vlab  H @ L 6 : Vlab  M2 @ M2 7 : Vint  5 @ M2 8 : Vint  5 @ L 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":37,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.019414186s","timeout":60.0,"timestamp":"2026-01-28T23:17:10.411037+00:00","trial":3,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 5 1 : Jump 5 2 : Jump 5 3 : Jump 5 4 : Jump 5 5 : Jump 5 6 : Jump 5 7 : Jump 5 8 : Jump 5 9 : Jump 5 10 : Jump 5 11 : Jump 5 12 : Jump 5 13 : Jump 5 14 : Jump 5 15 : Jump 5 16 : Jump 5 17 : Jump 5 18 : Jump 5 19 : Jump 5  PC: { 7 @ H / 19 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 1 : Vlab  L @ { M1 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M1 , 1 : Vint  5 @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ H , 3 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  H @ { L / H } , 3 : Vint  0 @ H , 4 : Vint  15 @ M2 , 5 : Vint  16 @ { L / M2 } , 6 : Vlab  L @ { M2 / M1 } , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vlab  M1 @ H , 9 : Vlab  M1 @ { M2 / M1 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":293,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.163669109s","timeout":60.0,"timestamp":"2026-01-28T23:17:10.410606+00:00","trial":0,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 1 1 : Jump 1 2 : Jump 1 3 : Jump 1 4 : Jump 1 5 : Jump 1 6 : Jump 1 7 : Jump 1 8 : Jump 1 9 : Jump 1 10 : Jump 1 11 : Jump 1 12 : Jump 1 13 : Jump 1 14 : Jump 1 15 : Jump 1 16 : Jump 1 17 : Jump 1 18 : Jump 1 19 : Jump 1  PC: { 8 @ M2 / 16 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 , 2 : Vlab  H @ M2 , 3 : Vlab  M1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  M1 @ M2 , 2 : Vlab  H @ H , 3 : Vint  19 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  -5 @ { L / M1 } , 4 : Vptr  (f=(0 @ L);i=3) @ L , 5 : Vint  0 @ { M1 / L } , 6 : Vint  0 @ L , 7 : Vint  0 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 9 : Vint  16 @ { H / M1 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":199,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.071603775s","timeout":60.0,"timestamp":"2026-01-28T23:17:10.521734+00:00","trial":4,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 6 1 : Jump 6 2 : Jump 6 3 : Jump 6 4 : Jump 6 5 : Jump 6 6 : Jump 6 7 : Jump 6 8 : Jump 6 9 : Jump 6 10 : Jump 6 11 : Jump 6 12 : Jump 6 13 : Jump 6 14 : Jump 6 15 : Jump 6 16 : Jump 6 17 : Jump 6 18 : Jump 6 19 : Jump 6  PC: { 14 @ H / 4 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vlab  M2 @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(2 @ L);i=1) @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vint  5 @ M2 , 1 : Vint  1 @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { M1 / M2 } , 1 : Vint  -1 @ { L / M1 } , 2 : Vlab  H @ { H / M1 } , 3 : Vint  13 @ { L / M1 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  -2 @ { M2 / L } , 5 : Vptr  (f=(2 @ L);i=1) @ { M2 / L } , 6 : Vint  9 @ L , 7 : Vlab  H @ M2 , 8 : Vlab  H @ { M2 / M1 } , 9 : Vlab  M1 @ { M1 / L } ] Stack1:  RetPC: 14 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  M2 @ L 2 : Vint  13 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vlab  H @ L 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vptr  (f=(2 @ L);i=3) @ M2 7 : Vlab  L @ H 8 : Vlab  M1 @ L 9 : Vint  4 @ H  RetReg : 5 Stack2:  RetPC: 14 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  M2 @ L 2 : Vint  13 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vlab  H @ L 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vptr  (f=(2 @ L);i=3) @ M2 7 : Vlab  L @ H 8 : Vlab  M1 @ L 9 : Vint  4 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":893,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.327223063s","timeout":60.0,"timestamp":"2026-01-28T23:17:10.410659+00:00","trial":9,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 2 1 : Jump 2 2 : Jump 2 3 : Jump 2 4 : Jump 2 5 : Jump 2 6 : Jump 2 7 : Jump 2 8 : Jump 2 9 : Jump 2 10 : Jump 2 11 : Jump 2 12 : Jump 2 13 : Jump 2 14 : Jump 2 15 : Jump 2 16 : Jump 2 17 : Jump 2 18 : Jump 2 19 : Jump 2  PC: { 15 @ M2 / 7 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=2) @ { M1 / H } , 2 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  2 @ L , 1 : Vlab  H @ H , 2 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { M1 / M2 } , 2 : Vint  0 @ L , 3 : Vint  0 @ { M1 / L } , 4 : Vptr  (f=(0 @ L);i=2) @ L , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vint  0 @ L , 7 : Vlab  L @ { L / M2 } , 8 : Vlab  M2 @ { L / M2 } , 9 : Vint  1 @ { M2 / L } ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  4 @ M2 4 : Vint  -2 @ M2 5 : Vlab  M1 @ L 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  H @ L 8 : Vint  -3 @ L 9 : Vlab  L @ M1  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  4 @ M2 4 : Vint  -2 @ M2 5 : Vlab  M1 @ L 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  H @ L 8 : Vint  -3 @ L 9 : Vlab  L @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":993,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.346605062s","timeout":60.0,"timestamp":"2026-01-28T23:17:10.410608+00:00","trial":2,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 1 1 : Jump 1 2 : Jump 1 3 : Jump 1 4 : Jump 1 5 : Jump 1 6 : Jump 1 7 : Jump 1 8 : Jump 1 9 : Jump 1 10 : Jump 1 11 : Jump 1 12 : Jump 1 13 : Jump 1 14 : Jump 1 15 : Jump 1 16 : Jump 1 17 : Jump 1 18 : Jump 1 19 : Jump 1  PC: { 18 @ H / 19 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M1 / L } , 1 : Vptr  (f=(3 @ L);i=1) @ { M1 / M2 } , 2 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 3 : Vptr  (f=(2 @ L);i=1) @ { M1 / M2 } , Cont2 : 5 : Vlab  H @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vint  6 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (2 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / H } , 1 : Vint  0 @ { H / M1 } , Cont2 : 3 : Vlab  M1 @ M2  ] (3 @ L)DFR @ L : [ [ 0 : Vint  8 @ H , 1 : Vlab  L @ H , 2 : Vptr  (f=(3 @ L);i=1) @ L , 3 : Vptr  (f=(2 @ L);i=1) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  1 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vlab  M1 @ { L / M2 } , 6 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 7 : Vptr  (f=(2 @ L);i=0) @ { L / M2 } , 8 : Vptr  (f=(2 @ L);i=0) @ { L / H } , 9 : Vptr  (f=(0 @ L);i=3) @ { L / H } ] Stack1:  RetPC: 16 @ H RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vint  0 @ H 2 : Vlab  H @ M1 3 : Vlab  M2 @ M2 4 : Vptr  (f=(2 @ L);i=0) @ M1 5 : Vlab  M1 @ L 6 : Vint  3 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  -4 @ H  RetReg : 9 Stack2:  RetPC: 16 @ H RetLAB: M2 RetRegs: 0 : Vlab  L @ L 1 : Vint  0 @ H 2 : Vlab  H @ M1 3 : Vlab  M2 @ M2 4 : Vptr  (f=(2 @ L);i=0) @ M1 5 : Vlab  M1 @ L 6 : Vint  3 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  -4 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":944,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.201970100s","timeout":60.0,"timestamp":"2026-01-28T23:17:10.595045+00:00","trial":1,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 8 1 : Jump 8 2 : Jump 8 3 : Jump 8 4 : Jump 8 5 : Jump 8 6 : Jump 8 7 : Jump 8 8 : Jump 8 9 : Jump 8 10 : Jump 8 11 : Jump 8 12 : Jump 8 13 : Jump 8 14 : Jump 8 15 : Jump 8 16 : Jump 8 17 : Jump 8 18 : Jump 8 19 : Jump 8  PC: { 1 @ H / 12 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { H / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 2 : Vptr  (f=(0 @ L);i=2) @ { L / H } , Cont2 : 4 : Vint  7 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ L , 1 : Vlab  H @ { M2 / L } , 2 : Vptr  (f=(3 @ L);i=1) @ M2 , Cont2 : 4 : Vlab  H @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vint  -3 @ H , 1 : Vptr  (f=(2 @ L);i=0) @ L ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  H @ { M2 / M1 } , 2 : Vptr  (f=(0 @ L);i=1) @ H , Cont2 : 4 : Vlab  M2 @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { M2 / L } , 3 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 4 : Vlab  M1 @ { H / L } , 5 : Vint  -3 @ { M1 / H } , 6 : Vint  0 @ { L / M1 } , 7 : Vptr  (f=(0 @ L);i=2) @ H , 8 : Vint  9 @ L , 9 : Vlab  M2 @ { L / M2 } ] Stack1:  RetPC: 9 @ L RetLAB: L RetRegs: 0 : Vint  17 @ M1 1 : Vlab  L @ L 2 : Vint  7 @ M2 3 : Vptr  (f=(3 @ L);i=2) @ M2 4 : Vint  7 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vlab  M1 @ L 8 : Vlab  L @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 8 Stack2:  RetPC: 9 @ L RetLAB: L RetRegs: 0 : Vint  17 @ M1 1 : Vlab  L @ L 2 : Vint  7 @ M2 3 : Vptr  (f=(3 @ L);i=2) @ M2 4 : Vint  7 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vlab  M1 @ L 8 : Vlab  L @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":1093,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.404160023s","timeout":60.0,"timestamp":"2026-01-28T23:17:10.410632+00:00","trial":5,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Jump 9 1 : Jump 9 2 : Jump 9 3 : Jump 9 4 : Jump 9 5 : Jump 9 6 : Jump 9 7 : Jump 9 8 : Jump 9 9 : Jump 9 10 : Jump 9 11 : Jump 9 12 : Jump 9 13 : Jump 9 14 : Jump 9 15 : Jump 9 16 : Jump 9 17 : Jump 9 18 : Jump 9 19 : Jump 9  PC: { 10 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  L @ H , 2 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { H / M2 } , 1 : Vlab  M2 @ { H / M2 } , 2 : Vptr  (f=(0 @ L);i=2) @ { H / M2 } , 3 : Vint  -5 @ { M1 / M2 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 1 : Vlab  L @ { M1 / H } , 2 : Vlab  H @ H , 3 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , Cont2 : 5 : Vptr  (f=(2 @ L);i=0) @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  19 @ { L / M1 } , 1 : Vlab  L @ L , 2 : Vlab  L @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ { L / M2 } , 6 : Vint  0 @ L , 7 : Vint  0 @ H , 8 : Vlab  H @ M2 , 9 : Vint  19 @ M2 ] Stack1:  RetPC: 5 @ M2 RetLAB: H RetRegs: 0 : Vint  15 @ M2 1 : Vlab  H @ L 2 : Vlab  H @ H 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  L @ M1 6 : Vptr  (f=(1 @ L);i=3) @ L 7 : Vlab  L @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vptr  (f=(2 @ L);i=0) @ L  RetReg : 0 Stack2:  RetPC: 5 @ M2 RetLAB: H RetRegs: 0 : Vint  15 @ M2 1 : Vlab  H @ L 2 : Vlab  H @ H 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  L @ M1 6 : Vptr  (f=(1 @ L);i=3) @ L 7 : Vlab  L @ H 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vptr  (f=(2 @ L);i=0) @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":1110,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.406865835s","timeout":60.0,"timestamp":"2026-01-28T23:17:10.410596+00:00","trial":6,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Jump 5 1 : Jump 5 2 : Jump 5 3 : Jump 5 4 : Jump 5 5 : Jump 5 6 : Jump 5 7 : Jump 5 8 : Jump 5 9 : Jump 5 10 : Jump 5 11 : Jump 5 12 : Jump 5 13 : Jump 5 14 : Jump 5 15 : Jump 5 16 : Jump 5 17 : Jump 5 18 : Jump 5 19 : Jump 5  PC: { 5 @ M1 / 7 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vlab  M1 @ { H / L } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vlab  L @ L , 2 : Vlab  L @ L , 3 : Vlab  M1 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 1 : Vptr  (f=(1 @ L);i=2) @ { L / M1 } , 2 : Vint  13 @ { H / L } , Cont2 : 4 : Vlab  M2 @ M1  ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 2 : Vlab  L @ M2 , Cont2 : 4 : Vptr  (f=(2 @ L);i=0) @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  -2 @ { L / M2 } , 4 : Vlab  M2 @ { L / M1 } , 5 : Vint  13 @ L , 6 : Vlab  M2 @ { M2 / H } , 7 : Vptr  (f=(1 @ L);i=3) @ { L / H } , 8 : Vint  -2 @ { H / L } , 9 : Vint  12 @ { M2 / L } ] Stack1:  RetPC: 5 @ L RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(2 @ L);i=2) @ L 2 : Vlab  L @ M2 3 : Vint  4 @ M2 4 : Vlab  M1 @ H 5 : Vint  0 @ M2 6 : Vptr  (f=(3 @ L);i=1) @ M2 7 : Vint  -4 @ H 8 : Vlab  M1 @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 3 Stack2:  RetPC: 5 @ L RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(2 @ L);i=2) @ L 2 : Vlab  L @ M2 3 : Vint  4 @ M2 4 : Vlab  M1 @ H 5 : Vint  0 @ M2 6 : Vptr  (f=(3 @ L);i=1) @ M2 7 : Vint  -4 @ H 8 : Vlab  M1 @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":1731,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.470627785s","timeout":60.0,"timestamp":"2026-01-28T23:17:10.410815+00:00","trial":7,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Jump 0 1 : Jump 0 2 : Jump 0 3 : Jump 0 4 : Jump 0 5 : Jump 0 6 : Jump 0 7 : Jump 0 8 : Jump 0 9 : Jump 0 10 : Jump 0 11 : Jump 0 12 : Jump 0 13 : Jump 0 14 : Jump 0 15 : Jump 0 16 : Jump 0 17 : Jump 0 18 : Jump 0 19 : Jump 0  PC: { 13 @ M2 / 4 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  2 @ { L / M1 } , 1 : Vlab  M1 @ { L / M2 } , 2 : Vlab  M2 @ { M2 / L } , 3 : Vptr  (f=(0 @ L);i=1) @ M2 , Cont2 : 5 : Vptr  (f=(2 @ L);i=0) @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -2 @ { H / M2 } , 1 : Vptr  (f=(2 @ L);i=0) @ L , Cont2 : 3 : Vptr  (f=(0 @ L);i=3) @ L  ] (2 @ L)DFR @ L : [ [ 0 : Vint  4 @ L , 1 : Vlab  M2 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ { L / H } , 2 : Vint  0 @ L , 3 : Vint  -3 @ M1 , 4 : Vint  0 @ L , 5 : Vlab  L @ M1 , 6 : Vint  0 @ L , 7 : Vint  5 @ { M1 / L } , 8 : Vptr  (f=(0 @ L);i=2) @ { L / H } , 9 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } ] Stack1:  RetPC: 13 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vint  2 @ M2 2 : Vlab  L @ L 3 : Vint  -3 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=3) @ H 6 : Vint  4 @ M1 7 : Vint  4 @ H 8 : Vlab  M2 @ M1 9 : Vptr  (f=(0 @ L);i=3) @ M1  RetReg : 7 Stack2:  RetPC: 13 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vint  2 @ M2 2 : Vlab  L @ L 3 : Vint  -3 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=3) @ H 6 : Vint  4 @ M1 7 : Vint  4 @ H 8 : Vlab  M2 @ M1 9 : Vptr  (f=(0 @ L);i=3) @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpJump_3"],"passed":2276,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.545100927s","timeout":60.0,"timestamp":"2026-01-28T23:17:10.410756+00:00","trial":8,"workload":"IFC"},"hash":"d90bb634601d7887681415df3a743b3d505627f3"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 3 1 : BNZ -1 3  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ { L / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , Cont2 : 3 : Vlab  M1 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  1 @ M1 , 4 : Vlab  L @ M2 , 5 : Vint  0 @ H , 6 : Vlab  M2 @ M2 , 7 : Vlab  L @ L , 8 : Vlab  L @ H , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  -1 @ H 3 : Vint  -1 @ M1 4 : Vlab  M2 @ L 5 : Vint  1 @ L 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 9 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  -1 @ H 3 : Vint  -1 @ M1 4 : Vlab  M2 @ L 5 : Vint  1 @ L 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":74,"property":"LLNI","strategy":"BespokeGenerator","time":"0.006478071s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.031619+00:00","trial":1,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 8 1 : BNZ 0 8  PC: { 0 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -1 @ H , 1 : Vlab  L @ { M1 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 1 : Vint  0 @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  H @ L , 4 : Vlab  M1 @ { L / M2 } , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vlab  M1 @ M1 , 8 : Vint  1 @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vint  2 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vint  5 @ H 6 : Vint  2 @ M2 7 : Vint  4 @ H 8 : Vlab  M1 @ L 9 : Vlab  H @ M1  RetReg : 4 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vint  2 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vint  5 @ H 6 : Vint  2 @ M2 7 : Vint  4 @ H 8 : Vlab  M1 @ L 9 : Vlab  H @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":8,"property":"LLNI","strategy":"BespokeGenerator","time":"0.011072874s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.031403+00:00","trial":6,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 3 1 : BNZ -1 3  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { L / M2 } , 1 : Vlab  H @ { H / L } , Cont2 : 3 : Vint  0 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M2 } , 1 : Vint  -1 @ { M2 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ M2 , 5 : Vint  0 @ { H / M1 } , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vint  1 @ { M1 / L } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":380,"property":"LLNI","strategy":"BespokeGenerator","time":"0.017125845s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.031142+00:00","trial":0,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { L / M2 } , 1 : Vlab  M2 @ { L / H } , Cont2 : 3 : Vint  1 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ H , 1 : Vint  -1 @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ H , 3 : Vint  0 @ { M2 / H } , 4 : Vlab  M2 @ M1 , 5 : Vint  2 @ L , 6 : Vint  -3 @ { M1 / M2 } , 7 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 8 : Vint  0 @ { L / H } , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ H 1 : Vlab  H @ M2 2 : Vint  1 @ M2 3 : Vint  1 @ M1 4 : Vlab  L @ H 5 : Vlab  M2 @ M2 6 : Vlab  H @ L 7 : Vlab  H @ M1 8 : Vint  0 @ L 9 : Vlab  M2 @ M1  RetReg : 4 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  1 @ H 1 : Vlab  H @ M2 2 : Vint  1 @ M2 3 : Vint  1 @ M1 4 : Vlab  L @ H 5 : Vlab  M2 @ M2 6 : Vlab  H @ L 7 : Vlab  H @ M1 8 : Vint  0 @ L 9 : Vlab  M2 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":223,"property":"LLNI","strategy":"BespokeGenerator","time":"0.023119211s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.031627+00:00","trial":8,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 0 1 : BNZ 2 0  PC: { 0 @ M2 / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  -4 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  5 @ { L / M2 } , 4 : Vint  0 @ L , 5 : Vint  -1 @ L , 6 : Vint  0 @ { M2 / M1 } , 7 : Vint  0 @ { M2 / L } , 8 : Vlab  M1 @ { M2 / H } , 9 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  2 @ H 5 : Vlab  M2 @ H 6 : Vint  -5 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  H @ L 9 : Vint  1 @ L  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  2 @ H 5 : Vlab  M2 @ H 6 : Vint  -5 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  H @ L 9 : Vint  1 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":324,"property":"LLNI","strategy":"BespokeGenerator","time":"0.021991014s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.031206+00:00","trial":7,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 2 2 1 : BNZ 2 2  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -4 @ { M2 / M1 } , 1 : Vlab  H @ L , Cont2 : 3 : Vint  1 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ { L / M1 } , 5 : Vint  0 @ { H / L } , 6 : Vlab  H @ { M2 / H } , 7 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 8 : Vint  -3 @ { H / M1 } , 9 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M1 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vlab  L @ M1 6 : Vint  0 @ M2 7 : Vlab  M1 @ M2 8 : Vlab  L @ L 9 : Vlab  M2 @ H  RetReg : 8 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M1 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ L 5 : Vlab  L @ M1 6 : Vint  0 @ M2 7 : Vlab  M1 @ M2 8 : Vlab  L @ L 9 : Vlab  M2 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":118,"property":"LLNI","strategy":"BespokeGenerator","time":"0.021701097s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.031434+00:00","trial":5,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 0 1 : BNZ 0 0  PC: { 0 @ H / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { L / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , Cont2 : 3 : Vint  3 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ { M2 / M1 } , 6 : Vlab  H @ { M1 / L } , 7 : Vint  0 @ { M2 / M1 } , 8 : Vint  1 @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vint  -5 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  M2 @ M2 6 : Vint  1 @ H 7 : Vlab  H @ H 8 : Vint  1 @ M1 9 : Vint  0 @ M2  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vint  -5 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  M2 @ M2 6 : Vint  1 @ H 7 : Vlab  H @ H 8 : Vint  1 @ M1 9 : Vint  0 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":386,"property":"LLNI","strategy":"BespokeGenerator","time":"0.025293112s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.031592+00:00","trial":2,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 1 1 1 : BNZ 1 1  PC: { 1 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ L , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vlab  H @ L , 1 : Vint  0 @ { L / H } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vint  1 @ M1 , 6 : Vlab  M2 @ { H / L } , 7 : Vlab  L @ { M2 / L } , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ L 1 : Vint  5 @ H 2 : Vint  0 @ H 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M1 @ L 6 : Vint  1 @ L 7 : Vint  0 @ M1 8 : Vint  0 @ M2 9 : Vint  1 @ L  RetReg : 4 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ L 1 : Vint  5 @ H 2 : Vint  0 @ H 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M1 @ L 6 : Vint  1 @ L 7 : Vint  0 @ M1 8 : Vint  0 @ M2 9 : Vint  1 @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":241,"property":"LLNI","strategy":"BespokeGenerator","time":"0.013190031s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.222507+00:00","trial":9,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 8 1 : BNZ 0 8  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ { M2 / M1 } , 1 : Vint  -5 @ { H / M1 } , Cont2 : 3 : Vint  1 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vint  0 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ M1 , 7 : Vint  0 @ M2 , 8 : Vint  -3 @ H , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vint  -3 @ L 1 : Vlab  M1 @ H 2 : Vint  1 @ L 3 : Vlab  L @ H 4 : Vlab  M1 @ H 5 : Vint  -5 @ M1 6 : Vlab  L @ H 7 : Vint  1 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vint  5 @ H  RetReg : 1 Stack2:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vint  -3 @ L 1 : Vlab  M1 @ H 2 : Vint  1 @ L 3 : Vlab  L @ H 4 : Vlab  M1 @ H 5 : Vint  -5 @ M1 6 : Vlab  L @ H 7 : Vint  1 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vint  5 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":683,"property":"LLNI","strategy":"BespokeGenerator","time":"0.032104969s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.220549+00:00","trial":4,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 1 7 1 : BNZ 1 7  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { H / L } , 1 : Vlab  H @ { L / M1 } , Cont2 : 3 : Vint  -5 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vlab  H @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 5 : Vint  0 @ L , 6 : Vint  0 @ { M1 / M2 } , 7 : Vint  -2 @ { M2 / H } , 8 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 9 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":1504,"property":"LLNI","strategy":"BespokeGenerator","time":"0.092558146s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.031373+00:00","trial":3,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -5 @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { M2 / L } , 1 : Vint  -5 @ { L / M2 } , Cont2 : 3 : Vint  0 @ M2  ] (2 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , Cont2 : 3 : Vint  0 @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  H @ { L / M2 } , 1 : Vlab  H @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 6 : Vint  2 @ { H / M2 } , 7 : Vint  5 @ { M2 / H } , 8 : Vlab  M1 @ { M1 / L } , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vlab  M2 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vlab  M1 @ L 4 : Vlab  M1 @ H 5 : Vint  3 @ M2 6 : Vint  4 @ L 7 : Vint  -4 @ L 8 : Vlab  M2 @ M2 9 : Vint  17 @ M2  RetReg : 3 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vlab  L @ H 1 : Vlab  M2 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vlab  M1 @ L 4 : Vlab  M1 @ H 5 : Vint  3 @ M2 6 : Vint  4 @ L 7 : Vint  -4 @ L 8 : Vlab  M2 @ M2 9 : Vint  17 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":1544,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.061762094s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.307508+00:00","trial":8,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 0 1 : BNZ 0 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M1 , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 1 : Vint  10 @ { M2 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  1 @ M1 , 1 : Vlab  L @ M2 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  1 @ H , 6 : Vlab  M1 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vint  0 @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 2 @ M1 RetLAB: L RetRegs: 0 : Vlab  M1 @ H 1 : Vlab  L @ H 2 : Vint  0 @ H 3 : Vlab  H @ M1 4 : Vlab  M2 @ L 5 : Vint  1 @ M2 6 : Vint  4 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  M2 @ M2 9 : Vlab  M2 @ H  RetReg : 7 Stack2:  RetPC: 2 @ M1 RetLAB: L RetRegs: 0 : Vlab  M1 @ H 1 : Vlab  L @ H 2 : Vint  0 @ H 3 : Vlab  H @ M1 4 : Vlab  M2 @ L 5 : Vint  1 @ M2 6 : Vint  4 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  M2 @ M2 9 : Vlab  M2 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":3215,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.173813105s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.307730+00:00","trial":2,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vint  7 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  15 @ H , 1 : Vint  19 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  4 @ { M1 / L } , 4 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 5 : Vint  3 @ { M1 / M2 } , 6 : Vint  -1 @ { M2 / M1 } , 7 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 8 : Vlab  M1 @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } ] Stack1:  RetPC: 7 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  -3 @ M1 2 : Vint  -1 @ M1 3 : Vint  -2 @ L 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  18 @ M2 7 : Vlab  M2 @ L 8 : Vlab  M1 @ L 9 : Vint  4 @ M2  RetReg : 4 Stack2:  RetPC: 7 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  -3 @ M1 2 : Vint  -1 @ M1 3 : Vint  -2 @ L 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  18 @ M2 7 : Vlab  M2 @ L 8 : Vlab  M1 @ L 9 : Vint  4 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":3944,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.241366148s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.307458+00:00","trial":5,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 2 1 : BNZ -1 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vlab  H @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ H , 1 : Vlab  M1 @ M2 ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ H , 1 : Vint  -5 @ { L / H } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ M2 , 6 : Vint  -2 @ M1 , 7 : Vlab  M1 @ L , 8 : Vlab  H @ L , 9 : Vlab  M2 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":5038,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.283945799s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.307371+00:00","trial":6,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 2 1 : BNZ -1 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { H / M2 } , 1 : Vint  -3 @ { L / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  8 @ { M1 / H } , 1 : Vint  -5 @ { M1 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ L  ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , 1 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  -1 @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  0 @ L , 7 : Vlab  M1 @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 12 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vlab  H @ M2 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  5 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  M2 @ L 7 : Vlab  M2 @ M1 8 : Vint  0 @ M2 9 : Vlab  H @ M1  RetReg : 2 Stack2:  RetPC: 12 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vlab  H @ M2 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  5 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  M2 @ L 7 : Vlab  M2 @ M1 8 : Vint  0 @ M2 9 : Vlab  H @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":5605,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.393954039s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.307165+00:00","trial":1,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 7 1 : BNZ -1 7  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ L , 1 : Vint  4 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vint  7 @ M1 , 6 : Vint  3 @ H , 7 : Vint  1 @ H , 8 : Vint  5 @ M2 , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 15 @ M1 RetLAB: L RetRegs: 0 : Vint  11 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  H @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  -3 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vint  7 @ L 7 : Vint  -5 @ M2 8 : Vlab  M1 @ L 9 : Vlab  M1 @ H  RetReg : 8 Stack2:  RetPC: 15 @ M1 RetLAB: L RetRegs: 0 : Vint  11 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  H @ H 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  -3 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vint  7 @ L 7 : Vint  -5 @ M2 8 : Vlab  M1 @ L 9 : Vlab  M1 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":1652,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.171221972s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.508462+00:00","trial":4,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 2 2 1 : BNZ 2 2  PC: { 0 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vint  0 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M1 / H } , 1 : Vint  5 @ L , Cont2 : 3 : Vlab  H @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { L / H } , 3 : Vptr  (f=(0 @ L);i=1) @ M1 , 4 : Vint  8 @ { L / M2 } , 5 : Vint  1 @ M2 , 6 : Vint  0 @ { L / H } , 7 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 8 : Vint  -5 @ M2 , 9 : Vlab  M2 @ { L / M1 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":6864,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.438536882s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.307121+00:00","trial":0,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 0 1 : BNZ 2 0  PC: { 0 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ { H / L } , 1 : Vint  0 @ { M1 / H } , Cont2 : 3 : Vlab  M2 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / M1 } , 1 : Vint  1 @ { H / L } ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vptr  (f=(3 @ L);i=0) @ L ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { M1 / L } , 1 : Vint  7 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { L / M2 } , 2 : Vlab  L @ { L / M2 } , 3 : Vptr  (f=(3 @ L);i=0) @ { L / M2 } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ { H / L } , 7 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 8 : Vint  0 @ { H / M1 } , 9 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } ] Stack1:  RetPC: 8 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(2 @ L);i=0) @ H 3 : Vint  -5 @ L 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  L @ H 7 : Vint  14 @ M1 8 : Vlab  M2 @ M1 9 : Vint  17 @ L  RetReg : 6 Stack2:  RetPC: 8 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(2 @ L);i=0) @ H 3 : Vint  -5 @ L 4 : Vlab  M2 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  L @ H 7 : Vint  14 @ M1 8 : Vlab  M2 @ M1 9 : Vint  17 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":5208,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.374063969s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.377191+00:00","trial":3,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ -1 8 1 : BNZ -1 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vlab  M1 @ { H / M1 } , Cont2 : 3 : Vlab  L @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vlab  M1 @ { L / M1 } , Cont2 : 3 : Vint  4 @ M1  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vint  5 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vint  0 @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ M1 , 4 : Vptr  (f=(2 @ L);i=0) @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ L , 7 : Vlab  H @ M2 , 8 : Vint  0 @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ H ] Stack1:  RetPC: 14 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vlab  M2 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  -4 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vptr  (f=(2 @ L);i=0) @ M1 8 : Vint  0 @ M1 9 : Vlab  M1 @ M1  RetReg : 9 Stack2:  RetPC: 14 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vlab  M2 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  -4 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vptr  (f=(2 @ L);i=0) @ M1 8 : Vint  0 @ M1 9 : Vlab  M1 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":8017,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.498236895s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.307437+00:00","trial":9,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 7 1 : BNZ 0 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { H / M1 } , 1 : Vint  -2 @ { L / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , 1 : Vlab  H @ { M2 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  9 @ M2 , 4 : Vint  1 @ M1 , 5 : Vint  19 @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vint  -4 @ H , 8 : Vint  14 @ M1 , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 18 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M2 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  0 @ H 4 : Vlab  L @ M2 5 : Vint  19 @ H 6 : Vlab  L @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  1 @ H  RetReg : 9 Stack2:  RetPC: 18 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M2 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  0 @ H 4 : Vlab  L @ M2 5 : Vint  19 @ H 6 : Vlab  L @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  1 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":14901,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.666216135s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.307344+00:00","trial":7,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 1 7 1 : BNZ 1 7 2 : BNZ 1 7 3 : BNZ 1 7 4 : BNZ 1 7 5 : BNZ 1 7 6 : BNZ 1 7 7 : BNZ 1 7 8 : BNZ 1 7 9 : BNZ 1 7 10 : BNZ 1 7 11 : BNZ 1 7 12 : BNZ 1 7 13 : BNZ 1 7 14 : BNZ 1 7 15 : BNZ 1 7 16 : BNZ 1 7 17 : BNZ 1 7 18 : BNZ 1 7 19 : BNZ 1 7  PC: { 14 @ M1 / 19 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 1 : Vint  17 @ { H / M1 } , 2 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  0 @ M1 , 2 : Vint  -3 @ H , 3 : Vlab  M2 @ L ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vint  -4 @ M2 , 2 : Vint  5 @ L , 3 : Vlab  M2 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  16 @ { M2 / H } , 2 : Vlab  L @ L , 3 : Vint  0 @ { M2 / H } , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=2) @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ { H / M2 } , 8 : Vint  0 @ { M2 / H } , 9 : Vint  10 @ { M2 / M1 } ] Stack1:  RetPC: 9 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ H 1 : Vint  5 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  -1 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vint  1 @ L 6 : Vlab  M1 @ M1 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(2 @ L);i=1) @ M1  RetReg : 1 Stack2:  RetPC: 9 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ H 1 : Vint  5 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vint  -1 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vint  1 @ L 6 : Vlab  M1 @ M1 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(2 @ L);i=1) @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":76,"property":"LLNI","strategy":"TargetedGenerator","time":"0.018329859s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.988177+00:00","trial":0,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 5 1 : BNZ 0 5 2 : BNZ 0 5 3 : BNZ 0 5 4 : BNZ 0 5 5 : BNZ 0 5 6 : BNZ 0 5 7 : BNZ 0 5 8 : BNZ 0 5 9 : BNZ 0 5 10 : BNZ 0 5 11 : BNZ 0 5 12 : BNZ 0 5 13 : BNZ 0 5 14 : BNZ 0 5 15 : BNZ 0 5 16 : BNZ 0 5 17 : BNZ 0 5 18 : BNZ 0 5 19 : BNZ 0 5  PC: { 11 @ M2 / 18 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  4 @ M2 , 1 : Vlab  M2 @ L , 2 : Vlab  M2 @ M1 , 3 : Vptr  (f=(1 @ L);i=1) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ H , 1 : Vlab  M1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vint  0 @ { M2 / H } , 6 : Vlab  L @ { L / M1 } , 7 : Vlab  M2 @ L , 8 : Vlab  H @ { M1 / H } , 9 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } ] Stack1:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  16 @ L 3 : Vint  13 @ M1 4 : Vint  -4 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vint  5 @ M2 8 : Vint  -2 @ M2 9 : Vint  0 @ L  RetReg : 2 Stack2:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  16 @ L 3 : Vint  13 @ M1 4 : Vint  -4 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vint  5 @ M2 8 : Vint  -2 @ M2 9 : Vint  0 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":151,"property":"LLNI","strategy":"TargetedGenerator","time":"0.035053968s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.987917+00:00","trial":5,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 3 1 : BNZ 0 3 2 : BNZ 0 3 3 : BNZ 0 3 4 : BNZ 0 3 5 : BNZ 0 3 6 : BNZ 0 3 7 : BNZ 0 3 8 : BNZ 0 3 9 : BNZ 0 3 10 : BNZ 0 3 11 : BNZ 0 3 12 : BNZ 0 3 13 : BNZ 0 3 14 : BNZ 0 3 15 : BNZ 0 3 16 : BNZ 0 3 17 : BNZ 0 3 18 : BNZ 0 3 19 : BNZ 0 3  PC: { 6 @ M2 / 17 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(2 @ L);i=3) @ { L / H } , 2 : Vlab  L @ { M2 / L } , 3 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { M1 / M2 } , 1 : Vint  19 @ { L / M2 } , 2 : Vptr  (f=(3 @ L);i=0) @ { M1 / M2 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ L , 1 : Vlab  M2 @ { M2 / M1 } , 2 : Vlab  L @ { M1 / L } , 3 : Vlab  M2 @ M2 ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  1 @ { M1 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  M2 @ { M2 / H } , 3 : Vint  -2 @ { M2 / M1 } , 4 : Vptr  (f=(0 @ L);i=2) @ { M1 / M2 } , 5 : Vptr  (f=(2 @ L);i=0) @ H , 6 : Vlab  M1 @ { M2 / M1 } , 7 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 8 : Vlab  M2 @ { L / M1 } , 9 : Vlab  H @ L ] Stack1:  RetPC: 9 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ L 1 : Vint  -4 @ M2 2 : Vlab  M1 @ L 3 : Vptr  (f=(3 @ L);i=1) @ L 4 : Vptr  (f=(2 @ L);i=3) @ L 5 : Vint  0 @ M1 6 : Vptr  (f=(0 @ L);i=2) @ L 7 : Vint  -5 @ M1 8 : Vlab  H @ M2 9 : Vlab  H @ H  RetReg : 0 Stack2:  RetPC: 9 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ L 1 : Vint  -4 @ M2 2 : Vlab  M1 @ L 3 : Vptr  (f=(3 @ L);i=1) @ L 4 : Vptr  (f=(2 @ L);i=3) @ L 5 : Vint  0 @ M1 6 : Vptr  (f=(0 @ L);i=2) @ L 7 : Vint  -5 @ M1 8 : Vlab  H @ M2 9 : Vlab  H @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":97,"property":"LLNI","strategy":"TargetedGenerator","time":"0.038079023s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.988763+00:00","trial":7,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6 2 : BNZ -1 6 3 : BNZ -1 6 4 : BNZ -1 6 5 : BNZ -1 6 6 : BNZ -1 6 7 : BNZ -1 6 8 : BNZ -1 6 9 : BNZ -1 6 10 : BNZ -1 6 11 : BNZ -1 6 12 : BNZ -1 6 13 : BNZ -1 6 14 : BNZ -1 6 15 : BNZ -1 6 16 : BNZ -1 6 17 : BNZ -1 6 18 : BNZ -1 6 19 : BNZ -1 6  PC: { 9 @ H / 15 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vptr  (f=(3 @ L);i=1) @ { L / M1 } , 2 : Vlab  H @ { M1 / M2 } , 3 : Vlab  L @ { M2 / H } , Cont2 : 5 : Vint  4 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vint  5 @ L , 1 : Vint  -2 @ { L / H } , 2 : Vptr  (f=(1 @ L);i=2) @ { H / M1 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vptr  (f=(2 @ L);i=0) @ H , 2 : Vlab  M2 @ M1 , Cont2 : 4 : Vint  -2 @ M2  ] (3 @ L)DFR @ L : [ [ 0 : Vint  9 @ L , 1 : Vint  -3 @ H , 2 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  3 @ { M2 / M1 } , 4 : Vptr  (f=(1 @ L);i=2) @ { M2 / M1 } , 5 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , 6 : Vint  5 @ { L / M1 } , 7 : Vlab  L @ M2 , 8 : Vint  1 @ { L / H } , 9 : Vptr  (f=(2 @ L);i=1) @ { M1 / M2 } ] Stack1:  RetPC: 6 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  5 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ M2 4 : Vint  10 @ L 5 : Vint  8 @ M2 6 : Vptr  (f=(3 @ L);i=2) @ H 7 : Vint  -5 @ M2 8 : Vint  5 @ M2 9 : Vlab  M1 @ M2  RetReg : 2 Stack2:  RetPC: 6 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vint  5 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ M2 4 : Vint  10 @ L 5 : Vint  8 @ M2 6 : Vptr  (f=(3 @ L);i=2) @ H 7 : Vint  -5 @ M2 8 : Vint  5 @ M2 9 : Vlab  M1 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":152,"property":"LLNI","strategy":"TargetedGenerator","time":"0.039638996s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.988150+00:00","trial":6,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 6 1 : BNZ 0 6 2 : BNZ 0 6 3 : BNZ 0 6 4 : BNZ 0 6 5 : BNZ 0 6 6 : BNZ 0 6 7 : BNZ 0 6 8 : BNZ 0 6 9 : BNZ 0 6 10 : BNZ 0 6 11 : BNZ 0 6 12 : BNZ 0 6 13 : BNZ 0 6 14 : BNZ 0 6 15 : BNZ 0 6 16 : BNZ 0 6 17 : BNZ 0 6 18 : BNZ 0 6 19 : BNZ 0 6  PC: { 12 @ M1 / 9 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -1 @ L , 1 : Vlab  L @ M1 , 2 : Vlab  H @ L ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { H / M1 } , 1 : Vlab  L @ { M1 / L } , 2 : Vptr  (f=(0 @ L);i=2) @ L , 3 : Vptr  (f=(0 @ L);i=1) @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  M2 @ { L / M1 } , 6 : Vint  0 @ { L / H } , 7 : Vint  0 @ { L / H } , 8 : Vptr  (f=(2 @ L);i=1) @ { M2 / H } , 9 : Vint  16 @ { M1 / H } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":131,"property":"LLNI","strategy":"TargetedGenerator","time":"0.038641930s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.988198+00:00","trial":1,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 4 1 : BNZ -1 4 2 : BNZ -1 4 3 : BNZ -1 4 4 : BNZ -1 4 5 : BNZ -1 4 6 : BNZ -1 4 7 : BNZ -1 4 8 : BNZ -1 4 9 : BNZ -1 4 10 : BNZ -1 4 11 : BNZ -1 4 12 : BNZ -1 4 13 : BNZ -1 4 14 : BNZ -1 4 15 : BNZ -1 4 16 : BNZ -1 4 17 : BNZ -1 4 18 : BNZ -1 4 19 : BNZ -1 4  PC: { 17 @ M1 / 5 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  19 @ { H / L } , 1 : Vint  5 @ { M1 / L } , Cont2 : 3 : Vint  -3 @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vint  2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  L @ { M2 / L } , 4 : Vint  12 @ { M2 / M1 } , 5 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 6 : Vlab  M1 @ L , 7 : Vlab  M1 @ { H / M1 } , 8 : Vlab  M2 @ { H / L } , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } ] Stack1:  RetPC: 7 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  L @ M1 2 : Vint  12 @ L 3 : Vint  2 @ M1 4 : Vint  5 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vlab  H @ M2 9 : Vint  -4 @ M1  RetReg : 4 Stack2:  RetPC: 7 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  L @ M1 2 : Vint  12 @ L 3 : Vint  2 @ M1 4 : Vint  5 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vlab  H @ M2 9 : Vint  -4 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":173,"property":"LLNI","strategy":"TargetedGenerator","time":"0.039829969s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.988260+00:00","trial":2,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 1 0 1 : BNZ 1 0 2 : BNZ 1 0 3 : BNZ 1 0 4 : BNZ 1 0 5 : BNZ 1 0 6 : BNZ 1 0 7 : BNZ 1 0 8 : BNZ 1 0 9 : BNZ 1 0 10 : BNZ 1 0 11 : BNZ 1 0 12 : BNZ 1 0 13 : BNZ 1 0 14 : BNZ 1 0 15 : BNZ 1 0 16 : BNZ 1 0 17 : BNZ 1 0 18 : BNZ 1 0 19 : BNZ 1 0  PC: { 10 @ M1 / 2 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M2 / H } , 1 : Vptr  (f=(2 @ L);i=0) @ { L / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ M2 , 1 : Vint  3 @ { M1 / M2 } , 2 : Vlab  M1 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=2) @ { L / M2 } ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(3 @ L);i=1) @ H , 2 : Vint  -3 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(3 @ L);i=0) @ { M2 / H } , 5 : Vint  0 @ { M1 / M2 } , 6 : Vint  4 @ { L / M1 } , 7 : Vptr  (f=(2 @ L);i=1) @ H , 8 : Vptr  (f=(2 @ L);i=0) @ { H / M2 } , 9 : Vint  1 @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":132,"property":"LLNI","strategy":"TargetedGenerator","time":"0.051560879s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.988386+00:00","trial":8,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 8 1 : BNZ 0 8 2 : BNZ 0 8 3 : BNZ 0 8 4 : BNZ 0 8 5 : BNZ 0 8 6 : BNZ 0 8 7 : BNZ 0 8 8 : BNZ 0 8 9 : BNZ 0 8 10 : BNZ 0 8 11 : BNZ 0 8 12 : BNZ 0 8 13 : BNZ 0 8 14 : BNZ 0 8 15 : BNZ 0 8 16 : BNZ 0 8 17 : BNZ 0 8 18 : BNZ 0 8 19 : BNZ 0 8  PC: { 14 @ M2 / 5 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / H } , 1 : Vlab  H @ M2 , 2 : Vlab  M2 @ L , 3 : Vlab  L @ { M1 / H } , Cont2 : 5 : Vint  19 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=3) @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=3) @ { M1 / M2 } , 2 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , 3 : Vint  4 @ { L / M1 } , Cont2 : 5 : Vint  -3 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=2) @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { H / L } , 4 : Vptr  (f=(0 @ L);i=3) @ M2 , 5 : Vint  2 @ { H / L } , 6 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 7 : Vlab  M1 @ { M1 / L } , 8 : Vint  3 @ M2 , 9 : Vlab  H @ { H / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  4 @ M1 1 : Vptr  (f=(0 @ L);i=2) @ H 2 : Vlab  M2 @ M1 3 : Vlab  L @ M1 4 : Vint  6 @ M1 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=2) @ M1 7 : Vint  4 @ M1 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=2) @ H  RetReg : 3 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  4 @ M1 1 : Vptr  (f=(0 @ L);i=2) @ H 2 : Vlab  M2 @ M1 3 : Vlab  L @ M1 4 : Vint  6 @ M1 5 : Vlab  H @ M2 6 : Vptr  (f=(1 @ L);i=2) @ M1 7 : Vint  4 @ M1 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=2) @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":68,"property":"LLNI","strategy":"TargetedGenerator","time":"0.016831160s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.236494+00:00","trial":4,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 5 1 : BNZ 0 5 2 : BNZ 0 5 3 : BNZ 0 5 4 : BNZ 0 5 5 : BNZ 0 5 6 : BNZ 0 5 7 : BNZ 0 5 8 : BNZ 0 5 9 : BNZ 0 5 10 : BNZ 0 5 11 : BNZ 0 5 12 : BNZ 0 5 13 : BNZ 0 5 14 : BNZ 0 5 15 : BNZ 0 5 16 : BNZ 0 5 17 : BNZ 0 5 18 : BNZ 0 5 19 : BNZ 0 5  PC: { 19 @ M1 / 2 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { M2 / L } , 1 : Vlab  M1 @ H , 2 : Vlab  L @ { H / L } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vint  -5 @ { M2 / M1 } ] (2 @ L)DFR @ L : [ [ 0 : Vint  13 @ M2 , 1 : Vint  0 @ H , 2 : Vptr  (f=(0 @ L);i=1) @ M1 ] (3 @ L)DFR @ H : [ [ 0 : Vint  4 @ { M2 / H } , 1 : Vint  12 @ H , 2 : Vint  -4 @ { M1 / H } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  -4 @ M2 , 1 : Vint  1 @ { M2 / L } , 2 : Vptr  (f=(1 @ L);i=1) @ M2 , 3 : Vint  0 @ L , 4 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } , 5 : Vint  0 @ L , 6 : Vlab  L @ { M2 / L } , 7 : Vint  0 @ M1 , 8 : Vlab  M2 @ { M1 / H } , 9 : Vptr  (f=(0 @ L);i=2) @ { H / M2 } ] Stack1:  RetPC: 9 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vlab  L @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  M1 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  M2 @ L 6 : Vint  1 @ M2 7 : Vint  15 @ M2 8 : Vlab  L @ M1 9 : Vptr  (f=(0 @ L);i=2) @ L  RetReg : 8 Stack2:  RetPC: 9 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vlab  L @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  M1 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  M2 @ L 6 : Vint  1 @ M2 7 : Vint  15 @ M2 8 : Vlab  L @ M1 9 : Vptr  (f=(0 @ L);i=2) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":196,"property":"LLNI","strategy":"TargetedGenerator","time":"0.053923845s","timeout":60.0,"timestamp":"2026-01-28T23:17:45.988500+00:00","trial":3,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 2 1 : BNZ 2 2 2 : BNZ 2 2 3 : BNZ 2 2 4 : BNZ 2 2 5 : BNZ 2 2 6 : BNZ 2 2 7 : BNZ 2 2 8 : BNZ 2 2 9 : BNZ 2 2 10 : BNZ 2 2 11 : BNZ 2 2 12 : BNZ 2 2 13 : BNZ 2 2 14 : BNZ 2 2 15 : BNZ 2 2 16 : BNZ 2 2 17 : BNZ 2 2 18 : BNZ 2 2 19 : BNZ 2 2  PC: { 9 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vint  10 @ H , 2 : Vlab  L @ M1 , 3 : Vlab  L @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(3 @ L);i=0) @ M1 , 2 : Vint  1 @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M2 / L } , 1 : Vlab  L @ { M2 / M1 } , 2 : Vint  14 @ { H / M2 } , 3 : Vlab  H @ { M2 / H } ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ H , 1 : Vlab  M1 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ { L / M2 } , 4 : Vptr  (f=(3 @ L);i=1) @ { M2 / M1 } , 5 : Vint  4 @ M2 , 6 : Vptr  (f=(1 @ L);i=2) @ { M2 / H } , 7 : Vptr  (f=(0 @ L);i=3) @ { M2 / M1 } , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 9 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":590,"property":"LLNI","strategy":"TargetedGenerator","time":"0.066578865s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.251490+00:00","trial":9,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 5 1 : BNZ -1 5 2 : BNZ -1 5 3 : BNZ -1 5 4 : BNZ -1 5 5 : BNZ -1 5 6 : BNZ -1 5 7 : BNZ -1 5 8 : BNZ -1 5 9 : BNZ -1 5 10 : BNZ -1 5 11 : BNZ -1 5 12 : BNZ -1 5 13 : BNZ -1 5 14 : BNZ -1 5 15 : BNZ -1 5 16 : BNZ -1 5 17 : BNZ -1 5 18 : BNZ -1 5 19 : BNZ -1 5  PC: { 0 @ H / 8 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { L / M2 } , 1 : Vlab  M2 @ H , Cont2 : 3 : Vlab  H @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  5 @ L , 2 : Vlab  H @ M1 , 3 : Vint  17 @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ { M2 / M1 } , 3 : Vptr  (f=(1 @ L);i=2) @ M2 , 4 : Vlab  L @ { L / M1 } , 5 : Vint  0 @ L , 6 : Vint  -2 @ { L / M1 } , 7 : Vint  13 @ { M2 / L } , 8 : Vint  0 @ H , 9 : Vlab  L @ { L / H } ] Stack1:  RetPC: 7 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  4 @ H 2 : Vlab  M1 @ H 3 : Vint  19 @ L 4 : Vint  0 @ H 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  M2 @ L 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 5 Stack2:  RetPC: 7 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vint  4 @ H 2 : Vlab  M1 @ H 3 : Vint  19 @ L 4 : Vint  0 @ H 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  M2 @ L 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":51,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.012336016s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.330956+00:00","trial":5,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 4 1 : BNZ 0 4 2 : BNZ 0 4 3 : BNZ 0 4 4 : BNZ 0 4 5 : BNZ 0 4 6 : BNZ 0 4 7 : BNZ 0 4 8 : BNZ 0 4 9 : BNZ 0 4 10 : BNZ 0 4 11 : BNZ 0 4 12 : BNZ 0 4 13 : BNZ 0 4 14 : BNZ 0 4 15 : BNZ 0 4 16 : BNZ 0 4 17 : BNZ 0 4 18 : BNZ 0 4 19 : BNZ 0 4  PC: { 13 @ H / 6 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vptr  (f=(0 @ L);i=1) @ M1 , 3 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { H / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vptr  (f=(0 @ L);i=1) @ { H / L } , Cont2 : 5 : Vptr  (f=(1 @ L);i=0) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  7 @ { H / M1 } , 4 : Vint  12 @ { L / H } , 5 : Vlab  M2 @ { M2 / H } , 6 : Vint  -4 @ H , 7 : Vptr  (f=(0 @ L);i=2) @ { H / L } , 8 : Vlab  L @ L , 9 : Vint  12 @ { L / H } ] Stack1:  RetPC: 6 @ H RetLAB: L RetRegs: 0 : Vlab  L @ M1 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=2) @ H 4 : Vptr  (f=(1 @ L);i=2) @ H 5 : Vint  5 @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vlab  M1 @ H 8 : Vlab  L @ H 9 : Vint  6 @ H  RetReg : 6 Stack2:  RetPC: 6 @ H RetLAB: L RetRegs: 0 : Vlab  L @ M1 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=2) @ H 4 : Vptr  (f=(1 @ L);i=2) @ H 5 : Vint  5 @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vlab  M1 @ H 8 : Vlab  L @ H 9 : Vint  6 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":97,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.019266129s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.331301+00:00","trial":7,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 5 1 : BNZ 2 5 2 : BNZ 2 5 3 : BNZ 2 5 4 : BNZ 2 5 5 : BNZ 2 5 6 : BNZ 2 5 7 : BNZ 2 5 8 : BNZ 2 5 9 : BNZ 2 5 10 : BNZ 2 5 11 : BNZ 2 5 12 : BNZ 2 5 13 : BNZ 2 5 14 : BNZ 2 5 15 : BNZ 2 5 16 : BNZ 2 5 17 : BNZ 2 5 18 : BNZ 2 5 19 : BNZ 2 5  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { M2 / H } , 1 : Vlab  L @ { M1 / H } , 2 : Vptr  (f=(3 @ L);i=3) @ { M1 / L } , Cont2 : 4 : Vint  5 @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { H / M1 } , 1 : Vint  0 @ { H / L } , 2 : Vint  5 @ { M2 / L } , Cont2 : 4 : Vlab  L @ L  ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { M1 / M2 } , 1 : Vlab  M2 @ { M1 / L } , 2 : Vint  17 @ { H / L } , 3 : Vint  5 @ { M2 / L } , Cont2 : 5 : Vptr  (f=(2 @ L);i=3) @ M1  ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vptr  (f=(1 @ L);i=2) @ H , 2 : Vlab  H @ M2 , 3 : Vlab  H @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { M1 / H } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  M2 @ L , 5 : Vint  0 @ H , 6 : Vlab  H @ { M2 / L } , 7 : Vptr  (f=(2 @ L);i=0) @ { M1 / M2 } , 8 : Vlab  L @ H , 9 : Vptr  (f=(0 @ L);i=2) @ { H / M1 } ] Stack1:  RetPC: 11 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M2 1 : Vlab  M2 @ H 2 : Vint  -5 @ H 3 : Vint  18 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vint  3 @ M1 6 : Vlab  M1 @ L 7 : Vlab  M1 @ L 8 : Vint  3 @ M1 9 : Vlab  H @ M2  RetReg : 8 Stack2:  RetPC: 11 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M2 1 : Vlab  M2 @ H 2 : Vint  -5 @ H 3 : Vint  18 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vint  3 @ M1 6 : Vlab  M1 @ L 7 : Vlab  M1 @ L 8 : Vint  3 @ M1 9 : Vlab  H @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":135,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.018872976s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.331600+00:00","trial":8,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 1 3 1 : BNZ 1 3 2 : BNZ 1 3 3 : BNZ 1 3 4 : BNZ 1 3 5 : BNZ 1 3 6 : BNZ 1 3 7 : BNZ 1 3 8 : BNZ 1 3 9 : BNZ 1 3 10 : BNZ 1 3 11 : BNZ 1 3 12 : BNZ 1 3 13 : BNZ 1 3 14 : BNZ 1 3 15 : BNZ 1 3 16 : BNZ 1 3 17 : BNZ 1 3 18 : BNZ 1 3 19 : BNZ 1 3  PC: { 10 @ H / 2 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 1 : Vint  -4 @ { L / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ H , 2 : Vint  12 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M2 , 1 : Vlab  M2 @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  M2 @ L , 2 : Vlab  M1 @ { H / M2 } , 3 : Vint  1 @ { H / L } , Cont2 : 5 : Vlab  M2 @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  -4 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  6 @ M2 , 5 : Vlab  L @ L , 6 : Vlab  M2 @ { H / M1 } , 7 : Vint  1 @ { L / M1 } , 8 : Vlab  H @ { M1 / H } , 9 : Vlab  M2 @ { M1 / M2 } ] Stack1:  RetPC: 5 @ M2 RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(3 @ L);i=2) @ L 2 : Vlab  L @ H 3 : Vlab  L @ M1 4 : Vint  13 @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  H @ H 8 : Vptr  (f=(3 @ L);i=1) @ L 9 : Vptr  (f=(3 @ L);i=0) @ H  RetReg : 3 Stack2:  RetPC: 5 @ M2 RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vptr  (f=(3 @ L);i=2) @ L 2 : Vlab  L @ H 3 : Vlab  L @ M1 4 : Vint  13 @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  H @ H 8 : Vptr  (f=(3 @ L);i=1) @ L 9 : Vptr  (f=(3 @ L);i=0) @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":194,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.030319929s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.331540+00:00","trial":2,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 1 2 1 : BNZ 1 2 2 : BNZ 1 2 3 : BNZ 1 2 4 : BNZ 1 2 5 : BNZ 1 2 6 : BNZ 1 2 7 : BNZ 1 2 8 : BNZ 1 2 9 : BNZ 1 2 10 : BNZ 1 2 11 : BNZ 1 2 12 : BNZ 1 2 13 : BNZ 1 2 14 : BNZ 1 2 15 : BNZ 1 2 16 : BNZ 1 2 17 : BNZ 1 2 18 : BNZ 1 2 19 : BNZ 1 2  PC: { 3 @ M1 / 12 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=2) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 , 2 : Vlab  M1 @ H , 3 : Vptr  (f=(3 @ L);i=0) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ { M2 / M1 } , 1 : Vint  14 @ M2 , 2 : Vint  0 @ { L / M1 } ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { H / M1 } , 1 : Vptr  (f=(3 @ L);i=0) @ { H / M1 } ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { M2 / H } , 1 : Vlab  H @ M2 , 2 : Vlab  M2 @ { L / M1 } , Cont2 : 4 : Vptr  (f=(3 @ L);i=1) @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  4 @ { M2 / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  13 @ { M2 / L } , 5 : Vint  -4 @ { H / M1 } , 6 : Vptr  (f=(2 @ L);i=1) @ { H / M2 } , 7 : Vlab  M1 @ H , 8 : Vint  4 @ { L / M1 } , 9 : Vlab  M1 @ { M1 / H } ] Stack1:  RetPC: 13 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M2 1 : Vptr  (f=(2 @ L);i=1) @ L 2 : Vint  3 @ H 3 : Vlab  L @ M1 4 : Vint  9 @ M2 5 : Vptr  (f=(3 @ L);i=2) @ M2 6 : Vptr  (f=(0 @ L);i=3) @ H 7 : Vptr  (f=(3 @ L);i=0) @ M1 8 : Vint  11 @ M1 9 : Vptr  (f=(3 @ L);i=0) @ L  RetReg : 8 Stack2:  RetPC: 13 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M2 1 : Vptr  (f=(2 @ L);i=1) @ L 2 : Vint  3 @ H 3 : Vlab  L @ M1 4 : Vint  9 @ M2 5 : Vptr  (f=(3 @ L);i=2) @ M2 6 : Vptr  (f=(0 @ L);i=3) @ H 7 : Vptr  (f=(3 @ L);i=0) @ M1 8 : Vint  11 @ M1 9 : Vptr  (f=(3 @ L);i=0) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":67,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.013812065s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.358068+00:00","trial":4,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 9 1 : BNZ 0 9 2 : BNZ 0 9 3 : BNZ 0 9 4 : BNZ 0 9 5 : BNZ 0 9 6 : BNZ 0 9 7 : BNZ 0 9 8 : BNZ 0 9 9 : BNZ 0 9 10 : BNZ 0 9 11 : BNZ 0 9 12 : BNZ 0 9 13 : BNZ 0 9 14 : BNZ 0 9 15 : BNZ 0 9 16 : BNZ 0 9 17 : BNZ 0 9 18 : BNZ 0 9 19 : BNZ 0 9  PC: { 6 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vint  2 @ { L / M1 } , 2 : Vint  4 @ { M1 / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { L / H } , 1 : Vint  2 @ { M1 / M2 } , Cont2 : 3 : Vint  7 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 4 : Vptr  (f=(0 @ L);i=2) @ L , 5 : Vlab  M2 @ H , 6 : Vlab  M2 @ { M1 / L } , 7 : Vlab  L @ { M2 / H } , 8 : Vlab  H @ { M2 / L } , 9 : Vint  4 @ { M2 / H } ] Stack1:  RetPC: 6 @ H RetLAB: L RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  5 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vint  9 @ M1 5 : Vint  0 @ L 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vint  4 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  M1 @ H  RetReg : 1 Stack2:  RetPC: 6 @ H RetLAB: L RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  5 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vint  9 @ M1 5 : Vint  0 @ L 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vint  4 @ M1 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vlab  M1 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":156,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.037911892s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.331355+00:00","trial":6,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 2 3 1 : BNZ 2 3 2 : BNZ 2 3 3 : BNZ 2 3 4 : BNZ 2 3 5 : BNZ 2 3 6 : BNZ 2 3 7 : BNZ 2 3 8 : BNZ 2 3 9 : BNZ 2 3 10 : BNZ 2 3 11 : BNZ 2 3 12 : BNZ 2 3 13 : BNZ 2 3 14 : BNZ 2 3 15 : BNZ 2 3 16 : BNZ 2 3 17 : BNZ 2 3 18 : BNZ 2 3 19 : BNZ 2 3  PC: { 10 @ H / 17 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(2 @ L);i=1) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ { L / M1 } , 1 : Vlab  M2 @ { H / M1 } , 2 : Vint  1 @ { L / H } , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , Cont2 : 5 : Vptr  (f=(1 @ L);i=0) @ H  ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ { L / M1 } , 1 : Vlab  M2 @ { M2 / M1 } , 2 : Vptr  (f=(3 @ L);i=1) @ { M1 / M2 } , Cont2 : 4 : Vint  0 @ H  ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ { H / L } , 1 : Vptr  (f=(2 @ L);i=0) @ { M2 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(3 @ L);i=0) @ { L / H } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  0 @ { M2 / H } , 6 : Vlab  M2 @ L , 7 : Vint  -4 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 9 : Vlab  M1 @ { H / M2 } ] Stack1:  RetPC: 17 @ H RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vlab  H @ L 2 : Vlab  M2 @ L 3 : Vint  0 @ M2 4 : Vptr  (f=(3 @ L);i=1) @ M2 5 : Vint  16 @ M1 6 : Vint  0 @ M2 7 : Vlab  L @ M2 8 : Vlab  M1 @ M2 9 : Vlab  M2 @ H  RetReg : 5 Stack2:  RetPC: 17 @ H RetLAB: L RetRegs: 0 : Vlab  L @ L 1 : Vlab  H @ L 2 : Vlab  M2 @ L 3 : Vint  0 @ M2 4 : Vptr  (f=(3 @ L);i=1) @ M2 5 : Vint  16 @ M1 6 : Vint  0 @ M2 7 : Vlab  L @ M2 8 : Vlab  M1 @ M2 9 : Vlab  M2 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":236,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.045567989s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.331442+00:00","trial":3,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 5 1 : BNZ -1 5 2 : BNZ -1 5 3 : BNZ -1 5 4 : BNZ -1 5 5 : BNZ -1 5 6 : BNZ -1 5 7 : BNZ -1 5 8 : BNZ -1 5 9 : BNZ -1 5 10 : BNZ -1 5 11 : BNZ -1 5 12 : BNZ -1 5 13 : BNZ -1 5 14 : BNZ -1 5 15 : BNZ -1 5 16 : BNZ -1 5 17 : BNZ -1 5 18 : BNZ -1 5 19 : BNZ -1 5  PC: { 9 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { H / L } , 1 : Vint  11 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  -5 @ M2 , 1 : Vint  -2 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ H , 3 : Vlab  M1 @ L ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M1 , 1 : Vlab  L @ H , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vint  4 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=1) @ L , 4 : Vptr  (f=(2 @ L);i=0) @ { L / H } , 5 : Vint  0 @ { L / H } , 6 : Vint  0 @ { M1 / H } , 7 : Vptr  (f=(2 @ L);i=0) @ L , 8 : Vint  -1 @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } ] Stack1:  RetPC: 9 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ M1 1 : Vlab  M2 @ H 2 : Vint  8 @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  17 @ H 5 : Vlab  L @ M1 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  L @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 4 Stack2:  RetPC: 9 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ M1 1 : Vlab  M2 @ H 2 : Vint  8 @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  17 @ H 5 : Vlab  L @ M1 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  L @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":166,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.051805973s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.331651+00:00","trial":1,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 0 1 : BNZ 0 0 2 : BNZ 0 0 3 : BNZ 0 0 4 : BNZ 0 0 5 : BNZ 0 0 6 : BNZ 0 0 7 : BNZ 0 0 8 : BNZ 0 0 9 : BNZ 0 0 10 : BNZ 0 0 11 : BNZ 0 0 12 : BNZ 0 0 13 : BNZ 0 0 14 : BNZ 0 0 15 : BNZ 0 0 16 : BNZ 0 0 17 : BNZ 0 0 18 : BNZ 0 0 19 : BNZ 0 0  PC: { 16 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 1 : Vint  5 @ { M2 / L } , 2 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } , 3 : Vint  0 @ { H / L } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / H } , 1 : Vint  1 @ { L / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { M2 / L } , 2 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 3 : Vint  0 @ { M1 / L } , 4 : Vlab  H @ H , 5 : Vlab  H @ { M2 / M1 } , 6 : Vlab  M2 @ { M1 / L } , 7 : Vint  17 @ { L / M1 } , 8 : Vint  -1 @ { H / M1 } , 9 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  3 @ L 1 : Vlab  M1 @ L 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  2 @ H 4 : Vint  14 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=3) @ M1 7 : Vlab  M2 @ H 8 : Vlab  H @ M1 9 : Vlab  M1 @ M2  RetReg : 9 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  3 @ L 1 : Vlab  M1 @ L 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  2 @ H 4 : Vint  14 @ M2 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=3) @ M1 7 : Vlab  M2 @ H 8 : Vlab  H @ M1 9 : Vlab  M1 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":350,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.062866926s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.330933+00:00","trial":0,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6 2 : BNZ -1 6 3 : BNZ -1 6 4 : BNZ -1 6 5 : BNZ -1 6 6 : BNZ -1 6 7 : BNZ -1 6 8 : BNZ -1 6 9 : BNZ -1 6 10 : BNZ -1 6 11 : BNZ -1 6 12 : BNZ -1 6 13 : BNZ -1 6 14 : BNZ -1 6 15 : BNZ -1 6 16 : BNZ -1 6 17 : BNZ -1 6 18 : BNZ -1 6 19 : BNZ -1 6  PC: { 9 @ H / 11 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ M1 , Cont2 : 3 : Vlab  L @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vlab  H @ M2 , 2 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , Cont2 : 4 : Vint  0 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=1) @ H , 4 : Vint  10 @ { M2 / L } , 5 : Vint  16 @ L , 6 : Vint  4 @ { M1 / H } , 7 : Vlab  M2 @ { M1 / M2 } , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 9 : Vint  2 @ H ] Stack1:  RetPC: 2 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  M1 @ H 2 : Vint  1 @ M1 3 : Vlab  M2 @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  4 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  M2 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vlab  M1 @ M2  RetReg : 8 Stack2:  RetPC: 2 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  M1 @ H 2 : Vint  1 @ M1 3 : Vlab  M2 @ L 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  4 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  M2 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vlab  M1 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_1"],"passed":273,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.040005922s","timeout":60.0,"timestamp":"2026-01-28T23:17:46.357864+00:00","trial":9,"workload":"IFC"},"hash":"ae2261e7d68f6311440c179fbf4b6fef0b52fb3c"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ M2 , 1 : Vint  0 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ H , 1 : Vlab  M1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 2 : Vint  -2 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ { M2 / L } , 6 : Vint  0 @ M2 , 7 : Vint  0 @ L , 8 : Vlab  M1 @ { L / M1 } , 9 : Vint  1 @ { H / M1 } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  H @ M2 2 : Vlab  L @ L 3 : Vlab  H @ M2 4 : Vlab  H @ M2 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  M2 @ M2 9 : Vlab  L @ L  RetReg : 1 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  H @ M2 2 : Vlab  L @ L 3 : Vlab  H @ M2 4 : Vlab  H @ M2 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  M2 @ M2 9 : Vlab  L @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":58,"property":"LLNI","strategy":"BespokeGenerator","time":"0.003468990s","timeout":60.0,"timestamp":"2026-01-28T23:18:18.911843+00:00","trial":6,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 1 5 1 : BNZ 1 5  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / L } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vptr  (f=(1 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  -1 @ { M2 / L } , 2 : Vint  -1 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  1 @ L , 6 : Vlab  M1 @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 8 : Vlab  M2 @ { M2 / H } , 9 : Vint  0 @ { L / M2 } ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  5 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  M2 @ M1 4 : Vlab  L @ H 5 : Vint  0 @ M1 6 : Vint  0 @ M2 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vlab  L @ H  RetReg : 2 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  5 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  M2 @ M1 4 : Vlab  L @ H 5 : Vint  0 @ M1 6 : Vint  0 @ M2 7 : Vint  0 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vlab  L @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":441,"property":"LLNI","strategy":"BespokeGenerator","time":"0.039296150s","timeout":60.0,"timestamp":"2026-01-28T23:18:18.911811+00:00","trial":2,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  L @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { L / H } , 3 : Vlab  L @ { L / M2 } , 4 : Vlab  L @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  0 @ L , 7 : Vlab  L @ L , 8 : Vint  0 @ L , 9 : Vint  -3 @ { H / M2 } ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  5 @ M1 1 : Vlab  M2 @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  0 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  0 @ L 7 : Vint  1 @ L 8 : Vlab  M2 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 7 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  5 @ M1 1 : Vlab  M2 @ L 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  0 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vint  0 @ L 7 : Vint  1 @ L 8 : Vlab  M2 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":489,"property":"LLNI","strategy":"BespokeGenerator","time":"0.087033987s","timeout":60.0,"timestamp":"2026-01-28T23:18:18.911932+00:00","trial":3,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  -3 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  -1 @ { L / H } , 4 : Vint  0 @ { M1 / M2 } , 5 : Vint  2 @ { H / M2 } , 6 : Vint  3 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 8 : Vint  0 @ L , 9 : Vlab  H @ { M2 / H } ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vint  -2 @ L 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  -4 @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vint  0 @ M2 8 : Vint  1 @ M1 9 : Vint  2 @ M2  RetReg : 1 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vint  -2 @ L 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  -4 @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vint  0 @ M2 8 : Vint  1 @ M1 9 : Vint  2 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":790,"property":"LLNI","strategy":"BespokeGenerator","time":"0.128498793s","timeout":60.0,"timestamp":"2026-01-28T23:18:18.911715+00:00","trial":7,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 2 1 : BNZ 2 2  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 1 : Vlab  H @ { M1 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , 1 : Vint  0 @ M2 , Cont2 : 3 : Vint  -4 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ { M1 / H } , 2 : Vint  0 @ M1 , 3 : Vlab  L @ { M1 / H } , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vlab  H @ M2 , 7 : Vptr  (f=(1 @ L);i=0) @ { H / L } , 8 : Vlab  M2 @ L , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vint  -1 @ H 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  0 @ L 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M2 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vlab  M2 @ M1 9 : Vlab  M2 @ L  RetReg : 3 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vint  -1 @ H 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vint  0 @ L 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M2 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vlab  M2 @ M1 9 : Vlab  M2 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":2817,"property":"LLNI","strategy":"BespokeGenerator","time":"0.268944979s","timeout":60.0,"timestamp":"2026-01-28T23:18:19.107179+00:00","trial":8,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 0 1 : BNZ 2 0  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  1 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ L , 1 : Vint  1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M2 } , 1 : Vint  0 @ { L / M2 } , 2 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vint  -5 @ { L / M1 } , 7 : Vint  -5 @ { H / M2 } , 8 : Vlab  M2 @ { L / H } , 9 : Vlab  L @ { L / M2 } ] Stack1:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ H 1 : Vint  -3 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vlab  L @ H 6 : Vlab  M1 @ L 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  1 @ L 9 : Vint  0 @ L  RetReg : 8 Stack2:  RetPC: 0 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ H 1 : Vint  -3 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vlab  L @ H 6 : Vlab  M1 @ L 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  1 @ L 9 : Vint  0 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":2843,"property":"LLNI","strategy":"BespokeGenerator","time":"0.318268061s","timeout":60.0,"timestamp":"2026-01-28T23:18:18.911547+00:00","trial":0,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 1 9 1 : BNZ 1 9  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  -4 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { H / L } , 1 : Vlab  M2 @ { M2 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  M2 @ L , 4 : Vlab  L @ { L / H } , 5 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 6 : Vint  -5 @ { H / M1 } , 7 : Vint  1 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  M1 @ M1 5 : Vint  0 @ M1 6 : Vint  1 @ L 7 : Vint  1 @ M2 8 : Vint  -1 @ M2 9 : Vlab  H @ M2  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  M1 @ M1 5 : Vint  0 @ M1 6 : Vint  1 @ L 7 : Vint  1 @ M2 8 : Vint  -1 @ M2 9 : Vlab  H @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":3347,"property":"LLNI","strategy":"BespokeGenerator","time":"0.370023966s","timeout":60.0,"timestamp":"2026-01-28T23:18:18.911761+00:00","trial":5,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 5 1 : BNZ 2 5  PC: { 1 @ M1 / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  3 @ M1 , 5 : Vint  0 @ { M2 / L } , 6 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 7 : Vlab  M1 @ { L / H } , 8 : Vlab  M1 @ { L / M1 } , 9 : Vptr  (f=(1 @ L);i=0) @ { H / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  0 @ H 2 : Vlab  M1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  1 @ M1 5 : Vint  -4 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  H @ M2 8 : Vlab  L @ M1 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 5 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M1 1 : Vint  0 @ H 2 : Vlab  M1 @ L 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  1 @ M1 5 : Vint  -4 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  H @ M2 8 : Vlab  L @ M1 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":6569,"property":"LLNI","strategy":"BespokeGenerator","time":"0.629822969s","timeout":60.0,"timestamp":"2026-01-28T23:18:18.911731+00:00","trial":4,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 1 8 1 : BNZ 1 8  PC: { 1 @ H / 1 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , Cont2 : 3 : Vint  1 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vint  -3 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ { L / M1 } , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ { H / L } , 6 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 7 : Vint  -1 @ { L / M1 } , 8 : Vint  -4 @ { L / M1 } , 9 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  1 @ M2 5 : Vint  5 @ L 6 : Vlab  H @ L 7 : Vlab  L @ M2 8 : Vint  0 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 8 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  1 @ M2 5 : Vint  5 @ L 6 : Vlab  H @ L 7 : Vlab  L @ M2 8 : Vint  0 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":6174,"property":"LLNI","strategy":"BespokeGenerator","time":"0.629274130s","timeout":60.0,"timestamp":"2026-01-28T23:18:18.911662+00:00","trial":1,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 1 6 1 : BNZ 1 6  PC: { 1 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  4 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M1 / H } , 1 : Vlab  L @ { M1 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 1 : Vlab  M2 @ { M2 / L } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  1 @ { L / M2 } , 7 : Vlab  L @ { H / M1 } , 8 : Vint  0 @ { L / M1 } , 9 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vint  -1 @ M1 2 : Vlab  M2 @ M1 3 : Vlab  M2 @ M2 4 : Vint  1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  H @ M1 7 : Vlab  M2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vint  0 @ H  RetReg : 0 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vint  -1 @ M1 2 : Vlab  M2 @ M1 3 : Vlab  M2 @ M2 4 : Vint  1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  H @ M1 7 : Vlab  M2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vint  0 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":6707,"property":"LLNI","strategy":"BespokeGenerator","time":"0.621876955s","timeout":60.0,"timestamp":"2026-01-28T23:18:19.142906+00:00","trial":9,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 8 1 : BNZ 2 8  PC: { 0 @ M1 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { M1 / M2 } , 1 : Vint  16 @ { M1 / M2 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(3 @ L);i=0) @ { L / H } ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ M2 ] (3 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { L / H } , 1 : Vlab  H @ { L / M2 } , Cont2 : 3 : Vint  6 @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(3 @ L);i=0) @ M2 , 2 : Vint  15 @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vlab  L @ { M2 / M1 } , 5 : Vint  0 @ L , 6 : Vint  -1 @ { M2 / L } , 7 : Vptr  (f=(2 @ L);i=1) @ { L / H } , 8 : Vint  0 @ M2 , 9 : Vint  0 @ H ] Stack1:  RetPC: 17 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  M2 @ M2 2 : Vint  10 @ M1 3 : Vint  5 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  0 @ L 6 : Vlab  M1 @ M1 7 : Vint  12 @ M2 8 : Vint  -4 @ M2 9 : Vint  3 @ M2  RetReg : 8 Stack2:  RetPC: 17 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  M2 @ M2 2 : Vint  10 @ M1 3 : Vint  5 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  0 @ L 6 : Vlab  M1 @ M1 7 : Vint  12 @ M2 8 : Vint  -4 @ M2 9 : Vint  3 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":50131,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.898341179s","timeout":60.0,"timestamp":"2026-01-28T23:18:19.777039+00:00","trial":3,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 8 1 : BNZ 0 8  PC: { 1 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M2 , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  14 @ { H / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 4 : Vint  0 @ { H / M1 } , 5 : Vint  15 @ L , 6 : Vlab  H @ { M2 / L } , 7 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 8 : Vint  5 @ M2 , 9 : Vint  5 @ M2 ] Stack1:  RetPC: 18 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  3 @ M2 3 : Vlab  M2 @ M2 4 : Vint  5 @ M2 5 : Vlab  H @ L 6 : Vint  1 @ M2 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 4 Stack2:  RetPC: 18 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  3 @ M2 3 : Vlab  M2 @ M2 4 : Vint  5 @ M2 5 : Vlab  H @ L 6 : Vint  1 @ M2 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":104060,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"6.751067877s","timeout":60.0,"timestamp":"2026-01-28T23:18:19.777085+00:00","trial":7,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 1 3 1 : BNZ 1 3  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vint  7 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vint  0 @ { M2 / L } , 2 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 3 : Vint  0 @ M2 , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 6 : Vint  17 @ { L / M1 } , 7 : Vlab  M1 @ { M2 / H } , 8 : Vint  0 @ L , 9 : Vint  0 @ { H / L } ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vlab  M2 @ M1 2 : Vlab  L @ H 3 : Vlab  M1 @ H 4 : Vint  14 @ H 5 : Vlab  M2 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  17 @ M2 8 : Vint  5 @ L 9 : Vlab  M1 @ H  RetReg : 0 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vlab  M2 @ M1 2 : Vlab  L @ H 3 : Vlab  M1 @ H 4 : Vint  14 @ H 5 : Vlab  M2 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vint  17 @ M2 8 : Vint  5 @ L 9 : Vlab  M1 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":75238,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"5.411169052s","timeout":60.0,"timestamp":"2026-01-28T23:18:22.690598+00:00","trial":8,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 3 1 : BNZ 2 3  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ H , Cont2 : 3 : Vint  5 @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  16 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  L @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 3 : Vint  0 @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 6 : Vint  0 @ H , 7 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 8 : Vptr  (f=(2 @ L);i=1) @ { L / M2 } , 9 : Vint  -3 @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ M2 1 : Vint  16 @ M2 2 : Vint  0 @ M2 3 : Vlab  M1 @ H 4 : Vlab  M2 @ L 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  -3 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  19 @ L 9 : Vint  18 @ M2  RetReg : 4 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ M2 1 : Vint  16 @ M2 2 : Vint  0 @ M2 3 : Vlab  M1 @ H 4 : Vlab  M2 @ L 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vint  -3 @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vint  19 @ L 9 : Vint  18 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":140111,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"9.264531136s","timeout":60.0,"timestamp":"2026-01-28T23:18:19.777158+00:00","trial":1,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 1 6 1 : BNZ 1 6  PC: { 0 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ { L / M2 } , 1 : Vint  0 @ { M2 / L } , Cont2 : 3 : Vlab  L @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ L ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  16 @ { M2 / L } , 1 : Vint  7 @ { L / H } , Cont2 : 3 : Vint  2 @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(2 @ L);i=1) @ { L / M2 } , 5 : Vptr  (f=(2 @ L);i=0) @ { M1 / M2 } , 6 : Vint  -4 @ L , 7 : Vlab  M2 @ { L / M1 } , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 9 : Vlab  H @ { M1 / M2 } ] Stack1:  RetPC: 13 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M2 1 : Vint  2 @ H 2 : Vint  13 @ M1 3 : Vlab  L @ M2 4 : Vlab  M2 @ H 5 : Vint  -3 @ M1 6 : Vint  0 @ L 7 : Vlab  L @ L 8 : Vint  1 @ H 9 : Vlab  L @ H  RetReg : 6 Stack2:  RetPC: 13 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M2 1 : Vint  2 @ H 2 : Vint  13 @ M1 3 : Vlab  L @ M2 4 : Vlab  M2 @ H 5 : Vint  -3 @ M1 6 : Vint  0 @ L 7 : Vlab  L @ L 8 : Vint  1 @ H 9 : Vlab  L @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":47190,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"3.071102142s","timeout":60.0,"timestamp":"2026-01-28T23:18:26.541754+00:00","trial":9,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 4 1 : BNZ -1 4  PC: { 0 @ M1 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { L / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  10 @ L , 1 : Vlab  L @ { M2 / H } ] (2 @ L)DFR @ L : [ [ 0 : Vint  -1 @ L , 1 : Vint  3 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vlab  L @ { M2 / H } , 3 : Vlab  L @ { L / M1 } , 4 : Vint  0 @ { M2 / L } , 5 : Vint  0 @ { M2 / H } , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 8 : Vint  3 @ { H / L } , 9 : Vptr  (f=(2 @ L);i=1) @ { M2 / M1 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":158499,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"10.106325865s","timeout":60.0,"timestamp":"2026-01-28T23:18:19.777295+00:00","trial":6,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 7 1 : BNZ 0 7  PC: { 1 @ M2 / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  M2 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(2 @ L);i=0) @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vlab  M2 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  -5 @ { L / M1 } , 5 : Vlab  M2 @ { M2 / H } , 6 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 7 : Vint  -5 @ { M1 / L } , 8 : Vptr  (f=(2 @ L);i=0) @ M1 , 9 : Vlab  L @ { L / M1 } ] Stack1:  RetPC: 11 @ M2 RetLAB: H RetRegs: 0 : Vint  5 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vint  14 @ L 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vint  13 @ H 8 : Vint  3 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 9 Stack2:  RetPC: 11 @ M2 RetLAB: H RetRegs: 0 : Vint  5 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vint  14 @ L 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vint  13 @ H 8 : Vint  3 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":334266,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"16.895570993s","timeout":60.0,"timestamp":"2026-01-28T23:18:19.777509+00:00","trial":4,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 0 1 : BNZ 0 0  PC: { 0 @ H / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ H , 1 : Vint  5 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 1 : Vlab  L @ { M2 / L } ] (2 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vptr  (f=(2 @ L);i=0) @ { M1 / L } , Cont2 : 3 : Vlab  H @ L  ] (3 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vint  2 @ { M1 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 2 : Vlab  L @ { M2 / H } , 3 : Vint  0 @ L , 4 : Vptr  (f=(2 @ L);i=0) @ L , 5 : Vlab  M1 @ { L / H } , 6 : Vint  0 @ H , 7 : Vptr  (f=(2 @ L);i=1) @ { H / M1 } , 8 : Vlab  M1 @ { M2 / L } , 9 : Vint  2 @ M1 ] Stack1:  RetPC: 7 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vint  -1 @ M2 2 : Vint  -1 @ M2 3 : Vptr  (f=(2 @ L);i=1) @ M1 4 : Vint  -1 @ H 5 : Vint  -3 @ M1 6 : Vlab  M2 @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vint  15 @ M1  RetReg : 1 Stack2:  RetPC: 7 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vint  -1 @ M2 2 : Vint  -1 @ M2 3 : Vptr  (f=(2 @ L);i=1) @ M1 4 : Vint  -1 @ H 5 : Vint  -3 @ M1 6 : Vlab  M2 @ L 7 : Vlab  M1 @ M2 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vint  15 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":470370,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"21.828239918s","timeout":60.0,"timestamp":"2026-01-28T23:18:19.777393+00:00","trial":5,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 2 1 : BNZ 0 2  PC: { 0 @ H / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ { M2 / M1 } , 1 : Vint  12 @ { H / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  M2 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , Cont2 : 3 : Vint  0 @ M1  ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { M1 / L } , 1 : Vptr  (f=(3 @ L);i=1) @ { M2 / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vint  14 @ { L / M1 } , 2 : Vint  0 @ { M1 / L } , 3 : Vlab  L @ { L / H } , 4 : Vptr  (f=(2 @ L);i=0) @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 7 : Vint  -2 @ { H / M1 } , 8 : Vlab  H @ { H / M1 } , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 18 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(2 @ L);i=1) @ M1 2 : Vlab  M1 @ H 3 : Vint  2 @ L 4 : Vint  2 @ H 5 : Vint  2 @ M2 6 : Vlab  L @ M1 7 : Vint  18 @ M2 8 : Vlab  M1 @ H 9 : Vlab  M2 @ H  RetReg : 5 Stack2:  RetPC: 18 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(2 @ L);i=1) @ M1 2 : Vlab  M1 @ H 3 : Vint  2 @ L 4 : Vint  2 @ H 5 : Vint  2 @ M2 6 : Vlab  L @ M1 7 : Vint  18 @ M2 8 : Vlab  M1 @ H 9 : Vlab  M2 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":601974,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"25.548674822s","timeout":60.0,"timestamp":"2026-01-28T23:18:19.777049+00:00","trial":2,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 1 8 1 : BNZ 1 8  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ { H / L } , 1 : Vint  0 @ { M1 / L } , Cont2 : 3 : Vint  -5 @ H  ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  -5 @ H , 1 : Vlab  M1 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / L } , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 3 : Vint  0 @ L , 4 : Vlab  M1 @ { L / M2 } , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vlab  M1 @ H , 8 : Vint  15 @ { M2 / L } , 9 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } ] Stack1:  RetPC: 6 @ M1 RetLAB: H RetRegs: 0 : Vint  2 @ L 1 : Vlab  L @ H 2 : Vlab  L @ M2 3 : Vptr  (f=(2 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  H @ M1 6 : Vint  5 @ L 7 : Vint  -2 @ M2 8 : Vlab  M1 @ M1 9 : Vlab  M1 @ M2  RetReg : 5 Stack2:  RetPC: 6 @ M1 RetLAB: H RetRegs: 0 : Vint  2 @ L 1 : Vlab  L @ H 2 : Vlab  L @ M2 3 : Vptr  (f=(2 @ L);i=0) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  H @ M1 6 : Vint  5 @ L 7 : Vint  -2 @ M2 8 : Vlab  M1 @ M1 9 : Vlab  M1 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":674471,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"27.649233103s","timeout":60.0,"timestamp":"2026-01-28T23:18:19.776980+00:00","trial":0,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 1 6 1 : BNZ 1 6 2 : BNZ 1 6 3 : BNZ 1 6 4 : BNZ 1 6 5 : BNZ 1 6 6 : BNZ 1 6 7 : BNZ 1 6 8 : BNZ 1 6 9 : BNZ 1 6 10 : BNZ 1 6 11 : BNZ 1 6 12 : BNZ 1 6 13 : BNZ 1 6 14 : BNZ 1 6 15 : BNZ 1 6 16 : BNZ 1 6 17 : BNZ 1 6 18 : BNZ 1 6 19 : BNZ 1 6  PC: { 12 @ H / 19 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } ] (1 @ L)DFR @ H : [ [ 0 : Vint  16 @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 2 : Vint  0 @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 4 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 5 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 6 : Vint  0 @ L , 7 : Vlab  M1 @ { L / M1 } , 8 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 13 @ M1 RetLAB: H RetRegs: 0 : Vint  6 @ H 1 : Vlab  M2 @ L 2 : Vint  7 @ L 3 : Vlab  M1 @ H 4 : Vint  0 @ M2 5 : Vint  -1 @ M1 6 : Vlab  M1 @ M2 7 : Vint  7 @ M1 8 : Vlab  M2 @ M2 9 : Vlab  M2 @ L  RetReg : 8 Stack2:  RetPC: 13 @ M1 RetLAB: H RetRegs: 0 : Vint  6 @ H 1 : Vlab  M2 @ L 2 : Vint  7 @ L 3 : Vlab  M1 @ H 4 : Vint  0 @ M2 5 : Vint  -1 @ M1 6 : Vlab  M1 @ M2 7 : Vint  7 @ M1 8 : Vlab  M2 @ M2 9 : Vlab  M2 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":6,"property":"LLNI","strategy":"TargetedGenerator","time":"0.005555868s","timeout":60.0,"timestamp":"2026-01-28T23:18:47.435855+00:00","trial":1,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 2 7 1 : BNZ 2 7 2 : BNZ 2 7 3 : BNZ 2 7 4 : BNZ 2 7 5 : BNZ 2 7 6 : BNZ 2 7 7 : BNZ 2 7 8 : BNZ 2 7 9 : BNZ 2 7 10 : BNZ 2 7 11 : BNZ 2 7 12 : BNZ 2 7 13 : BNZ 2 7 14 : BNZ 2 7 15 : BNZ 2 7 16 : BNZ 2 7 17 : BNZ 2 7 18 : BNZ 2 7 19 : BNZ 2 7  PC: { 11 @ M1 / 16 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ { M2 / H } , 1 : Vlab  M1 @ L , 2 : Vint  4 @ { H / M2 } , 3 : Vlab  H @ M1 , Cont2 : 5 : Vint  2 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 1 : Vint  1 @ { M1 / L } , 2 : Vlab  H @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  M2 @ { L / H } , 4 : Vlab  H @ { H / M2 } , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vptr  (f=(0 @ L);i=2) @ L , 7 : Vint  3 @ L , 8 : Vptr  (f=(0 @ L);i=3) @ L , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 18 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vlab  H @ M1 3 : Vint  14 @ H 4 : Vptr  (f=(0 @ L);i=3) @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(0 @ L);i=3) @ L 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  -3 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 5 Stack2:  RetPC: 18 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vlab  H @ M1 3 : Vint  14 @ H 4 : Vptr  (f=(0 @ L);i=3) @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(0 @ L);i=3) @ L 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  -3 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":358,"property":"LLNI","strategy":"TargetedGenerator","time":"0.071403027s","timeout":60.0,"timestamp":"2026-01-28T23:18:47.436036+00:00","trial":9,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 2 1 : BNZ 0 2 2 : BNZ 0 2 3 : BNZ 0 2 4 : BNZ 0 2 5 : BNZ 0 2 6 : BNZ 0 2 7 : BNZ 0 2 8 : BNZ 0 2 9 : BNZ 0 2 10 : BNZ 0 2 11 : BNZ 0 2 12 : BNZ 0 2 13 : BNZ 0 2 14 : BNZ 0 2 15 : BNZ 0 2 16 : BNZ 0 2 17 : BNZ 0 2 18 : BNZ 0 2 19 : BNZ 0 2  PC: { 15 @ M1 / 2 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M1 / M2 } , 1 : Vptr  (f=(2 @ L);i=0) @ { M2 / L } , 2 : Vlab  M1 @ { H / M2 } , 3 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , Cont2 : 5 : Vint  3 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(2 @ L);i=1) @ M2 , 2 : Vptr  (f=(1 @ L);i=1) @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vint  -4 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  M2 @ M2 , 1 : Vint  -1 @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ { M2 / M1 } , 4 : Vint  0 @ L , 5 : Vint  3 @ { H / L } , 6 : Vptr  (f=(0 @ L);i=0) @ { H / M1 } , 7 : Vlab  H @ { M2 / L } , 8 : Vptr  (f=(2 @ L);i=0) @ { M1 / L } , 9 : Vptr  (f=(1 @ L);i=2) @ { M1 / H } ] Stack1:  RetPC: 19 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vptr  (f=(2 @ L);i=1) @ L 2 : Vint  3 @ M2 3 : Vlab  M1 @ M1 4 : Vint  1 @ H 5 : Vlab  M2 @ M1 6 : Vlab  L @ M1 7 : Vint  16 @ M2 8 : Vlab  M2 @ L 9 : Vlab  M2 @ L  RetReg : 9 Stack2:  RetPC: 19 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vptr  (f=(2 @ L);i=1) @ L 2 : Vint  3 @ M2 3 : Vlab  M1 @ M1 4 : Vint  1 @ H 5 : Vlab  M2 @ M1 6 : Vlab  L @ M1 7 : Vint  16 @ M2 8 : Vlab  M2 @ L 9 : Vlab  M2 @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":967,"property":"LLNI","strategy":"TargetedGenerator","time":"0.226599932s","timeout":60.0,"timestamp":"2026-01-28T23:18:47.436056+00:00","trial":8,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 4 1 : BNZ 0 4 2 : BNZ 0 4 3 : BNZ 0 4 4 : BNZ 0 4 5 : BNZ 0 4 6 : BNZ 0 4 7 : BNZ 0 4 8 : BNZ 0 4 9 : BNZ 0 4 10 : BNZ 0 4 11 : BNZ 0 4 12 : BNZ 0 4 13 : BNZ 0 4 14 : BNZ 0 4 15 : BNZ 0 4 16 : BNZ 0 4 17 : BNZ 0 4 18 : BNZ 0 4 19 : BNZ 0 4  PC: { 1 @ H / 8 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ { M1 / L } , 1 : Vptr  (f=(2 @ L);i=1) @ { M1 / L } , 2 : Vlab  H @ { M1 / L } , 3 : Vptr  (f=(3 @ L);i=1) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  5 @ H , 2 : Vptr  (f=(0 @ L);i=3) @ L , 3 : Vint  -1 @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M2 / H } , 1 : Vint  11 @ M1 , 2 : Vlab  H @ { M2 / M1 } , Cont2 : 4 : Vlab  M2 @ L  ] (3 @ L)DFR @ H : [ [ 0 : Vint  7 @ { L / H } , 1 : Vlab  M1 @ M1 , 2 : Vptr  (f=(0 @ L);i=2) @ { H / M1 } , 3 : Vptr  (f=(1 @ L);i=3) @ H , Cont2 : 5 : Vptr  (f=(3 @ L);i=1) @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ { M1 / L } , 4 : Vint  0 @ L , 5 : Vlab  H @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 7 : Vlab  L @ { M1 / M2 } , 8 : Vlab  H @ { L / M1 } , 9 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":761,"property":"LLNI","strategy":"TargetedGenerator","time":"0.235920906s","timeout":60.0,"timestamp":"2026-01-28T23:18:47.435926+00:00","trial":2,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 0 1 : BNZ 2 0 2 : BNZ 2 0 3 : BNZ 2 0 4 : BNZ 2 0 5 : BNZ 2 0 6 : BNZ 2 0 7 : BNZ 2 0 8 : BNZ 2 0 9 : BNZ 2 0 10 : BNZ 2 0 11 : BNZ 2 0 12 : BNZ 2 0 13 : BNZ 2 0 14 : BNZ 2 0 15 : BNZ 2 0 16 : BNZ 2 0 17 : BNZ 2 0 18 : BNZ 2 0 19 : BNZ 2 0  PC: { 9 @ H / 15 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(3 @ L);i=0) @ { L / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ L ] (2 @ L)DFR @ H : [ [ 0 : Vint  2 @ M2 , 1 : Vint  6 @ L ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 1 : Vlab  L @ { M1 / H } , Cont2 : 3 : Vlab  L @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M2 / L } , 1 : Vint  0 @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vlab  M1 @ { L / H } , 4 : Vptr  (f=(3 @ L);i=0) @ { L / M2 } , 5 : Vint  0 @ L , 6 : Vint  0 @ { M1 / L } , 7 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 8 : Vlab  M1 @ { M1 / M2 } , 9 : Vptr  (f=(3 @ L);i=1) @ { M2 / M1 } ] Stack1:  RetPC: 17 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ M1 1 : Vint  14 @ M1 2 : Vint  3 @ M2 3 : Vint  -3 @ H 4 : Vint  -3 @ H 5 : Vlab  M2 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  M1 @ M1 8 : Vlab  M2 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 6 Stack2:  RetPC: 17 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ M1 1 : Vint  14 @ M1 2 : Vint  3 @ M2 3 : Vint  -3 @ H 4 : Vint  -3 @ H 5 : Vlab  M2 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  M1 @ M1 8 : Vlab  M2 @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":725,"property":"LLNI","strategy":"TargetedGenerator","time":"0.266206980s","timeout":60.0,"timestamp":"2026-01-28T23:18:47.436120+00:00","trial":6,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 9 1 : BNZ 2 9 2 : BNZ 2 9 3 : BNZ 2 9 4 : BNZ 2 9 5 : BNZ 2 9 6 : BNZ 2 9 7 : BNZ 2 9 8 : BNZ 2 9 9 : BNZ 2 9 10 : BNZ 2 9 11 : BNZ 2 9 12 : BNZ 2 9 13 : BNZ 2 9 14 : BNZ 2 9 15 : BNZ 2 9 16 : BNZ 2 9 17 : BNZ 2 9 18 : BNZ 2 9 19 : BNZ 2 9  PC: { 2 @ M1 / 7 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=3) @ M1 , 1 : Vlab  H @ M1 , 2 : Vlab  H @ M2 , 3 : Vlab  M1 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vint  4 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ M1 , 1 : Vint  4 @ M1 , 2 : Vlab  L @ M1 , 3 : Vptr  (f=(3 @ L);i=0) @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vint  4 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 , 2 : Vptr  (f=(3 @ L);i=0) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  H @ L , 1 : Vlab  M2 @ { L / M1 } , 2 : Vlab  L @ M2 , 3 : Vint  0 @ L , 4 : Vlab  M1 @ L , 5 : Vlab  H @ { L / M2 } , 6 : Vptr  (f=(3 @ L);i=0) @ L , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vint  0 @ L , 9 : Vint  0 @ { L / M2 } ] Stack1:  RetPC: 6 @ H RetLAB: M2 RetRegs: 0 : Vint  6 @ M2 1 : Vint  0 @ M2 2 : Vlab  L @ H 3 : Vptr  (f=(2 @ L);i=2) @ M1 4 : Vint  -2 @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  3 @ L 8 : Vint  1 @ M2 9 : Vlab  M2 @ M2  RetReg : 4 Stack2:  RetPC: 6 @ H RetLAB: M2 RetRegs: 0 : Vint  6 @ M2 1 : Vint  0 @ M2 2 : Vlab  L @ H 3 : Vptr  (f=(2 @ L);i=2) @ M1 4 : Vint  -2 @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  3 @ L 8 : Vint  1 @ M2 9 : Vlab  M2 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":1223,"property":"LLNI","strategy":"TargetedGenerator","time":"0.303374052s","timeout":60.0,"timestamp":"2026-01-28T23:18:47.435900+00:00","trial":7,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 5 1 : BNZ 2 5 2 : BNZ 2 5 3 : BNZ 2 5 4 : BNZ 2 5 5 : BNZ 2 5 6 : BNZ 2 5 7 : BNZ 2 5 8 : BNZ 2 5 9 : BNZ 2 5 10 : BNZ 2 5 11 : BNZ 2 5 12 : BNZ 2 5 13 : BNZ 2 5 14 : BNZ 2 5 15 : BNZ 2 5 16 : BNZ 2 5 17 : BNZ 2 5 18 : BNZ 2 5 19 : BNZ 2 5  PC: { 16 @ H / 17 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M1 / L } , 1 : Vptr  (f=(2 @ L);i=2) @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vlab  M1 @ M2 , 2 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 3 : Vlab  M1 @ { M2 / M1 } , Cont2 : 5 : Vlab  H @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ L , 4 : Vlab  H @ { L / M2 } , 5 : Vint  0 @ M2 , 6 : Vlab  M2 @ { M2 / L } , 7 : Vint  0 @ { M2 / L } , 8 : Vlab  L @ M1 , 9 : Vint  4 @ { M2 / M1 } ] Stack1:  RetPC: 9 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  M2 @ M1 3 : Vint  -5 @ H 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  L @ M1 7 : Vint  19 @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 3 Stack2:  RetPC: 9 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  M2 @ M1 3 : Vint  -5 @ H 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  L @ M1 7 : Vint  19 @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":724,"property":"LLNI","strategy":"TargetedGenerator","time":"0.213254929s","timeout":60.0,"timestamp":"2026-01-28T23:18:47.773190+00:00","trial":4,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 1 1 1 : BNZ 1 1 2 : BNZ 1 1 3 : BNZ 1 1 4 : BNZ 1 1 5 : BNZ 1 1 6 : BNZ 1 1 7 : BNZ 1 1 8 : BNZ 1 1 9 : BNZ 1 1 10 : BNZ 1 1 11 : BNZ 1 1 12 : BNZ 1 1 13 : BNZ 1 1 14 : BNZ 1 1 15 : BNZ 1 1 16 : BNZ 1 1 17 : BNZ 1 1 18 : BNZ 1 1 19 : BNZ 1 1  PC: { 18 @ M1 / 14 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vptr  (f=(1 @ L);i=2) @ H , 2 : Vint  3 @ L , 3 : Vlab  H @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vptr  (f=(2 @ L);i=1) @ { M1 / H } , 2 : Vlab  M2 @ { L / M2 } , Cont2 : 4 : Vint  2 @ L  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  4 @ M2 , 4 : Vlab  M2 @ { M2 / M1 } , 5 : Vint  -2 @ M2 , 6 : Vlab  M1 @ { M2 / H } , 7 : Vint  0 @ { M1 / L } , 8 : Vptr  (f=(2 @ L);i=0) @ { L / H } , 9 : Vptr  (f=(2 @ L);i=1) @ { H / M1 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":1360,"property":"LLNI","strategy":"TargetedGenerator","time":"0.327868938s","timeout":60.0,"timestamp":"2026-01-28T23:18:47.435830+00:00","trial":5,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 1 6 1 : BNZ 1 6 2 : BNZ 1 6 3 : BNZ 1 6 4 : BNZ 1 6 5 : BNZ 1 6 6 : BNZ 1 6 7 : BNZ 1 6 8 : BNZ 1 6 9 : BNZ 1 6 10 : BNZ 1 6 11 : BNZ 1 6 12 : BNZ 1 6 13 : BNZ 1 6 14 : BNZ 1 6 15 : BNZ 1 6 16 : BNZ 1 6 17 : BNZ 1 6 18 : BNZ 1 6 19 : BNZ 1 6  PC: { 4 @ H / 10 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ H , 1 : Vlab  M2 @ M1 , 2 : Vint  -1 @ M2 , 3 : Vint  1 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ H , 2 : Vint  1 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  M2 @ L , 4 : Vptr  (f=(2 @ L);i=0) @ { M1 / H } , 5 : Vlab  M1 @ { M1 / L } , 6 : Vint  5 @ M1 , 7 : Vint  0 @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 9 : Vptr  (f=(1 @ L);i=3) @ { H / M2 } ] Stack1:  RetPC: 8 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ M1 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vlab  H @ H 4 : Vptr  (f=(1 @ L);i=2) @ L 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  M1 @ M1 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vptr  (f=(2 @ L);i=1) @ M1  RetReg : 0 Stack2:  RetPC: 8 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ M1 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vlab  H @ H 4 : Vptr  (f=(1 @ L);i=2) @ L 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  M1 @ M1 7 : Vlab  M2 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vptr  (f=(2 @ L);i=1) @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":1408,"property":"LLNI","strategy":"TargetedGenerator","time":"0.333400965s","timeout":60.0,"timestamp":"2026-01-28T23:18:47.713257+00:00","trial":3,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 0 1 : BNZ 2 0 2 : BNZ 2 0 3 : BNZ 2 0 4 : BNZ 2 0 5 : BNZ 2 0 6 : BNZ 2 0 7 : BNZ 2 0 8 : BNZ 2 0 9 : BNZ 2 0 10 : BNZ 2 0 11 : BNZ 2 0 12 : BNZ 2 0 13 : BNZ 2 0 14 : BNZ 2 0 15 : BNZ 2 0 16 : BNZ 2 0 17 : BNZ 2 0 18 : BNZ 2 0 19 : BNZ 2 0  PC: { 5 @ H / 4 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ H , 2 : Vptr  (f=(1 @ L);i=0) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ { M1 / H } , 1 : Vlab  M1 @ { L / M2 } , 2 : Vlab  M1 @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ { H / L } , 5 : Vptr  (f=(1 @ L);i=2) @ { M1 / L } , 6 : Vint  16 @ { M1 / H } , 7 : Vptr  (f=(0 @ L);i=2) @ { H / M2 } , 8 : Vlab  L @ { H / M1 } , 9 : Vint  -2 @ { L / M2 } ] Stack1:  RetPC: 7 @ H RetLAB: M1 RetRegs: 0 : Vint  6 @ L 1 : Vptr  (f=(1 @ L);i=2) @ M2 2 : Vlab  H @ L 3 : Vptr  (f=(0 @ L);i=2) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vint  2 @ M1 8 : Vint  10 @ H 9 : Vint  -3 @ H  RetReg : 4 Stack2:  RetPC: 7 @ H RetLAB: M1 RetRegs: 0 : Vint  6 @ L 1 : Vptr  (f=(1 @ L);i=2) @ M2 2 : Vlab  H @ L 3 : Vptr  (f=(0 @ L);i=2) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vint  2 @ M1 8 : Vint  10 @ H 9 : Vint  -3 @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":2400,"property":"LLNI","strategy":"TargetedGenerator","time":"0.478418112s","timeout":60.0,"timestamp":"2026-01-28T23:18:47.435677+00:00","trial":0,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 2 1 : BNZ 2 2 2 : BNZ 2 2 3 : BNZ 2 2 4 : BNZ 2 2 5 : BNZ 2 2 6 : BNZ 2 2 7 : BNZ 2 2 8 : BNZ 2 2 9 : BNZ 2 2 10 : BNZ 2 2 11 : BNZ 2 2 12 : BNZ 2 2 13 : BNZ 2 2 14 : BNZ 2 2 15 : BNZ 2 2 16 : BNZ 2 2 17 : BNZ 2 2 18 : BNZ 2 2 19 : BNZ 2 2  PC: { 7 @ M2 / 14 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { H / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } , 2 : Vint  5 @ { H / M2 } , Cont2 : 4 : Vint  4 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vlab  L @ { M2 / H } , 2 : Vlab  L @ { M1 / L } , 3 : Vint  6 @ { M2 / L } , Cont2 : 5 : Vptr  (f=(1 @ L);i=2) @ M2  ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ H , 1 : Vptr  (f=(0 @ L);i=2) @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  19 @ M2 , 1 : Vint  -3 @ { L / M1 } , Cont2 : 3 : Vptr  (f=(2 @ L);i=0) @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { L / M1 } , 3 : Vlab  M2 @ { M1 / H } , 4 : Vlab  M2 @ { L / H } , 5 : Vlab  L @ { H / M2 } , 6 : Vint  -5 @ L , 7 : Vint  10 @ { M2 / M1 } , 8 : Vlab  M1 @ { H / M1 } , 9 : Vlab  L @ { H / M2 } ] Stack1:  RetPC: 10 @ H RetLAB: M1 RetRegs: 0 : Vint  1 @ L 1 : Vlab  M1 @ H 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vint  7 @ H 4 : Vint  11 @ M2 5 : Vptr  (f=(2 @ L);i=0) @ H 6 : Vlab  M2 @ H 7 : Vint  18 @ L 8 : Vptr  (f=(3 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=3) @ H  RetReg : 0 Stack2:  RetPC: 10 @ H RetLAB: M1 RetRegs: 0 : Vint  1 @ L 1 : Vlab  M1 @ H 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vint  7 @ H 4 : Vint  11 @ M2 5 : Vptr  (f=(2 @ L);i=0) @ H 6 : Vlab  M2 @ H 7 : Vint  18 @ L 8 : Vptr  (f=(3 @ L);i=0) @ L 9 : Vptr  (f=(1 @ L);i=3) @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":104,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.014322042s","timeout":60.0,"timestamp":"2026-01-28T23:18:48.170134+00:00","trial":2,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 4 1 : BNZ -1 4 2 : BNZ -1 4 3 : BNZ -1 4 4 : BNZ -1 4 5 : BNZ -1 4 6 : BNZ -1 4 7 : BNZ -1 4 8 : BNZ -1 4 9 : BNZ -1 4 10 : BNZ -1 4 11 : BNZ -1 4 12 : BNZ -1 4 13 : BNZ -1 4 14 : BNZ -1 4 15 : BNZ -1 4 16 : BNZ -1 4 17 : BNZ -1 4 18 : BNZ -1 4 19 : BNZ -1 4  PC: { 0 @ M1 / 18 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M2 , 1 : Vlab  M2 @ { L / M2 } , 2 : Vptr  (f=(2 @ L);i=1) @ { M2 / L } , 3 : Vint  13 @ { H / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M1 / L } , 1 : Vlab  H @ { L / H } , 2 : Vint  -4 @ M2 , Cont2 : 4 : Vlab  M1 @ M1  ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  H @ H , 2 : Vlab  M1 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  17 @ { H / M1 } , 4 : Vint  2 @ { L / M2 } , 5 : Vptr  (f=(0 @ L);i=2) @ { H / L } , 6 : Vptr  (f=(2 @ L);i=1) @ M1 , 7 : Vlab  M2 @ { L / M1 } , 8 : Vptr  (f=(2 @ L);i=0) @ { M2 / H } , 9 : Vlab  M2 @ { H / M2 } ] Stack1:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vint  11 @ H 2 : Vint  3 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(2 @ L);i=0) @ L 5 : Vptr  (f=(2 @ L);i=2) @ H 6 : Vptr  (f=(3 @ L);i=1) @ H 7 : Vint  0 @ H 8 : Vptr  (f=(3 @ L);i=1) @ L 9 : Vlab  M1 @ H  RetReg : 0 Stack2:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vint  11 @ H 2 : Vint  3 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(2 @ L);i=0) @ L 5 : Vptr  (f=(2 @ L);i=2) @ H 6 : Vptr  (f=(3 @ L);i=1) @ H 7 : Vint  0 @ H 8 : Vptr  (f=(3 @ L);i=1) @ L 9 : Vlab  M1 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":160,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.038243055s","timeout":60.0,"timestamp":"2026-01-28T23:18:48.169954+00:00","trial":9,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 2 1 : BNZ 2 2 2 : BNZ 2 2 3 : BNZ 2 2 4 : BNZ 2 2 5 : BNZ 2 2 6 : BNZ 2 2 7 : BNZ 2 2 8 : BNZ 2 2 9 : BNZ 2 2 10 : BNZ 2 2 11 : BNZ 2 2 12 : BNZ 2 2 13 : BNZ 2 2 14 : BNZ 2 2 15 : BNZ 2 2 16 : BNZ 2 2 17 : BNZ 2 2 18 : BNZ 2 2 19 : BNZ 2 2  PC: { 4 @ M1 / 17 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  M2 @ M1 , 2 : Vint  5 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=3) @ { L / M1 } , 1 : Vint  -2 @ { L / H } , 2 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 3 : Vint  14 @ { M1 / H } ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vint  0 @ L , 2 : Vptr  (f=(3 @ L);i=1) @ { M2 / M1 } , 3 : Vint  -3 @ { M2 / H } , Cont2 : 5 : Vptr  (f=(1 @ L);i=0) @ L  ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { H / L } , 1 : Vint  0 @ { M2 / L } , 2 : Vptr  (f=(2 @ L);i=3) @ { M1 / M2 } , 3 : Vint  4 @ M2 , Cont2 : 5 : Vint  -1 @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ { M2 / L } , 3 : Vint  0 @ M1 , 4 : Vint  0 @ { H / M1 } , 5 : Vlab  L @ { H / L } , 6 : Vint  5 @ M1 , 7 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 8 : Vptr  (f=(0 @ L);i=0) @ { H / L } , 9 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } ] Stack1:  RetPC: 18 @ H RetLAB: H RetRegs: 0 : Vint  2 @ H 1 : Vlab  L @ L 2 : Vint  -3 @ L 3 : Vlab  H @ M2 4 : Vlab  M1 @ L 5 : Vlab  L @ M1 6 : Vptr  (f=(2 @ L);i=0) @ H 7 : Vint  5 @ M1 8 : Vint  5 @ L 9 : Vint  10 @ H  RetReg : 7 Stack2:  RetPC: 18 @ H RetLAB: H RetRegs: 0 : Vint  2 @ H 1 : Vlab  L @ L 2 : Vint  -3 @ L 3 : Vlab  H @ M2 4 : Vlab  M1 @ L 5 : Vlab  L @ M1 6 : Vptr  (f=(2 @ L);i=0) @ H 7 : Vint  5 @ M1 8 : Vint  5 @ L 9 : Vint  10 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":277,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.058094978s","timeout":60.0,"timestamp":"2026-01-28T23:18:48.169973+00:00","trial":1,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ -1 7 1 : BNZ -1 7 2 : BNZ -1 7 3 : BNZ -1 7 4 : BNZ -1 7 5 : BNZ -1 7 6 : BNZ -1 7 7 : BNZ -1 7 8 : BNZ -1 7 9 : BNZ -1 7 10 : BNZ -1 7 11 : BNZ -1 7 12 : BNZ -1 7 13 : BNZ -1 7 14 : BNZ -1 7 15 : BNZ -1 7 16 : BNZ -1 7 17 : BNZ -1 7 18 : BNZ -1 7 19 : BNZ -1 7  PC: { 12 @ H / 14 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=2) @ M1 , 2 : Vptr  (f=(0 @ L);i=2) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / L } , 1 : Vlab  L @ M1 , 2 : Vint  0 @ { L / M2 } , 3 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ { M1 / M2 } ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ H , 1 : Vint  11 @ M2 , 2 : Vptr  (f=(0 @ L);i=2) @ L , 3 : Vlab  M1 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ { M1 / L } , 1 : Vlab  L @ L , 2 : Vptr  (f=(3 @ L);i=2) @ { M1 / M2 } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ { H / L } , 7 : Vint  15 @ L , 8 : Vptr  (f=(3 @ L);i=1) @ { L / M2 } , 9 : Vlab  M1 @ { H / L } ] Stack1:  RetPC: 7 @ M1 RetLAB: L RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  L @ M1 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vptr  (f=(3 @ L);i=3) @ H 4 : Vlab  M1 @ M2 5 : Vptr  (f=(3 @ L);i=1) @ M2 6 : Vlab  M1 @ L 7 : Vint  12 @ H 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 5 Stack2:  RetPC: 7 @ M1 RetLAB: L RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  L @ M1 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vptr  (f=(3 @ L);i=3) @ H 4 : Vlab  M1 @ M2 5 : Vptr  (f=(3 @ L);i=1) @ M2 6 : Vlab  M1 @ L 7 : Vint  12 @ H 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":584,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.124640942s","timeout":60.0,"timestamp":"2026-01-28T23:18:48.170094+00:00","trial":5,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 3 1 : BNZ 2 3 2 : BNZ 2 3 3 : BNZ 2 3 4 : BNZ 2 3 5 : BNZ 2 3 6 : BNZ 2 3 7 : BNZ 2 3 8 : BNZ 2 3 9 : BNZ 2 3 10 : BNZ 2 3 11 : BNZ 2 3 12 : BNZ 2 3 13 : BNZ 2 3 14 : BNZ 2 3 15 : BNZ 2 3 16 : BNZ 2 3 17 : BNZ 2 3 18 : BNZ 2 3 19 : BNZ 2 3  PC: { 0 @ M2 / 13 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M1 / L } , 1 : Vint  3 @ { H / L } , 2 : Vlab  M1 @ { H / M2 } , 3 : Vlab  M1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  4 @ M1 , 1 : Vlab  H @ M1 , 2 : Vint  7 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(0 @ L);i=2) @ H , 2 : Vlab  L @ M1 , 3 : Vint  0 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  M1 @ { M1 / M2 } , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  M2 @ { L / M1 } , 5 : Vint  0 @ L , 6 : Vint  0 @ { H / M2 } , 7 : Vint  2 @ M1 , 8 : Vptr  (f=(0 @ L);i=2) @ { H / L } , 9 : Vlab  L @ { H / L } ] Stack1:  RetPC: 8 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  0 @ H 2 : Vptr  (f=(2 @ L);i=1) @ H 3 : Vlab  M2 @ M1 4 : Vint  3 @ L 5 : Vptr  (f=(0 @ L);i=2) @ L 6 : Vint  19 @ M1 7 : Vptr  (f=(2 @ L);i=1) @ M1 8 : Vlab  H @ M2 9 : Vint  -5 @ H  RetReg : 3 Stack2:  RetPC: 8 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  0 @ H 2 : Vptr  (f=(2 @ L);i=1) @ H 3 : Vlab  M2 @ M1 4 : Vint  3 @ L 5 : Vptr  (f=(0 @ L);i=2) @ L 6 : Vint  19 @ M1 7 : Vptr  (f=(2 @ L);i=1) @ M1 8 : Vlab  H @ M2 9 : Vint  -5 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":509,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.113178968s","timeout":60.0,"timestamp":"2026-01-28T23:18:48.206103+00:00","trial":4,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6 2 : BNZ -1 6 3 : BNZ -1 6 4 : BNZ -1 6 5 : BNZ -1 6 6 : BNZ -1 6 7 : BNZ -1 6 8 : BNZ -1 6 9 : BNZ -1 6 10 : BNZ -1 6 11 : BNZ -1 6 12 : BNZ -1 6 13 : BNZ -1 6 14 : BNZ -1 6 15 : BNZ -1 6 16 : BNZ -1 6 17 : BNZ -1 6 18 : BNZ -1 6 19 : BNZ -1 6  PC: { 8 @ H / 5 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vlab  H @ M2 , 2 : Vlab  M2 @ M2 , 3 : Vlab  H @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=3) @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ { H / L } , Cont2 : 3 : Vptr  (f=(2 @ L);i=0) @ H  ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ { M1 / M2 } , 1 : Vint  18 @ { M2 / M1 } , 2 : Vint  1 @ { L / H } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } , 1 : Vint  0 @ L , 2 : Vlab  H @ { L / M2 } , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 6 : Vint  1 @ L , 7 : Vlab  L @ { M1 / H } , 8 : Vlab  M1 @ { H / L } , 9 : Vlab  M2 @ { M2 / L } ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(2 @ L);i=2) @ H 2 : Vint  0 @ M2 3 : Vlab  L @ H 4 : Vint  -4 @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=2) @ H 8 : Vint  8 @ L 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 0 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(2 @ L);i=2) @ H 2 : Vint  0 @ M2 3 : Vlab  L @ H 4 : Vint  -4 @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M2 @ H 7 : Vptr  (f=(0 @ L);i=2) @ H 8 : Vint  8 @ L 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":689,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.171188116s","timeout":60.0,"timestamp":"2026-01-28T23:18:48.170166+00:00","trial":0,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 5 1 : BNZ 2 5 2 : BNZ 2 5 3 : BNZ 2 5 4 : BNZ 2 5 5 : BNZ 2 5 6 : BNZ 2 5 7 : BNZ 2 5 8 : BNZ 2 5 9 : BNZ 2 5 10 : BNZ 2 5 11 : BNZ 2 5 12 : BNZ 2 5 13 : BNZ 2 5 14 : BNZ 2 5 15 : BNZ 2 5 16 : BNZ 2 5 17 : BNZ 2 5 18 : BNZ 2 5 19 : BNZ 2 5  PC: { 11 @ H / 3 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  -1 @ { M1 / M2 } , 2 : Vptr  (f=(0 @ L);i=2) @ { M2 / H } , Cont2 : 4 : Vint  2 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ H , 1 : Vlab  M1 @ { L / M1 } , Cont2 : 3 : Vint  7 @ L  ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vlab  L @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  H @ { M1 / L } , 1 : Vint  0 @ L , 2 : Vlab  M1 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ { M1 / L } , 6 : Vlab  M2 @ L , 7 : Vlab  H @ { H / M2 } , 8 : Vlab  H @ { H / M1 } , 9 : Vlab  M1 @ { M2 / L } ] Stack1:  RetPC: 4 @ L RetLAB: M1 RetRegs: 0 : Vint  4 @ M2 1 : Vint  0 @ M1 2 : Vint  15 @ H 3 : Vlab  M1 @ H 4 : Vint  1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M2 @ M2 7 : Vptr  (f=(2 @ L);i=0) @ M1 8 : Vptr  (f=(2 @ L);i=0) @ M2 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 9 Stack2:  RetPC: 4 @ L RetLAB: M1 RetRegs: 0 : Vint  4 @ M2 1 : Vint  0 @ M1 2 : Vint  15 @ H 3 : Vlab  M1 @ H 4 : Vint  1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  M2 @ M2 7 : Vptr  (f=(2 @ L);i=0) @ M1 8 : Vptr  (f=(2 @ L);i=0) @ M2 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":783,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.173012018s","timeout":60.0,"timestamp":"2026-01-28T23:18:48.170162+00:00","trial":8,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 1 3 1 : BNZ 1 3 2 : BNZ 1 3 3 : BNZ 1 3 4 : BNZ 1 3 5 : BNZ 1 3 6 : BNZ 1 3 7 : BNZ 1 3 8 : BNZ 1 3 9 : BNZ 1 3 10 : BNZ 1 3 11 : BNZ 1 3 12 : BNZ 1 3 13 : BNZ 1 3 14 : BNZ 1 3 15 : BNZ 1 3 16 : BNZ 1 3 17 : BNZ 1 3 18 : BNZ 1 3 19 : BNZ 1 3  PC: { 4 @ H / 7 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M1 , 1 : Vlab  M2 @ { L / M1 } , 2 : Vptr  (f=(1 @ L);i=2) @ H , Cont2 : 4 : Vint  4 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  17 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  2 @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ L , 1 : Vptr  (f=(3 @ L);i=0) @ { M1 / L } , 2 : Vptr  (f=(0 @ L);i=2) @ { L / M2 } , 3 : Vint  3 @ { H / L } , Cont2 : 5 : Vint  3 @ M2  ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , Cont2 : 3 : Vint  5 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  4 @ M2 , 1 : Vint  11 @ { L / M2 } , 2 : Vint  0 @ L , 3 : Vint  0 @ { L / M2 } , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ { M1 / H } , 7 : Vlab  L @ H , 8 : Vint  13 @ M2 , 9 : Vptr  (f=(1 @ L);i=2) @ { M1 / M2 } ] Stack1:  RetPC: 17 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=3) @ M2 1 : Vptr  (f=(2 @ L);i=3) @ H 2 : Vlab  M2 @ M2 3 : Vint  -5 @ L 4 : Vptr  (f=(2 @ L);i=2) @ H 5 : Vlab  H @ M2 6 : Vint  -2 @ M1 7 : Vlab  H @ L 8 : Vint  -4 @ H 9 : Vlab  H @ L  RetReg : 4 Stack2:  RetPC: 17 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=3) @ M2 1 : Vptr  (f=(2 @ L);i=3) @ H 2 : Vlab  M2 @ M2 3 : Vint  -5 @ L 4 : Vptr  (f=(2 @ L);i=2) @ H 5 : Vlab  H @ M2 6 : Vint  -2 @ M1 7 : Vlab  H @ L 8 : Vint  -4 @ H 9 : Vlab  H @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":671,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.138266087s","timeout":60.0,"timestamp":"2026-01-28T23:18:48.222104+00:00","trial":6,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 1 8 1 : BNZ 1 8 2 : BNZ 1 8 3 : BNZ 1 8 4 : BNZ 1 8 5 : BNZ 1 8 6 : BNZ 1 8 7 : BNZ 1 8 8 : BNZ 1 8 9 : BNZ 1 8 10 : BNZ 1 8 11 : BNZ 1 8 12 : BNZ 1 8 13 : BNZ 1 8 14 : BNZ 1 8 15 : BNZ 1 8 16 : BNZ 1 8 17 : BNZ 1 8 18 : BNZ 1 8 19 : BNZ 1 8  PC: { 11 @ M1 / 17 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { M1 / H } , 1 : Vlab  L @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(2 @ L);i=0) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { M1 / M2 } , 1 : Vint  10 @ { M2 / L } , 2 : Vptr  (f=(1 @ L);i=0) @ L , Cont2 : 4 : Vlab  M1 @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(2 @ L);i=1) @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  -5 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 5 : Vint  0 @ M2 , 6 : Vlab  H @ { H / L } , 7 : Vptr  (f=(0 @ L);i=1) @ M1 , 8 : Vint  0 @ L , 9 : Vptr  (f=(2 @ L);i=2) @ { M2 / M1 } ] Stack1:  RetPC: 19 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vlab  M1 @ H 2 : Vlab  M2 @ L 3 : Vlab  H @ M2 4 : Vptr  (f=(2 @ L);i=2) @ L 5 : Vlab  M2 @ M2 6 : Vptr  (f=(2 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  18 @ M2 9 : Vint  10 @ M1  RetReg : 3 Stack2:  RetPC: 19 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M1 1 : Vlab  M1 @ H 2 : Vlab  M2 @ L 3 : Vlab  H @ M2 4 : Vptr  (f=(2 @ L);i=2) @ L 5 : Vlab  M2 @ M2 6 : Vptr  (f=(2 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  18 @ M2 9 : Vint  10 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":1766,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.311992884s","timeout":60.0,"timestamp":"2026-01-28T23:18:48.169995+00:00","trial":7,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 8 1 : BNZ 0 8 2 : BNZ 0 8 3 : BNZ 0 8 4 : BNZ 0 8 5 : BNZ 0 8 6 : BNZ 0 8 7 : BNZ 0 8 8 : BNZ 0 8 9 : BNZ 0 8 10 : BNZ 0 8 11 : BNZ 0 8 12 : BNZ 0 8 13 : BNZ 0 8 14 : BNZ 0 8 15 : BNZ 0 8 16 : BNZ 0 8 17 : BNZ 0 8 18 : BNZ 0 8 19 : BNZ 0 8  PC: { 0 @ M2 / 4 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { H / M2 } , 1 : Vlab  H @ M2 , 2 : Vint  4 @ { L / H } , Cont2 : 4 : Vptr  (f=(3 @ L);i=1) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vint  4 @ M2 , 1 : Vlab  H @ H , 2 : Vint  3 @ H , 3 : Vptr  (f=(0 @ L);i=2) @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vint  14 @ M1 ] (3 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / H } , 1 : Vlab  L @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 3 : Vint  0 @ { M2 / M1 } , 4 : Vlab  M1 @ { M2 / H } , 5 : Vint  11 @ { L / H } , 6 : Vptr  (f=(3 @ L);i=1) @ L , 7 : Vint  1 @ { L / H } , 8 : Vint  12 @ L , 9 : Vint  4 @ { M2 / L } ] Stack1:  RetPC: 11 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ L 1 : Vlab  L @ L 2 : Vlab  H @ L 3 : Vlab  L @ H 4 : Vint  3 @ M1 5 : Vint  1 @ L 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=3) @ L 8 : Vlab  L @ M1 9 : Vint  -1 @ M2  RetReg : 5 Stack2:  RetPC: 11 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ L 1 : Vlab  L @ L 2 : Vlab  H @ L 3 : Vlab  L @ H 4 : Vint  3 @ M1 5 : Vint  1 @ L 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=3) @ L 8 : Vlab  L @ M1 9 : Vint  -1 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_2"],"passed":3581,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.586498022s","timeout":60.0,"timestamp":"2026-01-28T23:18:48.170058+00:00","trial":3,"workload":"IFC"},"hash":"4b95721999167ec4b5a620324fc1016275bc2aa8"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ -1 5 1 : BNZ -1 5  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  2 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vlab  M2 @ H , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vlab  L @ L , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vint  -5 @ M1 2 : Vlab  M1 @ L 3 : Vint  0 @ L 4 : Vint  1 @ H 5 : Vlab  M1 @ H 6 : Vint  -3 @ L 7 : Vint  0 @ M1 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 7 Stack2:  RetPC: 0 @ L RetLAB: H RetRegs: 0 : Vlab  L @ M1 1 : Vint  -5 @ M1 2 : Vlab  M1 @ L 3 : Vint  0 @ L 4 : Vint  1 @ H 5 : Vlab  M1 @ H 6 : Vint  -3 @ L 7 : Vint  0 @ M1 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":133,"property":"LLNI","strategy":"BespokeGenerator","time":"0.007191181s","timeout":60.0,"timestamp":"2026-01-28T23:19:22.755476+00:00","trial":7,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 1 1 : BNZ -1 1  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  3 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 1 : Vlab  M1 @ { M1 / M2 } , Cont2 : 3 : Vlab  H @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  1 @ M1 , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ H , 8 : Vint  3 @ L , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  3 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  3 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  M1 @ M2 8 : Vint  1 @ L 9 : Vint  2 @ H  RetReg : 3 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  3 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  3 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  M1 @ M2 8 : Vint  1 @ L 9 : Vint  2 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":56,"property":"LLNI","strategy":"BespokeGenerator","time":"0.003732920s","timeout":60.0,"timestamp":"2026-01-28T23:19:22.755746+00:00","trial":4,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 4 1 : BNZ 0 4  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vlab  H @ { M1 / M2 } , Cont2 : 3 : Vlab  L @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { L / H } , 1 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vint  0 @ H , 9 : Vint  1 @ M2 ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  H @ H 2 : Vint  1 @ M2 3 : Vint  -5 @ H 4 : Vlab  H @ M1 5 : Vint  5 @ L 6 : Vlab  M2 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 4 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  H @ H 2 : Vint  1 @ M2 3 : Vint  -5 @ H 4 : Vlab  H @ M1 5 : Vint  5 @ L 6 : Vlab  M2 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vint  0 @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":140,"property":"LLNI","strategy":"BespokeGenerator","time":"0.022848845s","timeout":60.0,"timestamp":"2026-01-28T23:19:22.755585+00:00","trial":8,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 3 1 : BNZ 2 3  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  M2 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ M1 , 5 : Vlab  L @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=0) @ M1 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  1 @ L 4 : Vint  0 @ M1 5 : Vint  1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  M1 @ L 8 : Vlab  H @ L 9 : Vint  0 @ H  RetReg : 1 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  1 @ L 4 : Vint  0 @ M1 5 : Vint  1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  M1 @ L 8 : Vlab  H @ L 9 : Vint  0 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":462,"property":"LLNI","strategy":"BespokeGenerator","time":"0.024164915s","timeout":60.0,"timestamp":"2026-01-28T23:19:22.948916+00:00","trial":1,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 4 1 : BNZ 2 4  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  M1 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vint  1 @ H , Cont2 : 3 : Vint  0 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  -4 @ M2 , 5 : Vlab  M2 @ M2 , 6 : Vint  5 @ L , 7 : Vlab  M1 @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  M1 @ H 4 : Vlab  L @ H 5 : Vlab  H @ M1 6 : Vint  -2 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  2 @ H 9 : Vlab  M2 @ L  RetReg : 5 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vlab  M1 @ H 4 : Vlab  L @ H 5 : Vlab  H @ M1 6 : Vint  -2 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  2 @ H 9 : Vlab  M2 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":644,"property":"LLNI","strategy":"BespokeGenerator","time":"0.058565855s","timeout":60.0,"timestamp":"2026-01-28T23:19:22.755341+00:00","trial":5,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 9 1 : BNZ 2 9  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  3 @ { M1 / H } , 1 : Vlab  M1 @ { H / M1 } , Cont2 : 3 : Vint  1 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ H , 1 : Vlab  M1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vlab  M1 @ L , 7 : Vlab  L @ L , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vlab  L @ L 1 : Vint  1 @ M2 2 : Vlab  L @ M2 3 : Vlab  M1 @ L 4 : Vint  0 @ H 5 : Vlab  M2 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vlab  M2 @ H 8 : Vlab  L @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 6 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vlab  L @ L 1 : Vint  1 @ M2 2 : Vlab  L @ M2 3 : Vlab  M1 @ L 4 : Vint  0 @ H 5 : Vlab  M2 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vlab  M2 @ H 8 : Vlab  L @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":796,"property":"LLNI","strategy":"BespokeGenerator","time":"0.062166929s","timeout":60.0,"timestamp":"2026-01-28T23:19:22.755699+00:00","trial":6,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 7 1 : BNZ 2 7  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vlab  L @ { H / L } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vint  -1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vlab  L @ M1 , 5 : Vlab  L @ L , 6 : Vlab  L @ M2 , 7 : Vint  1 @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M2 @ L 2 : Vlab  M1 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vlab  L @ M2 5 : Vint  4 @ L 6 : Vint  4 @ H 7 : Vint  4 @ M2 8 : Vint  1 @ L 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 5 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M2 @ L 2 : Vlab  M1 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ M1 4 : Vlab  L @ M2 5 : Vint  4 @ L 6 : Vint  4 @ H 7 : Vint  4 @ M2 8 : Vint  1 @ L 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":591,"property":"LLNI","strategy":"BespokeGenerator","time":"0.063557863s","timeout":60.0,"timestamp":"2026-01-28T23:19:22.755648+00:00","trial":3,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 0 1 : BNZ 2 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vint  -1 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  -1 @ M1 , 1 : Vint  0 @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vlab  L @ M2 , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vint  0 @ M1 , 9 : Vint  2 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":877,"property":"LLNI","strategy":"BespokeGenerator","time":"0.080137014s","timeout":60.0,"timestamp":"2026-01-28T23:19:22.755630+00:00","trial":0,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 7 1 : BNZ 2 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ { L / H } , 1 : Vlab  L @ { M1 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vint  0 @ L , 6 : Vint  4 @ L , 7 : Vint  0 @ M1 , 8 : Vlab  M1 @ H , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vint  1 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vint  0 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  3 @ L 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vlab  H @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 2 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ L 1 : Vint  1 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vint  0 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  3 @ L 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vlab  H @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":1232,"property":"LLNI","strategy":"BespokeGenerator","time":"0.067167044s","timeout":60.0,"timestamp":"2026-01-28T23:19:22.952408+00:00","trial":9,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  L @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vlab  L @ M2 , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vlab  L @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vint  -2 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  H @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  M2 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  5 @ H 9 : Vint  -1 @ M2  RetReg : 5 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vint  -2 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vlab  H @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vlab  M2 @ M1 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  5 @ H 9 : Vint  -1 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":2155,"property":"LLNI","strategy":"BespokeGenerator","time":"0.146424055s","timeout":60.0,"timestamp":"2026-01-28T23:19:22.755512+00:00","trial":2,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ -1 7 1 : BNZ -1 7  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  12 @ H , 1 : Vint  5 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  H @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  3 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vlab  M1 @ M1 , 5 : Vlab  L @ M2 , 6 : Vint  0 @ M2 , 7 : Vint  -5 @ H , 8 : Vlab  H @ M1 , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 5 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  16 @ M1 3 : Vint  14 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  H @ M2 6 : Vptr  (f=(2 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  M2 @ M2 9 : Vlab  M2 @ M2  RetReg : 3 Stack2:  RetPC: 5 @ M2 RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  16 @ M1 3 : Vint  14 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  H @ M2 6 : Vptr  (f=(2 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  M2 @ M2 9 : Vlab  M2 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":3614,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.244650841s","timeout":60.0,"timestamp":"2026-01-28T23:19:23.091122+00:00","trial":0,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 3 1 : BNZ 2 3  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  H @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ L , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(1 @ L);i=1) @ M2 , 5 : Vint  4 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vlab  M2 @ L , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 5 @ H RetLAB: M1 RetRegs: 0 : Vint  18 @ H 1 : Vlab  H @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  L @ H 4 : Vint  16 @ L 5 : Vlab  M2 @ L 6 : Vlab  H @ H 7 : Vlab  M2 @ M1 8 : Vint  5 @ M1 9 : Vlab  M2 @ H  RetReg : 3 Stack2:  RetPC: 5 @ H RetLAB: M1 RetRegs: 0 : Vint  18 @ H 1 : Vlab  H @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  L @ H 4 : Vint  16 @ L 5 : Vlab  M2 @ L 6 : Vlab  H @ H 7 : Vlab  M2 @ M1 8 : Vint  5 @ M1 9 : Vlab  M2 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":5668,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.392508984s","timeout":60.0,"timestamp":"2026-01-28T23:19:23.091421+00:00","trial":1,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 3 1 : BNZ 2 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -3 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vint  -1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ M2 , 4 : Vint  0 @ M2 , 5 : Vint  12 @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vlab  M1 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 15 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vint  -5 @ H 4 : Vlab  M1 @ M1 5 : Vint  1 @ M2 6 : Vint  19 @ M2 7 : Vint  -2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  L @ M2  RetReg : 5 Stack2:  RetPC: 15 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vint  -5 @ H 4 : Vlab  M1 @ M1 5 : Vint  1 @ M2 6 : Vint  19 @ M2 7 : Vint  -2 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  L @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":9059,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.534020901s","timeout":60.0,"timestamp":"2026-01-28T23:19:23.091129+00:00","trial":2,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 2 1 : BNZ 0 2  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  -1 @ M2 , 3 : Vlab  L @ M1 , 4 : Vlab  L @ M1 , 5 : Vlab  L @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vint  0 @ H , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 17 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  -4 @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  -4 @ H 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M2 @ L 7 : Vlab  M2 @ L 8 : Vlab  H @ M1 9 : Vlab  H @ M2  RetReg : 7 Stack2:  RetPC: 17 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  -4 @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  -4 @ H 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M2 @ L 7 : Vlab  M2 @ L 8 : Vlab  H @ M1 9 : Vlab  H @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":22907,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.307295799s","timeout":60.0,"timestamp":"2026-01-28T23:19:23.091646+00:00","trial":8,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 3 1 : BNZ 0 3  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M2 , 1 : Vint  1 @ { M2 / M1 } , Cont2 : 3 : Vint  0 @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vint  3 @ M2 , 1 : Vint  2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  L @ M2 , 5 : Vlab  L @ M2 , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vlab  L @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":19792,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.350209951s","timeout":60.0,"timestamp":"2026-01-28T23:19:23.091337+00:00","trial":5,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ -1 0 1 : BNZ -1 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vlab  L @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vptr  (f=(2 @ L);i=1) @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ H , 1 : Vint  1 @ H ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ { H / M2 } , 1 : Vint  1 @ M1 , Cont2 : 3 : Vptr  (f=(2 @ L);i=0) @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  1 @ M2 , 1 : Vint  0 @ L , 2 : Vptr  (f=(2 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(2 @ L);i=1) @ M1 , 6 : Vlab  H @ M2 , 7 : Vlab  M1 @ H , 8 : Vptr  (f=(2 @ L);i=0) @ M2 , 9 : Vint  5 @ H ] Stack1:  RetPC: 8 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  L @ M1 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vlab  M2 @ H 6 : Vlab  M2 @ M1 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vptr  (f=(3 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 4 Stack2:  RetPC: 8 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  L @ M1 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vlab  M2 @ H 6 : Vlab  M2 @ M1 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vptr  (f=(3 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":39021,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.326390982s","timeout":60.0,"timestamp":"2026-01-28T23:19:23.091704+00:00","trial":3,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ -1 2 1 : BNZ -1 2  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -5 @ { M2 / L } , 1 : Vptr  (f=(3 @ L);i=1) @ { H / M1 } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M1 , 1 : Vlab  M1 @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  M1 @ L ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / L } , 1 : Vptr  (f=(2 @ L);i=0) @ { L / M2 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vint  0 @ M2 , 3 : Vptr  (f=(2 @ L);i=0) @ M1 , 4 : Vlab  L @ L , 5 : Vptr  (f=(2 @ L);i=0) @ M1 , 6 : Vint  0 @ L , 7 : Vptr  (f=(2 @ L);i=0) @ L , 8 : Vint  0 @ L , 9 : Vint  0 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":37339,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.096153975s","timeout":60.0,"timestamp":"2026-01-28T23:19:23.341087+00:00","trial":9,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 1 1 : BNZ 2 1  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  8 @ M1 , 1 : Vlab  M2 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  12 @ { M1 / H } , 1 : Vlab  H @ { H / M1 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { L / M2 } , 1 : Vlab  L @ { L / M2 } ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M1 , 1 : Vint  11 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(0 @ L);i=1) @ H , 5 : Vptr  (f=(0 @ L);i=0) @ H , 6 : Vlab  H @ M1 , 7 : Vint  1 @ L , 8 : Vlab  M1 @ H , 9 : Vint  9 @ M2 ] Stack1:  RetPC: 2 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ H 1 : Vptr  (f=(3 @ L);i=1) @ M2 2 : Vint  16 @ M1 3 : Vint  17 @ L 4 : Vlab  M1 @ L 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vint  5 @ M2 7 : Vptr  (f=(3 @ L);i=1) @ L 8 : Vint  18 @ L 9 : Vptr  (f=(3 @ L);i=0) @ L  RetReg : 1 Stack2:  RetPC: 2 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ H 1 : Vptr  (f=(3 @ L);i=1) @ M2 2 : Vint  16 @ M1 3 : Vint  17 @ L 4 : Vlab  M1 @ L 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vint  5 @ M2 7 : Vptr  (f=(3 @ L);i=1) @ L 8 : Vint  18 @ L 9 : Vptr  (f=(3 @ L);i=0) @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":42771,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.615726948s","timeout":60.0,"timestamp":"2026-01-28T23:19:23.091356+00:00","trial":7,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 6 1 : BNZ 0 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M1 / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  17 @ { L / M1 } , 1 : Vlab  M2 @ { M1 / M2 } ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vlab  M1 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  13 @ H , 7 : Vlab  M2 @ L , 8 : Vint  3 @ L , 9 : Vint  5 @ M1 ] Stack1:  RetPC: 12 @ L RetLAB: H RetRegs: 0 : Vint  3 @ L 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  H @ M1 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  4 @ L 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M1 @ M1  RetReg : 8 Stack2:  RetPC: 12 @ L RetLAB: H RetRegs: 0 : Vint  3 @ L 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  H @ M1 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(0 @ L);i=1) @ M2 6 : Vint  4 @ L 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M1 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":43668,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.709563017s","timeout":60.0,"timestamp":"2026-01-28T23:19:23.091859+00:00","trial":6,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 3 1 : BNZ 0 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vint  10 @ { H / L } , Cont2 : 3 : Vint  3 @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vint  -5 @ H , 1 : Vlab  M1 @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  14 @ { H / L } , 1 : Vint  18 @ { L / M2 } ] (3 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { L / M1 } , 1 : Vlab  M1 @ { M1 / H } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vlab  L @ L , 3 : Vint  1 @ M1 , 4 : Vptr  (f=(2 @ L);i=0) @ L , 5 : Vint  0 @ M2 , 6 : Vlab  L @ M2 , 7 : Vint  0 @ H , 8 : Vptr  (f=(3 @ L);i=1) @ L , 9 : Vptr  (f=(0 @ L);i=1) @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":42607,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"2.573963165s","timeout":60.0,"timestamp":"2026-01-28T23:19:23.491615+00:00","trial":4,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 7 1 : BNZ -1 7 2 : BNZ -1 7 3 : BNZ -1 7 4 : BNZ -1 7 5 : BNZ -1 7 6 : BNZ -1 7 7 : BNZ -1 7 8 : BNZ -1 7 9 : BNZ -1 7 10 : BNZ -1 7 11 : BNZ -1 7 12 : BNZ -1 7 13 : BNZ -1 7 14 : BNZ -1 7 15 : BNZ -1 7 16 : BNZ -1 7 17 : BNZ -1 7 18 : BNZ -1 7 19 : BNZ -1 7  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  6 @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ M2 , 2 : Vlab  M2 @ { L / H } , 3 : Vptr  (f=(2 @ L);i=0) @ L , Cont2 : 5 : Vint  2 @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { L / H } , 1 : Vlab  M2 @ { M2 / H } , 2 : Vint  -1 @ { L / M1 } , 3 : Vptr  (f=(2 @ L);i=1) @ { L / M2 } ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M1 , 1 : Vint  2 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(0 @ L);i=1) @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vlab  M2 @ L , 7 : Vint  -1 @ M1 , 8 : Vint  6 @ H , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  RetPC: 13 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  L @ M2 6 : Vlab  M1 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vlab  M2 @ M1  RetReg : 3 Stack2:  RetPC: 13 @ M1 RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  1 @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  H @ L 4 : Vptr  (f=(1 @ L);i=0) @ M2 5 : Vlab  L @ M2 6 : Vlab  M1 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vlab  M2 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":213,"property":"LLNI","strategy":"TargetedGenerator","time":"0.070978165s","timeout":60.0,"timestamp":"2026-01-28T23:19:26.083154+00:00","trial":5,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 2 4 1 : BNZ 2 4 2 : BNZ 2 4 3 : BNZ 2 4 4 : BNZ 2 4 5 : BNZ 2 4 6 : BNZ 2 4 7 : BNZ 2 4 8 : BNZ 2 4 9 : BNZ 2 4 10 : BNZ 2 4 11 : BNZ 2 4 12 : BNZ 2 4 13 : BNZ 2 4 14 : BNZ 2 4 15 : BNZ 2 4 16 : BNZ 2 4 17 : BNZ 2 4 18 : BNZ 2 4 19 : BNZ 2 4  PC: 13 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vlab  H @ M2 , 2 : Vlab  L @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(1 @ L);i=2) @ H , 2 : Vlab  M2 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vlab  M1 @ { L / M1 } , 2 : Vint  -3 @ { M1 / M2 } , Cont2 : 4 : Vptr  (f=(2 @ L);i=2) @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  1 @ M2 , 5 : Vlab  M2 @ M1 , 6 : Vlab  M2 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 12 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(2 @ L);i=2) @ L 2 : Vint  14 @ H 3 : Vint  15 @ M1 4 : Vptr  (f=(2 @ L);i=1) @ L 5 : Vint  5 @ L 6 : Vint  1 @ L 7 : Vint  1 @ L 8 : Vlab  H @ L 9 : Vint  -4 @ H  RetReg : 6 Stack2:  RetPC: 12 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(2 @ L);i=2) @ L 2 : Vint  14 @ H 3 : Vint  15 @ M1 4 : Vptr  (f=(2 @ L);i=1) @ L 5 : Vint  5 @ L 6 : Vint  1 @ L 7 : Vint  1 @ L 8 : Vlab  H @ L 9 : Vint  -4 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":326,"property":"LLNI","strategy":"TargetedGenerator","time":"0.140136003s","timeout":60.0,"timestamp":"2026-01-28T23:19:26.084266+00:00","trial":1,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 0 1 : BNZ -1 0 2 : BNZ -1 0 3 : BNZ -1 0 4 : BNZ -1 0 5 : BNZ -1 0 6 : BNZ -1 0 7 : BNZ -1 0 8 : BNZ -1 0 9 : BNZ -1 0 10 : BNZ -1 0 11 : BNZ -1 0 12 : BNZ -1 0 13 : BNZ -1 0 14 : BNZ -1 0 15 : BNZ -1 0 16 : BNZ -1 0 17 : BNZ -1 0 18 : BNZ -1 0 19 : BNZ -1 0  PC: 10 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  6 @ H , 1 : Vlab  L @ H , 2 : Vlab  L @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 1 : Vint  4 @ { M2 / H } , 2 : Vlab  M2 @ { M2 / L } , 3 : Vlab  H @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=2) @ L , 5 : Vlab  H @ H , 6 : Vint  -5 @ H , 7 : Vlab  M1 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ M2 , 9 : Vlab  H @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":15,"property":"LLNI","strategy":"TargetedGenerator","time":"0.010621071s","timeout":60.0,"timestamp":"2026-01-28T23:19:26.421964+00:00","trial":4,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 7 1 : BNZ 0 7 2 : BNZ 0 7 3 : BNZ 0 7 4 : BNZ 0 7 5 : BNZ 0 7 6 : BNZ 0 7 7 : BNZ 0 7 8 : BNZ 0 7 9 : BNZ 0 7 10 : BNZ 0 7 11 : BNZ 0 7 12 : BNZ 0 7 13 : BNZ 0 7 14 : BNZ 0 7 15 : BNZ 0 7 16 : BNZ 0 7 17 : BNZ 0 7 18 : BNZ 0 7 19 : BNZ 0 7  PC: 10 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(1 @ L);i=2) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  15 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ H , 2 : Vlab  H @ M2 , 3 : Vint  16 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ H , 1 : Vlab  L @ M1 , 2 : Vptr  (f=(2 @ L);i=0) @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  1 @ M2 , 5 : Vlab  M1 @ M2 , 6 : Vptr  (f=(3 @ L);i=2) @ M1 , 7 : Vint  0 @ H , 8 : Vptr  (f=(2 @ L);i=0) @ L , 9 : Vlab  L @ L ] Stack1:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ H 1 : Vlab  M2 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vptr  (f=(2 @ L);i=1) @ H 4 : Vptr  (f=(3 @ L);i=1) @ M1 5 : Vlab  M1 @ L 6 : Vint  -3 @ H 7 : Vint  4 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vlab  H @ H  RetReg : 2 Stack2:  RetPC: 11 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ H 1 : Vlab  M2 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vptr  (f=(2 @ L);i=1) @ H 4 : Vptr  (f=(3 @ L);i=1) @ M1 5 : Vlab  M1 @ L 6 : Vint  -3 @ H 7 : Vint  4 @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vlab  H @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":190,"property":"LLNI","strategy":"TargetedGenerator","time":"0.163249016s","timeout":60.0,"timestamp":"2026-01-28T23:19:26.083658+00:00","trial":3,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ -1 9 1 : BNZ -1 9 2 : BNZ -1 9 3 : BNZ -1 9 4 : BNZ -1 9 5 : BNZ -1 9 6 : BNZ -1 9 7 : BNZ -1 9 8 : BNZ -1 9 9 : BNZ -1 9 10 : BNZ -1 9 11 : BNZ -1 9 12 : BNZ -1 9 13 : BNZ -1 9 14 : BNZ -1 9 15 : BNZ -1 9 16 : BNZ -1 9 17 : BNZ -1 9 18 : BNZ -1 9 19 : BNZ -1 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  2 @ M1 , 1 : Vint  5 @ M2 , 2 : Vint  -5 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 2 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vlab  L @ M1 , 6 : Vint  0 @ M2 , 7 : Vint  13 @ H , 8 : Vlab  L @ H , 9 : Vint  1 @ H ] Stack1:  RetPC: 11 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ H 1 : Vlab  M2 @ H 2 : Vlab  H @ M2 3 : Vptr  (f=(0 @ L);i=2) @ M2 4 : Vint  3 @ H 5 : Vlab  M1 @ H 6 : Vint  10 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  L @ M1 9 : Vptr  (f=(1 @ L);i=2) @ L  RetReg : 0 Stack2:  RetPC: 11 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ H 1 : Vlab  M2 @ H 2 : Vlab  H @ M2 3 : Vptr  (f=(0 @ L);i=2) @ M2 4 : Vint  3 @ H 5 : Vlab  M1 @ H 6 : Vint  10 @ H 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  L @ M1 9 : Vptr  (f=(1 @ L);i=2) @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":347,"property":"LLNI","strategy":"TargetedGenerator","time":"0.244598866s","timeout":60.0,"timestamp":"2026-01-28T23:19:26.083078+00:00","trial":0,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 2 1 : BNZ 0 2 2 : BNZ 0 2 3 : BNZ 0 2 4 : BNZ 0 2 5 : BNZ 0 2 6 : BNZ 0 2 7 : BNZ 0 2 8 : BNZ 0 2 9 : BNZ 0 2 10 : BNZ 0 2 11 : BNZ 0 2 12 : BNZ 0 2 13 : BNZ 0 2 14 : BNZ 0 2 15 : BNZ 0 2 16 : BNZ 0 2 17 : BNZ 0 2 18 : BNZ 0 2 19 : BNZ 0 2  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ { M2 / H } , 1 : Vlab  H @ { M2 / M1 } , 2 : Vint  -2 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  19 @ H , 1 : Vint  6 @ { L / M1 } , 2 : Vptr  (f=(2 @ L);i=0) @ { L / M2 } , Cont2 : 4 : Vptr  (f=(0 @ L);i=1) @ M1  ] (2 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / H } , 1 : Vptr  (f=(1 @ L);i=2) @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vlab  L @ M2 , 7 : Vlab  M1 @ M1 , 8 : Vptr  (f=(2 @ L);i=1) @ M1 , 9 : Vint  5 @ L ] Stack1:  RetPC: 3 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M1 @ M2 2 : Vlab  M1 @ L 3 : Vint  -5 @ H 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vint  -1 @ M1 6 : Vint  -3 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vlab  H @ H 9 : Vlab  H @ M1  RetReg : 9 Stack2:  RetPC: 3 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  M1 @ M2 2 : Vlab  M1 @ L 3 : Vint  -5 @ H 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vint  -1 @ M1 6 : Vint  -3 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vlab  H @ H 9 : Vlab  H @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":667,"property":"LLNI","strategy":"TargetedGenerator","time":"0.361454964s","timeout":60.0,"timestamp":"2026-01-28T23:19:26.083261+00:00","trial":7,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 7 1 : BNZ 0 7 2 : BNZ 0 7 3 : BNZ 0 7 4 : BNZ 0 7 5 : BNZ 0 7 6 : BNZ 0 7 7 : BNZ 0 7 8 : BNZ 0 7 9 : BNZ 0 7 10 : BNZ 0 7 11 : BNZ 0 7 12 : BNZ 0 7 13 : BNZ 0 7 14 : BNZ 0 7 15 : BNZ 0 7 16 : BNZ 0 7 17 : BNZ 0 7 18 : BNZ 0 7 19 : BNZ 0 7  PC: 17 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  9 @ { M1 / H } , 1 : Vint  0 @ { L / M2 } , Cont2 : 3 : Vint  2 @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=3) @ { H / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , Cont2 : 3 : Vlab  M1 @ M1  ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { H / M1 } , 1 : Vint  18 @ M2 , 2 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , 3 : Vlab  M2 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  L @ M2 , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ H , 7 : Vint  -4 @ H , 8 : Vlab  H @ M1 , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vlab  M1 @ H 3 : Vint  -1 @ H 4 : Vlab  M1 @ H 5 : Vlab  L @ M1 6 : Vptr  (f=(2 @ L);i=1) @ H 7 : Vlab  H @ H 8 : Vint  3 @ L 9 : Vint  -2 @ H  RetReg : 9 Stack2:  RetPC: 0 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vlab  M1 @ H 3 : Vint  -1 @ H 4 : Vlab  M1 @ H 5 : Vlab  L @ M1 6 : Vptr  (f=(2 @ L);i=1) @ H 7 : Vlab  H @ H 8 : Vint  3 @ L 9 : Vint  -2 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":1311,"property":"LLNI","strategy":"TargetedGenerator","time":"0.461814880s","timeout":60.0,"timestamp":"2026-01-28T23:19:26.083878+00:00","trial":6,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 1 1 : BNZ -1 1 2 : BNZ -1 1 3 : BNZ -1 1 4 : BNZ -1 1 5 : BNZ -1 1 6 : BNZ -1 1 7 : BNZ -1 1 8 : BNZ -1 1 9 : BNZ -1 1 10 : BNZ -1 1 11 : BNZ -1 1 12 : BNZ -1 1 13 : BNZ -1 1 14 : BNZ -1 1 15 : BNZ -1 1 16 : BNZ -1 1 17 : BNZ -1 1 18 : BNZ -1 1 19 : BNZ -1 1  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vlab  H @ H , 2 : Vint  1 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  8 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ H , 2 : Vptr  (f=(3 @ L);i=0) @ L , 3 : Vptr  (f=(2 @ L);i=1) @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  M1 @ { M2 / L } , Cont2 : 3 : Vlab  L @ H  ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M1 , 1 : Vlab  M1 @ M2 , 2 : Vlab  M1 @ H , 3 : Vint  5 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vint  1 @ M1 , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vlab  L @ M2 , 4 : Vint  0 @ M2 , 5 : Vint  0 @ M2 , 6 : Vlab  L @ M2 , 7 : Vlab  M1 @ M1 , 8 : Vptr  (f=(3 @ L);i=2) @ M1 , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 9 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ H 1 : Vint  16 @ M1 2 : Vptr  (f=(3 @ L);i=2) @ M2 3 : Vlab  M2 @ M1 4 : Vlab  L @ M1 5 : Vint  3 @ H 6 : Vlab  M2 @ M1 7 : Vptr  (f=(3 @ L);i=0) @ M2 8 : Vint  8 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 3 Stack2:  RetPC: 9 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ H 1 : Vint  16 @ M1 2 : Vptr  (f=(3 @ L);i=2) @ M2 3 : Vlab  M2 @ M1 4 : Vlab  L @ M1 5 : Vint  3 @ H 6 : Vlab  M2 @ M1 7 : Vptr  (f=(3 @ L);i=0) @ M2 8 : Vint  8 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":1133,"property":"LLNI","strategy":"TargetedGenerator","time":"0.361186981s","timeout":60.0,"timestamp":"2026-01-28T23:19:26.369531+00:00","trial":9,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 6 1 : BNZ 0 6 2 : BNZ 0 6 3 : BNZ 0 6 4 : BNZ 0 6 5 : BNZ 0 6 6 : BNZ 0 6 7 : BNZ 0 6 8 : BNZ 0 6 9 : BNZ 0 6 10 : BNZ 0 6 11 : BNZ 0 6 12 : BNZ 0 6 13 : BNZ 0 6 14 : BNZ 0 6 15 : BNZ 0 6 16 : BNZ 0 6 17 : BNZ 0 6 18 : BNZ 0 6 19 : BNZ 0 6  PC: 3 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(0 @ L);i=1) @ H , 2 : Vlab  L @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vlab  L @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vint  0 @ H , 7 : Vint  -1 @ M2 , 8 : Vlab  M1 @ M2 , 9 : Vint  7 @ M1 ] Stack1:  RetPC: 3 @ H RetLAB: M2 RetRegs: 0 : Vint  19 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  H @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  10 @ H 6 : Vint  18 @ M2 7 : Vptr  (f=(1 @ L);i=2) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 0 Stack2:  RetPC: 3 @ H RetLAB: M2 RetRegs: 0 : Vint  19 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  H @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  10 @ H 6 : Vint  18 @ M2 7 : Vptr  (f=(1 @ L);i=2) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vptr  (f=(1 @ L);i=1) @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":1978,"property":"LLNI","strategy":"TargetedGenerator","time":"0.574654102s","timeout":60.0,"timestamp":"2026-01-28T23:19:26.083335+00:00","trial":8,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 2 4 1 : BNZ 2 4 2 : BNZ 2 4 3 : BNZ 2 4 4 : BNZ 2 4 5 : BNZ 2 4 6 : BNZ 2 4 7 : BNZ 2 4 8 : BNZ 2 4 9 : BNZ 2 4 10 : BNZ 2 4 11 : BNZ 2 4 12 : BNZ 2 4 13 : BNZ 2 4 14 : BNZ 2 4 15 : BNZ 2 4 16 : BNZ 2 4 17 : BNZ 2 4 18 : BNZ 2 4 19 : BNZ 2 4  PC: 16 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vlab  M2 @ { L / H } , 2 : Vlab  M2 @ L , 3 : Vlab  H @ { H / M1 } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=3) @ { L / H } ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ M1 , 2 : Vint  1 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  1 @ M1 , 5 : Vlab  L @ M2 , 6 : Vlab  M1 @ L , 7 : Vlab  M1 @ M2 , 8 : Vptr  (f=(2 @ L);i=0) @ L , 9 : Vptr  (f=(1 @ L);i=0) @ L ] Stack1:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  M2 @ M1 2 : Vlab  M2 @ H 3 : Vlab  M2 @ L 4 : Vlab  H @ H 5 : Vptr  (f=(2 @ L);i=2) @ M1 6 : Vlab  L @ M1 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(2 @ L);i=2) @ H 9 : Vlab  H @ M1  RetReg : 1 Stack2:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vlab  M2 @ M1 2 : Vlab  M2 @ H 3 : Vlab  M2 @ L 4 : Vlab  H @ H 5 : Vptr  (f=(2 @ L);i=2) @ M1 6 : Vlab  L @ M1 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(2 @ L);i=2) @ H 9 : Vlab  H @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":5531,"property":"LLNI","strategy":"TargetedGenerator","time":"1.351381063s","timeout":60.0,"timestamp":"2026-01-28T23:19:26.083443+00:00","trial":2,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 2 1 : BNZ 2 2 2 : BNZ 2 2 3 : BNZ 2 2 4 : BNZ 2 2 5 : BNZ 2 2 6 : BNZ 2 2 7 : BNZ 2 2 8 : BNZ 2 2 9 : BNZ 2 2 10 : BNZ 2 2 11 : BNZ 2 2 12 : BNZ 2 2 13 : BNZ 2 2 14 : BNZ 2 2 15 : BNZ 2 2 16 : BNZ 2 2 17 : BNZ 2 2 18 : BNZ 2 2 19 : BNZ 2 2  PC: 11 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -1 @ H , 1 : Vlab  H @ { M1 / M2 } , 2 : Vlab  M1 @ { M1 / M2 } , 3 : Vint  3 @ { M2 / M1 } , Cont2 : 5 : Vint  4 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  17 @ { L / H } , 1 : Vptr  (f=(1 @ L);i=2) @ { M2 / H } , 2 : Vlab  M1 @ { L / H } , 3 : Vlab  M2 @ { M1 / M2 } , Cont2 : 5 : Vptr  (f=(0 @ L);i=3) @ M1  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  M1 @ { H / L } , 2 : Vint  -1 @ { M1 / H } , 3 : Vlab  M1 @ { M2 / H } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  L @ L , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vlab  L @ L , 6 : Vint  0 @ H , 7 : Vlab  H @ H , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vlab  M2 @ M2 ] Stack1:  RetPC: 11 @ M2 RetLAB: M1 RetRegs: 0 : Vint  19 @ L 1 : Vint  16 @ L 2 : Vint  0 @ L 3 : Vptr  (f=(2 @ L);i=0) @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  H @ L 7 : Vint  5 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=2) @ H  RetReg : 4 Stack2:  RetPC: 11 @ M2 RetLAB: M1 RetRegs: 0 : Vint  19 @ L 1 : Vint  16 @ L 2 : Vint  0 @ L 3 : Vptr  (f=(2 @ L);i=0) @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  H @ L 7 : Vint  5 @ H 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=2) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":152,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.030512094s","timeout":60.0,"timestamp":"2026-01-28T23:19:27.663834+00:00","trial":2,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 0 0 1 : BNZ 0 0 2 : BNZ 0 0 3 : BNZ 0 0 4 : BNZ 0 0 5 : BNZ 0 0 6 : BNZ 0 0 7 : BNZ 0 0 8 : BNZ 0 0 9 : BNZ 0 0 10 : BNZ 0 0 11 : BNZ 0 0 12 : BNZ 0 0 13 : BNZ 0 0 14 : BNZ 0 0 15 : BNZ 0 0 16 : BNZ 0 0 17 : BNZ 0 0 18 : BNZ 0 0 19 : BNZ 0 0  PC: 11 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  7 @ { L / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 2 : Vptr  (f=(0 @ L);i=1) @ { M1 / M2 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  7 @ H , 3 : Vlab  M1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ M1 , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ M2 , 5 : Vlab  H @ M2 , 6 : Vlab  M2 @ M2 , 7 : Vptr  (f=(0 @ L);i=2) @ H , 8 : Vint  16 @ L , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 15 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  L @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  5 @ M2 4 : Vint  2 @ M1 5 : Vlab  M1 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  L @ M2 8 : Vlab  M1 @ M2 9 : Vint  11 @ M1  RetReg : 1 Stack2:  RetPC: 15 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  L @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  5 @ M2 4 : Vint  2 @ M1 5 : Vlab  M1 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  L @ M2 8 : Vlab  M1 @ M2 9 : Vint  11 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":22,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.026725054s","timeout":60.0,"timestamp":"2026-01-28T23:19:27.664493+00:00","trial":7,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 3 1 : BNZ 0 3 2 : BNZ 0 3 3 : BNZ 0 3 4 : BNZ 0 3 5 : BNZ 0 3 6 : BNZ 0 3 7 : BNZ 0 3 8 : BNZ 0 3 9 : BNZ 0 3 10 : BNZ 0 3 11 : BNZ 0 3 12 : BNZ 0 3 13 : BNZ 0 3 14 : BNZ 0 3 15 : BNZ 0 3 16 : BNZ 0 3 17 : BNZ 0 3 18 : BNZ 0 3 19 : BNZ 0 3  PC: 13 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vlab  L @ { L / H } , 2 : Vlab  L @ { L / M2 } , 3 : Vint  10 @ L , Cont2 : 5 : Vlab  H @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ M1 , 4 : Vint  0 @ H , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vlab  M2 @ H , 7 : Vint  0 @ M1 , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vint  13 @ H ] Stack1:  RetPC: 13 @ H RetLAB: H RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(0 @ L);i=2) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  3 @ M2 4 : Vint  16 @ L 5 : Vint  -1 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  M2 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vint  4 @ M2  RetReg : 2 Stack2:  RetPC: 13 @ H RetLAB: H RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(0 @ L);i=2) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  3 @ M2 4 : Vint  16 @ L 5 : Vint  -1 @ M2 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  M2 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vint  4 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":619,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.146070004s","timeout":60.0,"timestamp":"2026-01-28T23:19:27.664122+00:00","trial":3,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 2 1 1 : BNZ 2 1 2 : BNZ 2 1 3 : BNZ 2 1 4 : BNZ 2 1 5 : BNZ 2 1 6 : BNZ 2 1 7 : BNZ 2 1 8 : BNZ 2 1 9 : BNZ 2 1 10 : BNZ 2 1 11 : BNZ 2 1 12 : BNZ 2 1 13 : BNZ 2 1 14 : BNZ 2 1 15 : BNZ 2 1 16 : BNZ 2 1 17 : BNZ 2 1 18 : BNZ 2 1 19 : BNZ 2 1  PC: 19 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=2) @ M1 , 2 : Vlab  H @ M1 , 3 : Vptr  (f=(0 @ L);i=3) @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } , 2 : Vlab  H @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ M1 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  M2 @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vlab  H @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 10 @ M2 RetLAB: L RetRegs: 0 : Vint  8 @ L 1 : Vint  0 @ H 2 : Vint  9 @ M2 3 : Vlab  H @ L 4 : Vint  9 @ L 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M2 @ M2 7 : Vlab  L @ M2 8 : Vlab  M2 @ H 9 : Vlab  M2 @ M1  RetReg : 3 Stack2:  RetPC: 10 @ M2 RetLAB: L RetRegs: 0 : Vint  8 @ L 1 : Vint  0 @ H 2 : Vint  9 @ M2 3 : Vlab  H @ L 4 : Vint  9 @ L 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  M2 @ M2 7 : Vlab  L @ M2 8 : Vlab  M2 @ H 9 : Vlab  M2 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":559,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.146428823s","timeout":60.0,"timestamp":"2026-01-28T23:19:27.707338+00:00","trial":9,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ -1 1 1 : BNZ -1 1 2 : BNZ -1 1 3 : BNZ -1 1 4 : BNZ -1 1 5 : BNZ -1 1 6 : BNZ -1 1 7 : BNZ -1 1 8 : BNZ -1 1 9 : BNZ -1 1 10 : BNZ -1 1 11 : BNZ -1 1 12 : BNZ -1 1 13 : BNZ -1 1 14 : BNZ -1 1 15 : BNZ -1 1 16 : BNZ -1 1 17 : BNZ -1 1 18 : BNZ -1 1 19 : BNZ -1 1  PC: 16 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vlab  L @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vptr  (f=(1 @ L);i=3) @ M2 , 3 : Vint  18 @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 , 2 : Vlab  M1 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ L , 4 : Vptr  (f=(2 @ L);i=0) @ L , 5 : Vlab  L @ L , 6 : Vptr  (f=(0 @ L);i=1) @ H , 7 : Vlab  H @ L , 8 : Vint  5 @ L , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 13 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ L 1 : Vptr  (f=(2 @ L);i=0) @ L 2 : Vint  19 @ H 3 : Vlab  M1 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vint  -3 @ M1 6 : Vptr  (f=(1 @ L);i=3) @ M2 7 : Vint  13 @ H 8 : Vptr  (f=(2 @ L);i=2) @ L 9 : Vlab  M1 @ M1  RetReg : 7 Stack2:  RetPC: 13 @ L RetLAB: M1 RetRegs: 0 : Vint  5 @ L 1 : Vptr  (f=(2 @ L);i=0) @ L 2 : Vint  19 @ H 3 : Vlab  M1 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vint  -3 @ M1 6 : Vptr  (f=(1 @ L);i=3) @ M2 7 : Vint  13 @ H 8 : Vptr  (f=(2 @ L);i=2) @ L 9 : Vlab  M1 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":918,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.201370001s","timeout":60.0,"timestamp":"2026-01-28T23:19:27.663881+00:00","trial":4,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ 2 5 1 : BNZ 2 5 2 : BNZ 2 5 3 : BNZ 2 5 4 : BNZ 2 5 5 : BNZ 2 5 6 : BNZ 2 5 7 : BNZ 2 5 8 : BNZ 2 5 9 : BNZ 2 5 10 : BNZ 2 5 11 : BNZ 2 5 12 : BNZ 2 5 13 : BNZ 2 5 14 : BNZ 2 5 15 : BNZ 2 5 16 : BNZ 2 5 17 : BNZ 2 5 18 : BNZ 2 5 19 : BNZ 2 5  PC: 12 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  12 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=3) @ { H / L } , 2 : Vlab  M1 @ { H / M2 } , Cont2 : 4 : Vint  4 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vint  -1 @ { H / M2 } , 1 : Vint  0 @ { M1 / M2 } , 2 : Vint  -4 @ { H / M2 } , 3 : Vlab  H @ M2 , Cont2 : 5 : Vlab  M2 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ H , 5 : Vint  16 @ H , 6 : Vlab  L @ M2 , 7 : Vint  16 @ H , 8 : Vint  3 @ M1 , 9 : Vint  4 @ H ] Stack1:  RetPC: 2 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  H @ H 3 : Vint  3 @ M2 4 : Vlab  H @ H 5 : Vptr  (f=(0 @ L);i=2) @ H 6 : Vint  15 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vlab  M1 @ M2 9 : Vlab  M1 @ L  RetReg : 4 Stack2:  RetPC: 2 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  H @ H 3 : Vint  3 @ M2 4 : Vlab  H @ H 5 : Vptr  (f=(0 @ L);i=2) @ H 6 : Vint  15 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vlab  M1 @ M2 9 : Vlab  M1 @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":933,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.239655018s","timeout":60.0,"timestamp":"2026-01-28T23:19:27.663709+00:00","trial":0,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6 2 : BNZ -1 6 3 : BNZ -1 6 4 : BNZ -1 6 5 : BNZ -1 6 6 : BNZ -1 6 7 : BNZ -1 6 8 : BNZ -1 6 9 : BNZ -1 6 10 : BNZ -1 6 11 : BNZ -1 6 12 : BNZ -1 6 13 : BNZ -1 6 14 : BNZ -1 6 15 : BNZ -1 6 16 : BNZ -1 6 17 : BNZ -1 6 18 : BNZ -1 6 19 : BNZ -1 6  PC: 10 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / H } , 1 : Vint  5 @ M1 , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  11 @ L , 1 : Vlab  M1 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M2 , 7 : Vint  11 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vlab  L @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":2028,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.438195944s","timeout":60.0,"timestamp":"2026-01-28T23:19:27.706839+00:00","trial":6,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ 0 6 1 : BNZ 0 6 2 : BNZ 0 6 3 : BNZ 0 6 4 : BNZ 0 6 5 : BNZ 0 6 6 : BNZ 0 6 7 : BNZ 0 6 8 : BNZ 0 6 9 : BNZ 0 6 10 : BNZ 0 6 11 : BNZ 0 6 12 : BNZ 0 6 13 : BNZ 0 6 14 : BNZ 0 6 15 : BNZ 0 6 16 : BNZ 0 6 17 : BNZ 0 6 18 : BNZ 0 6 19 : BNZ 0 6  PC: 10 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -1 @ M2 , 1 : Vlab  H @ { M1 / H } , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ { H / L } , Cont2 : 5 : Vptr  (f=(0 @ L);i=0) @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 1 : Vptr  (f=(2 @ L);i=0) @ { M2 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vint  -4 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  -4 @ L , 4 : Vptr  (f=(2 @ L);i=1) @ L , 5 : Vint  4 @ M1 , 6 : Vint  18 @ H , 7 : Vptr  (f=(0 @ L);i=3) @ M2 , 8 : Vlab  H @ L , 9 : Vint  -1 @ M1 ] Stack1:  RetPC: 14 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ L 1 : Vlab  H @ M2 2 : Vlab  L @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vlab  M1 @ M2 5 : Vlab  L @ M2 6 : Vint  2 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  M2 @ M2 9 : Vlab  M1 @ M1  RetReg : 6 Stack2:  RetPC: 14 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ L 1 : Vlab  H @ M2 2 : Vlab  L @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vlab  M1 @ M2 5 : Vlab  L @ M2 6 : Vint  2 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vlab  M2 @ M2 9 : Vlab  M1 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":2165,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.478824139s","timeout":60.0,"timestamp":"2026-01-28T23:19:27.664064+00:00","trial":1,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : BNZ -1 6 1 : BNZ -1 6 2 : BNZ -1 6 3 : BNZ -1 6 4 : BNZ -1 6 5 : BNZ -1 6 6 : BNZ -1 6 7 : BNZ -1 6 8 : BNZ -1 6 9 : BNZ -1 6 10 : BNZ -1 6 11 : BNZ -1 6 12 : BNZ -1 6 13 : BNZ -1 6 14 : BNZ -1 6 15 : BNZ -1 6 16 : BNZ -1 6 17 : BNZ -1 6 18 : BNZ -1 6 19 : BNZ -1 6  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { L / H } , 1 : Vlab  H @ { M2 / M1 } , 2 : Vlab  M1 @ { M2 / H } , 3 : Vlab  H @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  9 @ { L / M2 } , 1 : Vint  17 @ { H / L } , 2 : Vlab  M2 @ M2 , 3 : Vint  4 @ { M2 / M1 } , Cont2 : 5 : Vint  2 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vint  0 @ H , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vint  15 @ H ] Stack1:  RetPC: 11 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=3) @ L 2 : Vptr  (f=(0 @ L);i=3) @ L 3 : Vptr  (f=(0 @ L);i=2) @ M2 4 : Vint  8 @ M2 5 : Vint  4 @ L 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=3) @ M2 8 : Vint  -4 @ M2 9 : Vptr  (f=(0 @ L);i=3) @ M1  RetReg : 6 Stack2:  RetPC: 11 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=3) @ L 2 : Vptr  (f=(0 @ L);i=3) @ L 3 : Vptr  (f=(0 @ L);i=2) @ M2 4 : Vint  8 @ M2 5 : Vint  4 @ L 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vptr  (f=(0 @ L);i=3) @ M2 8 : Vint  -4 @ M2 9 : Vptr  (f=(0 @ L);i=3) @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":3043,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.583415031s","timeout":60.0,"timestamp":"2026-01-28T23:19:27.663847+00:00","trial":5,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : BNZ 0 6 1 : BNZ 0 6 2 : BNZ 0 6 3 : BNZ 0 6 4 : BNZ 0 6 5 : BNZ 0 6 6 : BNZ 0 6 7 : BNZ 0 6 8 : BNZ 0 6 9 : BNZ 0 6 10 : BNZ 0 6 11 : BNZ 0 6 12 : BNZ 0 6 13 : BNZ 0 6 14 : BNZ 0 6 15 : BNZ 0 6 16 : BNZ 0 6 17 : BNZ 0 6 18 : BNZ 0 6 19 : BNZ 0 6  PC: 4 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M1 / M2 } , 1 : Vlab  M2 @ { L / M1 } , 2 : Vint  1 @ { M1 / L } , Cont2 : 4 : Vptr  (f=(2 @ L);i=0) @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  15 @ L , 1 : Vlab  M2 @ { L / H } , Cont2 : 3 : Vint  0 @ H  ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  -5 @ H , 1 : Vlab  M2 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  5 @ L , 4 : Vlab  M1 @ H , 5 : Vlab  L @ M2 , 6 : Vint  0 @ H , 7 : Vint  16 @ M1 , 8 : Vlab  H @ M1 , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  5 @ H 1 : Vint  16 @ L 2 : Vlab  M1 @ H 3 : Vptr  (f=(2 @ L);i=1) @ M1 4 : Vlab  M1 @ L 5 : Vlab  H @ M2 6 : Vlab  L @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  4 @ M1 9 : Vptr  (f=(2 @ L);i=0) @ H  RetReg : 6 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vint  5 @ H 1 : Vint  16 @ L 2 : Vlab  M1 @ H 3 : Vptr  (f=(2 @ L);i=1) @ M1 4 : Vlab  M1 @ L 5 : Vlab  H @ M2 6 : Vlab  L @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  4 @ M1 9 : Vptr  (f=(2 @ L);i=0) @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpBNZ_3"],"passed":5113,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.927114964s","timeout":60.0,"timestamp":"2026-01-28T23:19:27.663922+00:00","trial":8,"workload":"IFC"},"hash":"718bb5a9522010b3582b801a82339f08313dba69"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 8 0 1 : Store 8 0  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M2 , 1 : Vint  3 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , Cont2 : 3 : Vlab  M2 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ M1 , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  L @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vlab  L @ M1 5 : Vlab  L @ L 6 : Vint  -3 @ L 7 : Vlab  H @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  1 @ M2  RetReg : 3 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  L @ M1 2 : Vptr  (f=(0 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vlab  L @ M1 5 : Vlab  L @ L 6 : Vint  -3 @ L 7 : Vlab  H @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  1 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":20,"property":"LLNI","strategy":"BespokeGenerator","time":"0.001511097s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.614474+00:00","trial":9,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 3 3 1 : Store 3 3  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  -2 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vint  1 @ { L / H } , Cont2 : 3 : Vint  1 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vptr  (f=(0 @ L);i=1) @ M1 , 4 : Vlab  L @ M2 , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  -4 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vlab  L @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  0 @ M2 2 : Vint  2 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  M1 @ L 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ H 8 : Vint  0 @ M1 9 : Vint  1 @ H  RetReg : 2 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  0 @ M2 2 : Vint  2 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  M1 @ L 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  0 @ H 8 : Vint  0 @ M1 9 : Vint  1 @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":6,"property":"LLNI","strategy":"BespokeGenerator","time":"0.001888037s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.614613+00:00","trial":8,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 4 3 1 : Store 4 3  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vint  0 @ L , 6 : Vlab  M1 @ M2 , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ L , 9 : Vint  1 @ H ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vint  -1 @ H 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vlab  M2 @ M1 3 : Vint  0 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  L @ L 7 : Vint  0 @ L 8 : Vlab  L @ H 9 : Vint  0 @ H  RetReg : 7 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vint  -1 @ H 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vlab  M2 @ M1 3 : Vint  0 @ H 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  L @ L 7 : Vint  0 @ L 8 : Vlab  L @ H 9 : Vint  0 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":61,"property":"LLNI","strategy":"BespokeGenerator","time":"0.003440857s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.614280+00:00","trial":7,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 6 7 1 : Store 6 7  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  5 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { M1 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  2 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ M1 , 7 : Vint  1 @ M2 , 8 : Vint  1 @ L , 9 : Vint  -5 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vint  0 @ M2 2 : Vint  1 @ M2 3 : Vlab  M2 @ M1 4 : Vlab  M1 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  2 @ H 7 : Vint  0 @ M2 8 : Vint  0 @ L 9 : Vint  0 @ H  RetReg : 8 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vint  0 @ M2 2 : Vint  1 @ M2 3 : Vlab  M2 @ M1 4 : Vlab  M1 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  2 @ H 7 : Vint  0 @ M2 8 : Vint  0 @ L 9 : Vint  0 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":33,"property":"LLNI","strategy":"BespokeGenerator","time":"0.006479025s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.614492+00:00","trial":2,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 0 0 1 : Store 0 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M2 , 1 : Vlab  M2 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  1 @ { H / M2 } , 1 : Vlab  M1 @ H , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vlab  H @ M2 , 5 : Vint  -1 @ H , 6 : Vptr  (f=(0 @ L);i=0) @ M2 , 7 : Vint  0 @ M2 , 8 : Vint  0 @ M2 , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  -4 @ M2 1 : Vlab  H @ M1 2 : Vint  1 @ M1 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  0 @ M1 6 : Vint  -1 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  2 @ L 9 : Vlab  L @ M1  RetReg : 4 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  -4 @ M2 1 : Vlab  H @ M1 2 : Vint  1 @ M1 3 : Vlab  H @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vint  0 @ M1 6 : Vint  -1 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  2 @ L 9 : Vlab  L @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":101,"property":"LLNI","strategy":"BespokeGenerator","time":"0.006585121s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.614218+00:00","trial":0,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 6 5 1 : Store 6 5  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vlab  M1 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , Cont2 : 3 : Vlab  H @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  -1 @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vlab  M1 @ M1 , 8 : Vint  0 @ L , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  M1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  M1 @ M1 4 : Vlab  H @ M1 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  L @ L  RetReg : 3 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  M1 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  M1 @ M1 4 : Vlab  H @ M1 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  L @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":67,"property":"LLNI","strategy":"BespokeGenerator","time":"0.004487038s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.795965+00:00","trial":3,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 0 4 1 : Store 0 4  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ H , 1 : Vlab  M2 @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  1 @ H , 5 : Vint  -3 @ M1 , 6 : Vint  0 @ H , 7 : Vlab  H @ M2 , 8 : Vlab  M2 @ M2 , 9 : Vint  1 @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  L @ H 2 : Vlab  L @ H 3 : Vint  1 @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  0 @ M1  RetReg : 1 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  L @ H 2 : Vlab  L @ H 3 : Vint  1 @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  0 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":48,"property":"LLNI","strategy":"BespokeGenerator","time":"0.010195971s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.614447+00:00","trial":1,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 7 2 1 : Store 7 2  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vlab  H @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vlab  M1 @ H , 6 : Vlab  H @ H , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vint  5 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vint  -4 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vint  5 @ H 4 : Vint  0 @ M1 5 : Vint  2 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  M2 @ M2 8 : Vint  5 @ M2 9 : Vint  2 @ M2  RetReg : 3 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  0 @ M2 1 : Vint  -4 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vint  5 @ H 4 : Vint  0 @ M1 5 : Vint  2 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M1 7 : Vlab  M2 @ M2 8 : Vint  5 @ M2 9 : Vint  2 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":134,"property":"LLNI","strategy":"BespokeGenerator","time":"0.017164946s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.614631+00:00","trial":5,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 7 5 1 : Store 7 5  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  1 @ M2 , 1 : Vlab  M2 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ M1 , 5 : Vint  0 @ M1 , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vint  0 @ M2 , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M1 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  L @ M2 6 : Vlab  H @ M2 7 : Vlab  L @ M2 8 : Vint  1 @ M1 9 : Vint  -4 @ M2  RetReg : 1 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M1 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  L @ M2 6 : Vlab  H @ M2 7 : Vlab  L @ M2 8 : Vint  1 @ M1 9 : Vint  -4 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":61,"property":"LLNI","strategy":"BespokeGenerator","time":"0.003709078s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.614662+00:00","trial":6,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 7 0 1 : Store 7 0  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(1 @ L);i=1) @ H ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  -4 @ H , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ L 1 : Vint  3 @ M1 2 : Vint  -1 @ M2 3 : Vlab  L @ H 4 : Vint  1 @ H 5 : Vint  -2 @ H 6 : Vint  3 @ M2 7 : Vint  3 @ M1 8 : Vint  3 @ H 9 : Vlab  H @ M2  RetReg : 4 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ L 1 : Vint  3 @ M1 2 : Vint  -1 @ M2 3 : Vlab  L @ H 4 : Vint  1 @ H 5 : Vint  -2 @ H 6 : Vint  3 @ M2 7 : Vint  3 @ M1 8 : Vint  3 @ H 9 : Vlab  H @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":410,"property":"LLNI","strategy":"BespokeGenerator","time":"0.026947021s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.796189+00:00","trial":4,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 2 4 1 : Store 2 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  12 @ { L / H } , 1 : Vlab  L @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vint  2 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(3 @ L);i=0) @ M1 , 3 : Vint  1 @ M1 , 4 : Vint  15 @ L , 5 : Vptr  (f=(3 @ L);i=0) @ H , 6 : Vptr  (f=(3 @ L);i=0) @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ H , 8 : Vlab  M2 @ M2 , 9 : Vint  6 @ M2 ] Stack1:  RetPC: 4 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  L @ L 4 : Vlab  L @ L 5 : Vint  19 @ L 6 : Vptr  (f=(3 @ L);i=1) @ L 7 : Vlab  M2 @ M2 8 : Vlab  H @ M1 9 : Vlab  H @ M2  RetReg : 2 Stack2:  RetPC: 4 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vlab  L @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  L @ L 4 : Vlab  L @ L 5 : Vint  19 @ L 6 : Vptr  (f=(3 @ L);i=1) @ L 7 : Vlab  M2 @ M2 8 : Vlab  H @ M1 9 : Vlab  H @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":2,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.001018047s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.833435+00:00","trial":1,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 7 9 1 : Store 7 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vlab  H @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  15 @ H , 1 : Vint  4 @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  L @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  -1 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vint  15 @ M2 , 9 : Vint  17 @ M2 ] Stack1:  RetPC: 8 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vlab  H @ M2 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vint  -4 @ L 6 : Vint  -5 @ M2 7 : Vlab  L @ H 8 : Vlab  L @ M2 9 : Vlab  M1 @ M2  RetReg : 5 Stack2:  RetPC: 8 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vlab  H @ M2 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vint  -4 @ L 6 : Vint  -5 @ M2 7 : Vlab  L @ H 8 : Vlab  L @ M2 9 : Vlab  M1 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":139,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.010236979s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.833535+00:00","trial":2,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 1 6 1 : Store 1 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vint  2 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 1 : Vptr  (f=(2 @ L);i=1) @ { H / M2 } , Cont2 : 3 : Vlab  H @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vint  4 @ L , 1 : Vlab  M2 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  -5 @ M2 , 5 : Vint  2 @ M1 , 6 : Vint  0 @ H , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vint  -5 @ H , 9 : Vlab  H @ H ] Stack1:  RetPC: 18 @ H RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vint  -2 @ M1 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vint  3 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 8 Stack2:  RetPC: 18 @ H RetLAB: M2 RetRegs: 0 : Vint  1 @ M2 1 : Vlab  M1 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vint  -2 @ M1 5 : Vptr  (f=(2 @ L);i=0) @ M2 6 : Vint  3 @ M1 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":113,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.007694006s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.833488+00:00","trial":5,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 4 7 1 : Store 4 7  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ H , 1 : Vint  2 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } ] (2 @ L)DFR @ L : [ [ 0 : Vint  9 @ M2 , 1 : Vlab  M1 @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vlab  M1 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(2 @ L);i=0) @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vint  -2 @ M2 , 6 : Vptr  (f=(0 @ L);i=1) @ M1 , 7 : Vptr  (f=(2 @ L);i=0) @ M2 , 8 : Vint  -5 @ M2 , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 18 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(3 @ L);i=1) @ L 2 : Vlab  H @ M1 3 : Vint  1 @ M1 4 : Vint  13 @ H 5 : Vptr  (f=(3 @ L);i=1) @ M2 6 : Vptr  (f=(3 @ L);i=0) @ M1 7 : Vlab  M1 @ L 8 : Vint  -1 @ M2 9 : Vint  4 @ M2  RetReg : 2 Stack2:  RetPC: 18 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vptr  (f=(3 @ L);i=1) @ L 2 : Vlab  H @ M1 3 : Vint  1 @ M1 4 : Vint  13 @ H 5 : Vptr  (f=(3 @ L);i=1) @ M2 6 : Vptr  (f=(3 @ L);i=0) @ M1 7 : Vlab  M1 @ L 8 : Vint  -1 @ M2 9 : Vint  4 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":130,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.008807898s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.833596+00:00","trial":6,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 4 9 1 : Store 4 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / L } , 1 : Vptr  (f=(3 @ L);i=0) @ { H / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  M1 @ H ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vlab  M1 @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { H / L } , 1 : Vptr  (f=(2 @ L);i=1) @ { H / M1 } , Cont2 : 3 : Vptr  (f=(3 @ L);i=0) @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ M2 , 5 : Vint  -5 @ H , 6 : Vint  3 @ L , 7 : Vint  2 @ H , 8 : Vptr  (f=(2 @ L);i=1) @ H , 9 : Vint  1 @ M2 ] Stack1:  RetPC: 10 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vint  0 @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  5 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  M1 @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(2 @ L);i=1) @ M1  RetReg : 2 Stack2:  RetPC: 10 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vint  0 @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  5 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vlab  M1 @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(2 @ L);i=1) @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":536,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.023432016s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.833497+00:00","trial":7,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 8 2 1 : Store 8 2  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ L , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vint  -1 @ H , 1 : Vptr  (f=(3 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M2  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ { M1 / M2 } , 1 : Vptr  (f=(2 @ L);i=1) @ { M1 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vlab  H @ L , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 9 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  M1 @ M1 2 : Vint  -1 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ M2 4 : Vlab  L @ H 5 : Vlab  H @ L 6 : Vptr  (f=(2 @ L);i=1) @ M1 7 : Vlab  M2 @ M1 8 : Vint  4 @ L 9 : Vint  0 @ M1  RetReg : 1 Stack2:  RetPC: 9 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  M1 @ M1 2 : Vint  -1 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ M2 4 : Vlab  L @ H 5 : Vlab  H @ L 6 : Vptr  (f=(2 @ L);i=1) @ M1 7 : Vlab  M2 @ M1 8 : Vint  4 @ L 9 : Vint  0 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":550,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.025070190s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.833191+00:00","trial":0,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 2 0 1 : Store 2 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vlab  H @ { L / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vint  16 @ L , 6 : Vptr  (f=(1 @ L);i=1) @ H , 7 : Vint  0 @ L , 8 : Vlab  L @ H , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vint  4 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  -2 @ M2 7 : Vint  6 @ L 8 : Vlab  M1 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 7 Stack2:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vint  4 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vint  -2 @ M2 7 : Vint  6 @ L 8 : Vlab  M1 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":173,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.010565042s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.849553+00:00","trial":9,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 6 4 1 : Store 6 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M2 / H } , 1 : Vptr  (f=(2 @ L);i=1) @ { H / M1 } , Cont2 : 3 : Vint  -2 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -2 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vint  -5 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(1 @ L);i=1) @ M1 , 5 : Vlab  L @ L , 6 : Vptr  (f=(2 @ L);i=1) @ M1 , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vlab  H @ L , 9 : Vint  1 @ M1 ] Stack1:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  3 @ M1 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vlab  H @ H 4 : Vptr  (f=(2 @ L);i=0) @ L 5 : Vlab  H @ L 6 : Vint  0 @ M2 7 : Vint  7 @ H 8 : Vlab  H @ H 9 : Vint  5 @ M2  RetReg : 2 Stack2:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  3 @ M1 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vlab  H @ H 4 : Vptr  (f=(2 @ L);i=0) @ L 5 : Vlab  H @ L 6 : Vint  0 @ M2 7 : Vint  7 @ H 8 : Vlab  H @ H 9 : Vint  5 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":557,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.026183128s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.845250+00:00","trial":8,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 1 9 1 : Store 1 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  12 @ { L / M2 } , 1 : Vlab  M1 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  4 @ M2 , 1 : Vint  15 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { H / M2 } , 1 : Vint  7 @ { M2 / M1 } ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(3 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(2 @ L);i=0) @ M2 , 5 : Vlab  M1 @ M2 , 6 : Vint  10 @ M1 , 7 : Vptr  (f=(3 @ L);i=0) @ H , 8 : Vptr  (f=(2 @ L);i=1) @ M1 , 9 : Vint  9 @ M1 ] Stack1:  RetPC: 3 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  17 @ M1 2 : Vint  4 @ M1 3 : Vlab  H @ M1 4 : Vptr  (f=(3 @ L);i=1) @ M2 5 : Vint  6 @ M2 6 : Vptr  (f=(3 @ L);i=1) @ M2 7 : Vint  5 @ L 8 : Vint  5 @ L 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 0 Stack2:  RetPC: 3 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  17 @ M1 2 : Vint  4 @ M1 3 : Vlab  H @ M1 4 : Vptr  (f=(3 @ L);i=1) @ M2 5 : Vint  6 @ M2 6 : Vptr  (f=(3 @ L);i=1) @ M2 7 : Vint  5 @ L 8 : Vint  5 @ L 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":1055,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.044366121s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.833399+00:00","trial":3,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 1 4 1 : Store 1 4  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  19 @ { H / M2 } , 1 : Vlab  M2 @ H , Cont2 : 3 : Vint  2 @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vlab  M2 @ M1 , 5 : Vint  0 @ H , 6 : Vint  9 @ M2 , 7 : Vlab  M1 @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 3 @ M2 RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vint  -3 @ H 2 : Vint  5 @ L 3 : Vptr  (f=(2 @ L);i=1) @ M2 4 : Vint  16 @ H 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  3 @ L 8 : Vlab  L @ H 9 : Vlab  H @ L  RetReg : 6 Stack2:  RetPC: 3 @ M2 RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vint  -3 @ H 2 : Vint  5 @ L 3 : Vptr  (f=(2 @ L);i=1) @ M2 4 : Vint  16 @ H 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  3 @ L 8 : Vlab  L @ H 9 : Vlab  H @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":1480,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.059201002s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.833640+00:00","trial":4,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 1 2 1 : Store 1 2 2 : Store 1 2 3 : Store 1 2 4 : Store 1 2 5 : Store 1 2 6 : Store 1 2 7 : Store 1 2 8 : Store 1 2 9 : Store 1 2 10 : Store 1 2 11 : Store 1 2 12 : Store 1 2 13 : Store 1 2 14 : Store 1 2 15 : Store 1 2 16 : Store 1 2 17 : Store 1 2 18 : Store 1 2 19 : Store 1 2  PC: 3 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M1 , 1 : Vint  -5 @ M2 , 2 : Vlab  L @ M2 , 3 : Vptr  (f=(3 @ L);i=0) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / H } , 1 : Vlab  H @ M2 , 2 : Vlab  M2 @ M1 , 3 : Vlab  L @ M2 , Cont2 : 5 : Vint  15 @ H  ] (2 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M1 , 1 : Vint  1 @ L , 2 : Vint  0 @ L ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M2 , 1 : Vlab  M1 @ { M1 / L } , 2 : Vint  3 @ { M1 / L } , 3 : Vptr  (f=(2 @ L);i=0) @ { L / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vint  0 @ M1 , 3 : Vint  0 @ M1 , 4 : Vint  0 @ M2 , 5 : Vint  2 @ H , 6 : Vlab  L @ M2 , 7 : Vptr  (f=(2 @ L);i=1) @ L , 8 : Vlab  L @ M2 , 9 : Vint  18 @ M1 ] Stack1:  RetPC: 5 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  H @ M2 3 : Vlab  M1 @ M1 4 : Vlab  M2 @ H 5 : Vptr  (f=(2 @ L);i=1) @ L 6 : Vptr  (f=(2 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=3) @ M1 9 : Vptr  (f=(0 @ L);i=2) @ L  RetReg : 4 Stack2:  RetPC: 5 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  H @ M2 3 : Vlab  M1 @ M1 4 : Vlab  M2 @ H 5 : Vptr  (f=(2 @ L);i=1) @ L 6 : Vptr  (f=(2 @ L);i=1) @ H 7 : Vlab  L @ L 8 : Vptr  (f=(1 @ L);i=3) @ M1 9 : Vptr  (f=(0 @ L);i=2) @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":22,"property":"LLNI","strategy":"TargetedGenerator","time":"0.014787912s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.905481+00:00","trial":5,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 0 6 1 : Store 0 6 2 : Store 0 6 3 : Store 0 6 4 : Store 0 6 5 : Store 0 6 6 : Store 0 6 7 : Store 0 6 8 : Store 0 6 9 : Store 0 6 10 : Store 0 6 11 : Store 0 6 12 : Store 0 6 13 : Store 0 6 14 : Store 0 6 15 : Store 0 6 16 : Store 0 6 17 : Store 0 6 18 : Store 0 6 19 : Store 0 6  PC: 7 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  18 @ L , 1 : Vint  14 @ M2 , 2 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  4 @ M1 , 1 : Vint  -2 @ M1 , 2 : Vlab  M2 @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  7 @ M1 , 6 : Vlab  L @ M2 , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vint  -4 @ L ] Stack1:  RetPC: 4 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  2 @ M2 2 : Vlab  H @ L 3 : Vlab  L @ M2 4 : Vint  16 @ M2 5 : Vint  0 @ H 6 : Vlab  M2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  H @ H 9 : Vlab  H @ H  RetReg : 8 Stack2:  RetPC: 4 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  2 @ M2 2 : Vlab  H @ L 3 : Vlab  L @ M2 4 : Vint  16 @ M2 5 : Vint  0 @ H 6 : Vlab  M2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  H @ H 9 : Vlab  H @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":32,"property":"LLNI","strategy":"TargetedGenerator","time":"0.025350094s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.905273+00:00","trial":0,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 1 7 1 : Store 1 7 2 : Store 1 7 3 : Store 1 7 4 : Store 1 7 5 : Store 1 7 6 : Store 1 7 7 : Store 1 7 8 : Store 1 7 9 : Store 1 7 10 : Store 1 7 11 : Store 1 7 12 : Store 1 7 13 : Store 1 7 14 : Store 1 7 15 : Store 1 7 16 : Store 1 7 17 : Store 1 7 18 : Store 1 7 19 : Store 1 7  PC: 2 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  9 @ M2 , 1 : Vint  15 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  M2 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ M2 , 3 : Vptr  (f=(1 @ L);i=2) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vlab  M1 @ M1 , 6 : Vint  17 @ M2 , 7 : Vint  2 @ H , 8 : Vlab  M1 @ L , 9 : Vint  10 @ M2 ] Stack1:  RetPC: 18 @ L RetLAB: L RetRegs: 0 : Vint  -1 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  M1 @ M2 4 : Vint  17 @ H 5 : Vlab  H @ M2 6 : Vint  3 @ M1 7 : Vint  19 @ M2 8 : Vlab  L @ M2 9 : Vint  -3 @ H  RetReg : 0 Stack2:  RetPC: 18 @ L RetLAB: L RetRegs: 0 : Vint  -1 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  M1 @ M2 4 : Vint  17 @ H 5 : Vlab  H @ M2 6 : Vint  3 @ M1 7 : Vint  19 @ M2 8 : Vlab  L @ M2 9 : Vint  -3 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":35,"property":"LLNI","strategy":"TargetedGenerator","time":"0.028356791s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.905596+00:00","trial":7,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 9 8 1 : Store 9 8 2 : Store 9 8 3 : Store 9 8 4 : Store 9 8 5 : Store 9 8 6 : Store 9 8 7 : Store 9 8 8 : Store 9 8 9 : Store 9 8 10 : Store 9 8 11 : Store 9 8 12 : Store 9 8 13 : Store 9 8 14 : Store 9 8 15 : Store 9 8 16 : Store 9 8 17 : Store 9 8 18 : Store 9 8 19 : Store 9 8  PC: 8 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vint  1 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vptr  (f=(2 @ L);i=0) @ M1 , 2 : Vlab  H @ M2 , 3 : Vlab  M1 @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  -1 @ { M2 / L } , 1 : Vint  0 @ L , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ M1 , 4 : Vlab  L @ L , 5 : Vint  0 @ M2 , 6 : Vlab  H @ M1 , 7 : Vlab  M1 @ M1 , 8 : Vptr  (f=(2 @ L);i=0) @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":76,"property":"LLNI","strategy":"TargetedGenerator","time":"0.027705908s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.905680+00:00","trial":3,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 1 3 1 : Store 1 3 2 : Store 1 3 3 : Store 1 3 4 : Store 1 3 5 : Store 1 3 6 : Store 1 3 7 : Store 1 3 8 : Store 1 3 9 : Store 1 3 10 : Store 1 3 11 : Store 1 3 12 : Store 1 3 13 : Store 1 3 14 : Store 1 3 15 : Store 1 3 16 : Store 1 3 17 : Store 1 3 18 : Store 1 3 19 : Store 1 3  PC: 10 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ L , 1 : Vlab  L @ L , 2 : Vint  1 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ { M1 / L } , 1 : Vint  3 @ { M1 / M2 } , 2 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , Cont2 : 4 : Vlab  M1 @ M2  ] (2 @ L)DFR @ H : [ [ 0 : Vint  4 @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , Cont2 : 4 : Vlab  L @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vlab  L @ L , 3 : Vlab  L @ M1 , 4 : Vlab  L @ M1 , 5 : Vlab  L @ M1 , 6 : Vlab  L @ M1 , 7 : Vint  0 @ L , 8 : Vlab  M1 @ M1 , 9 : Vptr  (f=(2 @ L);i=2) @ H ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  -5 @ H 1 : Vptr  (f=(2 @ L);i=0) @ M1 2 : Vint  1 @ M2 3 : Vint  17 @ M1 4 : Vlab  M2 @ H 5 : Vint  3 @ M2 6 : Vlab  L @ M1 7 : Vint  16 @ M1 8 : Vint  7 @ L 9 : Vlab  M2 @ M2  RetReg : 6 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  -5 @ H 1 : Vptr  (f=(2 @ L);i=0) @ M1 2 : Vint  1 @ M2 3 : Vint  17 @ M1 4 : Vlab  M2 @ H 5 : Vint  3 @ M2 6 : Vlab  L @ M1 7 : Vint  16 @ M1 8 : Vint  7 @ L 9 : Vlab  M2 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":97,"property":"LLNI","strategy":"TargetedGenerator","time":"0.045711994s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.905446+00:00","trial":1,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 6 4 1 : Store 6 4 2 : Store 6 4 3 : Store 6 4 4 : Store 6 4 5 : Store 6 4 6 : Store 6 4 7 : Store 6 4 8 : Store 6 4 9 : Store 6 4 10 : Store 6 4 11 : Store 6 4 12 : Store 6 4 13 : Store 6 4 14 : Store 6 4 15 : Store 6 4 16 : Store 6 4 17 : Store 6 4 18 : Store 6 4 19 : Store 6 4  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  4 @ M2 , 1 : Vlab  M1 @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 1 : Vptr  (f=(1 @ L);i=1) @ L ] (2 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vint  4 @ L , 2 : Vptr  (f=(2 @ L);i=1) @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  19 @ L , 5 : Vptr  (f=(0 @ L);i=2) @ L , 6 : Vptr  (f=(2 @ L);i=1) @ M1 , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vlab  M1 @ L , 9 : Vlab  M2 @ M2 ] Stack1:  RetPC: 3 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  3 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  5 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 2 Stack2:  RetPC: 3 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  3 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  5 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":1,"property":"LLNI","strategy":"TargetedGenerator","time":"0.003126860s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.085257+00:00","trial":9,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 5 7 1 : Store 5 7 2 : Store 5 7 3 : Store 5 7 4 : Store 5 7 5 : Store 5 7 6 : Store 5 7 7 : Store 5 7 8 : Store 5 7 9 : Store 5 7 10 : Store 5 7 11 : Store 5 7 12 : Store 5 7 13 : Store 5 7 14 : Store 5 7 15 : Store 5 7 16 : Store 5 7 17 : Store 5 7 18 : Store 5 7 19 : Store 5 7  PC: 3 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 1 : Vint  5 @ { M2 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M2 , 1 : Vlab  M1 @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vlab  M1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ M1 , 4 : Vlab  L @ L , 5 : Vptr  (f=(0 @ L);i=0) @ H , 6 : Vptr  (f=(1 @ L);i=3) @ H , 7 : Vint  12 @ H , 8 : Vlab  M2 @ M1 , 9 : Vint  0 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":149,"property":"LLNI","strategy":"TargetedGenerator","time":"0.030637980s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.905533+00:00","trial":4,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 2 3 1 : Store 2 3 2 : Store 2 3 3 : Store 2 3 4 : Store 2 3 5 : Store 2 3 6 : Store 2 3 7 : Store 2 3 8 : Store 2 3 9 : Store 2 3 10 : Store 2 3 11 : Store 2 3 12 : Store 2 3 13 : Store 2 3 14 : Store 2 3 15 : Store 2 3 16 : Store 2 3 17 : Store 2 3 18 : Store 2 3 19 : Store 2 3  PC: 2 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ H , 2 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / M2 } , 1 : Vptr  (f=(2 @ L);i=1) @ { L / M2 } , 2 : Vint  0 @ { H / M2 } , 3 : Vptr  (f=(1 @ L);i=0) @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  17 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vint  0 @ L , 4 : Vint  4 @ M1 , 5 : Vint  7 @ H , 6 : Vlab  L @ H , 7 : Vlab  M2 @ H , 8 : Vlab  L @ M2 , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 15 @ H RetLAB: M2 RetRegs: 0 : Vint  17 @ M1 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vint  0 @ H 3 : Vint  2 @ H 4 : Vint  -2 @ M2 5 : Vlab  M2 @ M2 6 : Vint  4 @ M1 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(2 @ L);i=0) @ M2  RetReg : 5 Stack2:  RetPC: 15 @ H RetLAB: M2 RetRegs: 0 : Vint  17 @ M1 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vint  0 @ H 3 : Vint  2 @ H 4 : Vint  -2 @ M2 5 : Vlab  M2 @ M2 6 : Vint  4 @ M1 7 : Vlab  M2 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(2 @ L);i=0) @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":78,"property":"LLNI","strategy":"TargetedGenerator","time":"0.042291164s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.905645+00:00","trial":6,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 7 2 1 : Store 7 2 2 : Store 7 2 3 : Store 7 2 4 : Store 7 2 5 : Store 7 2 6 : Store 7 2 7 : Store 7 2 8 : Store 7 2 9 : Store 7 2 10 : Store 7 2 11 : Store 7 2 12 : Store 7 2 13 : Store 7 2 14 : Store 7 2 15 : Store 7 2 16 : Store 7 2 17 : Store 7 2 18 : Store 7 2 19 : Store 7 2  PC: 13 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ H , 1 : Vlab  H @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ M2 , 2 : Vint  14 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  L @ M2 ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=3) @ { L / H } , 1 : Vint  5 @ { H / M1 } , 2 : Vlab  L @ { H / L } , 3 : Vptr  (f=(0 @ L);i=1) @ { L / M2 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vptr  (f=(3 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vint  -4 @ L , 6 : Vint  7 @ M2 , 7 : Vptr  (f=(2 @ L);i=0) @ H , 8 : Vlab  L @ M1 , 9 : Vint  2 @ H ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vlab  L @ M1 2 : Vlab  M2 @ M1 3 : Vint  2 @ M2 4 : Vlab  M1 @ M2 5 : Vint  15 @ M1 6 : Vint  12 @ M2 7 : Vint  5 @ H 8 : Vptr  (f=(3 @ L);i=3) @ H 9 : Vlab  H @ M2  RetReg : 6 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vlab  L @ M1 2 : Vlab  M2 @ M1 3 : Vint  2 @ M2 4 : Vlab  M1 @ M2 5 : Vint  15 @ M1 6 : Vint  12 @ M2 7 : Vint  5 @ H 8 : Vptr  (f=(3 @ L);i=3) @ H 9 : Vlab  H @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":217,"property":"LLNI","strategy":"TargetedGenerator","time":"0.047234058s","timeout":60.0,"timestamp":"2026-01-28T23:20:02.905777+00:00","trial":2,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 6 3 1 : Store 6 3 2 : Store 6 3 3 : Store 6 3 4 : Store 6 3 5 : Store 6 3 6 : Store 6 3 7 : Store 6 3 8 : Store 6 3 9 : Store 6 3 10 : Store 6 3 11 : Store 6 3 12 : Store 6 3 13 : Store 6 3 14 : Store 6 3 15 : Store 6 3 16 : Store 6 3 17 : Store 6 3 18 : Store 6 3 19 : Store 6 3  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -3 @ L , 1 : Vlab  H @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ M1 , 1 : Vint  1 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  L @ { L / H } , 2 : Vint  0 @ { L / M2 } , 3 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , Cont2 : 5 : Vint  -1 @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(2 @ L);i=0) @ M2 , 7 : Vint  0 @ M1 , 8 : Vint  6 @ M2 , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=3) @ H 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vlab  M1 @ H 3 : Vlab  L @ M1 4 : Vlab  H @ M2 5 : Vlab  M1 @ H 6 : Vint  15 @ M1 7 : Vlab  H @ H 8 : Vint  18 @ M1 9 : Vint  8 @ H  RetReg : 1 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=3) @ H 1 : Vptr  (f=(0 @ L);i=0) @ M1 2 : Vlab  M1 @ H 3 : Vlab  L @ M1 4 : Vlab  H @ M2 5 : Vlab  M1 @ H 6 : Vint  15 @ M1 7 : Vlab  H @ H 8 : Vint  18 @ M1 9 : Vint  8 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":335,"property":"LLNI","strategy":"TargetedGenerator","time":"0.044631004s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.083904+00:00","trial":8,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 4 7 1 : Store 4 7 2 : Store 4 7 3 : Store 4 7 4 : Store 4 7 5 : Store 4 7 6 : Store 4 7 7 : Store 4 7 8 : Store 4 7 9 : Store 4 7 10 : Store 4 7 11 : Store 4 7 12 : Store 4 7 13 : Store 4 7 14 : Store 4 7 15 : Store 4 7 16 : Store 4 7 17 : Store 4 7 18 : Store 4 7 19 : Store 4 7  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ M2 , 1 : Vlab  M1 @ H , 2 : Vptr  (f=(0 @ L);i=1) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vptr  (f=(2 @ L);i=0) @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } , 2 : Vlab  M2 @ { M2 / M1 } , Cont2 : 4 : Vlab  H @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vlab  L @ H , 6 : Vlab  H @ H , 7 : Vint  -1 @ M2 , 8 : Vint  8 @ M2 , 9 : Vint  5 @ M1 ] Stack1:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vlab  L @ H 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  M1 @ M1 6 : Vlab  H @ L 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vint  2 @ M2 9 : Vlab  L @ H  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ H 1 : Vlab  L @ H 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  M1 @ M1 6 : Vlab  H @ L 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vint  2 @ M2 9 : Vlab  L @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":19,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.004184961s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.138691+00:00","trial":8,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 2 5 1 : Store 2 5 2 : Store 2 5 3 : Store 2 5 4 : Store 2 5 5 : Store 2 5 6 : Store 2 5 7 : Store 2 5 8 : Store 2 5 9 : Store 2 5 10 : Store 2 5 11 : Store 2 5 12 : Store 2 5 13 : Store 2 5 14 : Store 2 5 15 : Store 2 5 16 : Store 2 5 17 : Store 2 5 18 : Store 2 5 19 : Store 2 5  PC: 11 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / L } , 1 : Vlab  L @ { M2 / H } , 2 : Vint  19 @ { M2 / L } , 3 : Vint  0 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(0 @ L);i=2) @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M2 , 1 : Vlab  M2 @ L ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 1 : Vint  15 @ { L / M2 } , 2 : Vlab  H @ { M2 / H } , Cont2 : 4 : Vlab  H @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ M1 , 3 : Vint  0 @ L , 4 : Vptr  (f=(3 @ L);i=0) @ M2 , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vlab  H @ M1 , 7 : Vint  4 @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 8 @ H RetLAB: M2 RetRegs: 0 : Vint  12 @ H 1 : Vint  -4 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  1 @ H 4 : Vint  0 @ L 5 : Vint  5 @ H 6 : Vint  -5 @ H 7 : Vint  3 @ M2 8 : Vptr  (f=(0 @ L);i=3) @ H 9 : Vlab  M2 @ H  RetReg : 8 Stack2:  RetPC: 8 @ H RetLAB: M2 RetRegs: 0 : Vint  12 @ H 1 : Vint  -4 @ M1 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vint  1 @ H 4 : Vint  0 @ L 5 : Vint  5 @ H 6 : Vint  -5 @ H 7 : Vint  3 @ M2 8 : Vptr  (f=(0 @ L);i=3) @ H 9 : Vlab  M2 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":58,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.014991999s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.138515+00:00","trial":6,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 1 4 1 : Store 1 4 2 : Store 1 4 3 : Store 1 4 4 : Store 1 4 5 : Store 1 4 6 : Store 1 4 7 : Store 1 4 8 : Store 1 4 9 : Store 1 4 10 : Store 1 4 11 : Store 1 4 12 : Store 1 4 13 : Store 1 4 14 : Store 1 4 15 : Store 1 4 16 : Store 1 4 17 : Store 1 4 18 : Store 1 4 19 : Store 1 4  PC: 4 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  L @ M2 , 2 : Vptr  (f=(3 @ L);i=0) @ M2 , 3 : Vptr  (f=(0 @ L);i=3) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 2 : Vptr  (f=(2 @ L);i=2) @ { H / L } ] (2 @ L)DFR @ H : [ [ 0 : Vint  9 @ { H / L } , 1 : Vlab  M2 @ { M1 / H } , 2 : Vlab  H @ { M2 / L } , Cont2 : 4 : Vptr  (f=(0 @ L);i=1) @ M1  ] (3 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  2 @ H , Cont2 : 3 : Vptr  (f=(3 @ L);i=0) @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ M1 , 4 : Vint  0 @ L , 5 : Vlab  L @ L , 6 : Vptr  (f=(1 @ L);i=0) @ M1 , 7 : Vint  0 @ H , 8 : Vint  0 @ M2 , 9 : Vlab  H @ L ] Stack1:  RetPC: 17 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M1 @ M1 3 : Vlab  M2 @ H 4 : Vlab  M2 @ L 5 : Vlab  M2 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  13 @ H 8 : Vptr  (f=(2 @ L);i=0) @ H 9 : Vlab  M2 @ H  RetReg : 6 Stack2:  RetPC: 17 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  H @ L 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vlab  M1 @ M1 3 : Vlab  M2 @ H 4 : Vlab  M2 @ L 5 : Vlab  M2 @ M1 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  13 @ H 8 : Vptr  (f=(2 @ L);i=0) @ H 9 : Vlab  M2 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":14,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.012820005s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.138901+00:00","trial":1,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 6 7 1 : Store 6 7 2 : Store 6 7 3 : Store 6 7 4 : Store 6 7 5 : Store 6 7 6 : Store 6 7 7 : Store 6 7 8 : Store 6 7 9 : Store 6 7 10 : Store 6 7 11 : Store 6 7 12 : Store 6 7 13 : Store 6 7 14 : Store 6 7 15 : Store 6 7 16 : Store 6 7 17 : Store 6 7 18 : Store 6 7 19 : Store 6 7  PC: 12 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(3 @ L);i=1) @ { M2 / L } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vint  10 @ M1 , 2 : Vlab  H @ L , 3 : Vlab  M1 @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  18 @ L , 1 : Vlab  M2 @ H , 2 : Vint  1 @ L ] (3 @ L)DFR @ L : [ [ 0 : Vint  10 @ L , 1 : Vlab  M2 @ M2 , 2 : Vlab  L @ H , 3 : Vlab  L @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vlab  M1 @ M1 , 6 : Vptr  (f=(3 @ L);i=1) @ H , 7 : Vlab  M1 @ H , 8 : Vptr  (f=(3 @ L);i=3) @ M1 , 9 : Vint  -2 @ M2 ] Stack1:  RetPC: 18 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  -1 @ H 3 : Vlab  H @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  M1 @ M1 6 : Vptr  (f=(2 @ L);i=0) @ M1 7 : Vlab  L @ H 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vlab  M2 @ L  RetReg : 4 Stack2:  RetPC: 18 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  -1 @ H 3 : Vlab  H @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  M1 @ M1 6 : Vptr  (f=(2 @ L);i=0) @ M1 7 : Vlab  L @ H 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vlab  M2 @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":110,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.034759045s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.138628+00:00","trial":5,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 4 8 1 : Store 4 8 2 : Store 4 8 3 : Store 4 8 4 : Store 4 8 5 : Store 4 8 6 : Store 4 8 7 : Store 4 8 8 : Store 4 8 9 : Store 4 8 10 : Store 4 8 11 : Store 4 8 12 : Store 4 8 13 : Store 4 8 14 : Store 4 8 15 : Store 4 8 16 : Store 4 8 17 : Store 4 8 18 : Store 4 8 19 : Store 4 8  PC: 16 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  H @ M1 , 2 : Vlab  L @ M2 , 3 : Vint  18 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ M2 , 1 : Vlab  M2 @ L , 2 : Vint  18 @ L , 3 : Vlab  M1 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vint  1 @ H , 2 : Vint  9 @ H ] (3 @ L)DFR @ H : [ [ 0 : Vint  17 @ { M2 / L } , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vlab  M2 @ { L / M2 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  -3 @ L , 4 : Vptr  (f=(2 @ L);i=2) @ H , 5 : Vlab  H @ H , 6 : Vint  18 @ H , 7 : Vlab  H @ L , 8 : Vint  18 @ M2 , 9 : Vlab  L @ L ] Stack1:  RetPC: 6 @ M2 RetLAB: M1 RetRegs: 0 : Vint  13 @ M1 1 : Vint  1 @ H 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=2) @ M2 4 : Vlab  M2 @ L 5 : Vlab  M2 @ M1 6 : Vptr  (f=(2 @ L);i=2) @ L 7 : Vptr  (f=(3 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  H @ H  RetReg : 3 Stack2:  RetPC: 6 @ M2 RetLAB: M1 RetRegs: 0 : Vint  13 @ M1 1 : Vint  1 @ H 2 : Vlab  H @ M1 3 : Vptr  (f=(0 @ L);i=2) @ M2 4 : Vlab  M2 @ L 5 : Vlab  M2 @ M1 6 : Vptr  (f=(2 @ L);i=2) @ L 7 : Vptr  (f=(3 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=1) @ H 9 : Vlab  H @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":116,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.033968925s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.138779+00:00","trial":7,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 4 9 1 : Store 4 9 2 : Store 4 9 3 : Store 4 9 4 : Store 4 9 5 : Store 4 9 6 : Store 4 9 7 : Store 4 9 8 : Store 4 9 9 : Store 4 9 10 : Store 4 9 11 : Store 4 9 12 : Store 4 9 13 : Store 4 9 14 : Store 4 9 15 : Store 4 9 16 : Store 4 9 17 : Store 4 9 18 : Store 4 9 19 : Store 4 9  PC: 17 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vlab  M2 @ H , 2 : Vptr  (f=(2 @ L);i=0) @ M2 , 3 : Vptr  (f=(1 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vint  6 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ H , 3 : Vint  11 @ M1 , 4 : Vptr  (f=(1 @ L);i=2) @ M1 , 5 : Vlab  H @ H , 6 : Vint  -2 @ H , 7 : Vlab  H @ M1 , 8 : Vint  14 @ H , 9 : Vint  -2 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":142,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.052196026s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.138712+00:00","trial":2,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 0 7 1 : Store 0 7 2 : Store 0 7 3 : Store 0 7 4 : Store 0 7 5 : Store 0 7 6 : Store 0 7 7 : Store 0 7 8 : Store 0 7 9 : Store 0 7 10 : Store 0 7 11 : Store 0 7 12 : Store 0 7 13 : Store 0 7 14 : Store 0 7 15 : Store 0 7 16 : Store 0 7 17 : Store 0 7 18 : Store 0 7 19 : Store 0 7  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ { H / M1 } , 1 : Vint  4 @ { M1 / M2 } , 2 : Vint  5 @ { M2 / M1 } , Cont2 : 4 : Vlab  M1 @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { H / L } , 1 : Vlab  M2 @ { M2 / H } , 2 : Vint  12 @ { L / H } , 3 : Vint  -2 @ { H / L } ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M2 , 1 : Vlab  H @ L , 2 : Vint  4 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ M1 , 4 : Vint  -5 @ L , 5 : Vlab  M1 @ H , 6 : Vlab  L @ M2 , 7 : Vint  -2 @ M1 , 8 : Vlab  M2 @ M2 , 9 : Vlab  M1 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":266,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.053632021s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.138798+00:00","trial":3,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 4 5 1 : Store 4 5 2 : Store 4 5 3 : Store 4 5 4 : Store 4 5 5 : Store 4 5 6 : Store 4 5 7 : Store 4 5 8 : Store 4 5 9 : Store 4 5 10 : Store 4 5 11 : Store 4 5 12 : Store 4 5 13 : Store 4 5 14 : Store 4 5 15 : Store 4 5 16 : Store 4 5 17 : Store 4 5 18 : Store 4 5 19 : Store 4 5  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  16 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ H , 2 : Vlab  L @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vint  19 @ L , 2 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(0 @ L);i=1) @ M1 , 5 : Vint  1 @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ H , 8 : Vptr  (f=(0 @ L);i=0) @ M1 , 9 : Vint  -5 @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(1 @ L);i=2) @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  9 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vlab  H @ M2 7 : Vlab  M1 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M1 @ H  RetReg : 9 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(1 @ L);i=2) @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  9 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vlab  H @ M2 7 : Vlab  M1 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  M1 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":44,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.014441013s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.171403+00:00","trial":4,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 2 9 1 : Store 2 9 2 : Store 2 9 3 : Store 2 9 4 : Store 2 9 5 : Store 2 9 6 : Store 2 9 7 : Store 2 9 8 : Store 2 9 9 : Store 2 9 10 : Store 2 9 11 : Store 2 9 12 : Store 2 9 13 : Store 2 9 14 : Store 2 9 15 : Store 2 9 16 : Store 2 9 17 : Store 2 9 18 : Store 2 9 19 : Store 2 9  PC: 17 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vint  15 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  H @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 2 : Vlab  L @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , Cont2 : 5 : Vptr  (f=(0 @ L);i=0) @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vptr  (f=(2 @ L);i=0) @ L , 4 : Vint  -2 @ M2 , 5 : Vint  -4 @ M1 , 6 : Vlab  L @ M1 , 7 : Vptr  (f=(2 @ L);i=2) @ L , 8 : Vlab  L @ M1 , 9 : Vint  1 @ M1 ] Stack1:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(2 @ L);i=2) @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  H @ M1 5 : Vlab  M2 @ M1 6 : Vint  2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  H @ H 9 : Vlab  M1 @ H  RetReg : 1 Stack2:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(2 @ L);i=2) @ H 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  H @ M1 5 : Vlab  M2 @ M1 6 : Vint  2 @ L 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  H @ H 9 : Vlab  M1 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":173,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.039010048s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.153220+00:00","trial":9,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 5 4 1 : Store 5 4 2 : Store 5 4 3 : Store 5 4 4 : Store 5 4 5 : Store 5 4 6 : Store 5 4 7 : Store 5 4 8 : Store 5 4 9 : Store 5 4 10 : Store 5 4 11 : Store 5 4 12 : Store 5 4 13 : Store 5 4 14 : Store 5 4 15 : Store 5 4 16 : Store 5 4 17 : Store 5 4 18 : Store 5 4 19 : Store 5 4  PC: 16 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M1 @ { M1 / M2 } , 2 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , Cont2 : 4 : Vint  -1 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vint  17 @ M1 , 2 : Vptr  (f=(0 @ L);i=2) @ M2 , 3 : Vptr  (f=(1 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vlab  L @ L , 7 : Vint  0 @ L , 8 : Vint  2 @ H , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 4 @ H RetLAB: H RetRegs: 0 : Vint  -2 @ M2 1 : Vint  -1 @ H 2 : Vint  0 @ M1 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vlab  M2 @ M2 6 : Vint  6 @ H 7 : Vlab  H @ M2 8 : Vint  10 @ M1 9 : Vlab  H @ L  RetReg : 1 Stack2:  RetPC: 4 @ H RetLAB: H RetRegs: 0 : Vint  -2 @ M2 1 : Vint  -1 @ H 2 : Vint  0 @ M1 3 : Vint  0 @ M2 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vlab  M2 @ M2 6 : Vint  6 @ H 7 : Vlab  H @ M2 8 : Vint  10 @ M1 9 : Vlab  H @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_1"],"passed":494,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.080205917s","timeout":60.0,"timestamp":"2026-01-28T23:20:03.138445+00:00","trial":0,"workload":"IFC"},"hash":"c3d3e6e5826218b7f10c7b6f2bc172812eb4f608"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:20:34.967503+00:00","trial":7,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:20:34.967277+00:00","trial":2,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:20:34.967348+00:00","trial":5,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:20:34.967285+00:00","trial":8,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:20:34.967364+00:00","trial":6,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:20:34.967602+00:00","trial":1,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:20:34.967142+00:00","trial":0,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:20:34.967800+00:00","trial":3,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:21:35.009399+00:00","trial":4,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:21:35.009456+00:00","trial":9,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:22:35.021668+00:00","trial":1,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:22:35.021423+00:00","trial":5,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:22:35.021441+00:00","trial":2,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:22:35.021595+00:00","trial":7,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:22:35.021517+00:00","trial":3,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:22:35.021276+00:00","trial":0,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:22:35.021673+00:00","trial":4,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:22:35.021671+00:00","trial":6,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:23:35.024172+00:00","trial":8,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_exec","status":"timed_out","strategy":"BespokeGenerator","timeout":60.0,"timestamp":"2026-01-28T23:23:35.026767+00:00","trial":9,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:24:35.079179+00:00","trial":3,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:24:35.079391+00:00","trial":2,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:24:35.079317+00:00","trial":1,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:24:35.079015+00:00","trial":0,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:24:35.079272+00:00","trial":4,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:24:35.079339+00:00","trial":5,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:24:35.079237+00:00","trial":6,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:24:35.079324+00:00","trial":7,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:25:35.089013+00:00","trial":9,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:25:35.088966+00:00","trial":8,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:26:35.103251+00:00","trial":3,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:26:35.103038+00:00","trial":1,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:26:35.103255+00:00","trial":2,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:26:35.103082+00:00","trial":5,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:26:35.103193+00:00","trial":8,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:26:35.103148+00:00","trial":7,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:26:35.102947+00:00","trial":0,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:26:35.103138+00:00","trial":6,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:27:35.107747+00:00","trial":9,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"cross":false,"experiment":"proplang-rocq","language":"Rocq","mutations":["OpStore_2"],"property":"LLNI_hybrid","status":"timed_out","strategy":"TargetedGenerator","timeout":60.0,"timestamp":"2026-01-28T23:27:35.107375+00:00","trial":4,"workload":"IFC"},"hash":"fe0ea2880725007f3f235e2b4ad977d5e11c2c18"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 9 5 1 : Store 9 5  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M2 / M1 } , 1 : Vlab  M2 @ { M2 / H } , Cont2 : 3 : Vlab  M1 @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  H @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vint  1 @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vint  1 @ H , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  -3 @ M1 2 : Vint  1 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  1 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vint  -5 @ M1  RetReg : 6 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  -3 @ M1 2 : Vint  1 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  1 @ H 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  1 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vint  -5 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":32,"property":"LLNI","strategy":"BespokeGenerator","time":"0.001383066s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.272458+00:00","trial":1,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 6 7 1 : Store 6 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vint  -2 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vlab  L @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vlab  L @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vptr  (f=(0 @ L);i=0) @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vlab  L @ H , 9 : Vint  3 @ M2 ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  1 @ H 4 : Vint  0 @ M2 5 : Vint  -5 @ M1 6 : Vint  0 @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  0 @ H  RetReg : 4 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  1 @ H 4 : Vint  0 @ M2 5 : Vint  -5 @ M1 6 : Vint  0 @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  0 @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":14,"property":"LLNI","strategy":"BespokeGenerator","time":"0.002015829s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.272339+00:00","trial":4,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 5 7 1 : Store 5 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  -4 @ { L / H } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vptr  (f=(0 @ L);i=1) @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vlab  L @ L , 8 : Vint  0 @ L , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  0 @ L 2 : Vint  1 @ M1 3 : Vint  0 @ L 4 : Vlab  M1 @ M2 5 : Vint  1 @ L 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M2 @ L  RetReg : 5 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vint  0 @ L 2 : Vint  1 @ M1 3 : Vint  0 @ L 4 : Vlab  M1 @ M2 5 : Vint  1 @ L 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M2 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":39,"property":"LLNI","strategy":"BespokeGenerator","time":"0.004908085s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.272219+00:00","trial":2,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 9 0 1 : Store 9 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ H , Cont2 : 3 : Vlab  M2 @ H  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ M1 , 3 : Vlab  L @ M1 , 4 : Vint  0 @ M1 , 5 : Vlab  L @ M1 , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vlab  L @ H , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  2 @ H 1 : Vlab  M1 @ L 2 : Vint  3 @ M1 3 : Vlab  L @ M2 4 : Vlab  M2 @ H 5 : Vint  1 @ M1 6 : Vint  1 @ M1 7 : Vlab  M2 @ L 8 : Vint  -1 @ M1 9 : Vint  0 @ M2  RetReg : 4 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  2 @ H 1 : Vlab  M1 @ L 2 : Vint  3 @ M1 3 : Vlab  L @ M2 4 : Vlab  M2 @ H 5 : Vint  1 @ M1 6 : Vint  1 @ M1 7 : Vlab  M2 @ L 8 : Vint  -1 @ M1 9 : Vint  0 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":33,"property":"LLNI","strategy":"BespokeGenerator","time":"0.004661083s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.272278+00:00","trial":3,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 7 1 1 : Store 7 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  H @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  -5 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vlab  L @ H , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vint  -3 @ H , 9 : Vint  -2 @ H ] Stack1:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  M1 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  5 @ H 6 : Vint  0 @ M1 7 : Vlab  M1 @ M1 8 : Vlab  H @ M2 9 : Vint  0 @ H  RetReg : 9 Stack2:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  M1 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  5 @ H 6 : Vint  0 @ M1 7 : Vlab  M1 @ M1 8 : Vlab  H @ M2 9 : Vint  0 @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":74,"property":"LLNI","strategy":"BespokeGenerator","time":"0.010818005s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.272185+00:00","trial":0,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 0 7 1 : Store 0 7  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M1 , 1 : Vint  -1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vint  0 @ H , 6 : Vint  1 @ H , 7 : Vptr  (f=(0 @ L);i=0) @ H , 8 : Vlab  M1 @ M1 , 9 : Vptr  (f=(0 @ L);i=1) @ H ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  0 @ L 3 : Vlab  L @ M1 4 : Vlab  M2 @ M1 5 : Vint  3 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  1 @ M1 9 : Vlab  M2 @ M2  RetReg : 0 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  0 @ L 3 : Vlab  L @ M1 4 : Vlab  M2 @ M1 5 : Vint  3 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  1 @ M1 9 : Vlab  M2 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":152,"property":"LLNI","strategy":"BespokeGenerator","time":"0.012017965s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.272274+00:00","trial":5,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 0 2 1 : Store 0 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M2 , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vint  0 @ L , 8 : Vlab  H @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vlab  L @ H 3 : Vlab  L @ L 4 : Vint  -5 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  H @ L 7 : Vlab  H @ H 8 : Vint  0 @ M1 9 : Vint  1 @ M2  RetReg : 7 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vlab  L @ H 3 : Vlab  L @ L 4 : Vint  -5 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vlab  H @ L 7 : Vlab  H @ H 8 : Vint  0 @ M1 9 : Vint  1 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":96,"property":"LLNI","strategy":"BespokeGenerator","time":"0.012703180s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.272347+00:00","trial":8,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 7 3 1 : Store 7 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ H , 1 : Vint  0 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 1 : Vint  -2 @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vlab  L @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  -2 @ L , 6 : Vlab  H @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ H , 8 : Vlab  H @ M1 , 9 : Vint  0 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":38,"property":"LLNI","strategy":"BespokeGenerator","time":"0.003926992s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.459609+00:00","trial":9,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 9 1 1 : Store 9 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ L , 1 : Vlab  M2 @ L , Cont2 : 3 : Vint  0 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  4 @ L , 5 : Vint  1 @ M2 , 6 : Vint  -4 @ M1 , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vint  5 @ H , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  M1 @ M1 2 : Vint  0 @ M1 3 : Vlab  H @ H 4 : Vlab  L @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  L @ L  RetReg : 9 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  M1 @ M1 2 : Vint  0 @ M1 3 : Vlab  H @ H 4 : Vlab  L @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  L @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":5,"property":"LLNI","strategy":"BespokeGenerator","time":"0.000952005s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.461245+00:00","trial":6,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 1 0 1 : Store 1 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vint  0 @ M1 , 7 : Vlab  M2 @ H , 8 : Vlab  H @ L , 9 : Vint  1 @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":118,"property":"LLNI","strategy":"BespokeGenerator","time":"0.012885094s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.272425+00:00","trial":7,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 4 3 1 : Store 4 3  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  5 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vlab  M1 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vlab  H @ M2 , 4 : Vptr  (f=(2 @ L);i=1) @ H , 5 : Vint  5 @ L , 6 : Vptr  (f=(2 @ L);i=0) @ L , 7 : Vint  3 @ L , 8 : Vlab  L @ H , 9 : Vlab  L @ H ] Stack1:  RetPC: 3 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(2 @ L);i=1) @ M2 2 : Vlab  M1 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  M1 @ M1 5 : Vint  4 @ M1 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vint  4 @ M2 9 : Vint  16 @ H  RetReg : 5 Stack2:  RetPC: 3 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(2 @ L);i=1) @ M2 2 : Vlab  M1 @ M1 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  M1 @ M1 5 : Vint  4 @ M1 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vint  4 @ M2 9 : Vint  16 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":28,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.002125025s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.481333+00:00","trial":8,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 5 2 1 : Store 5 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vlab  H @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  L @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vlab  M2 @ L , 4 : Vlab  M2 @ M2 , 5 : Vptr  (f=(2 @ L);i=1) @ H , 6 : Vlab  L @ H , 7 : Vlab  M2 @ L , 8 : Vlab  M1 @ H , 9 : Vint  -1 @ M2 ] Stack1:  RetPC: 11 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ L 1 : Vlab  M2 @ M1 2 : Vint  -4 @ M1 3 : Vlab  M1 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vlab  M2 @ M2 6 : Vptr  (f=(2 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  M2 @ H 9 : Vint  5 @ H  RetReg : 7 Stack2:  RetPC: 11 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ L 1 : Vlab  M2 @ M1 2 : Vint  -4 @ M1 3 : Vlab  M1 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vlab  M2 @ M2 6 : Vptr  (f=(2 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  M2 @ H 9 : Vint  5 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":711,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.027374983s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.481158+00:00","trial":0,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 3 8 1 : Store 3 8  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  10 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / M2 } ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  0 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vptr  (f=(2 @ L);i=1) @ H , 7 : Vlab  M2 @ H , 8 : Vlab  M1 @ H , 9 : Vlab  M2 @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":700,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.035155058s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.481243+00:00","trial":5,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 4 2 1 : Store 4 2  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -2 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ M1 , 1 : Vlab  L @ L ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vlab  M2 @ L , Cont2 : 3 : Vlab  M2 @ H  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  -5 @ M1 , 1 : Vptr  (f=(2 @ L);i=1) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(2 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=1) @ H , 5 : Vptr  (f=(0 @ L);i=1) @ M1 , 6 : Vint  2 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ H , 8 : Vptr  (f=(2 @ L);i=0) @ L , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 19 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  M1 @ H 2 : Vlab  H @ M1 3 : Vptr  (f=(2 @ L);i=1) @ M1 4 : Vlab  M2 @ M1 5 : Vint  19 @ M1 6 : Vint  8 @ M2 7 : Vptr  (f=(3 @ L);i=1) @ M1 8 : Vlab  H @ M1 9 : Vlab  M2 @ L  RetReg : 9 Stack2:  RetPC: 19 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  M1 @ H 2 : Vlab  H @ M1 3 : Vptr  (f=(2 @ L);i=1) @ M1 4 : Vlab  M2 @ M1 5 : Vint  19 @ M1 6 : Vint  8 @ M2 7 : Vptr  (f=(3 @ L);i=1) @ M1 8 : Vlab  H @ M1 9 : Vlab  M2 @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":317,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.031550884s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.481460+00:00","trial":6,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 3 4 1 : Store 3 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  16 @ H , 7 : Vlab  H @ H , 8 : Vptr  (f=(0 @ L);i=0) @ H , 9 : Vint  13 @ L ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M2 @ M2 2 : Vlab  H @ L 3 : Vint  10 @ H 4 : Vint  6 @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  M1 @ H 7 : Vlab  M2 @ H 8 : Vint  19 @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 6 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M2 @ M2 2 : Vlab  H @ L 3 : Vint  10 @ H 4 : Vint  6 @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  M1 @ H 7 : Vlab  M2 @ H 8 : Vint  19 @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":874,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.052675009s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.481358+00:00","trial":1,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 5 4 1 : Store 5 4  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vptr  (f=(2 @ L);i=1) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { H / M2 } , 1 : Vint  -3 @ { M2 / M1 } ] (2 @ L)DFR @ L : [ [ 0 : Vint  1 @ L , 1 : Vlab  L @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  8 @ M2 , 5 : Vptr  (f=(2 @ L);i=1) @ M1 , 6 : Vint  18 @ H , 7 : Vlab  M2 @ H , 8 : Vptr  (f=(2 @ L);i=1) @ L , 9 : Vint  6 @ L ] Stack1:  RetPC: 10 @ M2 RetLAB: M1 RetRegs: 0 : Vint  15 @ L 1 : Vlab  L @ H 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vlab  L @ M1 5 : Vlab  H @ M1 6 : Vlab  L @ L 7 : Vint  4 @ M1 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vint  0 @ M2  RetReg : 3 Stack2:  RetPC: 10 @ M2 RetLAB: M1 RetRegs: 0 : Vint  15 @ L 1 : Vlab  L @ H 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vlab  L @ M1 5 : Vlab  H @ M1 6 : Vlab  L @ L 7 : Vint  4 @ M1 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vint  0 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":1147,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.052162170s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.490281+00:00","trial":3,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 1 8 1 : Store 1 8  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vlab  M2 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  M2 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vint  15 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ M1 , 5 : Vlab  H @ M1 , 6 : Vint  2 @ H , 7 : Vint  18 @ H , 8 : Vint  13 @ M1 , 9 : Vlab  H @ H ] Stack1:  RetPC: 8 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M2 1 : Vlab  M2 @ L 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(2 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  L @ L 7 : Vlab  M1 @ M1 8 : Vint  10 @ L 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 8 Stack2:  RetPC: 8 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ M2 1 : Vlab  M2 @ L 2 : Vlab  M1 @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(2 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  L @ L 7 : Vlab  M1 @ M1 8 : Vint  10 @ L 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":1480,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.069307089s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.481643+00:00","trial":2,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 9 1 1 : Store 9 1  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  H @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M2 , 1 : Vlab  M1 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vlab  L @ { M1 / L } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ L , 5 : Vint  -4 @ M2 , 6 : Vlab  M1 @ M2 , 7 : Vlab  M2 @ M1 , 8 : Vlab  M1 @ H , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 5 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vptr  (f=(2 @ L);i=0) @ H 2 : Vint  3 @ M1 3 : Vlab  L @ H 4 : Vlab  L @ M2 5 : Vint  5 @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  L @ M2 8 : Vlab  H @ M2 9 : Vlab  M2 @ H  RetReg : 1 Stack2:  RetPC: 5 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vptr  (f=(2 @ L);i=0) @ H 2 : Vint  3 @ M1 3 : Vlab  L @ H 4 : Vlab  L @ M2 5 : Vint  5 @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vlab  L @ M2 8 : Vlab  H @ M2 9 : Vlab  M2 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":1180,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.036905050s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.516604+00:00","trial":4,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 6 6 1 : Store 6 6  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(2 @ L);i=1) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { L / H } , 1 : Vint  14 @ { M2 / L } , Cont2 : 3 : Vint  8 @ M1  ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ M1 , 1 : Vptr  (f=(2 @ L);i=1) @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ M1 , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vint  0 @ L , 6 : Vptr  (f=(2 @ L);i=1) @ H , 7 : Vint  -3 @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vint  15 @ M1 ] Stack1:  RetPC: 4 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M1 @ H 4 : Vlab  M2 @ L 5 : Vlab  M1 @ L 6 : Vlab  H @ H 7 : Vint  -5 @ M1 8 : Vint  1 @ M2 9 : Vint  11 @ M2  RetReg : 2 Stack2:  RetPC: 4 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vlab  M1 @ H 4 : Vlab  M2 @ L 5 : Vlab  M1 @ L 6 : Vlab  H @ H 7 : Vint  -5 @ M1 8 : Vint  1 @ M2 9 : Vint  11 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":1925,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.089223146s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.481254+00:00","trial":7,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 1 7 1 : Store 1 7  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / M1 } , Cont2 : 3 : Vlab  M1 @ M1  ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ M1 , 1 : Vlab  M2 @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  16 @ M1 , 1 : Vlab  M2 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(2 @ L);i=0) @ L , 6 : Vlab  M1 @ L , 7 : Vlab  M1 @ M2 , 8 : Vlab  M2 @ M2 , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 4 @ M2 RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  M2 @ L 2 : Vlab  L @ M2 3 : Vint  4 @ L 4 : Vint  8 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  M1 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vlab  M2 @ H 9 : Vint  17 @ L  RetReg : 9 Stack2:  RetPC: 4 @ M2 RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  M2 @ L 2 : Vlab  L @ M2 3 : Vint  4 @ L 4 : Vint  8 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vlab  M1 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vlab  M2 @ H 9 : Vint  17 @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":3407,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.122908115s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.481503+00:00","trial":9,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 3 7 1 : Store 3 7 2 : Store 3 7 3 : Store 3 7 4 : Store 3 7 5 : Store 3 7 6 : Store 3 7 7 : Store 3 7 8 : Store 3 7 9 : Store 3 7 10 : Store 3 7 11 : Store 3 7 12 : Store 3 7 13 : Store 3 7 14 : Store 3 7 15 : Store 3 7 16 : Store 3 7 17 : Store 3 7 18 : Store 3 7 19 : Store 3 7  PC: 12 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vptr  (f=(0 @ L);i=2) @ { M2 / M1 } , 2 : Vlab  M2 @ { H / L } , Cont2 : 4 : Vint  10 @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ H , 1 : Vlab  H @ L , 2 : Vint  9 @ M2 , 3 : Vint  3 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vint  -4 @ M1 , 6 : Vint  -4 @ M2 , 7 : Vint  -2 @ L , 8 : Vptr  (f=(1 @ L);i=2) @ H , 9 : Vint  14 @ M1 ] Stack1:  RetPC: 3 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  -2 @ H 2 : Vptr  (f=(0 @ L);i=2) @ H 3 : Vint  10 @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  0 @ M1 6 : Vlab  L @ H 7 : Vlab  L @ M1 8 : Vint  2 @ H 9 : Vptr  (f=(0 @ L);i=2) @ M1  RetReg : 4 Stack2:  RetPC: 3 @ M1 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  -2 @ H 2 : Vptr  (f=(0 @ L);i=2) @ H 3 : Vint  10 @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  0 @ M1 6 : Vlab  L @ H 7 : Vlab  L @ M1 8 : Vint  2 @ H 9 : Vptr  (f=(0 @ L);i=2) @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":15,"property":"LLNI","strategy":"TargetedGenerator","time":"0.003630877s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.617238+00:00","trial":2,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 3 0 1 : Store 3 0 2 : Store 3 0 3 : Store 3 0 4 : Store 3 0 5 : Store 3 0 6 : Store 3 0 7 : Store 3 0 8 : Store 3 0 9 : Store 3 0 10 : Store 3 0 11 : Store 3 0 12 : Store 3 0 13 : Store 3 0 14 : Store 3 0 15 : Store 3 0 16 : Store 3 0 17 : Store 3 0 18 : Store 3 0 19 : Store 3 0  PC: 17 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vint  0 @ M2 , 2 : Vlab  H @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ M1 , 1 : Vlab  L @ M1 , Cont2 : 3 : Vint  11 @ H  ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 1 : Vlab  H @ { M2 / H } , 2 : Vlab  L @ M2 , 3 : Vptr  (f=(2 @ L);i=0) @ { M2 / M1 } , Cont2 : 5 : Vint  0 @ L  ] (3 @ L)DFR @ L : [ [ 0 : Vint  4 @ L , 1 : Vlab  M1 @ M2 , 2 : Vint  -1 @ H , 3 : Vlab  H @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(3 @ L);i=0) @ M1 , 4 : Vlab  H @ H , 5 : Vlab  M1 @ H , 6 : Vptr  (f=(3 @ L);i=2) @ L , 7 : Vint  -1 @ H , 8 : Vlab  M1 @ H , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 14 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vptr  (f=(3 @ L);i=3) @ M2 2 : Vint  15 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ M1 4 : Vptr  (f=(2 @ L);i=1) @ H 5 : Vint  0 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vint  0 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vint  1 @ M1  RetReg : 8 Stack2:  RetPC: 14 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vptr  (f=(3 @ L);i=3) @ M2 2 : Vint  15 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ M1 4 : Vptr  (f=(2 @ L);i=1) @ H 5 : Vint  0 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vint  0 @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vint  1 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":70,"property":"LLNI","strategy":"TargetedGenerator","time":"0.008017063s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.617407+00:00","trial":5,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 1 4 1 : Store 1 4 2 : Store 1 4 3 : Store 1 4 4 : Store 1 4 5 : Store 1 4 6 : Store 1 4 7 : Store 1 4 8 : Store 1 4 9 : Store 1 4 10 : Store 1 4 11 : Store 1 4 12 : Store 1 4 13 : Store 1 4 14 : Store 1 4 15 : Store 1 4 16 : Store 1 4 17 : Store 1 4 18 : Store 1 4 19 : Store 1 4  PC: 3 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M1 , 1 : Vptr  (f=(3 @ L);i=0) @ L , 2 : Vlab  M1 @ M1 , 3 : Vint  17 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ M2 , 1 : Vint  -4 @ M2 , 2 : Vlab  M2 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vptr  (f=(0 @ L);i=3) @ { H / L } , 2 : Vint  4 @ { M2 / M1 } ] (3 @ L)DFR @ H : [ [ 0 : Vlab  H @ { L / M1 } , 1 : Vlab  L @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ H , 3 : Vlab  H @ L , 4 : Vlab  M1 @ H , 5 : Vlab  M2 @ M1 , 6 : Vint  0 @ M1 , 7 : Vlab  M1 @ M2 , 8 : Vlab  M1 @ M1 , 9 : Vlab  H @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":17,"property":"LLNI","strategy":"TargetedGenerator","time":"0.005319118s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.617283+00:00","trial":7,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 0 4 1 : Store 0 4 2 : Store 0 4 3 : Store 0 4 4 : Store 0 4 5 : Store 0 4 6 : Store 0 4 7 : Store 0 4 8 : Store 0 4 9 : Store 0 4 10 : Store 0 4 11 : Store 0 4 12 : Store 0 4 13 : Store 0 4 14 : Store 0 4 15 : Store 0 4 16 : Store 0 4 17 : Store 0 4 18 : Store 0 4 19 : Store 0 4  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  M2 @ M2 , 2 : Vint  15 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  M2 @ H , 2 : Vlab  M2 @ { M1 / H } , 3 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , Cont2 : 5 : Vlab  M2 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ L , 5 : Vptr  (f=(1 @ L);i=0) @ H , 6 : Vint  1 @ H , 7 : Vlab  M2 @ M2 , 8 : Vlab  H @ L , 9 : Vint  -2 @ M2 ] Stack1:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vint  2 @ L 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  3 @ M1 5 : Vint  -1 @ M2 6 : Vlab  M2 @ H 7 : Vlab  M1 @ M2 8 : Vint  2 @ M2 9 : Vptr  (f=(1 @ L);i=3) @ M2  RetReg : 2 Stack2:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vint  2 @ L 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  3 @ M1 5 : Vint  -1 @ M2 6 : Vlab  M2 @ H 7 : Vlab  M1 @ M2 8 : Vint  2 @ M2 9 : Vptr  (f=(1 @ L);i=3) @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":58,"property":"LLNI","strategy":"TargetedGenerator","time":"0.016999006s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.617388+00:00","trial":8,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 1 5 1 : Store 1 5 2 : Store 1 5 3 : Store 1 5 4 : Store 1 5 5 : Store 1 5 6 : Store 1 5 7 : Store 1 5 8 : Store 1 5 9 : Store 1 5 10 : Store 1 5 11 : Store 1 5 12 : Store 1 5 13 : Store 1 5 14 : Store 1 5 15 : Store 1 5 16 : Store 1 5 17 : Store 1 5 18 : Store 1 5 19 : Store 1 5  PC: 2 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -1 @ M1 , 1 : Vlab  M2 @ M2 , 2 : Vptr  (f=(1 @ L);i=3) @ H , 3 : Vptr  (f=(1 @ L);i=1) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ H , 1 : Vint  7 @ { L / M1 } , 2 : Vint  3 @ { H / L } , 3 : Vint  1 @ { M1 / M2 } , Cont2 : 5 : Vptr  (f=(0 @ L);i=0) @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vlab  L @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  0 @ M1 , 7 : Vlab  M1 @ H , 8 : Vlab  M1 @ L , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 10 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(0 @ L);i=2) @ M2 2 : Vint  5 @ M2 3 : Vptr  (f=(1 @ L);i=2) @ H 4 : Vint  16 @ M2 5 : Vint  5 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=3) @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 7 Stack2:  RetPC: 10 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(0 @ L);i=2) @ M2 2 : Vint  5 @ M2 3 : Vptr  (f=(1 @ L);i=2) @ H 4 : Vint  16 @ M2 5 : Vint  5 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=3) @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":45,"property":"LLNI","strategy":"TargetedGenerator","time":"0.012150049s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.801240+00:00","trial":4,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 8 6 1 : Store 8 6 2 : Store 8 6 3 : Store 8 6 4 : Store 8 6 5 : Store 8 6 6 : Store 8 6 7 : Store 8 6 8 : Store 8 6 9 : Store 8 6 10 : Store 8 6 11 : Store 8 6 12 : Store 8 6 13 : Store 8 6 14 : Store 8 6 15 : Store 8 6 16 : Store 8 6 17 : Store 8 6 18 : Store 8 6 19 : Store 8 6  PC: 4 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(1 @ L);i=2) @ M2 , 2 : Vptr  (f=(3 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  -4 @ M2 , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(0 @ L);i=1) @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ M2 ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / H } , 1 : Vint  0 @ { H / M1 } , 2 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vlab  L @ { H / M1 } , 2 : Vint  9 @ { M2 / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=2) @ M2 , 5 : Vlab  M1 @ M2 , 6 : Vlab  M1 @ M2 , 7 : Vlab  M1 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ M2 , 9 : Vint  19 @ M1 ] Stack1:  RetPC: 6 @ M1 RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=3) @ H 2 : Vptr  (f=(1 @ L);i=3) @ H 3 : Vint  19 @ H 4 : Vlab  M2 @ H 5 : Vptr  (f=(2 @ L);i=0) @ M1 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vint  6 @ H 9 : Vint  0 @ M2  RetReg : 0 Stack2:  RetPC: 6 @ M1 RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=3) @ H 2 : Vptr  (f=(1 @ L);i=3) @ H 3 : Vint  19 @ H 4 : Vlab  M2 @ H 5 : Vptr  (f=(2 @ L);i=0) @ M1 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vint  6 @ H 9 : Vint  0 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":91,"property":"LLNI","strategy":"TargetedGenerator","time":"0.042649984s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.617265+00:00","trial":6,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 6 2 1 : Store 6 2 2 : Store 6 2 3 : Store 6 2 4 : Store 6 2 5 : Store 6 2 6 : Store 6 2 7 : Store 6 2 8 : Store 6 2 9 : Store 6 2 10 : Store 6 2 11 : Store 6 2 12 : Store 6 2 13 : Store 6 2 14 : Store 6 2 15 : Store 6 2 16 : Store 6 2 17 : Store 6 2 18 : Store 6 2 19 : Store 6 2  PC: 18 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vptr  (f=(1 @ L);i=0) @ M1 , 3 : Vlab  H @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 , Cont2 : 3 : Vptr  (f=(3 @ L);i=0) @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M2 , 1 : Vlab  M2 @ L , 2 : Vint  0 @ M1 ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  5 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ M2 , 4 : Vint  -4 @ M2 , 5 : Vlab  M1 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vptr  (f=(2 @ L);i=0) @ M2 , 8 : Vptr  (f=(2 @ L);i=0) @ H , 9 : Vint  -1 @ H ] Stack1:  RetPC: 9 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vlab  M2 @ M1 4 : Vint  5 @ M1 5 : Vlab  L @ M1 6 : Vptr  (f=(3 @ L);i=0) @ M2 7 : Vptr  (f=(2 @ L);i=2) @ L 8 : Vint  10 @ M1 9 : Vptr  (f=(3 @ L);i=0) @ M1  RetReg : 9 Stack2:  RetPC: 9 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vlab  M2 @ M1 4 : Vint  5 @ M1 5 : Vlab  L @ M1 6 : Vptr  (f=(3 @ L);i=0) @ M2 7 : Vptr  (f=(2 @ L);i=2) @ L 8 : Vint  10 @ M1 9 : Vptr  (f=(3 @ L);i=0) @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":179,"property":"LLNI","strategy":"TargetedGenerator","time":"0.057747841s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.617038+00:00","trial":0,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 5 9 1 : Store 5 9 2 : Store 5 9 3 : Store 5 9 4 : Store 5 9 5 : Store 5 9 6 : Store 5 9 7 : Store 5 9 8 : Store 5 9 9 : Store 5 9 10 : Store 5 9 11 : Store 5 9 12 : Store 5 9 13 : Store 5 9 14 : Store 5 9 15 : Store 5 9 16 : Store 5 9 17 : Store 5 9 18 : Store 5 9 19 : Store 5 9  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vint  -1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vlab  L @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vint  0 @ H , 7 : Vint  -3 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vint  -3 @ L ] Stack1:  RetPC: 4 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  M2 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  H @ M2 8 : Vlab  H @ M1 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 9 Stack2:  RetPC: 4 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  M2 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  H @ M2 8 : Vlab  H @ M1 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":305,"property":"LLNI","strategy":"TargetedGenerator","time":"0.050567865s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.789975+00:00","trial":9,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 7 9 1 : Store 7 9 2 : Store 7 9 3 : Store 7 9 4 : Store 7 9 5 : Store 7 9 6 : Store 7 9 7 : Store 7 9 8 : Store 7 9 9 : Store 7 9 10 : Store 7 9 11 : Store 7 9 12 : Store 7 9 13 : Store 7 9 14 : Store 7 9 15 : Store 7 9 16 : Store 7 9 17 : Store 7 9 18 : Store 7 9 19 : Store 7 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -5 @ L , 1 : Vptr  (f=(1 @ L);i=2) @ H , 2 : Vlab  L @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  15 @ L , 1 : Vint  1 @ M1 , 2 : Vlab  M1 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vint  -4 @ H , 2 : Vptr  (f=(0 @ L);i=2) @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vlab  L @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vint  0 @ M2 , 6 : Vlab  L @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vint  0 @ H , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M2 1 : Vint  3 @ M2 2 : Vlab  M1 @ M2 3 : Vlab  L @ M1 4 : Vlab  H @ M1 5 : Vlab  M1 @ H 6 : Vlab  M1 @ H 7 : Vint  3 @ L 8 : Vptr  (f=(1 @ L);i=2) @ H 9 : Vint  17 @ L  RetReg : 8 Stack2:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ M2 1 : Vint  3 @ M2 2 : Vlab  M1 @ M2 3 : Vlab  L @ M1 4 : Vlab  H @ M1 5 : Vlab  M1 @ H 6 : Vlab  M1 @ H 7 : Vint  3 @ L 8 : Vptr  (f=(1 @ L);i=2) @ H 9 : Vint  17 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":478,"property":"LLNI","strategy":"TargetedGenerator","time":"0.077344179s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.617309+00:00","trial":3,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 3 7 1 : Store 3 7 2 : Store 3 7 3 : Store 3 7 4 : Store 3 7 5 : Store 3 7 6 : Store 3 7 7 : Store 3 7 8 : Store 3 7 9 : Store 3 7 10 : Store 3 7 11 : Store 3 7 12 : Store 3 7 13 : Store 3 7 14 : Store 3 7 15 : Store 3 7 16 : Store 3 7 17 : Store 3 7 18 : Store 3 7 19 : Store 3 7  PC: 6 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  5 @ M2 , 1 : Vint  0 @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / H } , 1 : Vlab  M1 @ { H / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ] (3 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ H , 1 : Vint  -4 @ { M2 / M1 } , 2 : Vlab  M2 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ H , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vint  1 @ M2 , 6 : Vlab  M2 @ M1 , 7 : Vint  -2 @ H , 8 : Vint  0 @ M1 , 9 : Vptr  (f=(0 @ L);i=1) @ H ] Stack1:  RetPC: 11 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ L 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  17 @ M2 3 : Vint  5 @ L 4 : Vint  2 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vptr  (f=(3 @ L);i=1) @ M2 7 : Vptr  (f=(3 @ L);i=2) @ M1 8 : Vlab  M1 @ M2 9 : Vlab  H @ M2  RetReg : 4 Stack2:  RetPC: 11 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ L 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vint  17 @ M2 3 : Vint  5 @ L 4 : Vint  2 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vptr  (f=(3 @ L);i=1) @ M2 7 : Vptr  (f=(3 @ L);i=2) @ M1 8 : Vlab  M1 @ M2 9 : Vlab  H @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":518,"property":"LLNI","strategy":"TargetedGenerator","time":"0.097157955s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.617076+00:00","trial":1,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 7 8 1 : Store 7 8 2 : Store 7 8 3 : Store 7 8 4 : Store 7 8 5 : Store 7 8 6 : Store 7 8 7 : Store 7 8 8 : Store 7 8 9 : Store 7 8 10 : Store 7 8 11 : Store 7 8 12 : Store 7 8 13 : Store 7 8 14 : Store 7 8 15 : Store 7 8 16 : Store 7 8 17 : Store 7 8 18 : Store 7 8 19 : Store 7 8  PC: 19 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 1 : Vlab  H @ { M2 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vint  6 @ M1 , 1 : Vint  -3 @ M2 , 2 : Vint  19 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vlab  L @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vint  0 @ L , 5 : Vint  2 @ L , 6 : Vlab  H @ M1 , 7 : Vptr  (f=(2 @ L);i=1) @ M2 , 8 : Vint  -3 @ L , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 4 @ H RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(2 @ L);i=0) @ H 2 : Vptr  (f=(2 @ L);i=0) @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  H @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  L @ H 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vptr  (f=(2 @ L);i=0) @ M1  RetReg : 2 Stack2:  RetPC: 4 @ H RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(2 @ L);i=0) @ H 2 : Vptr  (f=(2 @ L);i=0) @ M2 3 : Vptr  (f=(1 @ L);i=0) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vlab  H @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  L @ H 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vptr  (f=(2 @ L);i=0) @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":9,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.002453089s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.894061+00:00","trial":3,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 9 4 1 : Store 9 4 2 : Store 9 4 3 : Store 9 4 4 : Store 9 4 5 : Store 9 4 6 : Store 9 4 7 : Store 9 4 8 : Store 9 4 9 : Store 9 4 10 : Store 9 4 11 : Store 9 4 12 : Store 9 4 13 : Store 9 4 14 : Store 9 4 15 : Store 9 4 16 : Store 9 4 17 : Store 9 4 18 : Store 9 4 19 : Store 9 4  PC: 3 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=2) @ M2 , 2 : Vlab  M1 @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  5 @ M1 , 1 : Vint  2 @ { M1 / L } , 2 : Vlab  M1 @ { H / M1 } , Cont2 : 4 : Vint  -4 @ L  ] (2 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / M1 } , 1 : Vlab  M1 @ { L / M1 } , Cont2 : 3 : Vlab  M1 @ H  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  12 @ M1 , 1 : Vlab  M1 @ M2 , 2 : Vptr  (f=(3 @ L);i=2) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(3 @ L);i=0) @ L , 3 : Vlab  L @ M2 , 4 : Vint  0 @ H , 5 : Vint  9 @ L , 6 : Vint  14 @ M1 , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vint  -3 @ M2 , 9 : Vptr  (f=(2 @ L);i=0) @ H ] Stack1:  RetPC: 12 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ L 1 : Vint  -5 @ L 2 : Vlab  M2 @ L 3 : Vint  3 @ M2 4 : Vint  12 @ H 5 : Vlab  M1 @ H 6 : Vlab  H @ L 7 : Vlab  L @ L 8 : Vlab  H @ M2 9 : Vlab  L @ M1  RetReg : 9 Stack2:  RetPC: 12 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=0) @ L 1 : Vint  -5 @ L 2 : Vlab  M2 @ L 3 : Vint  3 @ M2 4 : Vint  12 @ H 5 : Vlab  M1 @ H 6 : Vlab  H @ L 7 : Vlab  L @ L 8 : Vlab  H @ M2 9 : Vlab  L @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":9,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.008142948s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.894310+00:00","trial":5,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 4 2 1 : Store 4 2 2 : Store 4 2 3 : Store 4 2 4 : Store 4 2 5 : Store 4 2 6 : Store 4 2 7 : Store 4 2 8 : Store 4 2 9 : Store 4 2 10 : Store 4 2 11 : Store 4 2 12 : Store 4 2 13 : Store 4 2 14 : Store 4 2 15 : Store 4 2 16 : Store 4 2 17 : Store 4 2 18 : Store 4 2 19 : Store 4 2  PC: 6 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ H , 1 : Vlab  H @ L , 2 : Vlab  M2 @ L , 3 : Vptr  (f=(3 @ L);i=0) @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  5 @ { H / L } , 1 : Vint  -2 @ { M1 / M2 } , Cont2 : 3 : Vint  -4 @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vlab  M1 @ M1 , 2 : Vptr  (f=(3 @ L);i=1) @ M2 ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ { H / M1 } , 1 : Vlab  M1 @ { M2 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vptr  (f=(0 @ L);i=2) @ M2 , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vptr  (f=(0 @ L);i=3) @ L , 6 : Vint  0 @ H , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vint  4 @ M1 , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 8 @ M1 RetLAB: H RetRegs: 0 : Vint  12 @ L 1 : Vptr  (f=(2 @ L);i=0) @ H 2 : Vlab  L @ M1 3 : Vlab  H @ L 4 : Vint  5 @ H 5 : Vlab  M1 @ H 6 : Vlab  M1 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(3 @ L);i=0) @ H 9 : Vint  3 @ H  RetReg : 8 Stack2:  RetPC: 8 @ M1 RetLAB: H RetRegs: 0 : Vint  12 @ L 1 : Vptr  (f=(2 @ L);i=0) @ H 2 : Vlab  L @ M1 3 : Vlab  H @ L 4 : Vint  5 @ H 5 : Vlab  M1 @ H 6 : Vlab  M1 @ H 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(3 @ L);i=0) @ H 9 : Vint  3 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":122,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.017930031s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.893799+00:00","trial":0,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 5 3 1 : Store 5 3 2 : Store 5 3 3 : Store 5 3 4 : Store 5 3 5 : Store 5 3 6 : Store 5 3 7 : Store 5 3 8 : Store 5 3 9 : Store 5 3 10 : Store 5 3 11 : Store 5 3 12 : Store 5 3 13 : Store 5 3 14 : Store 5 3 15 : Store 5 3 16 : Store 5 3 17 : Store 5 3 18 : Store 5 3 19 : Store 5 3  PC: 6 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } ] (2 @ L)DFR @ L : [ [ 0 : Vint  3 @ M1 , 1 : Vint  0 @ H ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M2 , 1 : Vint  4 @ H , 2 : Vint  -4 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ M1 , 4 : Vlab  M2 @ H , 5 : Vptr  (f=(3 @ L);i=2) @ H , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vint  19 @ M1 , 8 : Vptr  (f=(3 @ L);i=1) @ M1 , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  -1 @ M1 1 : Vint  -5 @ L 2 : Vint  13 @ L 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vptr  (f=(2 @ L);i=0) @ H 5 : Vlab  L @ L 6 : Vlab  H @ M2 7 : Vptr  (f=(2 @ L);i=1) @ H 8 : Vint  15 @ M2 9 : Vint  0 @ L  RetReg : 3 Stack2:  RetPC: 0 @ H RetLAB: L RetRegs: 0 : Vint  -1 @ M1 1 : Vint  -5 @ L 2 : Vint  13 @ L 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vptr  (f=(2 @ L);i=0) @ H 5 : Vlab  L @ L 6 : Vlab  H @ M2 7 : Vptr  (f=(2 @ L);i=1) @ H 8 : Vint  15 @ M2 9 : Vint  0 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":43,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.015777111s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.893989+00:00","trial":2,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 7 2 1 : Store 7 2 2 : Store 7 2 3 : Store 7 2 4 : Store 7 2 5 : Store 7 2 6 : Store 7 2 7 : Store 7 2 8 : Store 7 2 9 : Store 7 2 10 : Store 7 2 11 : Store 7 2 12 : Store 7 2 13 : Store 7 2 14 : Store 7 2 15 : Store 7 2 16 : Store 7 2 17 : Store 7 2 18 : Store 7 2 19 : Store 7 2  PC: 11 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  19 @ H , 1 : Vint  -5 @ H , 2 : Vlab  L @ L , 3 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  4 @ M2 , 1 : Vlab  H @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  L @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  8 @ M2 1 : Vint  9 @ M1 2 : Vint  3 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vint  17 @ M2 5 : Vint  1 @ M1 6 : Vint  -2 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=2) @ M2 9 : Vint  2 @ H  RetReg : 2 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  8 @ M2 1 : Vint  9 @ M1 2 : Vint  3 @ L 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vint  17 @ M2 5 : Vint  1 @ M1 6 : Vint  -2 @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=2) @ M2 9 : Vint  2 @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":102,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.024925232s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.894186+00:00","trial":1,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Store 5 9 1 : Store 5 9 2 : Store 5 9 3 : Store 5 9 4 : Store 5 9 5 : Store 5 9 6 : Store 5 9 7 : Store 5 9 8 : Store 5 9 9 : Store 5 9 10 : Store 5 9 11 : Store 5 9 12 : Store 5 9 13 : Store 5 9 14 : Store 5 9 15 : Store 5 9 16 : Store 5 9 17 : Store 5 9 18 : Store 5 9 19 : Store 5 9  PC: 6 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  3 @ { M2 / M1 } , 1 : Vlab  H @ { M2 / L } , Cont2 : 3 : Vlab  L @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  3 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  -2 @ H , 3 : Vint  -2 @ H ] (2 @ L)DFR @ H : [ [ 0 : Vint  -4 @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ { M1 / L } , 3 : Vptr  (f=(1 @ L);i=1) @ H , Cont2 : 5 : Vint  4 @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vint  0 @ M1 , 4 : Vlab  L @ M1 , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ M1 , 7 : Vint  0 @ H , 8 : Vint  0 @ M2 , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  8 @ M1 1 : Vint  8 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  9 @ L 4 : Vlab  M1 @ M2 5 : Vlab  M1 @ M1 6 : Vlab  H @ H 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vint  14 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 8 Stack2:  RetPC: 0 @ M1 RetLAB: L RetRegs: 0 : Vint  8 @ M1 1 : Vint  8 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  9 @ L 4 : Vlab  M1 @ M2 5 : Vlab  M1 @ M1 6 : Vlab  H @ H 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vint  14 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":169,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.031061888s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.894232+00:00","trial":7,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 0 6 1 : Store 0 6 2 : Store 0 6 3 : Store 0 6 4 : Store 0 6 5 : Store 0 6 6 : Store 0 6 7 : Store 0 6 8 : Store 0 6 9 : Store 0 6 10 : Store 0 6 11 : Store 0 6 12 : Store 0 6 13 : Store 0 6 14 : Store 0 6 15 : Store 0 6 16 : Store 0 6 17 : Store 0 6 18 : Store 0 6 19 : Store 0 6  PC: 6 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  4 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vptr  (f=(2 @ L);i=1) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vptr  (f=(1 @ L);i=0) @ H , 2 : Vptr  (f=(0 @ L);i=2) @ H , 3 : Vptr  (f=(0 @ L);i=2) @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vint  0 @ { M1 / H } , 2 : Vptr  (f=(2 @ L);i=1) @ { L / M1 } , Cont2 : 4 : Vptr  (f=(2 @ L);i=2) @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  0 @ H , 7 : Vptr  (f=(2 @ L);i=0) @ L , 8 : Vint  17 @ M1 , 9 : Vint  3 @ H ] Stack1:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=3) @ H 2 : Vint  15 @ L 3 : Vlab  H @ H 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=2) @ H 6 : Vint  0 @ M1 7 : Vptr  (f=(1 @ L);i=2) @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  -5 @ L  RetReg : 2 Stack2:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=3) @ H 2 : Vint  15 @ L 3 : Vlab  H @ H 4 : Vlab  H @ M1 5 : Vptr  (f=(0 @ L);i=2) @ H 6 : Vint  0 @ M1 7 : Vptr  (f=(1 @ L);i=2) @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vint  -5 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":58,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.022960901s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.906061+00:00","trial":8,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 1 8 1 : Store 1 8 2 : Store 1 8 3 : Store 1 8 4 : Store 1 8 5 : Store 1 8 6 : Store 1 8 7 : Store 1 8 8 : Store 1 8 9 : Store 1 8 10 : Store 1 8 11 : Store 1 8 12 : Store 1 8 13 : Store 1 8 14 : Store 1 8 15 : Store 1 8 16 : Store 1 8 17 : Store 1 8 18 : Store 1 8 19 : Store 1 8  PC: 12 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vlab  L @ M1 , 2 : Vint  3 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ L , 1 : Vint  0 @ L , 2 : Vlab  M1 @ L , 3 : Vint  2 @ H ] (2 @ L)DFR @ L : [ [ 0 : Vint  8 @ L , 1 : Vint  -5 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vlab  L @ M2 , 3 : Vint  0 @ M1 , 4 : Vlab  H @ H , 5 : Vlab  M1 @ M2 , 6 : Vlab  M1 @ M2 , 7 : Vint  2 @ H , 8 : Vlab  M2 @ M2 , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 3 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ M1 2 : Vlab  M1 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  14 @ L 6 : Vint  2 @ L 7 : Vptr  (f=(2 @ L);i=0) @ M1 8 : Vlab  M1 @ H 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 5 Stack2:  RetPC: 3 @ H RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ M1 2 : Vlab  M1 @ M2 3 : Vlab  M2 @ H 4 : Vptr  (f=(0 @ L);i=1) @ M2 5 : Vint  14 @ L 6 : Vint  2 @ L 7 : Vptr  (f=(2 @ L);i=0) @ M1 8 : Vlab  M1 @ H 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":113,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.015925169s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.912985+00:00","trial":9,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Store 8 3 1 : Store 8 3 2 : Store 8 3 3 : Store 8 3 4 : Store 8 3 5 : Store 8 3 6 : Store 8 3 7 : Store 8 3 8 : Store 8 3 9 : Store 8 3 10 : Store 8 3 11 : Store 8 3 12 : Store 8 3 13 : Store 8 3 14 : Store 8 3 15 : Store 8 3 16 : Store 8 3 17 : Store 8 3 18 : Store 8 3 19 : Store 8 3  PC: 17 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 2 : Vlab  M1 @ { M1 / L } , Cont2 : 4 : Vlab  M2 @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ M2 , 1 : Vint  18 @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vlab  L @ L , 2 : Vint  -1 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ L , 2 : Vlab  L @ M2 , 3 : Vint  0 @ M2 , 4 : Vint  0 @ L , 5 : Vlab  L @ L , 6 : Vlab  L @ H , 7 : Vptr  (f=(0 @ L);i=2) @ M1 , 8 : Vptr  (f=(2 @ L);i=1) @ M1 , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 6 @ L RetLAB: H RetRegs: 0 : Vlab  M2 @ H 1 : Vlab  L @ M1 2 : Vint  17 @ M1 3 : Vint  -1 @ L 4 : Vptr  (f=(2 @ L);i=2) @ M1 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  18 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  L @ H 9 : Vlab  H @ H  RetReg : 7 Stack2:  RetPC: 6 @ L RetLAB: H RetRegs: 0 : Vlab  M2 @ H 1 : Vlab  L @ M1 2 : Vint  17 @ M1 3 : Vint  -1 @ L 4 : Vptr  (f=(2 @ L);i=2) @ M1 5 : Vptr  (f=(0 @ L);i=1) @ L 6 : Vint  18 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vlab  L @ H 9 : Vlab  H @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":200,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.039352894s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.894003+00:00","trial":4,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Store 9 9 1 : Store 9 9 2 : Store 9 9 3 : Store 9 9 4 : Store 9 9 5 : Store 9 9 6 : Store 9 9 7 : Store 9 9 8 : Store 9 9 9 : Store 9 9 10 : Store 9 9 11 : Store 9 9 12 : Store 9 9 13 : Store 9 9 14 : Store 9 9 15 : Store 9 9 16 : Store 9 9 17 : Store 9 9 18 : Store 9 9 19 : Store 9 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(2 @ L);i=1) @ { M2 / M1 } , 2 : Vint  9 @ { M2 / M1 } , 3 : Vint  17 @ H , Cont2 : 5 : Vlab  H @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=3) @ H , 2 : Vlab  H @ { H / M2 } , 3 : Vint  4 @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  1 @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  M1 @ L , 2 : Vptr  (f=(0 @ L);i=3) @ { L / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  -1 @ L , 4 : Vint  0 @ L , 5 : Vint  -3 @ M2 , 6 : Vint  -3 @ M2 , 7 : Vlab  M1 @ H , 8 : Vlab  H @ H , 9 : Vptr  (f=(3 @ L);i=0) @ H ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  11 @ M1 4 : Vint  7 @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vptr  (f=(0 @ L);i=3) @ L 8 : Vlab  M1 @ M2 9 : Vlab  H @ L  RetReg : 7 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  11 @ M1 4 : Vint  7 @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vptr  (f=(0 @ L);i=3) @ L 8 : Vlab  M1 @ M2 9 : Vlab  H @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpStore_3"],"passed":254,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.050635099s","timeout":60.0,"timestamp":"2026-01-28T23:29:06.894509+00:00","trial":6,"workload":"IFC"},"hash":"085ee79911a00fc59a20bc6d6394cd711950d2ea"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 3 7 1 : Write 3 7  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vint  5 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ M2 , 5 : Vint  2 @ H , 6 : Vint  4 @ M1 , 7 : Vlab  H @ M2 , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vint  1 @ H ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  4 @ L 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vlab  M1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vlab  L @ M1 7 : Vlab  L @ H 8 : Vlab  M1 @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 3 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vint  4 @ L 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vlab  M1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vlab  L @ M1 7 : Vlab  L @ H 8 : Vlab  M1 @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":65,"property":"LLNI","strategy":"BespokeGenerator","time":"0.003073215s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.062736+00:00","trial":7,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 9 4 1 : Write 9 4  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vlab  L @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vint  0 @ M2 , 8 : Vint  1 @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  -1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M1 @ M2 3 : Vint  -4 @ H 4 : Vint  0 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  M2 @ H 7 : Vlab  H @ L 8 : Vlab  M1 @ M1 9 : Vlab  M2 @ L  RetReg : 7 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vint  -1 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  M1 @ M2 3 : Vint  -4 @ H 4 : Vint  0 @ H 5 : Vptr  (f=(0 @ L);i=0) @ M1 6 : Vlab  M2 @ H 7 : Vlab  H @ L 8 : Vlab  M1 @ M1 9 : Vlab  M2 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":43,"property":"LLNI","strategy":"BespokeGenerator","time":"0.002665997s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.062469+00:00","trial":0,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 7 1 1 : Write 7 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  1 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / L } , Cont2 : 3 : Vlab  M1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  1 @ M2 , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=1) @ H , 6 : Vlab  M1 @ M2 , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vint  0 @ H , 9 : Vint  3 @ L ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  1 @ H 2 : Vint  4 @ H 3 : Vlab  M2 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M2 @ M1 6 : Vlab  M2 @ L 7 : Vint  -1 @ M2 8 : Vint  2 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 7 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vint  1 @ H 2 : Vint  4 @ H 3 : Vlab  M2 @ M2 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M2 @ M1 6 : Vlab  M2 @ L 7 : Vint  -1 @ M2 8 : Vint  2 @ M2 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":43,"property":"LLNI","strategy":"BespokeGenerator","time":"0.003938198s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.062838+00:00","trial":5,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 6 8 1 : Write 6 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  H @ { L / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  M1 @ M1 , 5 : Vlab  L @ H , 6 : Vptr  (f=(0 @ L);i=0) @ M2 , 7 : Vint  1 @ M2 , 8 : Vlab  L @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ L ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  H @ M1 2 : Vint  1 @ L 3 : Vint  4 @ L 4 : Vint  -3 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vint  0 @ M1 8 : Vlab  H @ L 9 : Vint  0 @ L  RetReg : 0 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vlab  H @ M1 2 : Vint  1 @ L 3 : Vint  4 @ L 4 : Vint  -3 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vint  0 @ M1 8 : Vlab  H @ L 9 : Vint  0 @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":114,"property":"LLNI","strategy":"BespokeGenerator","time":"0.004412174s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.062654+00:00","trial":1,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 0 7 1 : Write 0 7  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 1 : Vlab  H @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  4 @ M1 , 7 : Vint  0 @ M1 , 8 : Vlab  M1 @ M2 , 9 : Vint  -1 @ L ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vint  1 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  L @ M1 4 : Vint  -1 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vlab  M2 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vlab  M2 @ M1  RetReg : 3 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vint  1 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  L @ M1 4 : Vint  -1 @ M1 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vlab  M2 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vlab  M2 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":97,"property":"LLNI","strategy":"BespokeGenerator","time":"0.014846087s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.062781+00:00","trial":6,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 8 4 1 : Write 8 4  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -5 @ { L / M1 } , 1 : Vint  -5 @ { M1 / H } , Cont2 : 3 : Vlab  L @ H  ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(1 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vlab  L @ L , 4 : Vint  0 @ H , 5 : Vint  2 @ M2 , 6 : Vlab  M1 @ M2 , 7 : Vint  0 @ M1 , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vint  0 @ M1 3 : Vint  0 @ M2 4 : Vlab  M1 @ L 5 : Vlab  M2 @ M1 6 : Vint  -2 @ L 7 : Vlab  H @ M2 8 : Vint  -5 @ M1 9 : Vint  4 @ M1  RetReg : 3 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vint  0 @ M1 3 : Vint  0 @ M2 4 : Vlab  M1 @ L 5 : Vlab  M2 @ M1 6 : Vint  -2 @ L 7 : Vlab  H @ M2 8 : Vint  -5 @ M1 9 : Vint  4 @ M1  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":175,"property":"LLNI","strategy":"BespokeGenerator","time":"0.018672943s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.062962+00:00","trial":9,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 1 6 1 : Write 1 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vint  1 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  3 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vlab  M1 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  1 @ H 4 : Vint  0 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  0 @ H 9 : Vint  1 @ M1  RetReg : 1 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  1 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  1 @ H 4 : Vint  0 @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vint  0 @ H 9 : Vint  1 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":158,"property":"LLNI","strategy":"BespokeGenerator","time":"0.022897959s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.062674+00:00","trial":2,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 4 7 1 : Write 4 7  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , Cont2 : 3 : Vlab  H @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vint  2 @ M2 , 1 : Vint  0 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vint  0 @ M1 , 6 : Vlab  M2 @ M2 , 7 : Vlab  M1 @ H , 8 : Vlab  L @ M1 , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  H @ L 2 : Vint  3 @ M2 3 : Vint  0 @ H 4 : Vlab  H @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  -5 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  1 @ H  RetReg : 7 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  H @ L 2 : Vint  3 @ M2 3 : Vint  0 @ H 4 : Vlab  H @ H 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  -5 @ M2 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  1 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":222,"property":"LLNI","strategy":"BespokeGenerator","time":"0.027647972s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.062964+00:00","trial":8,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 3 7 1 : Write 3 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  0 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ L , 1 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ M1 , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  1 @ M2 , 6 : Vlab  H @ L , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vint  4 @ L , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  M2 @ M1 2 : Vint  -4 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  H @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  M2 @ H  RetReg : 6 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  M2 @ M1 2 : Vint  -4 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ H 4 : Vlab  H @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  M2 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":369,"property":"LLNI","strategy":"BespokeGenerator","time":"0.028424978s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.265342+00:00","trial":3,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 1 8 1 : Write 1 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  -5 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  -2 @ L , 7 : Vint  3 @ L , 8 : Vint  1 @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vint  0 @ M2 1 : Vint  1 @ M2 2 : Vlab  H @ M2 3 : Vint  1 @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M2 @ H 6 : Vint  3 @ H 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 5 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vint  0 @ M2 1 : Vint  1 @ M2 2 : Vlab  H @ M2 3 : Vint  1 @ H 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vlab  M2 @ H 6 : Vint  3 @ H 7 : Vlab  L @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":390,"property":"LLNI","strategy":"BespokeGenerator","time":"0.029107809s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.266191+00:00","trial":4,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 7 5 1 : Write 7 5  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { L / M2 } , 1 : Vlab  H @ { M1 / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vint  -1 @ { M1 / H } , Cont2 : 3 : Vlab  M1 @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vlab  H @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vint  16 @ M2 , 6 : Vptr  (f=(0 @ L);i=1) @ M1 , 7 : Vptr  (f=(2 @ L);i=0) @ M1 , 8 : Vint  3 @ L , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  RetPC: 3 @ L RetLAB: M1 RetRegs: 0 : Vint  12 @ L 1 : Vint  5 @ M2 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vlab  L @ H 6 : Vint  13 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  -1 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 4 Stack2:  RetPC: 3 @ L RetLAB: M1 RetRegs: 0 : Vint  12 @ L 1 : Vint  5 @ M2 2 : Vint  0 @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vlab  L @ H 6 : Vint  13 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vint  -1 @ M1 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":67,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.010619879s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.314598+00:00","trial":5,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 6 5 1 : Write 6 5  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M2 , 1 : Vint  14 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ L , 1 : Vptr  (f=(2 @ L);i=1) @ { H / M1 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  L @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M1 , 1 : Vint  19 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(3 @ L);i=1) @ H , 5 : Vint  2 @ M2 , 6 : Vptr  (f=(3 @ L);i=0) @ H , 7 : Vptr  (f=(0 @ L);i=1) @ M1 , 8 : Vint  -3 @ L , 9 : Vint  0 @ H ] Stack1:  RetPC: 11 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  16 @ M2 2 : Vint  19 @ M1 3 : Vlab  M2 @ M2 4 : Vint  4 @ L 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vint  8 @ M2 7 : Vlab  M1 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 8 Stack2:  RetPC: 11 @ H RetLAB: M2 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  16 @ M2 2 : Vint  19 @ M1 3 : Vlab  M2 @ M2 4 : Vint  4 @ L 5 : Vptr  (f=(2 @ L);i=1) @ M2 6 : Vint  8 @ M2 7 : Vlab  M1 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":165,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.013926983s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.340297+00:00","trial":4,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 7 4 1 : Write 7 4  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { L / H } , 1 : Vptr  (f=(2 @ L);i=0) @ { H / M2 } , Cont2 : 3 : Vlab  M1 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ H , 1 : Vint  12 @ M1 ] (3 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / M1 } , 1 : Vptr  (f=(2 @ L);i=1) @ { M2 / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M2 , 5 : Vlab  H @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 17 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ L 1 : Vint  3 @ M2 2 : Vlab  H @ L 3 : Vint  3 @ M2 4 : Vlab  M1 @ M1 5 : Vlab  L @ M2 6 : Vint  2 @ M1 7 : Vint  -3 @ L 8 : Vint  14 @ H 9 : Vptr  (f=(2 @ L);i=1) @ L  RetReg : 8 Stack2:  RetPC: 17 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ L 1 : Vint  3 @ M2 2 : Vlab  H @ L 3 : Vint  3 @ M2 4 : Vlab  M1 @ M1 5 : Vlab  L @ M2 6 : Vint  2 @ M1 7 : Vint  -3 @ L 8 : Vint  14 @ H 9 : Vptr  (f=(2 @ L);i=1) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":818,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.063836098s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.314451+00:00","trial":1,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 2 0 1 : Write 2 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ M1 , 1 : Vint  3 @ L , Cont2 : 3 : Vint  6 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  17 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vint  0 @ L , 4 : Vlab  L @ M2 , 5 : Vptr  (f=(2 @ L);i=1) @ M1 , 6 : Vint  19 @ M2 , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vlab  L @ L , 9 : Vlab  M2 @ M2 ] Stack1:  RetPC: 10 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ L 1 : Vlab  H @ H 2 : Vlab  L @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  L @ M2 6 : Vint  -4 @ H 7 : Vint  3 @ M2 8 : Vint  2 @ L 9 : Vint  15 @ M2  RetReg : 4 Stack2:  RetPC: 10 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ L 1 : Vlab  H @ H 2 : Vlab  L @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  L @ M2 6 : Vint  -4 @ H 7 : Vint  3 @ M2 8 : Vint  2 @ L 9 : Vint  15 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":908,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.074353933s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.314496+00:00","trial":2,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 9 2 1 : Write 9 2  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  5 @ M2 , 1 : Vint  1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  L @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ M1 , 4 : Vlab  L @ M1 , 5 : Vint  0 @ M2 , 6 : Vlab  L @ H , 7 : Vlab  M2 @ M2 , 8 : Vlab  M1 @ L , 9 : Vptr  (f=(0 @ L);i=0) @ M1 ] Stack1:  RetPC: 5 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  M2 @ L 2 : Vint  0 @ H 3 : Vint  15 @ H 4 : Vint  4 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vlab  M1 @ H 8 : Vint  11 @ H 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 0 Stack2:  RetPC: 5 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vlab  M2 @ L 2 : Vint  0 @ H 3 : Vint  15 @ H 4 : Vint  4 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vlab  M1 @ H 8 : Vint  11 @ H 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":1289,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.113232136s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.314548+00:00","trial":7,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 5 2 1 : Write 5 2  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  M1 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ { H / L } , 1 : Vptr  (f=(3 @ L);i=0) @ M2 , Cont2 : 3 : Vlab  M1 @ M2  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ] (3 @ L)DFR @ H : [ [ 0 : Vlab  L @ { H / M2 } , 1 : Vint  -5 @ { M2 / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ M2 , 3 : Vlab  L @ M2 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vlab  H @ L , 7 : Vlab  M2 @ M2 , 8 : Vint  0 @ L , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 19 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vlab  H @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  7 @ M1 4 : Vlab  M2 @ H 5 : Vlab  H @ H 6 : Vlab  H @ M2 7 : Vint  15 @ H 8 : Vptr  (f=(3 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 3 Stack2:  RetPC: 19 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vlab  H @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  7 @ M1 4 : Vlab  M2 @ H 5 : Vlab  H @ H 6 : Vlab  H @ M2 7 : Vint  15 @ H 8 : Vptr  (f=(3 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":1417,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.140064001s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.314254+00:00","trial":0,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 3 3 1 : Write 3 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ { L / M1 } , 1 : Vint  18 @ { M2 / L } , Cont2 : 3 : Vlab  M1 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vptr  (f=(1 @ L);i=1) @ H , 4 : Vint  -5 @ H , 5 : Vptr  (f=(1 @ L);i=1) @ H , 6 : Vint  1 @ M2 , 7 : Vint  13 @ L , 8 : Vint  5 @ M2 , 9 : Vint  3 @ L ] Stack1:  RetPC: 19 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  H @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  -5 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vlab  M1 @ L 6 : Vint  3 @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vint  3 @ M2  RetReg : 0 Stack2:  RetPC: 19 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ L 1 : Vlab  H @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vint  -5 @ H 4 : Vptr  (f=(1 @ L);i=0) @ M1 5 : Vlab  M1 @ L 6 : Vint  3 @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vint  3 @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":1638,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.144963980s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.314576+00:00","trial":3,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 4 5 1 : Write 4 5  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vlab  M2 @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  7 @ { L / M1 } , Cont2 : 3 : Vlab  M2 @ H  ] (2 @ L)DFR @ L : [ [ 0 : Vint  3 @ M2 , 1 : Vlab  L @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vlab  L @ L , 6 : Vptr  (f=(0 @ L);i=1) @ H , 7 : Vlab  L @ M1 , 8 : Vint  14 @ M1 , 9 : Vlab  H @ H ] Stack1:  RetPC: 12 @ M2 RetLAB: L RetRegs: 0 : Vint  18 @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  L @ M2 3 : Vlab  M2 @ L 4 : Vlab  H @ L 5 : Vint  -5 @ M2 6 : Vint  3 @ H 7 : Vint  3 @ H 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vlab  H @ H  RetReg : 6 Stack2:  RetPC: 12 @ M2 RetLAB: L RetRegs: 0 : Vint  18 @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vlab  L @ M2 3 : Vlab  M2 @ L 4 : Vlab  H @ L 5 : Vint  -5 @ M2 6 : Vint  3 @ H 7 : Vint  3 @ H 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vlab  H @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":1595,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.112627983s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.363785+00:00","trial":9,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 4 5 1 : Write 4 5  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M2 / M1 } , 1 : Vlab  H @ { M2 / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M2 , 1 : Vlab  L @ { H / L } ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  H @ L ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  6 @ { H / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(2 @ L);i=0) @ H , 5 : Vlab  L @ H , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vlab  M2 @ M2 , 8 : Vint  8 @ M1 , 9 : Vint  -3 @ L ] Stack1:  RetPC: 14 @ H RetLAB: L RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vlab  H @ H 4 : Vint  0 @ M1 5 : Vptr  (f=(2 @ L);i=1) @ H 6 : Vlab  M1 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vint  15 @ H  RetReg : 4 Stack2:  RetPC: 14 @ H RetLAB: L RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vlab  H @ H 4 : Vint  0 @ M1 5 : Vptr  (f=(2 @ L);i=1) @ H 6 : Vlab  M1 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vint  15 @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":1240,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.110301971s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.314479+00:00","trial":6,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 6 3 1 : Write 6 3  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ { H / M1 } , 1 : Vptr  (f=(2 @ L);i=0) @ { L / M2 } , Cont2 : 3 : Vptr  (f=(3 @ L);i=1) @ H  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  16 @ M1 , 1 : Vlab  M2 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=1) @ H , Cont2 : 3 : Vint  2 @ M1  ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ H , 1 : Vptr  (f=(3 @ L);i=0) @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(1 @ L);i=0) @ H , 5 : Vint  4 @ L , 6 : Vptr  (f=(3 @ L);i=1) @ M1 , 7 : Vint  2 @ M1 , 8 : Vint  -4 @ L , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 15 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vint  8 @ H 2 : Vlab  H @ L 3 : Vlab  M1 @ M1 4 : Vlab  L @ M1 5 : Vlab  L @ M1 6 : Vint  9 @ H 7 : Vptr  (f=(2 @ L);i=1) @ H 8 : Vlab  M2 @ H 9 : Vint  10 @ M1  RetReg : 8 Stack2:  RetPC: 15 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vint  8 @ H 2 : Vlab  H @ L 3 : Vlab  M1 @ M1 4 : Vlab  L @ M1 5 : Vlab  L @ M1 6 : Vint  9 @ H 7 : Vptr  (f=(2 @ L);i=1) @ H 8 : Vlab  M2 @ H 9 : Vint  10 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":3218,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.195493937s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.314450+00:00","trial":8,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 2 9 1 : Write 2 9 2 : Write 2 9 3 : Write 2 9 4 : Write 2 9 5 : Write 2 9 6 : Write 2 9 7 : Write 2 9 8 : Write 2 9 9 : Write 2 9 10 : Write 2 9 11 : Write 2 9 12 : Write 2 9 13 : Write 2 9 14 : Write 2 9 15 : Write 2 9 16 : Write 2 9 17 : Write 2 9 18 : Write 2 9 19 : Write 2 9  PC: 10 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  2 @ H , 1 : Vint  8 @ { M2 / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=3) @ M2 , 1 : Vlab  M2 @ M2 , 2 : Vptr  (f=(3 @ L);i=2) @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  11 @ { L / M1 } , 1 : Vptr  (f=(3 @ L);i=0) @ { L / H } , 2 : Vptr  (f=(2 @ L);i=0) @ { M1 / H } , 3 : Vlab  M1 @ { L / H } , Cont2 : 5 : Vptr  (f=(1 @ L);i=2) @ H  ] (3 @ L)DFR @ L : [ [ 0 : Vint  1 @ M1 , 1 : Vlab  L @ L , 2 : Vint  -4 @ M2 , 3 : Vlab  H @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vptr  (f=(3 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vint  0 @ H , 6 : Vlab  H @ M2 , 7 : Vptr  (f=(3 @ L);i=0) @ L , 8 : Vint  7 @ H , 9 : Vlab  M1 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":45,"property":"LLNI","strategy":"TargetedGenerator","time":"0.016534090s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.521949+00:00","trial":0,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 8 1 1 : Write 8 1 2 : Write 8 1 3 : Write 8 1 4 : Write 8 1 5 : Write 8 1 6 : Write 8 1 7 : Write 8 1 8 : Write 8 1 9 : Write 8 1 10 : Write 8 1 11 : Write 8 1 12 : Write 8 1 13 : Write 8 1 14 : Write 8 1 15 : Write 8 1 16 : Write 8 1 17 : Write 8 1 18 : Write 8 1 19 : Write 8 1  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / H } , 1 : Vlab  M2 @ { M2 / L } , 2 : Vlab  H @ M1 , Cont2 : 4 : Vint  -4 @ L  ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  17 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vint  4 @ H , 6 : Vint  0 @ M1 , 7 : Vlab  H @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  8 @ M2 ] Stack1:  RetPC: 17 @ M1 RetLAB: M1 RetRegs: 0 : Vint  12 @ M1 1 : Vint  14 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  L @ M2 5 : Vint  16 @ L 6 : Vint  15 @ M1 7 : Vlab  H @ M1 8 : Vlab  M2 @ L 9 : Vint  10 @ L  RetReg : 2 Stack2:  RetPC: 17 @ M1 RetLAB: M1 RetRegs: 0 : Vint  12 @ M1 1 : Vint  14 @ H 2 : Vint  0 @ M1 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  L @ M2 5 : Vint  16 @ L 6 : Vint  15 @ M1 7 : Vlab  H @ M1 8 : Vlab  M2 @ L 9 : Vint  10 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":36,"property":"LLNI","strategy":"TargetedGenerator","time":"0.006101131s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.522454+00:00","trial":3,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 8 1 1 : Write 8 1 2 : Write 8 1 3 : Write 8 1 4 : Write 8 1 5 : Write 8 1 6 : Write 8 1 7 : Write 8 1 8 : Write 8 1 9 : Write 8 1 10 : Write 8 1 11 : Write 8 1 12 : Write 8 1 13 : Write 8 1 14 : Write 8 1 15 : Write 8 1 16 : Write 8 1 17 : Write 8 1 18 : Write 8 1 19 : Write 8 1  PC: 8 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vlab  L @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (2 @ L)DFR @ H : [ [ 0 : Vint  9 @ { M2 / H } , 1 : Vint  18 @ { H / M1 } , 2 : Vptr  (f=(3 @ L);i=0) @ M2 , 3 : Vlab  L @ { L / H } , Cont2 : 5 : Vlab  M1 @ M2  ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M2 / H } , 1 : Vlab  M2 @ { L / M2 } , 2 : Vptr  (f=(3 @ L);i=0) @ { M2 / M1 } , 3 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , Cont2 : 5 : Vlab  L @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  -5 @ L , 4 : Vlab  M2 @ H , 5 : Vint  5 @ M2 , 6 : Vint  18 @ H , 7 : Vlab  H @ L , 8 : Vptr  (f=(1 @ L);i=1) @ M2 , 9 : Vint  14 @ M1 ] Stack1:  RetPC: 14 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=2) @ M1 1 : Vint  7 @ M2 2 : Vlab  M2 @ M2 3 : Vint  18 @ L 4 : Vint  3 @ M1 5 : Vint  0 @ L 6 : Vptr  (f=(3 @ L);i=0) @ L 7 : Vlab  H @ L 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  12 @ M1  RetReg : 6 Stack2:  RetPC: 14 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(2 @ L);i=2) @ M1 1 : Vint  7 @ M2 2 : Vlab  M2 @ M2 3 : Vint  18 @ L 4 : Vint  3 @ M1 5 : Vint  0 @ L 6 : Vptr  (f=(3 @ L);i=0) @ L 7 : Vlab  H @ L 8 : Vptr  (f=(1 @ L);i=0) @ M2 9 : Vint  12 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":33,"property":"LLNI","strategy":"TargetedGenerator","time":"0.015913010s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.522347+00:00","trial":6,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 6 4 1 : Write 6 4 2 : Write 6 4 3 : Write 6 4 4 : Write 6 4 5 : Write 6 4 6 : Write 6 4 7 : Write 6 4 8 : Write 6 4 9 : Write 6 4 10 : Write 6 4 11 : Write 6 4 12 : Write 6 4 13 : Write 6 4 14 : Write 6 4 15 : Write 6 4 16 : Write 6 4 17 : Write 6 4 18 : Write 6 4 19 : Write 6 4  PC: 9 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ M2 , 1 : Vlab  H @ M2 , 2 : Vlab  H @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  M1 @ H , 5 : Vptr  (f=(1 @ L);i=1) @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vint  -4 @ H , 9 : Vint  0 @ H ] Stack1:  RetPC: 8 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  6 @ L 2 : Vint  -4 @ M2 3 : Vlab  M1 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=2) @ M2 8 : Vint  7 @ L 9 : Vint  11 @ M1  RetReg : 6 Stack2:  RetPC: 8 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  6 @ L 2 : Vint  -4 @ M2 3 : Vlab  M1 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ M2 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  H @ M1 7 : Vptr  (f=(0 @ L);i=2) @ M2 8 : Vint  7 @ L 9 : Vint  11 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":57,"property":"LLNI","strategy":"TargetedGenerator","time":"0.021792889s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.522803+00:00","trial":4,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 6 8 1 : Write 6 8 2 : Write 6 8 3 : Write 6 8 4 : Write 6 8 5 : Write 6 8 6 : Write 6 8 7 : Write 6 8 8 : Write 6 8 9 : Write 6 8 10 : Write 6 8 11 : Write 6 8 12 : Write 6 8 13 : Write 6 8 14 : Write 6 8 15 : Write 6 8 16 : Write 6 8 17 : Write 6 8 18 : Write 6 8 19 : Write 6 8  PC: 14 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vint  1 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ M2 , 1 : Vptr  (f=(1 @ L);i=2) @ M1 , 2 : Vint  2 @ H , 3 : Vptr  (f=(1 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ H , 3 : Vlab  M2 @ H , 4 : Vlab  L @ H , 5 : Vlab  L @ H , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vlab  M2 @ H , 8 : Vint  5 @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 18 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vlab  M2 @ H 2 : Vint  -3 @ H 3 : Vptr  (f=(0 @ L);i=2) @ M1 4 : Vint  17 @ H 5 : Vlab  L @ H 6 : Vlab  H @ M1 7 : Vlab  M2 @ H 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 9 Stack2:  RetPC: 18 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ L 1 : Vlab  M2 @ H 2 : Vint  -3 @ H 3 : Vptr  (f=(0 @ L);i=2) @ M1 4 : Vint  17 @ H 5 : Vlab  L @ H 6 : Vlab  H @ M1 7 : Vlab  M2 @ H 8 : Vptr  (f=(0 @ L);i=1) @ H 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":72,"property":"LLNI","strategy":"TargetedGenerator","time":"0.019591808s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.522541+00:00","trial":7,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 3 4 1 : Write 3 4 2 : Write 3 4 3 : Write 3 4 4 : Write 3 4 5 : Write 3 4 6 : Write 3 4 7 : Write 3 4 8 : Write 3 4 9 : Write 3 4 10 : Write 3 4 11 : Write 3 4 12 : Write 3 4 13 : Write 3 4 14 : Write 3 4 15 : Write 3 4 16 : Write 3 4 17 : Write 3 4 18 : Write 3 4 19 : Write 3 4  PC: 12 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vlab  H @ H ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vint  16 @ M2 , 2 : Vint  -1 @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  6 @ L , 1 : Vint  -4 @ M2 , 2 : Vlab  M1 @ L , 3 : Vint  -3 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ M2 , 4 : Vint  0 @ M1 , 5 : Vlab  L @ L , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vptr  (f=(2 @ L);i=2) @ M1 , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 18 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vptr  (f=(2 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  18 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  -5 @ H 7 : Vint  17 @ H 8 : Vint  -3 @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 5 Stack2:  RetPC: 18 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vptr  (f=(2 @ L);i=1) @ L 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vint  18 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vint  -5 @ H 7 : Vint  17 @ H 8 : Vint  -3 @ L 9 : Vptr  (f=(0 @ L);i=1) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":15,"property":"LLNI","strategy":"TargetedGenerator","time":"0.005874157s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.738517+00:00","trial":9,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 2 7 1 : Write 2 7 2 : Write 2 7 3 : Write 2 7 4 : Write 2 7 5 : Write 2 7 6 : Write 2 7 7 : Write 2 7 8 : Write 2 7 9 : Write 2 7 10 : Write 2 7 11 : Write 2 7 12 : Write 2 7 13 : Write 2 7 14 : Write 2 7 15 : Write 2 7 16 : Write 2 7 17 : Write 2 7 18 : Write 2 7 19 : Write 2 7  PC: 17 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vlab  M1 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ L , 1 : Vint  0 @ L , 2 : Vint  4 @ H , 3 : Vptr  (f=(0 @ L);i=1) @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { M2 / M1 } , 1 : Vptr  (f=(2 @ L);i=1) @ L , 2 : Vint  7 @ M2 , 3 : Vint  0 @ { H / L } , Cont2 : 5 : Vptr  (f=(2 @ L);i=2) @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  1 @ H , 4 : Vptr  (f=(2 @ L);i=3) @ L , 5 : Vlab  H @ M1 , 6 : Vint  13 @ M2 , 7 : Vlab  M1 @ M2 , 8 : Vint  0 @ H , 9 : Vptr  (f=(0 @ L);i=1) @ H ] Stack1:  RetPC: 4 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ L 1 : Vlab  H @ L 2 : Vlab  M2 @ L 3 : Vint  2 @ M1 4 : Vint  4 @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(2 @ L);i=1) @ L 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vint  -4 @ M2 9 : Vlab  M2 @ L  RetReg : 4 Stack2:  RetPC: 4 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ L 1 : Vlab  H @ L 2 : Vlab  M2 @ L 3 : Vint  2 @ M1 4 : Vint  4 @ L 5 : Vlab  H @ M2 6 : Vptr  (f=(2 @ L);i=1) @ L 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vint  -4 @ M2 9 : Vlab  M2 @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":84,"property":"LLNI","strategy":"TargetedGenerator","time":"0.030993938s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.522305+00:00","trial":1,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 6 3 1 : Write 6 3 2 : Write 6 3 3 : Write 6 3 4 : Write 6 3 5 : Write 6 3 6 : Write 6 3 7 : Write 6 3 8 : Write 6 3 9 : Write 6 3 10 : Write 6 3 11 : Write 6 3 12 : Write 6 3 13 : Write 6 3 14 : Write 6 3 15 : Write 6 3 16 : Write 6 3 17 : Write 6 3 18 : Write 6 3 19 : Write 6 3  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vint  6 @ L , 2 : Vlab  M2 @ H , 3 : Vptr  (f=(1 @ L);i=2) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M2 / H } , 1 : Vptr  (f=(2 @ L);i=1) @ { M2 / M1 } , 2 : Vlab  H @ { M1 / L } , Cont2 : 4 : Vptr  (f=(2 @ L);i=0) @ M1  ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ H , 1 : Vlab  H @ M2 , 2 : Vptr  (f=(1 @ L);i=1) @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vlab  M2 @ M1 , 4 : Vptr  (f=(2 @ L);i=0) @ H , 5 : Vptr  (f=(2 @ L);i=0) @ M1 , 6 : Vptr  (f=(1 @ L);i=1) @ H , 7 : Vptr  (f=(0 @ L);i=2) @ M2 , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vint  7 @ L ] Stack1:  RetPC: 15 @ M1 RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vptr  (f=(2 @ L);i=1) @ H 4 : Vlab  H @ L 5 : Vint  7 @ M1 6 : Vlab  H @ M2 7 : Vlab  M1 @ M2 8 : Vptr  (f=(2 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=3) @ M2  RetReg : 0 Stack2:  RetPC: 15 @ M1 RetLAB: L RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vptr  (f=(2 @ L);i=1) @ H 4 : Vlab  H @ L 5 : Vint  7 @ M1 6 : Vlab  H @ M2 7 : Vlab  M1 @ M2 8 : Vptr  (f=(2 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=3) @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":14,"property":"LLNI","strategy":"TargetedGenerator","time":"0.004601002s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.738340+00:00","trial":8,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 6 5 1 : Write 6 5 2 : Write 6 5 3 : Write 6 5 4 : Write 6 5 5 : Write 6 5 6 : Write 6 5 7 : Write 6 5 8 : Write 6 5 9 : Write 6 5 10 : Write 6 5 11 : Write 6 5 12 : Write 6 5 13 : Write 6 5 14 : Write 6 5 15 : Write 6 5 16 : Write 6 5 17 : Write 6 5 18 : Write 6 5 19 : Write 6 5  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ L , 1 : Vlab  H @ { M1 / L } , Cont2 : 3 : Vint  16 @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ H , 1 : Vptr  (f=(2 @ L);i=2) @ L , 2 : Vint  6 @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ L , 1 : Vint  5 @ L , 2 : Vint  8 @ L , 3 : Vint  0 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  L @ M1 , 2 : Vptr  (f=(2 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(2 @ L);i=0) @ M1 , 7 : Vlab  L @ M1 , 8 : Vint  0 @ M2 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 12 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vint  16 @ M2 2 : Vint  -5 @ H 3 : Vptr  (f=(2 @ L);i=3) @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  9 @ L 7 : Vlab  H @ H 8 : Vlab  M1 @ H 9 : Vlab  L @ L  RetReg : 5 Stack2:  RetPC: 12 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vint  16 @ M2 2 : Vint  -5 @ H 3 : Vptr  (f=(2 @ L);i=3) @ M2 4 : Vlab  H @ M1 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  9 @ L 7 : Vlab  H @ H 8 : Vlab  M1 @ H 9 : Vlab  L @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":124,"property":"LLNI","strategy":"TargetedGenerator","time":"0.038481951s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.522535+00:00","trial":2,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 0 1 1 : Write 0 1 2 : Write 0 1 3 : Write 0 1 4 : Write 0 1 5 : Write 0 1 6 : Write 0 1 7 : Write 0 1 8 : Write 0 1 9 : Write 0 1 10 : Write 0 1 11 : Write 0 1 12 : Write 0 1 13 : Write 0 1 14 : Write 0 1 15 : Write 0 1 16 : Write 0 1 17 : Write 0 1 18 : Write 0 1 19 : Write 0 1  PC: 16 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=3) @ { L / M2 } , 1 : Vint  5 @ { L / H } , 2 : Vlab  H @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(2 @ L);i=3) @ H , 2 : Vlab  M1 @ M2 , 3 : Vint  1 @ H ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 2 : Vptr  (f=(3 @ L);i=0) @ L , 3 : Vptr  (f=(2 @ L);i=0) @ L , Cont2 : 5 : Vptr  (f=(3 @ L);i=1) @ L  ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  3 @ M1 , 1 : Vptr  (f=(2 @ L);i=2) @ H , 2 : Vlab  M1 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(3 @ L);i=0) @ M1 , 1 : Vint  0 @ M2 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  8 @ L , 6 : Vlab  M2 @ H , 7 : Vlab  H @ M1 , 8 : Vint  -5 @ M2 , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ L 1 : Vlab  L @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=2) @ H 4 : Vlab  H @ M1 5 : Vptr  (f=(3 @ L);i=0) @ L 6 : Vlab  M2 @ L 7 : Vint  -2 @ H 8 : Vlab  H @ L 9 : Vint  10 @ H  RetReg : 5 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ L 1 : Vlab  L @ L 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(0 @ L);i=2) @ H 4 : Vlab  H @ M1 5 : Vptr  (f=(3 @ L);i=0) @ L 6 : Vlab  M2 @ L 7 : Vint  -2 @ H 8 : Vlab  H @ L 9 : Vint  10 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":82,"property":"LLNI","strategy":"TargetedGenerator","time":"0.033472061s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.522228+00:00","trial":5,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 9 0 1 : Write 9 0 2 : Write 9 0 3 : Write 9 0 4 : Write 9 0 5 : Write 9 0 6 : Write 9 0 7 : Write 9 0 8 : Write 9 0 9 : Write 9 0 10 : Write 9 0 11 : Write 9 0 12 : Write 9 0 13 : Write 9 0 14 : Write 9 0 15 : Write 9 0 16 : Write 9 0 17 : Write 9 0 18 : Write 9 0 19 : Write 9 0  PC: 12 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(2 @ L);i=1) @ M2 , 2 : Vint  0 @ L , 3 : Vint  4 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  -1 @ H , 1 : Vptr  (f=(2 @ L);i=1) @ M1 , 2 : Vint  18 @ M1 ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vlab  H @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(2 @ L);i=0) @ M1 , 5 : Vptr  (f=(2 @ L);i=2) @ M1 , 6 : Vint  1 @ M2 , 7 : Vint  2 @ H , 8 : Vlab  M1 @ M1 , 9 : Vptr  (f=(3 @ L);i=1) @ H ] Stack1:  RetPC: 17 @ M2 RetLAB: L RetRegs: 0 : Vint  -2 @ L 1 : Vint  7 @ H 2 : Vlab  L @ M2 3 : Vint  -5 @ H 4 : Vptr  (f=(3 @ L);i=0) @ L 5 : Vlab  M2 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  18 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  M2 @ H  RetReg : 0 Stack2:  RetPC: 17 @ M2 RetLAB: L RetRegs: 0 : Vint  -2 @ L 1 : Vint  7 @ H 2 : Vlab  L @ M2 3 : Vint  -5 @ H 4 : Vptr  (f=(3 @ L);i=0) @ L 5 : Vlab  M2 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vint  18 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ M2 9 : Vlab  M2 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":9,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.006347179s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.764231+00:00","trial":0,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 6 1 1 : Write 6 1 2 : Write 6 1 3 : Write 6 1 4 : Write 6 1 5 : Write 6 1 6 : Write 6 1 7 : Write 6 1 8 : Write 6 1 9 : Write 6 1 10 : Write 6 1 11 : Write 6 1 12 : Write 6 1 13 : Write 6 1 14 : Write 6 1 15 : Write 6 1 16 : Write 6 1 17 : Write 6 1 18 : Write 6 1 19 : Write 6 1  PC: 5 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M2 , 1 : Vlab  M1 @ M1 , 2 : Vint  4 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ H , 1 : Vptr  (f=(1 @ L);i=1) @ M1 , 2 : Vptr  (f=(1 @ L);i=2) @ H ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=2) @ M1 , 1 : Vlab  H @ { H / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ L  ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ H , 2 : Vlab  H @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ M2 , 7 : Vlab  M1 @ L , 8 : Vint  15 @ L , 9 : Vlab  M1 @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":70,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.011706829s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.764306+00:00","trial":1,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 9 5 1 : Write 9 5 2 : Write 9 5 3 : Write 9 5 4 : Write 9 5 5 : Write 9 5 6 : Write 9 5 7 : Write 9 5 8 : Write 9 5 9 : Write 9 5 10 : Write 9 5 11 : Write 9 5 12 : Write 9 5 13 : Write 9 5 14 : Write 9 5 15 : Write 9 5 16 : Write 9 5 17 : Write 9 5 18 : Write 9 5 19 : Write 9 5  PC: 19 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  3 @ { M2 / M1 } , 1 : Vlab  H @ { H / L } , Cont2 : 3 : Vptr  (f=(2 @ L);i=1) @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vlab  M2 @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ H , 1 : Vint  19 @ M2 , 2 : Vint  -3 @ M2 , 3 : Vptr  (f=(1 @ L);i=0) @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vint  -1 @ M1 , 1 : Vint  1 @ M1 , 2 : Vlab  H @ M1 , 3 : Vlab  M2 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  5 @ H , 5 : Vint  8 @ M1 , 6 : Vlab  M1 @ H , 7 : Vptr  (f=(3 @ L);i=1) @ L , 8 : Vptr  (f=(3 @ L);i=3) @ L , 9 : Vptr  (f=(3 @ L);i=3) @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":50,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.020765066s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.764486+00:00","trial":7,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 6 1 1 : Write 6 1 2 : Write 6 1 3 : Write 6 1 4 : Write 6 1 5 : Write 6 1 6 : Write 6 1 7 : Write 6 1 8 : Write 6 1 9 : Write 6 1 10 : Write 6 1 11 : Write 6 1 12 : Write 6 1 13 : Write 6 1 14 : Write 6 1 15 : Write 6 1 16 : Write 6 1 17 : Write 6 1 18 : Write 6 1 19 : Write 6 1  PC: 10 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ { L / M1 } , 1 : Vint  3 @ { M2 / H } , Cont2 : 3 : Vlab  M1 @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vint  6 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vlab  L @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , 2 : Vint  11 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vptr  (f=(0 @ L);i=0) @ H , 5 : Vlab  M1 @ L , 6 : Vptr  (f=(2 @ L);i=0) @ H , 7 : Vlab  L @ L , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vptr  (f=(2 @ L);i=1) @ L ] Stack1:  RetPC: 4 @ L RetLAB: H RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(2 @ L);i=1) @ M2 2 : Vint  -4 @ L 3 : Vlab  L @ H 4 : Vint  -5 @ M1 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  L @ H 7 : Vlab  M1 @ H 8 : Vint  9 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 2 Stack2:  RetPC: 4 @ L RetLAB: H RetRegs: 0 : Vlab  M2 @ H 1 : Vptr  (f=(2 @ L);i=1) @ M2 2 : Vint  -4 @ L 3 : Vlab  L @ H 4 : Vint  -5 @ M1 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  L @ H 7 : Vlab  M1 @ H 8 : Vint  9 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":119,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.037714958s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.764464+00:00","trial":6,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 2 2 1 : Write 2 2 2 : Write 2 2 3 : Write 2 2 4 : Write 2 2 5 : Write 2 2 6 : Write 2 2 7 : Write 2 2 8 : Write 2 2 9 : Write 2 2 10 : Write 2 2 11 : Write 2 2 12 : Write 2 2 13 : Write 2 2 14 : Write 2 2 15 : Write 2 2 16 : Write 2 2 17 : Write 2 2 18 : Write 2 2 19 : Write 2 2  PC: 6 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  16 @ M1 , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M2 , 1 : Vptr  (f=(1 @ L);i=2) @ L , 2 : Vptr  (f=(2 @ L);i=0) @ L , 3 : Vint  10 @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=3) @ H , 1 : Vint  14 @ M1 ] (3 @ L)DFR @ H : [ [ 0 : Vint  -1 @ { L / M1 } , 1 : Vint  13 @ { M2 / L } , 2 : Vint  7 @ { L / H } , 3 : Vint  19 @ { M1 / M2 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ M2 , 3 : Vlab  L @ M1 , 4 : Vint  0 @ M2 , 5 : Vlab  M2 @ M2 , 6 : Vptr  (f=(2 @ L);i=0) @ L , 7 : Vptr  (f=(3 @ L);i=3) @ M2 , 8 : Vint  -3 @ L , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 14 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ L 1 : Vptr  (f=(2 @ L);i=0) @ M2 2 : Vint  11 @ M2 3 : Vptr  (f=(3 @ L);i=1) @ L 4 : Vptr  (f=(3 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=2) @ M2 6 : Vint  2 @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M1 @ M2  RetReg : 2 Stack2:  RetPC: 14 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ L 1 : Vptr  (f=(2 @ L);i=0) @ M2 2 : Vint  11 @ M2 3 : Vptr  (f=(3 @ L);i=1) @ L 4 : Vptr  (f=(3 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=2) @ M2 6 : Vint  2 @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M1 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":60,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.039566994s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.764478+00:00","trial":2,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 1 1 1 : Write 1 1 2 : Write 1 1 3 : Write 1 1 4 : Write 1 1 5 : Write 1 1 6 : Write 1 1 7 : Write 1 1 8 : Write 1 1 9 : Write 1 1 10 : Write 1 1 11 : Write 1 1 12 : Write 1 1 13 : Write 1 1 14 : Write 1 1 15 : Write 1 1 16 : Write 1 1 17 : Write 1 1 18 : Write 1 1 19 : Write 1 1  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -3 @ L , 1 : Vint  0 @ M2 , 2 : Vlab  H @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vint  9 @ M1 , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vlab  L @ M2 ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=2) @ { H / L } , 2 : Vlab  L @ { M2 / H } , 3 : Vint  9 @ { M2 / H } , Cont2 : 5 : Vint  2 @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vlab  L @ M1 , 3 : Vptr  (f=(2 @ L);i=0) @ L , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vlab  L @ L , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vlab  H @ H , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 11 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  H @ L 3 : Vint  16 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  M2 @ M2 6 : Vint  2 @ H 7 : Vlab  M2 @ M2 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vint  18 @ M2  RetReg : 8 Stack2:  RetPC: 11 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(0 @ L);i=0) @ H 2 : Vlab  H @ L 3 : Vint  16 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  M2 @ M2 6 : Vint  2 @ H 7 : Vlab  M2 @ M2 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vint  18 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":86,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.039004087s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.764381+00:00","trial":5,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 2 9 1 : Write 2 9 2 : Write 2 9 3 : Write 2 9 4 : Write 2 9 5 : Write 2 9 6 : Write 2 9 7 : Write 2 9 8 : Write 2 9 9 : Write 2 9 10 : Write 2 9 11 : Write 2 9 12 : Write 2 9 13 : Write 2 9 14 : Write 2 9 15 : Write 2 9 16 : Write 2 9 17 : Write 2 9 18 : Write 2 9 19 : Write 2 9  PC: 18 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  14 @ M1 , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(1 @ L);i=1) @ M1 , 3 : Vlab  M2 @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ H , 1 : Vptr  (f=(2 @ L);i=1) @ H , 2 : Vint  -4 @ H ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M2 , 1 : Vint  3 @ M1 , 2 : Vint  5 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vptr  (f=(3 @ L);i=1) @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vlab  H @ H , 6 : Vint  0 @ M2 , 7 : Vint  -3 @ M2 , 8 : Vint  1 @ M2 , 9 : Vint  5 @ M2 ] Stack1:  RetPC: 7 @ M1 RetLAB: L RetRegs: 0 : Vlab  M2 @ H 1 : Vint  1 @ H 2 : Vlab  M2 @ L 3 : Vptr  (f=(2 @ L);i=1) @ M2 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vint  10 @ M2 6 : Vlab  H @ L 7 : Vlab  H @ L 8 : Vlab  H @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 9 Stack2:  RetPC: 7 @ M1 RetLAB: L RetRegs: 0 : Vlab  M2 @ H 1 : Vint  1 @ H 2 : Vlab  M2 @ L 3 : Vptr  (f=(2 @ L);i=1) @ M2 4 : Vptr  (f=(2 @ L);i=1) @ M2 5 : Vint  10 @ M2 6 : Vlab  H @ L 7 : Vlab  H @ L 8 : Vlab  H @ M1 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":170,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.049289942s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.764393+00:00","trial":8,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 0 9 1 : Write 0 9 2 : Write 0 9 3 : Write 0 9 4 : Write 0 9 5 : Write 0 9 6 : Write 0 9 7 : Write 0 9 8 : Write 0 9 9 : Write 0 9 10 : Write 0 9 11 : Write 0 9 12 : Write 0 9 13 : Write 0 9 14 : Write 0 9 15 : Write 0 9 16 : Write 0 9 17 : Write 0 9 18 : Write 0 9 19 : Write 0 9  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M1 / M2 } , 1 : Vlab  M2 @ { H / M1 } , 2 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , 3 : Vint  5 @ { M1 / M2 } , Cont2 : 5 : Vptr  (f=(0 @ L);i=1) @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -3 @ { L / M1 } , 1 : Vint  6 @ H ] (2 @ L)DFR @ L : [ [ 0 : Vint  5 @ L , 1 : Vlab  H @ M1 ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=3) @ { L / M2 } , 1 : Vptr  (f=(0 @ L);i=3) @ M1 , 2 : Vlab  M2 @ M2 , 3 : Vlab  L @ { H / M2 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  4 @ M1 , 4 : Vint  5 @ L , 5 : Vint  -5 @ L , 6 : Vint  3 @ M2 , 7 : Vint  0 @ M1 , 8 : Vlab  M2 @ M2 , 9 : Vint  -4 @ H ] Stack1:  RetPC: 15 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  1 @ M1 2 : Vint  0 @ L 3 : Vint  4 @ L 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vptr  (f=(2 @ L);i=1) @ H 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vptr  (f=(0 @ L);i=2) @ H 8 : Vptr  (f=(3 @ L);i=1) @ M1 9 : Vlab  H @ M2  RetReg : 9 Stack2:  RetPC: 15 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  1 @ M1 2 : Vint  0 @ L 3 : Vint  4 @ L 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vptr  (f=(2 @ L);i=1) @ H 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vptr  (f=(0 @ L);i=2) @ H 8 : Vptr  (f=(3 @ L);i=1) @ M1 9 : Vlab  H @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":91,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.029107809s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.787456+00:00","trial":3,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 8 5 1 : Write 8 5 2 : Write 8 5 3 : Write 8 5 4 : Write 8 5 5 : Write 8 5 6 : Write 8 5 7 : Write 8 5 8 : Write 8 5 9 : Write 8 5 10 : Write 8 5 11 : Write 8 5 12 : Write 8 5 13 : Write 8 5 14 : Write 8 5 15 : Write 8 5 16 : Write 8 5 17 : Write 8 5 18 : Write 8 5 19 : Write 8 5  PC: 11 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ { L / M2 } , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , Cont2 : 3 : Vint  10 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { M2 / L } , 1 : Vint  15 @ L , 2 : Vptr  (f=(1 @ L);i=1) @ M1 , Cont2 : 4 : Vptr  (f=(3 @ L);i=1) @ H  ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ L , 1 : Vint  5 @ M2 , 2 : Vlab  M1 @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ H , 1 : Vlab  M1 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ M2 , 6 : Vint  4 @ M2 , 7 : Vlab  M2 @ M2 , 8 : Vptr  (f=(3 @ L);i=1) @ H , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=2) @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  16 @ M2 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vlab  M1 @ H 5 : Vlab  M2 @ L 6 : Vint  0 @ M1 7 : Vlab  M1 @ H 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  5 @ L  RetReg : 1 Stack2:  RetPC: 16 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=2) @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vint  16 @ M2 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vlab  M1 @ H 5 : Vlab  M2 @ L 6 : Vint  0 @ M1 7 : Vlab  M1 @ H 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  5 @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":69,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.022650003s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.788512+00:00","trial":4,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 3 2 1 : Write 3 2 2 : Write 3 2 3 : Write 3 2 4 : Write 3 2 5 : Write 3 2 6 : Write 3 2 7 : Write 3 2 8 : Write 3 2 9 : Write 3 2 10 : Write 3 2 11 : Write 3 2 12 : Write 3 2 13 : Write 3 2 14 : Write 3 2 15 : Write 3 2 16 : Write 3 2 17 : Write 3 2 18 : Write 3 2 19 : Write 3 2  PC: 11 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vlab  H @ L , 2 : Vlab  H @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { L / M2 } , 1 : Vlab  M1 @ L , Cont2 : 3 : Vint  17 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vint  16 @ H , 6 : Vint  2 @ M1 , 7 : Vint  -5 @ M2 , 8 : Vint  -3 @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  RetPC: 4 @ L RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 8 Stack2:  RetPC: 4 @ L RetLAB: L RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_1"],"passed":268,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.051465988s","timeout":60.0,"timestamp":"2026-01-28T23:29:38.764425+00:00","trial":9,"workload":"IFC"},"hash":"07503cafefdbf5853cf8162eece3d6b6f8bfdd2e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 0 5 1 : Write 0 5  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ L , 1 : Vint  1 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { H / M1 } , 1 : Vptr  (f=(1 @ L);i=0) @ L , Cont2 : 3 : Vint  2 @ L  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  0 @ H , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vint  -5 @ M2 , 9 : Vint  0 @ L ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  1 @ L 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  1 @ M2 5 : Vint  0 @ H 6 : Vint  -1 @ L 7 : Vlab  L @ M1 8 : Vint  1 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 1 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  1 @ L 2 : Vint  0 @ M1 3 : Vptr  (f=(0 @ L);i=1) @ L 4 : Vint  1 @ M2 5 : Vint  0 @ H 6 : Vint  -1 @ L 7 : Vlab  L @ M1 8 : Vint  1 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":28,"property":"LLNI","strategy":"BespokeGenerator","time":"0.003551006s","timeout":60.0,"timestamp":"2026-01-28T23:30:11.997906+00:00","trial":1,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 1 5 1 : Write 1 5  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  L @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ { H / L } , Cont2 : 3 : Vint  0 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vlab  M2 @ M1 , 7 : Vint  2 @ M1 , 8 : Vlab  M1 @ M2 , 9 : Vlab  H @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":101,"property":"LLNI","strategy":"BespokeGenerator","time":"0.012617111s","timeout":60.0,"timestamp":"2026-01-28T23:30:11.997772+00:00","trial":2,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 7 9 1 : Write 7 9  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -1 @ M2 , 1 : Vint  0 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vint  0 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=1) @ L , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vlab  M1 @ H , 9 : Vint  1 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":50,"property":"LLNI","strategy":"BespokeGenerator","time":"0.004374981s","timeout":60.0,"timestamp":"2026-01-28T23:30:11.997971+00:00","trial":3,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 0 4 1 : Write 0 4  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { L / M2 } , 1 : Vlab  M2 @ M2 , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vint  0 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M1 , 4 : Vint  0 @ M2 , 5 : Vint  0 @ L , 6 : Vlab  L @ L , 7 : Vlab  H @ H , 8 : Vlab  L @ M2 , 9 : Vint  -5 @ M2 ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  -3 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  -4 @ L 4 : Vlab  L @ H 5 : Vint  1 @ M2 6 : Vlab  M2 @ L 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vlab  L @ L 9 : Vlab  M2 @ M1  RetReg : 8 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  -3 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vint  -4 @ L 4 : Vlab  L @ H 5 : Vint  1 @ M2 6 : Vlab  M2 @ L 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vlab  L @ L 9 : Vlab  M2 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":107,"property":"LLNI","strategy":"BespokeGenerator","time":"0.018039942s","timeout":60.0,"timestamp":"2026-01-28T23:30:11.997841+00:00","trial":7,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 5 8 1 : Write 5 8  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  H @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vint  0 @ L , 7 : Vlab  L @ M2 , 8 : Vint  0 @ M1 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  0 @ M2 2 : Vint  -3 @ H 3 : Vlab  L @ M1 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vlab  M1 @ L 6 : Vint  5 @ H 7 : Vint  0 @ H 8 : Vlab  M1 @ H 9 : Vint  -2 @ M2  RetReg : 7 Stack2:  RetPC: 1 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  0 @ M2 2 : Vint  -3 @ H 3 : Vlab  L @ M1 4 : Vptr  (f=(1 @ L);i=1) @ L 5 : Vlab  M1 @ L 6 : Vint  5 @ H 7 : Vint  0 @ H 8 : Vlab  M1 @ H 9 : Vint  -2 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":198,"property":"LLNI","strategy":"BespokeGenerator","time":"0.039410114s","timeout":60.0,"timestamp":"2026-01-28T23:30:11.997611+00:00","trial":0,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 2 8 1 : Write 2 8  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ M1 , 1 : Vint  0 @ { L / M2 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M1 , 1 : Vint  3 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vlab  L @ M1 , 4 : Vlab  L @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vint  0 @ M1 , 7 : Vlab  L @ L , 8 : Vint  0 @ H , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  0 @ L 3 : Vlab  M1 @ H 4 : Vint  -3 @ M2 5 : Vint  0 @ H 6 : Vlab  M2 @ H 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 0 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  0 @ L 3 : Vlab  M1 @ H 4 : Vint  -3 @ M2 5 : Vint  0 @ H 6 : Vlab  M2 @ H 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":412,"property":"LLNI","strategy":"BespokeGenerator","time":"0.043676138s","timeout":60.0,"timestamp":"2026-01-28T23:30:11.997887+00:00","trial":4,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 4 0 1 : Write 4 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M2 / M1 } , 1 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vint  0 @ L , 6 : Vlab  L @ L , 7 : Vint  1 @ M1 , 8 : Vint  1 @ M1 , 9 : Vlab  H @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  L @ M2 2 : Vlab  M1 @ M1 3 : Vlab  M2 @ M1 4 : Vlab  M2 @ M2 5 : Vint  1 @ H 6 : Vlab  M1 @ H 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  M1 @ H 9 : Vint  1 @ H  RetReg : 1 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vlab  L @ M2 2 : Vlab  M1 @ M1 3 : Vlab  M2 @ M1 4 : Vlab  M2 @ M2 5 : Vint  1 @ H 6 : Vlab  M1 @ H 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  M1 @ H 9 : Vint  1 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":608,"property":"LLNI","strategy":"BespokeGenerator","time":"0.070503950s","timeout":60.0,"timestamp":"2026-01-28T23:30:11.997787+00:00","trial":8,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 9 8 1 : Write 9 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  L @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { L / M2 } , 1 : Vlab  M2 @ M1 , Cont2 : 3 : Vlab  M1 @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vlab  H @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ H , 7 : Vint  2 @ M2 , 8 : Vlab  H @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vlab  M1 @ M1 5 : Vint  1 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vlab  L @ L 8 : Vlab  L @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 1 Stack2:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vlab  M1 @ L 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vptr  (f=(1 @ L);i=0) @ H 4 : Vlab  M1 @ M1 5 : Vint  1 @ H 6 : Vptr  (f=(0 @ L);i=0) @ M1 7 : Vlab  L @ L 8 : Vlab  L @ M2 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":933,"property":"LLNI","strategy":"BespokeGenerator","time":"0.064115047s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.216562+00:00","trial":9,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 8 9 1 : Write 8 9  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ H , 6 : Vlab  M1 @ M2 , 7 : Vlab  H @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vint  -5 @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vlab  L @ M2 3 : Vint  2 @ L 4 : Vint  1 @ M2 5 : Vlab  L @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 0 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ M2 2 : Vlab  L @ M2 3 : Vint  2 @ L 4 : Vint  1 @ M2 5 : Vlab  L @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vlab  M2 @ H 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":1186,"property":"LLNI","strategy":"BespokeGenerator","time":"0.076617956s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.209837+00:00","trial":6,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 6 9 1 : Write 6 9  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 1 : Vlab  L @ { M1 / M2 } , Cont2 : 3 : Vint  1 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ H , 1 : Vint  1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(0 @ L);i=1) @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vint  -3 @ M2 , 9 : Vptr  (f=(0 @ L);i=1) @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  -2 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  M1 @ H 3 : Vint  -1 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vlab  M1 @ H 8 : Vint  1 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 1 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vint  -2 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  M1 @ H 3 : Vint  -1 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=1) @ M1 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vlab  M1 @ H 8 : Vint  1 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":2057,"property":"LLNI","strategy":"BespokeGenerator","time":"0.145842075s","timeout":60.0,"timestamp":"2026-01-28T23:30:11.997716+00:00","trial":5,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 2 6 1 : Write 2 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  17 @ L , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ L , 1 : Vlab  M1 @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vint  -5 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(2 @ L);i=0) @ M2 , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vptr  (f=(1 @ L);i=1) @ M2 , 9 : Vint  -4 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":911,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.056336880s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.345745+00:00","trial":0,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 6 3 1 : Write 6 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  H @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  -5 @ H , 1 : Vlab  M2 @ H , Cont2 : 3 : Vint  0 @ L  ] (2 @ L)DFR @ L : [ [ 0 : Vint  9 @ L , 1 : Vlab  L @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vint  5 @ M1 , 1 : Vint  0 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(0 @ L);i=1) @ H , 5 : Vint  1 @ H , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vlab  M1 @ M1 , 8 : Vlab  M2 @ M2 , 9 : Vlab  M2 @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":987,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.058873892s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.345910+00:00","trial":5,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 7 3 1 : Write 7 3  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } , Cont2 : 3 : Vint  4 @ M1  ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(1 @ L);i=1) @ L , 5 : Vint  -4 @ M2 , 6 : Vlab  M1 @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 2 @ L RetLAB: L RetRegs: 0 : Vint  7 @ L 1 : Vlab  H @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  5 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  L @ L 7 : Vlab  H @ L 8 : Vlab  M2 @ M1 9 : Vlab  M2 @ M2  RetReg : 8 Stack2:  RetPC: 2 @ L RetLAB: L RetRegs: 0 : Vint  7 @ L 1 : Vlab  H @ M2 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  5 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vlab  L @ L 7 : Vlab  H @ L 8 : Vlab  M2 @ M1 9 : Vlab  M2 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":1524,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.105190992s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.424755+00:00","trial":6,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 3 7 1 : Write 3 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(2 @ L);i=1) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ L , 1 : Vlab  H @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ L , 1 : Vlab  H @ M2 ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M2 , 1 : Vint  14 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  18 @ H , 6 : Vlab  M2 @ H , 7 : Vint  -5 @ H , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  1 @ H ] Stack1:  RetPC: 16 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vlab  H @ M1 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  1 @ H 6 : Vint  15 @ M1 7 : Vint  4 @ M2 8 : Vptr  (f=(2 @ L);i=1) @ L 9 : Vlab  M1 @ M2  RetReg : 2 Stack2:  RetPC: 16 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M2 @ M2 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vlab  H @ M1 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vint  1 @ H 6 : Vint  15 @ M1 7 : Vint  4 @ M2 8 : Vptr  (f=(2 @ L);i=1) @ L 9 : Vlab  M1 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":4379,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.286448956s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.345919+00:00","trial":1,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 0 6 1 : Write 0 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  4 @ L , 1 : Vlab  M1 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vlab  M2 @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vint  3 @ { L / M2 } , Cont2 : 3 : Vlab  H @ M2  ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , 1 : Vlab  H @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vptr  (f=(2 @ L);i=1) @ M1 , 6 : Vlab  L @ M2 , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vptr  (f=(3 @ L);i=1) @ L , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 6 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(3 @ L);i=1) @ H 2 : Vlab  M2 @ M2 3 : Vint  0 @ L 4 : Vint  10 @ L 5 : Vlab  L @ H 6 : Vlab  M2 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  3 @ L 9 : Vlab  L @ H  RetReg : 9 Stack2:  RetPC: 6 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M2 1 : Vptr  (f=(3 @ L);i=1) @ H 2 : Vlab  M2 @ M2 3 : Vint  0 @ L 4 : Vint  10 @ L 5 : Vlab  L @ H 6 : Vlab  M2 @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M1 8 : Vint  3 @ L 9 : Vlab  L @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":2959,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.181843996s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.345999+00:00","trial":8,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 2 3 1 : Write 2 3  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vint  5 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ M2 , 1 : Vlab  M1 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(2 @ L);i=0) @ { M1 / H } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vptr  (f=(1 @ L);i=1) @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(2 @ L);i=1) @ L , 5 : Vint  4 @ L , 6 : Vlab  M2 @ L , 7 : Vlab  L @ M2 , 8 : Vint  0 @ M1 , 9 : Vint  2 @ M2 ] Stack1:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M1 @ L 2 : Vlab  L @ M2 3 : Vlab  L @ M2 4 : Vptr  (f=(2 @ L);i=1) @ M1 5 : Vlab  M2 @ M1 6 : Vptr  (f=(2 @ L);i=1) @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  M1 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 2 Stack2:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  M1 @ L 2 : Vlab  L @ M2 3 : Vlab  L @ M2 4 : Vptr  (f=(2 @ L);i=1) @ M1 5 : Vlab  M2 @ M1 6 : Vptr  (f=(2 @ L);i=1) @ M1 7 : Vptr  (f=(1 @ L);i=0) @ M2 8 : Vlab  M1 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":4509,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.287849903s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.345855+00:00","trial":3,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 6 4 1 : Write 6 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vint  -1 @ M2 , 8 : Vint  -1 @ H , 9 : Vint  18 @ L ] Stack1:  RetPC: 4 @ M2 RetLAB: H RetRegs: 0 : Vint  7 @ M1 1 : Vint  8 @ M1 2 : Vlab  H @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  2 @ M1 9 : Vint  9 @ M1  RetReg : 5 Stack2:  RetPC: 4 @ M2 RetLAB: H RetRegs: 0 : Vint  7 @ M1 1 : Vint  8 @ M1 2 : Vlab  H @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vint  2 @ M1 9 : Vint  9 @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":5559,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.321326971s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.346276+00:00","trial":4,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 4 8 1 : Write 4 8  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  11 @ M2 , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ H , 3 : Vint  9 @ M1 , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vint  -5 @ M1 , 6 : Vlab  L @ H , 7 : Vint  16 @ L , 8 : Vptr  (f=(0 @ L);i=0) @ M2 , 9 : Vlab  L @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":9785,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.468118906s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.411968+00:00","trial":9,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 1 4 1 : Write 1 4  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ H , 1 : Vint  -5 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vint  15 @ { H / M1 } , 1 : Vint  5 @ H , Cont2 : 3 : Vlab  L @ L  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ M1 , 4 : Vint  0 @ H , 5 : Vptr  (f=(0 @ L);i=1) @ L , 6 : Vlab  L @ L , 7 : Vlab  M2 @ M1 , 8 : Vlab  M1 @ L , 9 : Vint  -4 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":13602,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.613239050s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.346170+00:00","trial":7,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 9 0 1 : Write 9 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  5 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  -1 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(0 @ L);i=1) @ M1 , 5 : Vlab  M1 @ H , 6 : Vint  0 @ H , 7 : Vint  2 @ M1 , 8 : Vint  16 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":14586,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.665359020s","timeout":60.0,"timestamp":"2026-01-28T23:30:12.345942+00:00","trial":2,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 4 0 1 : Write 4 0 2 : Write 4 0 3 : Write 4 0 4 : Write 4 0 5 : Write 4 0 6 : Write 4 0 7 : Write 4 0 8 : Write 4 0 9 : Write 4 0 10 : Write 4 0 11 : Write 4 0 12 : Write 4 0 13 : Write 4 0 14 : Write 4 0 15 : Write 4 0 16 : Write 4 0 17 : Write 4 0 18 : Write 4 0 19 : Write 4 0  PC: 18 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ M1 , 1 : Vptr  (f=(0 @ L);i=2) @ M2 , 2 : Vptr  (f=(2 @ L);i=0) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  4 @ L , 2 : Vint  -4 @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vptr  (f=(1 @ L);i=0) @ H , 2 : Vint  9 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(2 @ L);i=2) @ M1 , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vint  19 @ H , 7 : Vlab  H @ L , 8 : Vint  0 @ M1 , 9 : Vlab  L @ L ] Stack1:  RetPC: 3 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  H @ M2 2 : Vint  3 @ L 3 : Vint  1 @ H 4 : Vptr  (f=(2 @ L);i=2) @ M2 5 : Vlab  M2 @ H 6 : Vptr  (f=(2 @ L);i=2) @ M1 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vlab  L @ H 9 : Vint  7 @ H  RetReg : 1 Stack2:  RetPC: 3 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ M2 1 : Vlab  H @ M2 2 : Vint  3 @ L 3 : Vint  1 @ H 4 : Vptr  (f=(2 @ L);i=2) @ M2 5 : Vlab  M2 @ H 6 : Vptr  (f=(2 @ L);i=2) @ M1 7 : Vptr  (f=(2 @ L);i=0) @ L 8 : Vlab  L @ H 9 : Vint  7 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":222,"property":"LLNI","strategy":"TargetedGenerator","time":"0.041788816s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.024644+00:00","trial":6,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 3 1 1 : Write 3 1 2 : Write 3 1 3 : Write 3 1 4 : Write 3 1 5 : Write 3 1 6 : Write 3 1 7 : Write 3 1 8 : Write 3 1 9 : Write 3 1 10 : Write 3 1 11 : Write 3 1 12 : Write 3 1 13 : Write 3 1 14 : Write 3 1 15 : Write 3 1 16 : Write 3 1 17 : Write 3 1 18 : Write 3 1 19 : Write 3 1  PC: 7 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -5 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 , 2 : Vptr  (f=(1 @ L);i=0) @ M1 , 3 : Vptr  (f=(1 @ L);i=0) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  2 @ H , 1 : Vint  2 @ M2 , 2 : Vlab  H @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(0 @ L);i=3) @ H , 8 : Vlab  M1 @ H , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  RetPC: 9 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M2 @ M2 2 : Vptr  (f=(1 @ L);i=2) @ L 3 : Vint  5 @ L 4 : Vint  16 @ H 5 : Vlab  L @ M2 6 : Vlab  M2 @ M2 7 : Vlab  L @ M1 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 0 Stack2:  RetPC: 9 @ M2 RetLAB: M2 RetRegs: 0 : Vint  0 @ M1 1 : Vlab  M2 @ M2 2 : Vptr  (f=(1 @ L);i=2) @ L 3 : Vint  5 @ L 4 : Vint  16 @ H 5 : Vlab  L @ M2 6 : Vlab  M2 @ M2 7 : Vlab  L @ M1 8 : Vlab  M2 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":340,"property":"LLNI","strategy":"TargetedGenerator","time":"0.083261967s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.024564+00:00","trial":7,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 1 8 1 : Write 1 8 2 : Write 1 8 3 : Write 1 8 4 : Write 1 8 5 : Write 1 8 6 : Write 1 8 7 : Write 1 8 8 : Write 1 8 9 : Write 1 8 10 : Write 1 8 11 : Write 1 8 12 : Write 1 8 13 : Write 1 8 14 : Write 1 8 15 : Write 1 8 16 : Write 1 8 17 : Write 1 8 18 : Write 1 8 19 : Write 1 8  PC: 5 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ H , 1 : Vint  2 @ M1 , 2 : Vint  0 @ H , 3 : Vlab  M2 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  6 @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  19 @ { M2 / H } , 1 : Vint  7 @ H , 2 : Vint  -5 @ { L / M1 } , Cont2 : 4 : Vptr  (f=(1 @ L);i=2) @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M1 , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vint  0 @ H , 7 : Vint  17 @ M1 , 8 : Vlab  M1 @ H , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 11 @ L RetLAB: H RetRegs: 0 : Vint  10 @ L 1 : Vint  6 @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vlab  M1 @ M2 4 : Vint  2 @ M1 5 : Vlab  M2 @ M2 6 : Vint  13 @ M2 7 : Vint  8 @ M2 8 : Vint  -2 @ M1 9 : Vint  19 @ L  RetReg : 6 Stack2:  RetPC: 11 @ L RetLAB: H RetRegs: 0 : Vint  10 @ L 1 : Vint  6 @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vlab  M1 @ M2 4 : Vint  2 @ M1 5 : Vlab  M2 @ M2 6 : Vint  13 @ M2 7 : Vint  8 @ M2 8 : Vint  -2 @ M1 9 : Vint  19 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":479,"property":"LLNI","strategy":"TargetedGenerator","time":"0.090497971s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.024326+00:00","trial":0,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 5 8 1 : Write 5 8 2 : Write 5 8 3 : Write 5 8 4 : Write 5 8 5 : Write 5 8 6 : Write 5 8 7 : Write 5 8 8 : Write 5 8 9 : Write 5 8 10 : Write 5 8 11 : Write 5 8 12 : Write 5 8 13 : Write 5 8 14 : Write 5 8 15 : Write 5 8 16 : Write 5 8 17 : Write 5 8 18 : Write 5 8 19 : Write 5 8  PC: 7 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=2) @ L , 1 : Vlab  M1 @ L , 2 : Vptr  (f=(0 @ L);i=3) @ L , 3 : Vint  19 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -5 @ M2 , 1 : Vint  1 @ M2 , 2 : Vptr  (f=(1 @ L);i=0) @ H , 3 : Vlab  H @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ M1 , 1 : Vptr  (f=(3 @ L);i=1) @ { M2 / L } , 2 : Vint  19 @ { M2 / M1 } , 3 : Vint  15 @ { H / M2 } , Cont2 : 5 : Vptr  (f=(0 @ L);i=0) @ M1  ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ L , 1 : Vint  -1 @ H , 2 : Vint  2 @ M1 , 3 : Vptr  (f=(3 @ L);i=3) @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ M1 , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(3 @ L);i=3) @ L , 6 : Vptr  (f=(2 @ L);i=3) @ H , 7 : Vptr  (f=(3 @ L);i=0) @ L , 8 : Vlab  M1 @ H , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 5 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ L 1 : Vint  14 @ H 2 : Vint  3 @ L 3 : Vptr  (f=(0 @ L);i=3) @ L 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  H @ M2 6 : Vlab  M2 @ L 7 : Vptr  (f=(3 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=2) @ L 9 : Vint  8 @ H  RetReg : 5 Stack2:  RetPC: 5 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ L 1 : Vint  14 @ H 2 : Vint  3 @ L 3 : Vptr  (f=(0 @ L);i=3) @ L 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vlab  H @ M2 6 : Vlab  M2 @ L 7 : Vptr  (f=(3 @ L);i=0) @ H 8 : Vptr  (f=(1 @ L);i=2) @ L 9 : Vint  8 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":201,"property":"LLNI","strategy":"TargetedGenerator","time":"0.058528900s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.237310+00:00","trial":9,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 1 9 1 : Write 1 9 2 : Write 1 9 3 : Write 1 9 4 : Write 1 9 5 : Write 1 9 6 : Write 1 9 7 : Write 1 9 8 : Write 1 9 9 : Write 1 9 10 : Write 1 9 11 : Write 1 9 12 : Write 1 9 13 : Write 1 9 14 : Write 1 9 15 : Write 1 9 16 : Write 1 9 17 : Write 1 9 18 : Write 1 9 19 : Write 1 9  PC: 8 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -5 @ M1 , 1 : Vint  2 @ L , 2 : Vlab  L @ M2 , 3 : Vlab  M1 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ L , 1 : Vptr  (f=(1 @ L);i=2) @ L , 2 : Vint  0 @ H ] (2 @ L)DFR @ L : [ [ 0 : Vint  5 @ M1 , 1 : Vint  -2 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vlab  L @ L , 5 : Vlab  L @ M1 , 6 : Vint  0 @ L , 7 : Vlab  L @ M1 , 8 : Vint  -2 @ M2 , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ L 1 : Vint  0 @ H 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vlab  L @ M2 5 : Vint  2 @ L 6 : Vint  11 @ L 7 : Vlab  L @ L 8 : Vlab  M1 @ M1 9 : Vptr  (f=(1 @ L);i=2) @ H  RetReg : 9 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ L 1 : Vint  0 @ H 2 : Vptr  (f=(2 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vlab  L @ M2 5 : Vint  2 @ L 6 : Vint  11 @ L 7 : Vlab  L @ L 8 : Vlab  M1 @ M1 9 : Vptr  (f=(1 @ L);i=2) @ H  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":873,"property":"LLNI","strategy":"TargetedGenerator","time":"0.163486958s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.024468+00:00","trial":5,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 9 1 1 : Write 9 1 2 : Write 9 1 3 : Write 9 1 4 : Write 9 1 5 : Write 9 1 6 : Write 9 1 7 : Write 9 1 8 : Write 9 1 9 : Write 9 1 10 : Write 9 1 11 : Write 9 1 12 : Write 9 1 13 : Write 9 1 14 : Write 9 1 15 : Write 9 1 16 : Write 9 1 17 : Write 9 1 18 : Write 9 1 19 : Write 9 1  PC: 18 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / M1 } , 1 : Vint  -5 @ { M1 / H } , 2 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , Cont2 : 4 : Vlab  H @ L  ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  15 @ M2 , 1 : Vint  2 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 1 : Vint  -1 @ { M2 / L } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  -1 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  13 @ M2 , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vint  -4 @ L , 7 : Vint  13 @ M1 , 8 : Vlab  M2 @ M1 , 9 : Vptr  (f=(1 @ L);i=1) @ M2 ] Stack1:  RetPC: 5 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  -5 @ M1 3 : Vint  -1 @ M2 4 : Vint  -5 @ M1 5 : Vint  15 @ M1 6 : Vint  0 @ H 7 : Vptr  (f=(0 @ L);i=2) @ L 8 : Vptr  (f=(2 @ L);i=1) @ H 9 : Vlab  M2 @ H  RetReg : 6 Stack2:  RetPC: 5 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vint  -5 @ M1 3 : Vint  -1 @ M2 4 : Vint  -5 @ M1 5 : Vint  15 @ M1 6 : Vint  0 @ H 7 : Vptr  (f=(0 @ L);i=2) @ L 8 : Vptr  (f=(2 @ L);i=1) @ H 9 : Vlab  M2 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":730,"property":"LLNI","strategy":"TargetedGenerator","time":"0.189926147s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.024628+00:00","trial":3,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 4 2 1 : Write 4 2 2 : Write 4 2 3 : Write 4 2 4 : Write 4 2 5 : Write 4 2 6 : Write 4 2 7 : Write 4 2 8 : Write 4 2 9 : Write 4 2 10 : Write 4 2 11 : Write 4 2 12 : Write 4 2 13 : Write 4 2 14 : Write 4 2 15 : Write 4 2 16 : Write 4 2 17 : Write 4 2 18 : Write 4 2 19 : Write 4 2  PC: 9 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(1 @ L);i=3) @ L , 2 : Vlab  M1 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ H , 1 : Vint  -3 @ M2 , 2 : Vlab  H @ H , 3 : Vlab  M2 @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vptr  (f=(1 @ L);i=3) @ { M1 / H } , 2 : Vint  12 @ { H / M1 } , 3 : Vlab  L @ { L / M2 } , Cont2 : 5 : Vptr  (f=(0 @ L);i=2) @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  L @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=2) @ L , 6 : Vlab  L @ H , 7 : Vint  4 @ M2 , 8 : Vlab  L @ L , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 13 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(2 @ L);i=2) @ H 2 : Vptr  (f=(1 @ L);i=2) @ M2 3 : Vint  -4 @ M1 4 : Vptr  (f=(1 @ L);i=2) @ H 5 : Vptr  (f=(1 @ L);i=2) @ M1 6 : Vint  11 @ M2 7 : Vint  12 @ H 8 : Vptr  (f=(2 @ L);i=3) @ H 9 : Vptr  (f=(1 @ L);i=2) @ L  RetReg : 8 Stack2:  RetPC: 13 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(2 @ L);i=2) @ H 2 : Vptr  (f=(1 @ L);i=2) @ M2 3 : Vint  -4 @ M1 4 : Vptr  (f=(1 @ L);i=2) @ H 5 : Vptr  (f=(1 @ L);i=2) @ M1 6 : Vint  11 @ M2 7 : Vint  12 @ H 8 : Vptr  (f=(2 @ L);i=3) @ H 9 : Vptr  (f=(1 @ L);i=2) @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":917,"property":"LLNI","strategy":"TargetedGenerator","time":"0.207274914s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.024540+00:00","trial":2,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 3 8 1 : Write 3 8 2 : Write 3 8 3 : Write 3 8 4 : Write 3 8 5 : Write 3 8 6 : Write 3 8 7 : Write 3 8 8 : Write 3 8 9 : Write 3 8 10 : Write 3 8 11 : Write 3 8 12 : Write 3 8 13 : Write 3 8 14 : Write 3 8 15 : Write 3 8 16 : Write 3 8 17 : Write 3 8 18 : Write 3 8 19 : Write 3 8  PC: 11 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ M2 , 1 : Vlab  M1 @ L , 2 : Vint  3 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ M2 , 1 : Vlab  L @ H , 2 : Vptr  (f=(2 @ L);i=1) @ L ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  H @ L , 2 : Vptr  (f=(1 @ L);i=2) @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vptr  (f=(2 @ L);i=1) @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ M1 , 6 : Vint  0 @ H , 7 : Vptr  (f=(2 @ L);i=0) @ M2 , 8 : Vptr  (f=(1 @ L);i=2) @ M2 , 9 : Vint  2 @ L ] Stack1:  RetPC: 3 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vlab  M1 @ M1 2 : Vlab  L @ H 3 : Vint  9 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  -1 @ L 6 : Vlab  M2 @ H 7 : Vlab  M2 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vlab  L @ M1  RetReg : 2 Stack2:  RetPC: 3 @ L RetLAB: M1 RetRegs: 0 : Vint  0 @ L 1 : Vlab  M1 @ M1 2 : Vlab  L @ H 3 : Vint  9 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  -1 @ L 6 : Vlab  M2 @ H 7 : Vlab  M2 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vlab  L @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":1361,"property":"LLNI","strategy":"TargetedGenerator","time":"0.222420931s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.024671+00:00","trial":4,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 6 3 1 : Write 6 3 2 : Write 6 3 3 : Write 6 3 4 : Write 6 3 5 : Write 6 3 6 : Write 6 3 7 : Write 6 3 8 : Write 6 3 9 : Write 6 3 10 : Write 6 3 11 : Write 6 3 12 : Write 6 3 13 : Write 6 3 14 : Write 6 3 15 : Write 6 3 16 : Write 6 3 17 : Write 6 3 18 : Write 6 3 19 : Write 6 3  PC: 18 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  8 @ H , 1 : Vint  7 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  5 @ M2 , 1 : Vlab  M2 @ H , 2 : Vint  1 @ L ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  18 @ M2 , 1 : Vlab  H @ M2 , 2 : Vptr  (f=(2 @ L);i=1) @ { H / M1 } , Cont2 : 4 : Vlab  H @ M2  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  7 @ M2 , 4 : Vptr  (f=(1 @ L);i=1) @ H , 5 : Vptr  (f=(1 @ L);i=1) @ H , 6 : Vptr  (f=(1 @ L);i=2) @ L , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vlab  M2 @ M2 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 16 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  2 @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  0 @ L 4 : Vlab  L @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  L @ M1 7 : Vlab  M1 @ M2 8 : Vlab  L @ M2 9 : Vlab  M2 @ M2  RetReg : 1 Stack2:  RetPC: 16 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vint  2 @ H 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vint  0 @ L 4 : Vlab  L @ L 5 : Vptr  (f=(0 @ L);i=0) @ H 6 : Vlab  L @ M1 7 : Vlab  M1 @ M2 8 : Vlab  L @ M2 9 : Vlab  M2 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":2239,"property":"LLNI","strategy":"TargetedGenerator","time":"0.343855858s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.275462+00:00","trial":1,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 0 8 1 : Write 0 8 2 : Write 0 8 3 : Write 0 8 4 : Write 0 8 5 : Write 0 8 6 : Write 0 8 7 : Write 0 8 8 : Write 0 8 9 : Write 0 8 10 : Write 0 8 11 : Write 0 8 12 : Write 0 8 13 : Write 0 8 14 : Write 0 8 15 : Write 0 8 16 : Write 0 8 17 : Write 0 8 18 : Write 0 8 19 : Write 0 8  PC: 18 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , Cont2 : 3 : Vint  2 @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vint  11 @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ M1 , 1 : Vlab  L @ M1 , 2 : Vint  -2 @ H , 3 : Vint  0 @ M2 ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 1 : Vint  -5 @ { H / L } , 2 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 3 : Vlab  M1 @ { L / H } , Cont2 : 5 : Vlab  L @ M2  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vint  0 @ M2 , 9 : Vptr  (f=(3 @ L);i=0) @ M1 ] Stack1:  RetPC: 9 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  18 @ H 2 : Vint  14 @ L 3 : Vint  1 @ M1 4 : Vint  1 @ L 5 : Vlab  M1 @ M1 6 : Vint  -1 @ M1 7 : Vint  4 @ L 8 : Vlab  M1 @ M1 9 : Vlab  H @ M1  RetReg : 9 Stack2:  RetPC: 9 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  18 @ H 2 : Vint  14 @ L 3 : Vint  1 @ M1 4 : Vint  1 @ L 5 : Vlab  M1 @ M1 6 : Vint  -1 @ M1 7 : Vint  4 @ L 8 : Vlab  M1 @ M1 9 : Vlab  H @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":3765,"property":"LLNI","strategy":"TargetedGenerator","time":"0.657031059s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.024600+00:00","trial":8,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 2 5 1 : Write 2 5 2 : Write 2 5 3 : Write 2 5 4 : Write 2 5 5 : Write 2 5 6 : Write 2 5 7 : Write 2 5 8 : Write 2 5 9 : Write 2 5 10 : Write 2 5 11 : Write 2 5 12 : Write 2 5 13 : Write 2 5 14 : Write 2 5 15 : Write 2 5 16 : Write 2 5 17 : Write 2 5 18 : Write 2 5 19 : Write 2 5  PC: 7 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ H , 2 : Vint  0 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  M1 @ { M1 / H } ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vint  17 @ M1 , 2 : Vlab  H @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vlab  L @ L , 2 : Vptr  (f=(2 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vint  -2 @ L , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vlab  L @ H ] Stack1:  RetPC: 8 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  M1 @ H 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vlab  L @ M2 5 : Vint  -2 @ M1 6 : Vint  0 @ H 7 : Vlab  H @ M1 8 : Vint  19 @ H 9 : Vlab  M1 @ H  RetReg : 3 Stack2:  RetPC: 8 @ H RetLAB: M2 RetRegs: 0 : Vlab  M2 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  M1 @ H 3 : Vptr  (f=(2 @ L);i=1) @ L 4 : Vlab  L @ M2 5 : Vint  -2 @ M1 6 : Vint  0 @ H 7 : Vlab  H @ M1 8 : Vint  19 @ H 9 : Vlab  M1 @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":144,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.039794922s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.853594+00:00","trial":0,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 3 4 1 : Write 3 4 2 : Write 3 4 3 : Write 3 4 4 : Write 3 4 5 : Write 3 4 6 : Write 3 4 7 : Write 3 4 8 : Write 3 4 9 : Write 3 4 10 : Write 3 4 11 : Write 3 4 12 : Write 3 4 13 : Write 3 4 14 : Write 3 4 15 : Write 3 4 16 : Write 3 4 17 : Write 3 4 18 : Write 3 4 19 : Write 3 4  PC: 2 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -1 @ M1 , 1 : Vptr  (f=(2 @ L);i=2) @ M1 , 2 : Vint  8 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 1 : Vint  13 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 3 : Vint  -3 @ { L / M2 } ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=2) @ L , 1 : Vlab  M1 @ H , 2 : Vlab  H @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ L , 4 : Vint  0 @ M1 , 5 : Vint  5 @ M1 , 6 : Vint  1 @ M1 , 7 : Vptr  (f=(2 @ L);i=1) @ M1 , 8 : Vint  2 @ H , 9 : Vptr  (f=(2 @ L);i=2) @ H ] Stack1:  RetPC: 17 @ H RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vptr  (f=(0 @ L);i=2) @ M1 2 : Vint  1 @ M1 3 : Vptr  (f=(1 @ L);i=3) @ H 4 : Vint  5 @ M1 5 : Vint  2 @ H 6 : Vptr  (f=(2 @ L);i=2) @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  0 @ M1 9 : Vlab  H @ M2  RetReg : 0 Stack2:  RetPC: 17 @ H RetLAB: L RetRegs: 0 : Vint  1 @ H 1 : Vptr  (f=(0 @ L);i=2) @ M1 2 : Vint  1 @ M1 3 : Vptr  (f=(1 @ L);i=3) @ H 4 : Vint  5 @ M1 5 : Vint  2 @ H 6 : Vptr  (f=(2 @ L);i=2) @ L 7 : Vptr  (f=(0 @ L);i=1) @ M2 8 : Vint  0 @ M1 9 : Vlab  H @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":222,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.047111988s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.899864+00:00","trial":8,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 2 3 1 : Write 2 3 2 : Write 2 3 3 : Write 2 3 4 : Write 2 3 5 : Write 2 3 6 : Write 2 3 7 : Write 2 3 8 : Write 2 3 9 : Write 2 3 10 : Write 2 3 11 : Write 2 3 12 : Write 2 3 13 : Write 2 3 14 : Write 2 3 15 : Write 2 3 16 : Write 2 3 17 : Write 2 3 18 : Write 2 3 19 : Write 2 3  PC: 15 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { M1 / H } , 1 : Vlab  M2 @ { L / H } , 2 : Vint  0 @ { L / M1 } , 3 : Vptr  (f=(1 @ L);i=2) @ { M1 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 , 2 : Vlab  M1 @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ { L / M2 } , 1 : Vint  8 @ { M1 / H } , 2 : Vptr  (f=(0 @ L);i=3) @ { M1 / L } , Cont2 : 4 : Vint  5 @ M2  ] (3 @ L)DFR @ L : [ [ 0 : Vint  4 @ H , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vptr  (f=(3 @ L);i=1) @ H , 3 : Vptr  (f=(2 @ L);i=2) @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ H , 4 : Vlab  L @ M2 , 5 : Vlab  H @ H , 6 : Vptr  (f=(3 @ L);i=2) @ H , 7 : Vlab  M2 @ L , 8 : Vptr  (f=(3 @ L);i=3) @ H , 9 : Vint  -1 @ M2 ] Stack1:  RetPC: 4 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ L 1 : Vptr  (f=(3 @ L);i=0) @ L 2 : Vint  15 @ L 3 : Vptr  (f=(3 @ L);i=1) @ H 4 : Vint  16 @ L 5 : Vlab  M1 @ H 6 : Vlab  H @ L 7 : Vint  5 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vptr  (f=(3 @ L);i=2) @ M2  RetReg : 6 Stack2:  RetPC: 4 @ H RetLAB: M2 RetRegs: 0 : Vptr  (f=(3 @ L);i=2) @ L 1 : Vptr  (f=(3 @ L);i=0) @ L 2 : Vint  15 @ L 3 : Vptr  (f=(3 @ L);i=1) @ H 4 : Vint  16 @ L 5 : Vlab  M1 @ H 6 : Vlab  H @ L 7 : Vint  5 @ M2 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vptr  (f=(3 @ L);i=2) @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":623,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.129323006s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.853832+00:00","trial":5,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 1 0 1 : Write 1 0 2 : Write 1 0 3 : Write 1 0 4 : Write 1 0 5 : Write 1 0 6 : Write 1 0 7 : Write 1 0 8 : Write 1 0 9 : Write 1 0 10 : Write 1 0 11 : Write 1 0 12 : Write 1 0 13 : Write 1 0 14 : Write 1 0 15 : Write 1 0 16 : Write 1 0 17 : Write 1 0 18 : Write 1 0 19 : Write 1 0  PC: 12 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { L / H } ] (2 @ L)DFR @ H : [ [ 0 : Vint  4 @ { M2 / H } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , Cont2 : 3 : Vlab  H @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ M2 , 5 : Vlab  L @ L , 6 : Vlab  L @ L , 7 : Vint  0 @ L , 8 : Vlab  L @ M2 , 9 : Vlab  H @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":323,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.048666000s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.956103+00:00","trial":9,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 4 7 1 : Write 4 7 2 : Write 4 7 3 : Write 4 7 4 : Write 4 7 5 : Write 4 7 6 : Write 4 7 7 : Write 4 7 8 : Write 4 7 9 : Write 4 7 10 : Write 4 7 11 : Write 4 7 12 : Write 4 7 13 : Write 4 7 14 : Write 4 7 15 : Write 4 7 16 : Write 4 7 17 : Write 4 7 18 : Write 4 7 19 : Write 4 7  PC: 12 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ L , 1 : Vptr  (f=(0 @ L);i=3) @ M1 , 2 : Vint  5 @ L , 3 : Vint  4 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / L } , 1 : Vlab  M2 @ { H / M2 } , 2 : Vptr  (f=(0 @ L);i=3) @ { H / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ H , 3 : Vint  -1 @ M1 , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vlab  M2 @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vlab  H @ H , 9 : Vint  0 @ M2 ] Stack1:  RetPC: 6 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=2) @ M1 3 : Vlab  M2 @ L 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M1 @ L 6 : Vint  1 @ L 7 : Vint  -5 @ M1 8 : Vlab  M1 @ L 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 9 Stack2:  RetPC: 6 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=2) @ M1 3 : Vlab  M2 @ L 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vlab  M1 @ L 6 : Vint  1 @ L 7 : Vint  -5 @ M1 8 : Vlab  M1 @ L 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":1043,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.193534136s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.853975+00:00","trial":7,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 1 7 1 : Write 1 7 2 : Write 1 7 3 : Write 1 7 4 : Write 1 7 5 : Write 1 7 6 : Write 1 7 7 : Write 1 7 8 : Write 1 7 9 : Write 1 7 10 : Write 1 7 11 : Write 1 7 12 : Write 1 7 13 : Write 1 7 14 : Write 1 7 15 : Write 1 7 16 : Write 1 7 17 : Write 1 7 18 : Write 1 7 19 : Write 1 7  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vlab  L @ M1 , 3 : Vint  7 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  4 @ L , 1 : Vint  14 @ H , 2 : Vlab  H @ M2 , 3 : Vptr  (f=(2 @ L);i=1) @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M1 , 1 : Vptr  (f=(2 @ L);i=3) @ M2 , 2 : Vptr  (f=(3 @ L);i=0) @ L , 3 : Vlab  H @ M2 ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  10 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vint  4 @ H , 6 : Vlab  M2 @ L , 7 : Vptr  (f=(0 @ L);i=3) @ H , 8 : Vlab  M1 @ H , 9 : Vint  0 @ L ] Stack1:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M2 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  M1 @ L 4 : Vint  5 @ M1 5 : Vint  14 @ M1 6 : Vlab  M1 @ H 7 : Vptr  (f=(3 @ L);i=1) @ H 8 : Vlab  M1 @ L 9 : Vlab  M1 @ H  RetReg : 1 Stack2:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M2 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  M1 @ L 4 : Vint  5 @ M1 5 : Vint  14 @ M1 6 : Vlab  M1 @ H 7 : Vptr  (f=(3 @ L);i=1) @ H 8 : Vlab  M1 @ L 9 : Vlab  M1 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":1135,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.213156939s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.854024+00:00","trial":1,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 3 1 1 : Write 3 1 2 : Write 3 1 3 : Write 3 1 4 : Write 3 1 5 : Write 3 1 6 : Write 3 1 7 : Write 3 1 8 : Write 3 1 9 : Write 3 1 10 : Write 3 1 11 : Write 3 1 12 : Write 3 1 13 : Write 3 1 14 : Write 3 1 15 : Write 3 1 16 : Write 3 1 17 : Write 3 1 18 : Write 3 1 19 : Write 3 1  PC: 10 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M2 / H } , 1 : Vint  3 @ L , 2 : Vint  4 @ { M1 / L } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M2 , 2 : Vint  14 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ M2 , 4 : Vint  1 @ L , 5 : Vint  -5 @ M1 , 6 : Vlab  H @ H , 7 : Vlab  L @ M2 , 8 : Vint  8 @ M1 , 9 : Vlab  M2 @ M2 ] Stack1:  RetPC: 10 @ H RetLAB: L RetRegs: 0 : Vint  2 @ M1 1 : Vint  7 @ H 2 : Vint  0 @ M2 3 : Vint  5 @ H 4 : Vint  -4 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  L @ M1 7 : Vint  2 @ L 8 : Vint  5 @ L 9 : Vint  7 @ M2  RetReg : 8 Stack2:  RetPC: 10 @ H RetLAB: L RetRegs: 0 : Vint  2 @ M1 1 : Vint  7 @ H 2 : Vint  0 @ M2 3 : Vint  5 @ H 4 : Vint  -4 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vlab  L @ M1 7 : Vint  2 @ L 8 : Vint  5 @ L 9 : Vint  7 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":1085,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.231790066s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.854044+00:00","trial":4,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 7 1 1 : Write 7 1 2 : Write 7 1 3 : Write 7 1 4 : Write 7 1 5 : Write 7 1 6 : Write 7 1 7 : Write 7 1 8 : Write 7 1 9 : Write 7 1 10 : Write 7 1 11 : Write 7 1 12 : Write 7 1 13 : Write 7 1 14 : Write 7 1 15 : Write 7 1 16 : Write 7 1 17 : Write 7 1 18 : Write 7 1 19 : Write 7 1  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  0 @ L , 2 : Vint  3 @ M1 , 3 : Vlab  L @ M2 ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ L , 1 : Vlab  M1 @ { M2 / L } , 2 : Vptr  (f=(1 @ L);i=1) @ L , Cont2 : 4 : Vptr  (f=(3 @ L);i=2) @ M1  ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vptr  (f=(3 @ L);i=0) @ M2 , 2 : Vint  3 @ M2 , 3 : Vint  19 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  4 @ M2 , 5 : Vlab  M1 @ L , 6 : Vlab  H @ H , 7 : Vptr  (f=(1 @ L);i=2) @ L , 8 : Vlab  M2 @ M1 , 9 : Vint  1 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":1608,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.293419123s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.853901+00:00","trial":6,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 3 4 1 : Write 3 4 2 : Write 3 4 3 : Write 3 4 4 : Write 3 4 5 : Write 3 4 6 : Write 3 4 7 : Write 3 4 8 : Write 3 4 9 : Write 3 4 10 : Write 3 4 11 : Write 3 4 12 : Write 3 4 13 : Write 3 4 14 : Write 3 4 15 : Write 3 4 16 : Write 3 4 17 : Write 3 4 18 : Write 3 4 19 : Write 3 4  PC: 10 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  5 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  -3 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vint  0 @ H , 7 : Vlab  M2 @ M2 , 8 : Vlab  H @ M1 , 9 : Vint  1 @ M2 ] Stack1:  RetPC: 18 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vint  8 @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vlab  M1 @ M1 4 : Vint  0 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  11 @ H 8 : Vlab  L @ M2 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 9 Stack2:  RetPC: 18 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ L 1 : Vint  8 @ H 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vlab  M1 @ M1 4 : Vint  0 @ M1 5 : Vptr  (f=(1 @ L);i=1) @ H 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  11 @ H 8 : Vlab  L @ M2 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":1712,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.307163000s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.854248+00:00","trial":3,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 7 8 1 : Write 7 8 2 : Write 7 8 3 : Write 7 8 4 : Write 7 8 5 : Write 7 8 6 : Write 7 8 7 : Write 7 8 8 : Write 7 8 9 : Write 7 8 10 : Write 7 8 11 : Write 7 8 12 : Write 7 8 13 : Write 7 8 14 : Write 7 8 15 : Write 7 8 16 : Write 7 8 17 : Write 7 8 18 : Write 7 8 19 : Write 7 8  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } , 1 : Vint  0 @ { M1 / L } , 2 : Vptr  (f=(0 @ L);i=3) @ L , 3 : Vlab  H @ { M1 / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=3) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vint  0 @ M1 , 5 : Vint  0 @ H , 6 : Vint  12 @ H , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vint  17 @ M2 , 9 : Vint  6 @ L ] Stack1:  RetPC: 5 @ M1 RetLAB: L RetRegs: 0 : Vint  12 @ M2 1 : Vint  3 @ L 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  15 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  3 @ M2 9 : Vlab  H @ H  RetReg : 0 Stack2:  RetPC: 5 @ M1 RetLAB: L RetRegs: 0 : Vint  12 @ M2 1 : Vint  3 @ L 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  15 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  3 @ M2 9 : Vlab  H @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_2"],"passed":1963,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.344874859s","timeout":60.0,"timestamp":"2026-01-28T23:30:13.854031+00:00","trial":2,"workload":"IFC"},"hash":"2df09926befc42903c6865e4d2f7c6d92039993d"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 0 4 1 : Write 0 4  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { L / H } , 1 : Vint  2 @ { M1 / H } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M1 , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vint  0 @ M1 , 7 : Vint  0 @ L , 8 : Vptr  (f=(0 @ L);i=0) @ M1 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  -2 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  0 @ H 4 : Vint  1 @ M2 5 : Vint  -1 @ L 6 : Vlab  M2 @ M2 7 : Vint  1 @ M2 8 : Vlab  M1 @ L 9 : Vint  4 @ H  RetReg : 8 Stack2:  RetPC: 1 @ M2 RetLAB: M1 RetRegs: 0 : Vint  -2 @ L 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  0 @ H 4 : Vint  1 @ M2 5 : Vint  -1 @ L 6 : Vlab  M2 @ M2 7 : Vint  1 @ M2 8 : Vlab  M1 @ L 9 : Vint  4 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":615,"property":"LLNI","strategy":"BespokeGenerator","time":"0.038774014s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.072340+00:00","trial":2,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 8 3 1 : Write 8 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ M1 , 1 : Vint  -1 @ { H / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ M1 , 1 : Vlab  L @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  0 @ M2 , 5 : Vptr  (f=(0 @ L);i=1) @ L , 6 : Vlab  H @ M1 , 7 : Vint  1 @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vlab  H @ M2 3 : Vint  -5 @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  0 @ L 6 : Vlab  L @ M2 7 : Vint  0 @ L 8 : Vlab  L @ H 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 5 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vlab  H @ M2 3 : Vint  -5 @ H 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vint  0 @ L 6 : Vlab  L @ M2 7 : Vint  0 @ L 8 : Vlab  L @ H 9 : Vptr  (f=(1 @ L);i=1) @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":424,"property":"LLNI","strategy":"BespokeGenerator","time":"0.043610096s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.072472+00:00","trial":8,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 8 0 1 : Write 8 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vint  0 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  -1 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ L , 5 : Vint  0 @ M1 , 6 : Vint  4 @ H , 7 : Vint  2 @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ L , 9 : Vlab  M2 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":714,"property":"LLNI","strategy":"BespokeGenerator","time":"0.058305025s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.072100+00:00","trial":0,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 7 3 1 : Write 7 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , Cont2 : 3 : Vlab  H @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vint  0 @ L , 9 : Vint  0 @ L ] Stack1:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  4 @ H 2 : Vlab  M1 @ H 3 : Vint  -4 @ L 4 : Vint  0 @ M1 5 : Vint  0 @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  1 @ M1 8 : Vint  1 @ M2 9 : Vlab  M1 @ L  RetReg : 7 Stack2:  RetPC: 0 @ H RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ L 1 : Vint  4 @ H 2 : Vlab  M1 @ H 3 : Vint  -4 @ L 4 : Vint  0 @ M1 5 : Vint  0 @ L 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vint  1 @ M1 8 : Vint  1 @ M2 9 : Vlab  M1 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":126,"property":"LLNI","strategy":"BespokeGenerator","time":"0.005874157s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.299650+00:00","trial":6,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 7 9 1 : Write 7 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vint  1 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  M2 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M2 , 4 : Vint  0 @ M1 , 5 : Vlab  M1 @ H , 6 : Vlab  H @ M2 , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vlab  H @ L , 9 : Vint  -2 @ H ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  1 @ H 3 : Vlab  M1 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  M2 @ H 7 : Vlab  M1 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 4 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vint  1 @ H 3 : Vlab  M1 @ M2 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  M2 @ H 7 : Vlab  M1 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":959,"property":"LLNI","strategy":"BespokeGenerator","time":"0.065701008s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.072433+00:00","trial":5,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 7 1 1 : Write 7 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M1 / L } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  M1 @ L , 5 : Vlab  M2 @ L , 6 : Vlab  H @ L , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vint  1 @ M2 , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  M1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vlab  M2 @ M1 7 : Vint  1 @ M1 8 : Vint  0 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 2 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(1 @ L);i=1) @ H 4 : Vlab  M1 @ L 5 : Vptr  (f=(0 @ L);i=0) @ M2 6 : Vlab  M2 @ M1 7 : Vint  1 @ M1 8 : Vint  0 @ M2 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":563,"property":"LLNI","strategy":"BespokeGenerator","time":"0.067329884s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.072568+00:00","trial":3,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 4 0 1 : Write 4 0  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  3 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  M1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(0 @ L);i=1) @ H , 7 : Vint  1 @ M1 , 8 : Vlab  H @ M2 , 9 : Vint  3 @ M1 ] Stack1:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vlab  M2 @ H 5 : Vint  1 @ L 6 : Vint  0 @ M1 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  0 @ H  RetReg : 6 Stack2:  RetPC: 1 @ L RetLAB: M2 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(0 @ L);i=0) @ M2 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vptr  (f=(0 @ L);i=1) @ M1 4 : Vlab  M2 @ H 5 : Vint  1 @ L 6 : Vint  0 @ M1 7 : Vint  1 @ L 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vint  0 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":448,"property":"LLNI","strategy":"BespokeGenerator","time":"0.037859201s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.296439+00:00","trial":9,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 5 2 1 : Write 5 2  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vptr  (f=(0 @ L);i=0) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  0 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ L , 8 : Vint  1 @ M2 , 9 : Vlab  L @ H ] Stack1:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ H 3 : Vlab  L @ M2 4 : Vint  2 @ M2 5 : Vint  1 @ H 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  L @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 3 Stack2:  RetPC: 0 @ L RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ H 3 : Vlab  L @ M2 4 : Vint  2 @ M2 5 : Vint  1 @ H 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vlab  L @ L 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":1057,"property":"LLNI","strategy":"BespokeGenerator","time":"0.098885059s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.072461+00:00","trial":4,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 1 9 1 : Write 1 9  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  -2 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vlab  H @ { M1 / H } , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=1) @ M2 , 6 : Vint  -5 @ M2 , 7 : Vlab  L @ L , 8 : Vint  0 @ H , 9 : Vlab  L @ H ] Stack1:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vint  4 @ M1 1 : Vlab  L @ M2 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  3 @ L 4 : Vlab  M2 @ H 5 : Vint  1 @ L 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  M2 @ M1 8 : Vlab  M2 @ L 9 : Vint  3 @ M1  RetReg : 0 Stack2:  RetPC: 1 @ H RetLAB: H RetRegs: 0 : Vint  4 @ M1 1 : Vlab  L @ M2 2 : Vptr  (f=(1 @ L);i=0) @ H 3 : Vint  3 @ L 4 : Vlab  M2 @ H 5 : Vint  1 @ L 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vlab  M2 @ M1 8 : Vlab  M2 @ L 9 : Vint  3 @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":1758,"property":"LLNI","strategy":"BespokeGenerator","time":"0.105161190s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.072551+00:00","trial":7,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 3 1 1 : Write 3 1  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vlab  L @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  0 @ { M2 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vptr  (f=(0 @ L);i=0) @ H , 5 : Vint  4 @ M2 , 6 : Vlab  M2 @ H , 7 : Vptr  (f=(1 @ L);i=0) @ L , 8 : Vlab  H @ M1 , 9 : Vlab  L @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":2222,"property":"LLNI","strategy":"BespokeGenerator","time":"0.118024826s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.072747+00:00","trial":1,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 6 4 1 : Write 6 4  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vint  18 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M2 , 1 : Vint  2 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(2 @ L);i=1) @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vint  5 @ M2 , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vint  2 @ H , 8 : Vint  5 @ M1 , 9 : Vint  4 @ M1 ] Stack1:  RetPC: 19 @ H RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vlab  L @ H 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vint  17 @ L 4 : Vint  5 @ M1 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vint  2 @ H 8 : Vint  12 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 7 Stack2:  RetPC: 19 @ H RetLAB: L RetRegs: 0 : Vlab  L @ M2 1 : Vlab  L @ H 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vint  17 @ L 4 : Vint  5 @ M1 5 : Vlab  M2 @ H 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vint  2 @ H 8 : Vint  12 @ H 9 : Vptr  (f=(1 @ L);i=0) @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":329,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.015475988s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.379528+00:00","trial":1,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 2 9 1 : Write 2 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ H , 1 : Vptr  (f=(1 @ L);i=1) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vlab  M2 @ H ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ H , 1 : Vint  2 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M2 , 5 : Vlab  M1 @ H , 6 : Vptr  (f=(0 @ L);i=0) @ M1 , 7 : Vlab  M2 @ L , 8 : Vlab  H @ M1 , 9 : Vlab  M1 @ H ] Stack1:  RetPC: 17 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vlab  L @ M2 4 : Vint  2 @ L 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vlab  H @ L 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  -5 @ M2  RetReg : 7 Stack2:  RetPC: 17 @ M1 RetLAB: M1 RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vlab  L @ M2 4 : Vint  2 @ L 5 : Vptr  (f=(0 @ L);i=1) @ H 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vlab  H @ L 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vint  -5 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":892,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.050132990s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.379342+00:00","trial":2,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 0 5 1 : Write 0 5  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ L , 1 : Vlab  H @ H ] (2 @ L)DFR @ L : [ [ 0 : Vint  -1 @ L , 1 : Vlab  L @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M1 , 5 : Vint  0 @ H , 6 : Vint  16 @ H , 7 : Vlab  H @ M2 , 8 : Vint  6 @ L , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 7 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  8 @ L 2 : Vptr  (f=(2 @ L);i=0) @ M1 3 : Vlab  L @ L 4 : Vint  18 @ L 5 : Vint  -5 @ L 6 : Vint  5 @ M1 7 : Vlab  M2 @ M1 8 : Vint  18 @ M2 9 : Vlab  H @ M1  RetReg : 8 Stack2:  RetPC: 7 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M2 1 : Vint  8 @ L 2 : Vptr  (f=(2 @ L);i=0) @ M1 3 : Vlab  L @ L 4 : Vint  18 @ L 5 : Vint  -5 @ L 6 : Vint  5 @ M1 7 : Vlab  M2 @ M1 8 : Vint  18 @ M2 9 : Vlab  H @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":1714,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.100324869s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.379400+00:00","trial":6,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 5 6 1 : Write 5 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } , 1 : Vint  -5 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  19 @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ M2 , 1 : Vint  -5 @ L ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  12 @ H , 1 : Vlab  H @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vptr  (f=(1 @ L);i=0) @ H , 5 : Vptr  (f=(3 @ L);i=1) @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ H , 7 : Vint  7 @ H , 8 : Vint  3 @ M2 , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 13 @ M2 RetLAB: L RetRegs: 0 : Vint  1 @ M1 1 : Vlab  M1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  M2 @ M1 4 : Vint  4 @ M2 5 : Vlab  M2 @ M2 6 : Vlab  M1 @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vlab  M1 @ L  RetReg : 3 Stack2:  RetPC: 13 @ M2 RetLAB: L RetRegs: 0 : Vint  1 @ M1 1 : Vlab  M1 @ M2 2 : Vptr  (f=(0 @ L);i=0) @ H 3 : Vlab  M2 @ M1 4 : Vint  4 @ M2 5 : Vlab  M2 @ M2 6 : Vlab  M1 @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(2 @ L);i=1) @ M2 9 : Vlab  M1 @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":5735,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.301497936s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.379303+00:00","trial":4,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 4 7 1 : Write 4 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , 1 : Vptr  (f=(2 @ L);i=1) @ { M1 / H } , Cont2 : 3 : Vlab  M2 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vint  -1 @ M1 , 1 : Vlab  M1 @ H ] (2 @ L)DFR @ H : [ [ 0 : Vint  4 @ { M2 / M1 } , 1 : Vint  -3 @ { M2 / L } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vint  0 @ M2 , 6 : Vint  19 @ M1 , 7 : Vlab  L @ H , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vint  19 @ M1 ] Stack1:  RetPC: 5 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ H 1 : Vint  3 @ L 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vlab  L @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  M2 @ M1 6 : Vlab  M2 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vint  16 @ M1 9 : Vlab  M1 @ M2  RetReg : 3 Stack2:  RetPC: 5 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ H 1 : Vint  3 @ L 2 : Vptr  (f=(1 @ L);i=1) @ M1 3 : Vlab  L @ M1 4 : Vptr  (f=(1 @ L);i=0) @ H 5 : Vlab  M2 @ M1 6 : Vlab  M2 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vint  16 @ M1 9 : Vlab  M1 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":4898,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.268460035s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.443131+00:00","trial":9,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 3 6 1 : Write 3 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ M2 , 1 : Vlab  H @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { L / H } , 1 : Vint  -3 @ L , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vint  -2 @ H , 5 : Vint  -5 @ M1 , 6 : Vint  8 @ H , 7 : Vint  6 @ L , 8 : Vptr  (f=(2 @ L);i=0) @ L , 9 : Vint  -5 @ M2 ] Stack1:  RetPC: 15 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ M1 1 : Vint  -2 @ H 2 : Vint  6 @ H 3 : Vint  12 @ L 4 : Vlab  H @ H 5 : Vlab  H @ M1 6 : Vint  3 @ M2 7 : Vint  19 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 8 Stack2:  RetPC: 15 @ M2 RetLAB: H RetRegs: 0 : Vlab  H @ M1 1 : Vint  -2 @ H 2 : Vint  6 @ H 3 : Vint  12 @ L 4 : Vlab  H @ H 5 : Vlab  H @ M1 6 : Vint  3 @ M2 7 : Vint  19 @ M1 8 : Vptr  (f=(0 @ L);i=1) @ M1 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":5817,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.318833113s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.405566+00:00","trial":8,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 9 7 1 : Write 9 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M2 , 1 : Vint  4 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vlab  L @ M2 , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vlab  L @ L , 6 : Vptr  (f=(2 @ L);i=0) @ M2 , 7 : Vint  0 @ M1 , 8 : Vlab  M2 @ M1 , 9 : Vptr  (f=(2 @ L);i=1) @ L ] Stack1:  RetPC: 17 @ L RetLAB: H RetRegs: 0 : Vint  -4 @ M1 1 : Vptr  (f=(2 @ L);i=0) @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vlab  H @ M1 5 : Vlab  M2 @ L 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  1 @ M2 8 : Vlab  H @ H 9 : Vint  2 @ M2  RetReg : 5 Stack2:  RetPC: 17 @ L RetLAB: H RetRegs: 0 : Vint  -4 @ M1 1 : Vptr  (f=(2 @ L);i=0) @ M1 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vptr  (f=(1 @ L);i=0) @ L 4 : Vlab  H @ M1 5 : Vlab  M2 @ L 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vint  1 @ M2 8 : Vlab  H @ H 9 : Vint  2 @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":7672,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.391089916s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.379062+00:00","trial":0,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 8 6 1 : Write 8 6  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M2 , 1 : Vint  3 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  1 @ M1 , 1 : Vint  11 @ { L / H } , Cont2 : 3 : Vptr  (f=(2 @ L);i=1) @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vint  9 @ L , 1 : Vptr  (f=(2 @ L);i=1) @ L ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vint  19 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  2 @ L , 3 : Vint  2 @ H , 4 : Vint  5 @ H , 5 : Vlab  M2 @ M1 , 6 : Vint  4 @ M1 , 7 : Vint  2 @ M2 , 8 : Vptr  (f=(2 @ L);i=1) @ L , 9 : Vptr  (f=(3 @ L);i=0) @ H ] Stack1:  RetPC: 18 @ H RetLAB: L RetRegs: 0 : Vlab  H @ L 1 : Vint  3 @ L 2 : Vptr  (f=(3 @ L);i=0) @ M1 3 : Vlab  M1 @ L 4 : Vlab  M2 @ M1 5 : Vlab  L @ M1 6 : Vlab  H @ H 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  0 @ L 9 : Vlab  M1 @ M1  RetReg : 0 Stack2:  RetPC: 18 @ H RetLAB: L RetRegs: 0 : Vlab  H @ L 1 : Vint  3 @ L 2 : Vptr  (f=(3 @ L);i=0) @ M1 3 : Vlab  M1 @ L 4 : Vlab  M2 @ M1 5 : Vlab  L @ M1 6 : Vlab  H @ H 7 : Vptr  (f=(0 @ L);i=1) @ M1 8 : Vint  0 @ L 9 : Vlab  M1 @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":8376,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.406066179s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.379321+00:00","trial":7,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 4 1 1 : Write 4 1  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  19 @ L , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  4 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ M2 , 3 : Vlab  M1 @ M2 , 4 : Vptr  (f=(0 @ L);i=1) @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vlab  M1 @ H , 8 : Vlab  M1 @ H , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 6 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  -4 @ L 3 : Vint  11 @ M1 4 : Vlab  M2 @ M2 5 : Vint  -2 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  1 @ L 8 : Vlab  M1 @ L 9 : Vint  0 @ M1  RetReg : 0 Stack2:  RetPC: 6 @ M1 RetLAB: M2 RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vint  -4 @ L 3 : Vint  11 @ M1 4 : Vlab  M2 @ M2 5 : Vint  -2 @ M2 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vint  1 @ L 8 : Vlab  M1 @ L 9 : Vint  0 @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":10450,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.460082054s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.379657+00:00","trial":5,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 5 3 1 : Write 5 3  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vptr  (f=(1 @ L);i=1) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vptr  (f=(0 @ L);i=0) @ L ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  19 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ H , 4 : Vint  5 @ M2 , 5 : Vptr  (f=(2 @ L);i=0) @ L , 6 : Vint  3 @ H , 7 : Vptr  (f=(1 @ L);i=1) @ H , 8 : Vint  13 @ H , 9 : Vint  12 @ M2 ] Stack1:  RetPC: 19 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vlab  L @ H 3 : Vptr  (f=(2 @ L);i=0) @ H 4 : Vptr  (f=(2 @ L);i=1) @ H 5 : Vint  0 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  H @ H 8 : Vlab  H @ M1 9 : Vint  7 @ M2  RetReg : 4 Stack2:  RetPC: 19 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vlab  L @ H 3 : Vptr  (f=(2 @ L);i=0) @ H 4 : Vptr  (f=(2 @ L);i=1) @ H 5 : Vint  0 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ L 7 : Vlab  H @ H 8 : Vlab  H @ M1 9 : Vint  7 @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":14187,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.600861073s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.379500+00:00","trial":3,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 1 9 1 : Write 1 9 2 : Write 1 9 3 : Write 1 9 4 : Write 1 9 5 : Write 1 9 6 : Write 1 9 7 : Write 1 9 8 : Write 1 9 9 : Write 1 9 10 : Write 1 9 11 : Write 1 9 12 : Write 1 9 13 : Write 1 9 14 : Write 1 9 15 : Write 1 9 16 : Write 1 9 17 : Write 1 9 18 : Write 1 9 19 : Write 1 9  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ L , 1 : Vint  13 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ H , 1 : Vint  2 @ { L / M1 } , 2 : Vlab  H @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  H @ M1 , 2 : Vlab  L @ L , 3 : Vint  -5 @ M1 ] (3 @ L)DFR @ L : [ [ 0 : Vint  -3 @ M2 , 1 : Vint  3 @ M2 , 2 : Vint  10 @ M2 , 3 : Vptr  (f=(0 @ L);i=0) @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  5 @ L , 5 : Vlab  M1 @ M2 , 6 : Vint  3 @ M1 , 7 : Vlab  H @ M2 , 8 : Vlab  H @ M1 , 9 : Vint  3 @ H ] Stack1:  RetPC: 10 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  L @ M1 2 : Vlab  M1 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ M2 4 : Vint  -1 @ H 5 : Vptr  (f=(3 @ L);i=1) @ L 6 : Vlab  H @ M2 7 : Vptr  (f=(3 @ L);i=1) @ H 8 : Vlab  M2 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 7 Stack2:  RetPC: 10 @ H RetLAB: H RetRegs: 0 : Vlab  M2 @ M1 1 : Vlab  L @ M1 2 : Vlab  M1 @ M1 3 : Vptr  (f=(2 @ L);i=0) @ M2 4 : Vint  -1 @ H 5 : Vptr  (f=(3 @ L);i=1) @ L 6 : Vlab  H @ M2 7 : Vptr  (f=(3 @ L);i=1) @ H 8 : Vlab  M2 @ M2 9 : Vptr  (f=(0 @ L);i=0) @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":135,"property":"LLNI","strategy":"TargetedGenerator","time":"0.016700983s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.994336+00:00","trial":8,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 8 7 1 : Write 8 7 2 : Write 8 7 3 : Write 8 7 4 : Write 8 7 5 : Write 8 7 6 : Write 8 7 7 : Write 8 7 8 : Write 8 7 9 : Write 8 7 10 : Write 8 7 11 : Write 8 7 12 : Write 8 7 13 : Write 8 7 14 : Write 8 7 15 : Write 8 7 16 : Write 8 7 17 : Write 8 7 18 : Write 8 7 19 : Write 8 7  PC: 13 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(0 @ L);i=2) @ L , 2 : Vptr  (f=(0 @ L);i=1) @ L , 3 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vlab  M2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  15 @ M2 , 5 : Vlab  H @ H , 6 : Vlab  H @ H , 7 : Vptr  (f=(0 @ L);i=1) @ H , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  RetPC: 15 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  M1 @ M1 2 : Vint  1 @ M1 3 : Vlab  L @ M2 4 : Vlab  L @ H 5 : Vint  0 @ L 6 : Vint  2 @ L 7 : Vlab  L @ M2 8 : Vlab  M2 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 5 Stack2:  RetPC: 15 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vlab  M1 @ M1 2 : Vint  1 @ M1 3 : Vlab  L @ M2 4 : Vlab  L @ H 5 : Vint  0 @ L 6 : Vint  2 @ L 7 : Vlab  L @ M2 8 : Vlab  M2 @ M1 9 : Vptr  (f=(1 @ L);i=1) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":57,"property":"LLNI","strategy":"TargetedGenerator","time":"0.013481855s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.994257+00:00","trial":2,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 0 5 1 : Write 0 5 2 : Write 0 5 3 : Write 0 5 4 : Write 0 5 5 : Write 0 5 6 : Write 0 5 7 : Write 0 5 8 : Write 0 5 9 : Write 0 5 10 : Write 0 5 11 : Write 0 5 12 : Write 0 5 13 : Write 0 5 14 : Write 0 5 15 : Write 0 5 16 : Write 0 5 17 : Write 0 5 18 : Write 0 5 19 : Write 0 5  PC: 8 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  16 @ M1 , 2 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  0 @ M1 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vint  0 @ L , 7 : Vint  -3 @ L , 8 : Vint  -1 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ L ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  M2 @ L 2 : Vlab  H @ M1 3 : Vint  1 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  M1 @ L 7 : Vint  10 @ L 8 : Vint  14 @ M2 9 : Vlab  H @ M2  RetReg : 1 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vlab  M1 @ M1 1 : Vlab  M2 @ L 2 : Vlab  H @ M1 3 : Vint  1 @ M1 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  M1 @ L 7 : Vint  10 @ L 8 : Vint  14 @ M2 9 : Vlab  H @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":42,"property":"LLNI","strategy":"TargetedGenerator","time":"0.019847870s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.994503+00:00","trial":6,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 6 9 1 : Write 6 9 2 : Write 6 9 3 : Write 6 9 4 : Write 6 9 5 : Write 6 9 6 : Write 6 9 7 : Write 6 9 8 : Write 6 9 9 : Write 6 9 10 : Write 6 9 11 : Write 6 9 12 : Write 6 9 13 : Write 6 9 14 : Write 6 9 15 : Write 6 9 16 : Write 6 9 17 : Write 6 9 18 : Write 6 9 19 : Write 6 9  PC: 17 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  10 @ L , 1 : Vint  12 @ M2 , 2 : Vint  1 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  19 @ { M1 / M2 } , 1 : Vlab  M2 @ { L / M1 } ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vlab  M1 @ L ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { M1 / M2 } , 1 : Vint  5 @ { M1 / L } , 2 : Vptr  (f=(1 @ L);i=1) @ { H / L } , Cont2 : 4 : Vlab  M2 @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  -5 @ H , 5 : Vint  0 @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vint  8 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vptr  (f=(2 @ L);i=0) @ H ] Stack1:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vptr  (f=(2 @ L);i=0) @ L 3 : Vlab  H @ L 4 : Vlab  H @ M1 5 : Vint  13 @ M1 6 : Vlab  M2 @ M1 7 : Vint  17 @ M1 8 : Vlab  M2 @ H 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 3 Stack2:  RetPC: 2 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M1 1 : Vlab  H @ H 2 : Vptr  (f=(2 @ L);i=0) @ L 3 : Vlab  H @ L 4 : Vlab  H @ M1 5 : Vint  13 @ M1 6 : Vlab  M2 @ M1 7 : Vint  17 @ M1 8 : Vlab  M2 @ H 9 : Vptr  (f=(2 @ L);i=1) @ H  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":20,"property":"LLNI","strategy":"TargetedGenerator","time":"0.016000986s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.994197+00:00","trial":5,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 5 0 1 : Write 5 0 2 : Write 5 0 3 : Write 5 0 4 : Write 5 0 5 : Write 5 0 6 : Write 5 0 7 : Write 5 0 8 : Write 5 0 9 : Write 5 0 10 : Write 5 0 11 : Write 5 0 12 : Write 5 0 13 : Write 5 0 14 : Write 5 0 15 : Write 5 0 16 : Write 5 0 17 : Write 5 0 18 : Write 5 0 19 : Write 5 0  PC: 2 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ L , 1 : Vint  2 @ M1 , 2 : Vint  0 @ H , 3 : Vint  2 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -2 @ M2 , 1 : Vlab  M2 @ { L / H } , 2 : Vint  13 @ { H / M1 } , Cont2 : 4 : Vptr  (f=(2 @ L);i=1) @ L  ] (2 @ L)DFR @ L : [ [ 0 : Vint  4 @ L , 1 : Vint  -2 @ M2 , 2 : Vlab  M1 @ L ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M1 / H } , 1 : Vlab  H @ H , 2 : Vptr  (f=(3 @ L);i=2) @ { M1 / M2 } , 3 : Vlab  L @ { L / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ L , 2 : Vlab  M1 @ M1 , 3 : Vlab  M1 @ L , 4 : Vlab  L @ M2 , 5 : Vptr  (f=(2 @ L);i=1) @ L , 6 : Vint  0 @ M1 , 7 : Vint  0 @ M1 , 8 : Vptr  (f=(0 @ L);i=3) @ H , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 13 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vint  12 @ M1 3 : Vint  -3 @ M1 4 : Vlab  H @ M2 5 : Vlab  H @ M2 6 : Vint  0 @ M2 7 : Vlab  M1 @ H 8 : Vlab  L @ M2 9 : Vlab  H @ L  RetReg : 2 Stack2:  RetPC: 13 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vint  12 @ M1 3 : Vint  -3 @ M1 4 : Vlab  H @ M2 5 : Vlab  H @ M2 6 : Vint  0 @ M2 7 : Vlab  M1 @ H 8 : Vlab  L @ M2 9 : Vlab  H @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":127,"property":"LLNI","strategy":"TargetedGenerator","time":"0.043220997s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.183805+00:00","trial":3,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 7 1 1 : Write 7 1 2 : Write 7 1 3 : Write 7 1 4 : Write 7 1 5 : Write 7 1 6 : Write 7 1 7 : Write 7 1 8 : Write 7 1 9 : Write 7 1 10 : Write 7 1 11 : Write 7 1 12 : Write 7 1 13 : Write 7 1 14 : Write 7 1 15 : Write 7 1 16 : Write 7 1 17 : Write 7 1 18 : Write 7 1 19 : Write 7 1  PC: 17 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  16 @ { M1 / M2 } , 1 : Vint  6 @ { L / H } , 2 : Vlab  M2 @ { L / M1 } , 3 : Vlab  H @ { H / L } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vint  10 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  M2 @ M2 , 2 : Vint  14 @ H , 3 : Vlab  M1 @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { M1 / M2 } , 1 : Vint  11 @ { H / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ M2 , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vint  4 @ M2 , 6 : Vint  -5 @ M1 , 7 : Vptr  (f=(1 @ L);i=1) @ M1 , 8 : Vint  0 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 14 @ L RetLAB: M1 RetRegs: 0 : Vint  8 @ M2 1 : Vlab  H @ L 2 : Vint  0 @ M2 3 : Vint  8 @ M2 4 : Vlab  H @ M2 5 : Vlab  L @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vlab  H @ M2 9 : Vint  1 @ L  RetReg : 8 Stack2:  RetPC: 14 @ L RetLAB: M1 RetRegs: 0 : Vint  8 @ M2 1 : Vlab  H @ L 2 : Vint  0 @ M2 3 : Vint  8 @ M2 4 : Vlab  H @ M2 5 : Vlab  L @ M1 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vlab  H @ M2 9 : Vint  1 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":431,"property":"LLNI","strategy":"TargetedGenerator","time":"0.080238819s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.185963+00:00","trial":4,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 6 2 1 : Write 6 2 2 : Write 6 2 3 : Write 6 2 4 : Write 6 2 5 : Write 6 2 6 : Write 6 2 7 : Write 6 2 8 : Write 6 2 9 : Write 6 2 10 : Write 6 2 11 : Write 6 2 12 : Write 6 2 13 : Write 6 2 14 : Write 6 2 15 : Write 6 2 16 : Write 6 2 17 : Write 6 2 18 : Write 6 2 19 : Write 6 2  PC: 7 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ H , 1 : Vptr  (f=(1 @ L);i=1) @ H , 2 : Vlab  M2 @ H , 3 : Vptr  (f=(1 @ L);i=0) @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / H } , 1 : Vlab  M1 @ { L / H } , 2 : Vlab  L @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ M2 , 3 : Vlab  L @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=3) @ M1 , 7 : Vint  0 @ M2 , 8 : Vint  -2 @ M2 , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 18 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(0 @ L);i=2) @ M2 3 : Vint  0 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vlab  M2 @ M1 6 : Vlab  M1 @ M2 7 : Vint  6 @ L 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  L @ M1  RetReg : 4 Stack2:  RetPC: 18 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vptr  (f=(0 @ L);i=2) @ M2 3 : Vint  0 @ M2 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vlab  M2 @ M1 6 : Vlab  M1 @ M2 7 : Vint  6 @ L 8 : Vptr  (f=(1 @ L);i=0) @ M1 9 : Vlab  L @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":670,"property":"LLNI","strategy":"TargetedGenerator","time":"0.120431900s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.994434+00:00","trial":7,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 4 1 1 : Write 4 1 2 : Write 4 1 3 : Write 4 1 4 : Write 4 1 5 : Write 4 1 6 : Write 4 1 7 : Write 4 1 8 : Write 4 1 9 : Write 4 1 10 : Write 4 1 11 : Write 4 1 12 : Write 4 1 13 : Write 4 1 14 : Write 4 1 15 : Write 4 1 16 : Write 4 1 17 : Write 4 1 18 : Write 4 1 19 : Write 4 1  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(3 @ L);i=2) @ { L / H } , 1 : Vlab  M1 @ { H / M1 } , 2 : Vptr  (f=(3 @ L);i=1) @ L , Cont2 : 4 : Vlab  L @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(0 @ L);i=2) @ H , 2 : Vint  0 @ M1 , 3 : Vlab  M1 @ L ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  L @ M2 , 2 : Vint  18 @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  -1 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(3 @ L);i=2) @ L , 5 : Vlab  M2 @ H , 6 : Vlab  M1 @ M2 , 7 : Vint  -2 @ M2 , 8 : Vlab  L @ L , 9 : Vint  1 @ L ] Stack1:  RetPC: 12 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M1 @ M1 2 : Vlab  M1 @ M2 3 : Vptr  (f=(0 @ L);i=2) @ M2 4 : Vint  0 @ H 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M1 @ M1 7 : Vlab  H @ M2 8 : Vptr  (f=(3 @ L);i=0) @ H 9 : Vptr  (f=(2 @ L);i=2) @ H  RetReg : 2 Stack2:  RetPC: 12 @ L RetLAB: M1 RetRegs: 0 : Vlab  H @ H 1 : Vlab  M1 @ M1 2 : Vlab  M1 @ M2 3 : Vptr  (f=(0 @ L);i=2) @ M2 4 : Vint  0 @ H 5 : Vptr  (f=(1 @ L);i=0) @ H 6 : Vlab  M1 @ M1 7 : Vlab  H @ M2 8 : Vptr  (f=(3 @ L);i=0) @ H 9 : Vptr  (f=(2 @ L);i=2) @ H  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":784,"property":"LLNI","strategy":"TargetedGenerator","time":"0.145189047s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.994523+00:00","trial":0,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 3 6 1 : Write 3 6 2 : Write 3 6 3 : Write 3 6 4 : Write 3 6 5 : Write 3 6 6 : Write 3 6 7 : Write 3 6 8 : Write 3 6 9 : Write 3 6 10 : Write 3 6 11 : Write 3 6 12 : Write 3 6 13 : Write 3 6 14 : Write 3 6 15 : Write 3 6 16 : Write 3 6 17 : Write 3 6 18 : Write 3 6 19 : Write 3 6  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ L , 1 : Vint  3 @ { H / M2 } , 2 : Vint  -5 @ { H / M1 } , 3 : Vlab  M1 @ { M2 / H } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { H / M2 } , 1 : Vlab  H @ { M1 / M2 } , 2 : Vlab  H @ { H / M2 } , Cont2 : 4 : Vlab  M2 @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vint  -3 @ M1 , 1 : Vptr  (f=(2 @ L);i=2) @ M1 , 2 : Vint  -4 @ H , 3 : Vlab  M1 @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(2 @ L);i=0) @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vptr  (f=(2 @ L);i=2) @ M2 , 7 : Vptr  (f=(2 @ L);i=2) @ H , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vlab  M1 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":1439,"property":"LLNI","strategy":"TargetedGenerator","time":"0.250021935s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.994369+00:00","trial":9,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 5 9 1 : Write 5 9 2 : Write 5 9 3 : Write 5 9 4 : Write 5 9 5 : Write 5 9 6 : Write 5 9 7 : Write 5 9 8 : Write 5 9 9 : Write 5 9 10 : Write 5 9 11 : Write 5 9 12 : Write 5 9 13 : Write 5 9 14 : Write 5 9 15 : Write 5 9 16 : Write 5 9 17 : Write 5 9 18 : Write 5 9 19 : Write 5 9  PC: 11 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M1 ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 1 : Vlab  L @ { L / H } , 2 : Vint  0 @ { L / M1 } , 3 : Vlab  M2 @ { L / H } , Cont2 : 5 : Vlab  H @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vint  6 @ M1 , 5 : Vptr  (f=(0 @ L);i=1) @ L , 6 : Vlab  M2 @ L , 7 : Vlab  M2 @ M2 , 8 : Vint  3 @ M2 , 9 : Vptr  (f=(2 @ L);i=2) @ M2 ] Stack1:  RetPC: 19 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  19 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vint  -4 @ L 6 : Vint  4 @ H 7 : Vint  5 @ M1 8 : Vlab  M2 @ L 9 : Vint  1 @ L  RetReg : 7 Stack2:  RetPC: 19 @ L RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M1 1 : Vint  19 @ L 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vptr  (f=(0 @ L);i=0) @ L 5 : Vint  -4 @ L 6 : Vint  4 @ H 7 : Vint  5 @ M1 8 : Vlab  M2 @ L 9 : Vint  1 @ L  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":1570,"property":"LLNI","strategy":"TargetedGenerator","time":"0.260132074s","timeout":60.0,"timestamp":"2026-01-28T23:30:46.994298+00:00","trial":1,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 4 3 1 : Write 4 3 2 : Write 4 3 3 : Write 4 3 4 : Write 4 3 5 : Write 4 3 6 : Write 4 3 7 : Write 4 3 8 : Write 4 3 9 : Write 4 3 10 : Write 4 3 11 : Write 4 3 12 : Write 4 3 13 : Write 4 3 14 : Write 4 3 15 : Write 4 3 16 : Write 4 3 17 : Write 4 3 18 : Write 4 3 19 : Write 4 3  PC: 3 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vlab  H @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(3 @ L);i=0) @ M2  ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vint  2 @ M2 , 2 : Vint  -3 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(1 @ L);i=1) @ L , 2 : Vint  18 @ M1 , 3 : Vptr  (f=(1 @ L);i=2) @ M2 ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vlab  H @ M2 , 2 : Vint  0 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vptr  (f=(2 @ L);i=0) @ L , 5 : Vint  1 @ H , 6 : Vlab  H @ M2 , 7 : Vlab  M1 @ H , 8 : Vptr  (f=(1 @ L);i=2) @ H , 9 : Vptr  (f=(1 @ L);i=2) @ M2 ] Stack1:  RetPC: 14 @ H RetLAB: M1 RetRegs: 0 : Vint  16 @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  M1 @ L 4 : Vlab  L @ M2 5 : Vptr  (f=(3 @ L);i=2) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vlab  H @ M2 8 : Vint  -3 @ L 9 : Vptr  (f=(1 @ L);i=2) @ L  RetReg : 3 Stack2:  RetPC: 14 @ H RetLAB: M1 RetRegs: 0 : Vint  16 @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vlab  M1 @ L 4 : Vlab  L @ M2 5 : Vptr  (f=(3 @ L);i=2) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ M2 7 : Vlab  H @ M2 8 : Vint  -3 @ L 9 : Vptr  (f=(1 @ L);i=2) @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":176,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.037748098s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.442411+00:00","trial":2,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 9 7 1 : Write 9 7 2 : Write 9 7 3 : Write 9 7 4 : Write 9 7 5 : Write 9 7 6 : Write 9 7 7 : Write 9 7 8 : Write 9 7 9 : Write 9 7 10 : Write 9 7 11 : Write 9 7 12 : Write 9 7 13 : Write 9 7 14 : Write 9 7 15 : Write 9 7 16 : Write 9 7 17 : Write 9 7 18 : Write 9 7 19 : Write 9 7  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  2 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 2 : Vint  18 @ M1 , 3 : Vlab  L @ { M2 / M1 } , Cont2 : 5 : Vlab  M2 @ M2  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ H , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ H , 1 : Vptr  (f=(2 @ L);i=1) @ H , 2 : Vlab  M1 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ L , 2 : Vlab  L @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ L , 6 : Vint  7 @ H , 7 : Vlab  H @ H , 8 : Vint  1 @ M2 , 9 : Vptr  (f=(2 @ L);i=2) @ M1 ] Stack1:  RetPC: 3 @ L RetLAB: H RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vlab  L @ M1 3 : Vlab  L @ M1 4 : Vint  14 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(2 @ L);i=1) @ M1 7 : Vptr  (f=(2 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=3) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 4 Stack2:  RetPC: 3 @ L RetLAB: H RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(1 @ L);i=0) @ M2 2 : Vlab  L @ M1 3 : Vlab  L @ M1 4 : Vint  14 @ M2 5 : Vptr  (f=(1 @ L);i=1) @ M2 6 : Vptr  (f=(2 @ L);i=1) @ M1 7 : Vptr  (f=(2 @ L);i=1) @ M2 8 : Vptr  (f=(0 @ L);i=3) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":228,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.060078144s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.442602+00:00","trial":3,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 0 5 1 : Write 0 5 2 : Write 0 5 3 : Write 0 5 4 : Write 0 5 5 : Write 0 5 6 : Write 0 5 7 : Write 0 5 8 : Write 0 5 9 : Write 0 5 10 : Write 0 5 11 : Write 0 5 12 : Write 0 5 13 : Write 0 5 14 : Write 0 5 15 : Write 0 5 16 : Write 0 5 17 : Write 0 5 18 : Write 0 5 19 : Write 0 5  PC: 4 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { M1 / H } , 1 : Vint  0 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  11 @ M2 , 1 : Vlab  M1 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vint  19 @ H , 1 : Vint  1 @ { L / M1 } , 2 : Vptr  (f=(0 @ L);i=1) @ { H / L } , 3 : Vptr  (f=(3 @ L);i=1) @ { L / H } , Cont2 : 5 : Vlab  L @ M2  ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ M2 , 1 : Vint  12 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(1 @ L);i=0) @ H , 6 : Vptr  (f=(1 @ L);i=0) @ M1 , 7 : Vint  8 @ M1 , 8 : Vint  -3 @ L , 9 : Vlab  L @ L ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(3 @ L);i=0) @ M1 2 : Vlab  M2 @ H 3 : Vlab  L @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  M2 @ L 6 : Vint  8 @ L 7 : Vlab  M2 @ M1 8 : Vlab  M2 @ M1 9 : Vint  2 @ M1  RetReg : 7 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vlab  M1 @ H 1 : Vptr  (f=(3 @ L);i=0) @ M1 2 : Vlab  M2 @ H 3 : Vlab  L @ M2 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  M2 @ L 6 : Vint  8 @ L 7 : Vlab  M2 @ M1 8 : Vlab  M2 @ M1 9 : Vint  2 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":202,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.063251972s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.442375+00:00","trial":6,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 7 2 1 : Write 7 2 2 : Write 7 2 3 : Write 7 2 4 : Write 7 2 5 : Write 7 2 6 : Write 7 2 7 : Write 7 2 8 : Write 7 2 9 : Write 7 2 10 : Write 7 2 11 : Write 7 2 12 : Write 7 2 13 : Write 7 2 14 : Write 7 2 15 : Write 7 2 16 : Write 7 2 17 : Write 7 2 18 : Write 7 2 19 : Write 7 2  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M1 , 1 : Vptr  (f=(2 @ L);i=1) @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vptr  (f=(2 @ L);i=0) @ H , 2 : Vlab  L @ L ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ L , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M2 } , 2 : Vint  4 @ { H / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  L @ L , 4 : Vint  0 @ H , 5 : Vlab  M2 @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vlab  H @ H , 9 : Vptr  (f=(1 @ L);i=0) @ M2 ] Stack1:  RetPC: 4 @ M1 RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(2 @ L);i=0) @ M2 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  -5 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  H @ H 7 : Vint  10 @ M1 8 : Vlab  M2 @ L 9 : Vlab  M1 @ M2  RetReg : 8 Stack2:  RetPC: 4 @ M1 RetLAB: H RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(2 @ L);i=0) @ M2 2 : Vlab  L @ H 3 : Vptr  (f=(0 @ L);i=0) @ M2 4 : Vint  -5 @ M2 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  H @ H 7 : Vint  10 @ M1 8 : Vlab  M2 @ L 9 : Vlab  M1 @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":513,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.124586821s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.442549+00:00","trial":7,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 9 8 1 : Write 9 8 2 : Write 9 8 3 : Write 9 8 4 : Write 9 8 5 : Write 9 8 6 : Write 9 8 7 : Write 9 8 8 : Write 9 8 9 : Write 9 8 10 : Write 9 8 11 : Write 9 8 12 : Write 9 8 13 : Write 9 8 14 : Write 9 8 15 : Write 9 8 16 : Write 9 8 17 : Write 9 8 18 : Write 9 8 19 : Write 9 8  PC: 11 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ M1 , 1 : Vlab  M1 @ M1 , 2 : Vptr  (f=(2 @ L);i=2) @ M1 , 3 : Vptr  (f=(1 @ L);i=1) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  17 @ H , 1 : Vlab  M1 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vlab  L @ L , 2 : Vlab  M2 @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vptr  (f=(0 @ L);i=2) @ H , 3 : Vptr  (f=(3 @ L);i=0) @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ M2 , 3 : Vlab  L @ L , 4 : Vlab  L @ L , 5 : Vptr  (f=(2 @ L);i=0) @ L , 6 : Vlab  L @ L , 7 : Vint  0 @ H , 8 : Vlab  L @ M1 , 9 : Vptr  (f=(2 @ L);i=1) @ L ] Stack1:  RetPC: 10 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=2) @ M2 3 : Vlab  L @ H 4 : Vptr  (f=(3 @ L);i=3) @ H 5 : Vint  -3 @ M2 6 : Vint  15 @ H 7 : Vptr  (f=(3 @ L);i=3) @ H 8 : Vptr  (f=(3 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 2 Stack2:  RetPC: 10 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ M2 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=2) @ M2 3 : Vlab  L @ H 4 : Vptr  (f=(3 @ L);i=3) @ H 5 : Vint  -3 @ M2 6 : Vint  15 @ H 7 : Vptr  (f=(3 @ L);i=3) @ H 8 : Vptr  (f=(3 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":781,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.188399076s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.442438+00:00","trial":8,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 7 8 1 : Write 7 8 2 : Write 7 8 3 : Write 7 8 4 : Write 7 8 5 : Write 7 8 6 : Write 7 8 7 : Write 7 8 8 : Write 7 8 9 : Write 7 8 10 : Write 7 8 11 : Write 7 8 12 : Write 7 8 13 : Write 7 8 14 : Write 7 8 15 : Write 7 8 16 : Write 7 8 17 : Write 7 8 18 : Write 7 8 19 : Write 7 8  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ H , 2 : Vlab  L @ H , 3 : Vptr  (f=(1 @ L);i=1) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vptr  (f=(0 @ L);i=3) @ M2 , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vptr  (f=(2 @ L);i=1) @ M2 ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  4 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vptr  (f=(1 @ L);i=3) @ M2 , 8 : Vlab  M1 @ M1 , 9 : Vint  4 @ L ] Stack1:  RetPC: 17 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  15 @ M1 4 : Vptr  (f=(0 @ L);i=2) @ M1 5 : Vlab  H @ H 6 : Vlab  M1 @ H 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vptr  (f=(0 @ L);i=3) @ L 9 : Vptr  (f=(0 @ L);i=2) @ L  RetReg : 1 Stack2:  RetPC: 17 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  M1 @ M1 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vint  15 @ M1 4 : Vptr  (f=(0 @ L);i=2) @ M1 5 : Vlab  H @ H 6 : Vlab  M1 @ H 7 : Vptr  (f=(2 @ L);i=0) @ M2 8 : Vptr  (f=(0 @ L);i=3) @ L 9 : Vptr  (f=(0 @ L);i=2) @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":863,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.202489853s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.442395+00:00","trial":0,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 4 5 1 : Write 4 5 2 : Write 4 5 3 : Write 4 5 4 : Write 4 5 5 : Write 4 5 6 : Write 4 5 7 : Write 4 5 8 : Write 4 5 9 : Write 4 5 10 : Write 4 5 11 : Write 4 5 12 : Write 4 5 13 : Write 4 5 14 : Write 4 5 15 : Write 4 5 16 : Write 4 5 17 : Write 4 5 18 : Write 4 5 19 : Write 4 5  PC: 18 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  2 @ M1 , 1 : Vptr  (f=(2 @ L);i=2) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ { M1 / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vptr  (f=(1 @ L);i=1) @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vlab  L @ M1 , 3 : Vlab  L @ M1 , 4 : Vptr  (f=(2 @ L);i=1) @ M1 , 5 : Vint  0 @ M2 , 6 : Vint  0 @ L , 7 : Vptr  (f=(2 @ L);i=0) @ L , 8 : Vlab  H @ M2 , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  M1 @ M2 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(2 @ L);i=2) @ L 5 : Vint  5 @ H 6 : Vint  4 @ M2 7 : Vlab  M1 @ H 8 : Vptr  (f=(2 @ L);i=2) @ M1 9 : Vint  3 @ M1  RetReg : 6 Stack2:  RetPC: 1 @ H RetLAB: L RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  M1 @ M2 2 : Vlab  H @ M2 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(2 @ L);i=2) @ L 5 : Vint  5 @ H 6 : Vint  4 @ M2 7 : Vlab  M1 @ H 8 : Vptr  (f=(2 @ L);i=2) @ M1 9 : Vint  3 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":905,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.214946985s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.442553+00:00","trial":1,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Write 9 0 1 : Write 9 0 2 : Write 9 0 3 : Write 9 0 4 : Write 9 0 5 : Write 9 0 6 : Write 9 0 7 : Write 9 0 8 : Write 9 0 9 : Write 9 0 10 : Write 9 0 11 : Write 9 0 12 : Write 9 0 13 : Write 9 0 14 : Write 9 0 15 : Write 9 0 16 : Write 9 0 17 : Write 9 0 18 : Write 9 0 19 : Write 9 0  PC: 18 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  -3 @ M2 , 1 : Vint  4 @ M2 , 2 : Vptr  (f=(0 @ L);i=1) @ H ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / L } , 1 : Vptr  (f=(2 @ L);i=0) @ { L / H } , 2 : Vlab  M1 @ { M2 / L } , Cont2 : 4 : Vptr  (f=(3 @ L);i=0) @ M2  ] (3 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vint  15 @ M1 , 2 : Vint  18 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ M1 , 2 : Vptr  (f=(2 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vlab  L @ L , 6 : Vint  0 @ L , 7 : Vint  10 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vptr  (f=(3 @ L);i=1) @ M1 ] Stack1:  RetPC: 5 @ H RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vlab  M2 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  H @ H 5 : Vint  12 @ M2 6 : Vlab  M2 @ H 7 : Vlab  L @ M2 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vlab  M2 @ L  RetReg : 6 Stack2:  RetPC: 5 @ H RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vptr  (f=(2 @ L);i=1) @ H 2 : Vlab  M2 @ M1 3 : Vptr  (f=(1 @ L);i=0) @ M2 4 : Vlab  H @ H 5 : Vint  12 @ M2 6 : Vlab  M2 @ H 7 : Vlab  L @ M2 8 : Vptr  (f=(2 @ L);i=0) @ M1 9 : Vlab  M2 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":807,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.163803816s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.503878+00:00","trial":4,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Write 4 7 1 : Write 4 7 2 : Write 4 7 3 : Write 4 7 4 : Write 4 7 5 : Write 4 7 6 : Write 4 7 7 : Write 4 7 8 : Write 4 7 9 : Write 4 7 10 : Write 4 7 11 : Write 4 7 12 : Write 4 7 13 : Write 4 7 14 : Write 4 7 15 : Write 4 7 16 : Write 4 7 17 : Write 4 7 18 : Write 4 7 19 : Write 4 7  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  11 @ L , 1 : Vint  -1 @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  L @ L , 2 : Vlab  M2 @ { M1 / L } ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ L , 1 : Vint  -5 @ H , 2 : Vlab  M2 @ H , 3 : Vlab  L @ L ] (3 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { M1 / L } , 1 : Vint  -3 @ H , 2 : Vptr  (f=(2 @ L);i=0) @ { M1 / L } , Cont2 : 4 : Vptr  (f=(3 @ L);i=1) @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(2 @ L);i=0) @ L , 5 : Vlab  L @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ M1 , 7 : Vint  -4 @ M1 , 8 : Vint  1 @ M1 , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 11 @ M1 RetLAB: L RetRegs: 0 : Vint  -2 @ H 1 : Vptr  (f=(2 @ L);i=0) @ L 2 : Vint  11 @ H 3 : Vint  0 @ H 4 : Vlab  H @ M2 5 : Vint  -1 @ H 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vint  -5 @ H 8 : Vint  15 @ L 9 : Vlab  M1 @ M2  RetReg : 6 Stack2:  RetPC: 11 @ M1 RetLAB: L RetRegs: 0 : Vint  -2 @ H 1 : Vptr  (f=(2 @ L);i=0) @ L 2 : Vint  11 @ H 3 : Vint  0 @ H 4 : Vlab  H @ M2 5 : Vint  -1 @ H 6 : Vptr  (f=(2 @ L);i=1) @ M2 7 : Vint  -5 @ H 8 : Vint  15 @ L 9 : Vlab  M1 @ M2  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":1535,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.300969124s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.442510+00:00","trial":5,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Write 3 1 1 : Write 3 1 2 : Write 3 1 3 : Write 3 1 4 : Write 3 1 5 : Write 3 1 6 : Write 3 1 7 : Write 3 1 8 : Write 3 1 9 : Write 3 1 10 : Write 3 1 11 : Write 3 1 12 : Write 3 1 13 : Write 3 1 14 : Write 3 1 15 : Write 3 1 16 : Write 3 1 17 : Write 3 1 18 : Write 3 1 19 : Write 3 1  PC: 19 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ M2 , 1 : Vptr  (f=(1 @ L);i=2) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vlab  M2 @ M1 , 2 : Vptr  (f=(0 @ L);i=1) @ L , 3 : Vint  0 @ M2 ] (2 @ L)DFR @ H : [ [ 0 : Vint  -1 @ M1 , 1 : Vint  -5 @ { M2 / H } , 2 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 3 : Vlab  M1 @ { H / M1 } , Cont2 : 5 : Vint  5 @ L  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ H , 1 : Vlab  M1 @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  2 @ M2 , 5 : Vptr  (f=(1 @ L);i=3) @ L , 6 : Vlab  M2 @ M2 , 7 : Vint  10 @ H , 8 : Vint  -2 @ M1 , 9 : Vlab  M2 @ M1 ] Stack1:  RetPC: 12 @ M1 RetLAB: L RetRegs: 0 : Vint  -4 @ H 1 : Vlab  M2 @ M1 2 : Vlab  H @ M2 3 : Vptr  (f=(3 @ L);i=0) @ M2 4 : Vint  11 @ L 5 : Vint  5 @ H 6 : Vlab  H @ M1 7 : Vlab  H @ L 8 : Vint  -3 @ L 9 : Vlab  M2 @ M1  RetReg : 4 Stack2:  RetPC: 12 @ M1 RetLAB: L RetRegs: 0 : Vint  -4 @ H 1 : Vlab  M2 @ M1 2 : Vlab  H @ M2 3 : Vptr  (f=(3 @ L);i=0) @ M2 4 : Vint  11 @ L 5 : Vint  5 @ H 6 : Vlab  H @ M1 7 : Vlab  H @ L 8 : Vint  -3 @ L 9 : Vlab  M2 @ M1  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpWrite_3"],"passed":2442,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.423764944s","timeout":60.0,"timestamp":"2026-01-28T23:30:47.529057+00:00","trial":9,"workload":"IFC"},"hash":"a8e8371e4d39912ef16b76f97517186bb67a75eb"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 5 7 1 : Load 5 7  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  M1 @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ M1 , 1 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vint  0 @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ H , 8 : Vptr  (f=(0 @ L);i=0) @ H , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M2 1 : Vint  0 @ M1 2 : Vint  1 @ H 3 : Vint  0 @ H 4 : Vint  5 @ M2 5 : Vlab  M1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vint  1 @ L 8 : Vlab  L @ H 9 : Vlab  M1 @ L  RetReg : 8 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  0 @ M2 1 : Vint  0 @ M1 2 : Vint  1 @ H 3 : Vint  0 @ H 4 : Vint  5 @ M2 5 : Vlab  M1 @ H 6 : Vptr  (f=(1 @ L);i=0) @ L 7 : Vint  1 @ L 8 : Vlab  L @ H 9 : Vlab  M1 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1478,"property":"LLNI","strategy":"BespokeGenerator","time":"0.146020889s","timeout":60.0,"timestamp":"2026-01-28T23:31:18.863171+00:00","trial":0,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 7 1 1 : Load 7 1  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vint  1 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vint  2 @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ M1 , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vint  0 @ L , 6 : Vint  1 @ M2 , 7 : Vptr  (f=(0 @ L);i=1) @ L , 8 : Vlab  L @ L , 9 : Vint  2 @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  0 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  L @ H 4 : Vlab  L @ M1 5 : Vlab  H @ H 6 : Vlab  H @ H 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  H @ H  RetReg : 6 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ M2 1 : Vint  0 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vlab  L @ H 4 : Vlab  L @ M1 5 : Vlab  H @ H 6 : Vlab  H @ H 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vlab  H @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1585,"property":"LLNI","strategy":"BespokeGenerator","time":"0.163730860s","timeout":60.0,"timestamp":"2026-01-28T23:31:18.863604+00:00","trial":7,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 3 1 : Load 8 3  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vint  0 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { L / M2 } , 1 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , Cont2 : 3 : Vint  3 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M2 , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vptr  (f=(1 @ L);i=0) @ M1 , 8 : Vptr  (f=(0 @ L);i=1) @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":692,"property":"LLNI","strategy":"BespokeGenerator","time":"0.076298952s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.193422+00:00","trial":4,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 9 0 1 : Load 9 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  M1 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vint  -2 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vlab  L @ M1 , 3 : Vlab  L @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vlab  H @ L , 7 : Vint  -4 @ M2 , 8 : Vlab  M1 @ M1 , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M2 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  0 @ L 5 : Vlab  H @ L 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vlab  L @ H 8 : Vlab  L @ M2 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 4 Stack2:  RetPC: 1 @ L RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vlab  M2 @ H 2 : Vptr  (f=(0 @ L);i=1) @ H 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vint  0 @ L 5 : Vlab  H @ L 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vlab  L @ H 8 : Vlab  L @ M2 9 : Vptr  (f=(0 @ L);i=1) @ L  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":3296,"property":"LLNI","strategy":"BespokeGenerator","time":"0.335532904s","timeout":60.0,"timestamp":"2026-01-28T23:31:18.863321+00:00","trial":5,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 0 5 1 : Load 0 5  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vlab  H @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ L , 1 : Vint  3 @ H ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vlab  L @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vlab  M1 @ L , 8 : Vptr  (f=(0 @ L);i=1) @ H , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  M1 @ L 5 : Vlab  M2 @ M2 6 : Vlab  M1 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  H @ H 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 2 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vint  0 @ L 2 : Vptr  (f=(0 @ L);i=1) @ M1 3 : Vptr  (f=(0 @ L);i=1) @ H 4 : Vlab  M1 @ L 5 : Vlab  M2 @ M2 6 : Vlab  M1 @ M2 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vlab  H @ H 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1619,"property":"LLNI","strategy":"BespokeGenerator","time":"0.165207863s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.209915+00:00","trial":9,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 1 5 1 : Load 1 5  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vlab  M1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vlab  M1 @ L , 6 : Vint  0 @ M2 , 7 : Vlab  H @ H , 8 : Vint  0 @ M2 , 9 : Vint  0 @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":3741,"property":"LLNI","strategy":"BespokeGenerator","time":"0.378695011s","timeout":60.0,"timestamp":"2026-01-28T23:31:18.863650+00:00","trial":3,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 2 2 1 : Load 2 2  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vlab  M2 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vint  1 @ M1 , 1 : Vint  0 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vlab  L @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vlab  L @ M2 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vptr  (f=(0 @ L);i=0) @ M2 , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  H @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  1 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 0 Stack2:  RetPC: 0 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ M1 1 : Vlab  H @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vint  1 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":4923,"property":"LLNI","strategy":"BespokeGenerator","time":"0.424501896s","timeout":60.0,"timestamp":"2026-01-28T23:31:18.863559+00:00","trial":2,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 6 5 1 : Load 6 5  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vint  -5 @ { H / M1 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ L , 1 : Vint  0 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M2 , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vint  1 @ M2 , 8 : Vlab  M1 @ M1 , 9 : Vint  1 @ M2 ] Stack1:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  1 @ M1 2 : Vint  1 @ L 3 : Vint  1 @ M1 4 : Vlab  L @ H 5 : Vlab  M2 @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  L @ L 8 : Vlab  M1 @ L 9 : Vint  0 @ H  RetReg : 0 Stack2:  RetPC: 1 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ H 1 : Vint  1 @ M1 2 : Vint  1 @ L 3 : Vint  1 @ M1 4 : Vlab  L @ H 5 : Vlab  M2 @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  L @ L 8 : Vlab  M1 @ L 9 : Vint  0 @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":4385,"property":"LLNI","strategy":"BespokeGenerator","time":"0.445206165s","timeout":60.0,"timestamp":"2026-01-28T23:31:18.863653+00:00","trial":8,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 4 2 1 : Load 4 2  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -2 @ H , 1 : Vlab  M1 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  4 @ L , 1 : Vint  1 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ M2 , 2 : Vptr  (f=(1 @ L);i=0) @ M2 , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vint  0 @ L , 6 : Vint  0 @ H , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vint  1 @ M1 , 9 : Vint  2 @ M1 ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  H @ H 3 : Vint  0 @ M1 4 : Vlab  H @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  0 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  H @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 5 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  H @ H 3 : Vint  0 @ M1 4 : Vlab  H @ M2 5 : Vptr  (f=(1 @ L);i=0) @ L 6 : Vint  0 @ M1 7 : Vptr  (f=(0 @ L);i=0) @ M2 8 : Vlab  H @ M2 9 : Vptr  (f=(0 @ L);i=0) @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":6636,"property":"LLNI","strategy":"BespokeGenerator","time":"0.538275003s","timeout":60.0,"timestamp":"2026-01-28T23:31:18.863486+00:00","trial":6,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 6 8 1 : Load 6 8  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  3 @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vlab  M2 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vptr  (f=(1 @ L);i=1) @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vint  -5 @ H , 9 : Vptr  (f=(0 @ L);i=1) @ L ] Stack1:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  1 @ M1 2 : Vlab  H @ H 3 : Vlab  M1 @ M1 4 : Vint  0 @ M2 5 : Vint  -4 @ L 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  M1 @ M2 9 : Vint  0 @ L  RetReg : 2 Stack2:  RetPC: 0 @ M2 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vint  1 @ M1 2 : Vlab  H @ H 3 : Vlab  M1 @ M1 4 : Vint  0 @ M2 5 : Vint  -4 @ L 6 : Vptr  (f=(0 @ L);i=1) @ M2 7 : Vptr  (f=(0 @ L);i=1) @ H 8 : Vlab  M1 @ M2 9 : Vint  0 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":9993,"property":"LLNI","strategy":"BespokeGenerator","time":"0.663335800s","timeout":60.0,"timestamp":"2026-01-28T23:31:18.863397+00:00","trial":1,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 5 5 1 : Load 5 5  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  4 @ M2 , 1 : Vint  -1 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  -2 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ L , 6 : Vlab  H @ H , 7 : Vlab  H @ H , 8 : Vlab  L @ M2 , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 13 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  M1 @ M2 3 : Vlab  L @ M1 4 : Vlab  M2 @ M1 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  H @ M1  RetReg : 7 Stack2:  RetPC: 13 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vlab  M1 @ M2 3 : Vlab  L @ M1 4 : Vlab  M2 @ M1 5 : Vlab  L @ L 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vptr  (f=(1 @ L);i=1) @ H 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vlab  H @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":124,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.005283117s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.712164+00:00","trial":5,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 5 8 1 : Load 5 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vint  12 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vint  13 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ M1 , 4 : Vlab  L @ L , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vlab  M2 @ H , 7 : Vptr  (f=(2 @ L);i=0) @ M1 , 8 : Vlab  M2 @ L , 9 : Vint  -2 @ M1 ] Stack1:  RetPC: 13 @ M1 RetLAB: H RetRegs: 0 : Vint  0 @ M2 1 : Vint  7 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  M1 @ H 4 : Vint  16 @ L 5 : Vint  -2 @ H 6 : Vint  -4 @ M2 7 : Vlab  H @ L 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  -4 @ L  RetReg : 8 Stack2:  RetPC: 13 @ M1 RetLAB: H RetRegs: 0 : Vint  0 @ M2 1 : Vint  7 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vlab  M1 @ H 4 : Vint  16 @ L 5 : Vint  -2 @ H 6 : Vint  -4 @ M2 7 : Vlab  H @ L 8 : Vptr  (f=(1 @ L);i=1) @ M1 9 : Vint  -4 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":422,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.028851986s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.712417+00:00","trial":8,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 6 2 1 : Load 6 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vint  0 @ { H / L } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vlab  M1 @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M2 / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { M1 / H } , Cont2 : 3 : Vptr  (f=(2 @ L);i=1) @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vint  0 @ M1 , 4 : Vint  3 @ L , 5 : Vint  18 @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ M2 , 7 : Vint  -5 @ L , 8 : Vlab  M2 @ M2 , 9 : Vlab  L @ H ] Stack1:  RetPC: 17 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  0 @ L 4 : Vint  8 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  -2 @ M2 7 : Vlab  L @ M1 8 : Vptr  (f=(2 @ L);i=0) @ H 9 : Vlab  M1 @ H  RetReg : 7 Stack2:  RetPC: 17 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  H @ H 1 : Vptr  (f=(0 @ L);i=0) @ L 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vint  0 @ L 4 : Vint  8 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vint  -2 @ M2 7 : Vlab  L @ M1 8 : Vptr  (f=(2 @ L);i=0) @ H 9 : Vlab  M1 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":2388,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.131131887s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.711843+00:00","trial":0,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 7 4 1 : Load 7 4  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  10 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  3 @ { H / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ H  ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ H , 1 : Vlab  M2 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  3 @ M1 , 3 : Vint  -5 @ H , 4 : Vlab  M1 @ M2 , 5 : Vint  -5 @ M2 , 6 : Vint  -1 @ M2 , 7 : Vptr  (f=(2 @ L);i=0) @ L , 8 : Vlab  M1 @ M1 , 9 : Vlab  M1 @ L ] Stack1:  RetPC: 16 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ H 1 : Vint  0 @ M2 2 : Vint  3 @ M2 3 : Vlab  L @ M1 4 : Vlab  L @ H 5 : Vint  3 @ M2 6 : Vint  -4 @ L 7 : Vlab  M1 @ L 8 : Vint  -4 @ H 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 6 Stack2:  RetPC: 16 @ M2 RetLAB: L RetRegs: 0 : Vptr  (f=(2 @ L);i=1) @ H 1 : Vint  0 @ M2 2 : Vint  3 @ M2 3 : Vlab  L @ M1 4 : Vlab  L @ H 5 : Vint  3 @ M2 6 : Vint  -4 @ L 7 : Vlab  M1 @ L 8 : Vint  -4 @ H 9 : Vptr  (f=(1 @ L);i=1) @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":3020,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.211076021s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.754668+00:00","trial":9,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 8 6 1 : Load 8 6  PC: 1 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ L , 1 : Vlab  M1 @ M1 , Cont2 : 3 : Vint  4 @ M1  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vint  4 @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vlab  M1 @ M1 , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(2 @ L);i=0) @ L , 8 : Vptr  (f=(1 @ L);i=0) @ M1 , 9 : Vlab  M1 @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":2950,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.176343203s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.712079+00:00","trial":3,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 2 4 1 : Load 2 4  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  H @ H ] (1 @ L)DFR @ L : [ [ 0 : Vint  10 @ M1 , 1 : Vint  5 @ H ] (2 @ L)DFR @ H : [ [ 0 : Vint  -2 @ H , 1 : Vlab  M1 @ { H / M2 } , Cont2 : 3 : Vint  0 @ M2  ] (3 @ L)DFR @ H : [ [ 0 : Vlab  H @ L , 1 : Vlab  M1 @ { M1 / L } , Cont2 : 3 : Vint  4 @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M2 , 5 : Vptr  (f=(0 @ L);i=1) @ L , 6 : Vint  -1 @ L , 7 : Vlab  M2 @ H , 8 : Vint  5 @ H , 9 : Vptr  (f=(1 @ L);i=1) @ H ] Stack1:  RetPC: 8 @ M1 RetLAB: M1 RetRegs: 0 : Vint  14 @ M2 1 : Vint  -1 @ M1 2 : Vlab  M2 @ M1 3 : Vlab  H @ H 4 : Vptr  (f=(3 @ L);i=0) @ M2 5 : Vint  5 @ H 6 : Vint  8 @ L 7 : Vlab  M1 @ M2 8 : Vint  4 @ L 9 : Vlab  M1 @ L  RetReg : 0 Stack2:  RetPC: 8 @ M1 RetLAB: M1 RetRegs: 0 : Vint  14 @ M2 1 : Vint  -1 @ M1 2 : Vlab  M2 @ M1 3 : Vlab  H @ H 4 : Vptr  (f=(3 @ L);i=0) @ M2 5 : Vint  5 @ H 6 : Vint  8 @ L 7 : Vlab  M1 @ M2 8 : Vint  4 @ L 9 : Vlab  M1 @ L  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":6314,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.327121019s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.712074+00:00","trial":2,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 1 9 1 : Load 1 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { L / H } , 1 : Vint  -4 @ { M1 / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(1 @ L);i=0) @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=1) @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M2 , 4 : Vptr  (f=(1 @ L);i=0) @ L , 5 : Vlab  L @ L , 6 : Vint  1 @ M1 , 7 : Vptr  (f=(1 @ L);i=0) @ M2 , 8 : Vlab  H @ M1 , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  2 @ L 1 : Vint  -3 @ M1 2 : Vlab  H @ M2 3 : Vint  11 @ L 4 : Vlab  H @ M2 5 : Vint  9 @ M2 6 : Vint  13 @ H 7 : Vlab  H @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  3 @ H  RetReg : 7 Stack2:  RetPC: 0 @ M1 RetLAB: M1 RetRegs: 0 : Vint  2 @ L 1 : Vint  -3 @ M1 2 : Vlab  H @ M2 3 : Vint  11 @ L 4 : Vlab  H @ M2 5 : Vint  9 @ M2 6 : Vint  13 @ H 7 : Vlab  H @ M1 8 : Vptr  (f=(0 @ L);i=1) @ L 9 : Vint  3 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":7943,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.484761000s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.712238+00:00","trial":7,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 6 7 1 : Load 6 7  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { L / M2 } , 1 : Vlab  M2 @ { M1 / M2 } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  H @ M1 , 1 : Vlab  M1 @ H ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { H / M1 } , 1 : Vlab  L @ { H / M1 } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  5 @ H , 5 : Vint  1 @ M2 , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vptr  (f=(1 @ L);i=1) @ H , 8 : Vptr  (f=(2 @ L);i=0) @ H , 9 : Vlab  H @ L ] Stack1:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vint  4 @ L 2 : Vint  0 @ H 3 : Vint  -2 @ M2 4 : Vlab  M2 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  L @ M1 7 : Vlab  M1 @ L 8 : Vint  4 @ M2 9 : Vint  8 @ M1  RetReg : 6 Stack2:  RetPC: 1 @ M2 RetLAB: L RetRegs: 0 : Vlab  L @ H 1 : Vint  4 @ L 2 : Vint  0 @ H 3 : Vint  -2 @ M2 4 : Vlab  M2 @ H 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vlab  L @ M1 7 : Vlab  M1 @ L 8 : Vint  4 @ M2 9 : Vint  8 @ M1  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":12489,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.595219851s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.712288+00:00","trial":4,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 6 4 1 : Load 6 4  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vint  -1 @ M1 , Cont2 : 3 : Vptr  (f=(1 @ L);i=0) @ L  ] (1 @ L)DFR @ L : [ [ 0 : Vint  -1 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ L ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  -3 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ M1 , 7 : Vint  5 @ M2 , 8 : Vlab  M2 @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M1 @ L 2 : Vint  2 @ M1 3 : Vint  6 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  15 @ M2 8 : Vlab  M1 @ L 9 : Vint  -2 @ L  RetReg : 9 Stack2:  RetPC: 15 @ L RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  M1 @ L 2 : Vint  2 @ M1 3 : Vint  6 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ L 5 : Vlab  M1 @ M2 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vint  15 @ M2 8 : Vlab  M1 @ L 9 : Vint  -2 @ L  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":14218,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.675390959s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.722746+00:00","trial":6,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 8 1 : Load 8 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  -3 @ H , 1 : Vptr  (f=(2 @ L);i=0) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  H @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ H , 1 : Vptr  (f=(3 @ L);i=0) @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ H , 1 : Vptr  (f=(3 @ L);i=1) @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ M1 , 6 : Vint  3 @ H , 7 : Vptr  (f=(3 @ L);i=1) @ M1 , 8 : Vptr  (f=(2 @ L);i=1) @ M2 , 9 : Vptr  (f=(1 @ L);i=0) @ M1 ] Stack1:  RetPC: 13 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ M2 2 : Vint  1 @ M2 3 : Vlab  M1 @ H 4 : Vint  -1 @ M2 5 : Vptr  (f=(3 @ L);i=1) @ M2 6 : Vint  -3 @ L 7 : Vptr  (f=(2 @ L);i=1) @ L 8 : Vlab  M2 @ M2 9 : Vint  0 @ L  RetReg : 5 Stack2:  RetPC: 13 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ M2 2 : Vint  1 @ M2 3 : Vlab  M1 @ H 4 : Vint  -1 @ M2 5 : Vptr  (f=(3 @ L);i=1) @ M2 6 : Vint  -3 @ L 7 : Vptr  (f=(2 @ L);i=1) @ L 8 : Vlab  M2 @ M2 9 : Vint  0 @ L  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":26076,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"1.069476843s","timeout":60.0,"timestamp":"2026-01-28T23:31:19.712434+00:00","trial":1,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 7 5 1 : Load 7 5 2 : Load 7 5 3 : Load 7 5 4 : Load 7 5 5 : Load 7 5 6 : Load 7 5 7 : Load 7 5 8 : Load 7 5 9 : Load 7 5 10 : Load 7 5 11 : Load 7 5 12 : Load 7 5 13 : Load 7 5 14 : Load 7 5 15 : Load 7 5 16 : Load 7 5 17 : Load 7 5 18 : Load 7 5 19 : Load 7 5  PC: 2 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vlab  M1 @ { M1 / M2 } , Cont2 : 3 : Vint  13 @ H  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ L , 1 : Vint  2 @ M1 , 2 : Vint  1 @ M2 ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M1 / M2 } , 1 : Vlab  H @ { L / M2 } , 2 : Vptr  (f=(2 @ L);i=3) @ { M2 / L } , 3 : Vlab  M1 @ { M1 / H } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  1 @ M2 , 4 : Vint  5 @ M1 , 5 : Vint  -1 @ M2 , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=2) @ L , 8 : Vlab  L @ L , 9 : Vptr  (f=(1 @ L);i=2) @ M1 ] Stack1:  RetPC: 17 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  M1 @ M2 2 : Vptr  (f=(2 @ L);i=3) @ L 3 : Vint  2 @ M1 4 : Vlab  L @ H 5 : Vlab  L @ L 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vint  -4 @ M1 8 : Vint  14 @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 8 Stack2:  RetPC: 17 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=0) @ H 1 : Vlab  M1 @ M2 2 : Vptr  (f=(2 @ L);i=3) @ L 3 : Vint  2 @ M1 4 : Vlab  L @ H 5 : Vlab  L @ L 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vint  -4 @ M1 8 : Vint  14 @ H 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":482,"property":"LLNI","strategy":"TargetedGenerator","time":"0.075890064s","timeout":60.0,"timestamp":"2026-01-28T23:31:20.795466+00:00","trial":8,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 1 0 1 : Load 1 0 2 : Load 1 0 3 : Load 1 0 4 : Load 1 0 5 : Load 1 0 6 : Load 1 0 7 : Load 1 0 8 : Load 1 0 9 : Load 1 0 10 : Load 1 0 11 : Load 1 0 12 : Load 1 0 13 : Load 1 0 14 : Load 1 0 15 : Load 1 0 16 : Load 1 0 17 : Load 1 0 18 : Load 1 0 19 : Load 1 0  PC: 16 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { L / H } , 1 : Vlab  L @ { M1 / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ L , 1 : Vlab  L @ M1 , 2 : Vlab  H @ H ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vint  0 @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ M1 , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(0 @ L);i=1) @ M1 , 7 : Vlab  L @ L , 8 : Vint  1 @ H , 9 : Vlab  M2 @ H ] Stack1:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vint  14 @ M1 1 : Vlab  M1 @ M2 2 : Vptr  (f=(2 @ L);i=0) @ M2 3 : Vint  4 @ H 4 : Vptr  (f=(2 @ L);i=0) @ H 5 : Vint  -1 @ L 6 : Vlab  M1 @ M2 7 : Vlab  H @ H 8 : Vlab  L @ L 9 : Vptr  (f=(1 @ L);i=2) @ L  RetReg : 6 Stack2:  RetPC: 0 @ H RetLAB: M2 RetRegs: 0 : Vint  14 @ M1 1 : Vlab  M1 @ M2 2 : Vptr  (f=(2 @ L);i=0) @ M2 3 : Vint  4 @ H 4 : Vptr  (f=(2 @ L);i=0) @ H 5 : Vint  -1 @ L 6 : Vlab  M1 @ M2 7 : Vlab  H @ H 8 : Vlab  L @ L 9 : Vptr  (f=(1 @ L);i=2) @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":541,"property":"LLNI","strategy":"TargetedGenerator","time":"0.146215200s","timeout":60.0,"timestamp":"2026-01-28T23:31:20.795876+00:00","trial":3,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 7 8 1 : Load 7 8 2 : Load 7 8 3 : Load 7 8 4 : Load 7 8 5 : Load 7 8 6 : Load 7 8 7 : Load 7 8 8 : Load 7 8 9 : Load 7 8 10 : Load 7 8 11 : Load 7 8 12 : Load 7 8 13 : Load 7 8 14 : Load 7 8 15 : Load 7 8 16 : Load 7 8 17 : Load 7 8 18 : Load 7 8 19 : Load 7 8  PC: 8 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ M2 , 1 : Vint  2 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vint  18 @ M1 , 1 : Vint  17 @ L , 2 : Vint  12 @ H , 3 : Vptr  (f=(1 @ L);i=2) @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=1) @ H , 6 : Vlab  L @ M1 , 7 : Vptr  (f=(1 @ L);i=2) @ L , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vlab  L @ H ] Stack1:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vint  5 @ L 1 : Vlab  M1 @ H 2 : Vint  4 @ M1 3 : Vptr  (f=(1 @ L);i=3) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  L @ H 6 : Vlab  H @ H 7 : Vint  1 @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 Stack2:  RetPC: 7 @ M2 RetLAB: M2 RetRegs: 0 : Vint  5 @ L 1 : Vlab  M1 @ H 2 : Vint  4 @ M1 3 : Vptr  (f=(1 @ L);i=3) @ M1 4 : Vptr  (f=(0 @ L);i=0) @ M2 5 : Vlab  L @ H 6 : Vlab  H @ H 7 : Vint  1 @ H 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":312,"property":"LLNI","strategy":"TargetedGenerator","time":"0.052083015s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.136078+00:00","trial":4,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 9 0 1 : Load 9 0 2 : Load 9 0 3 : Load 9 0 4 : Load 9 0 5 : Load 9 0 6 : Load 9 0 7 : Load 9 0 8 : Load 9 0 9 : Load 9 0 10 : Load 9 0 11 : Load 9 0 12 : Load 9 0 13 : Load 9 0 14 : Load 9 0 15 : Load 9 0 16 : Load 9 0 17 : Load 9 0 18 : Load 9 0 19 : Load 9 0  PC: 15 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ H , 1 : Vlab  L @ M1 , 2 : Vlab  L @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  -1 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vlab  L @ { L / M2 } , 1 : Vint  10 @ { M1 / H } , 2 : Vlab  M2 @ { M1 / H } ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ M2 , 1 : Vlab  M2 @ M1 , 2 : Vptr  (f=(0 @ L);i=2) @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vint  0 @ M2 , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vlab  L @ M2 , 6 : Vlab  L @ M2 , 7 : Vlab  L @ L , 8 : Vint  0 @ H , 9 : Vptr  (f=(0 @ L);i=1) @ M2 ] Stack1:  RetPC: 15 @ H RetLAB: H RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(3 @ L);i=0) @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  3 @ H 6 : Vptr  (f=(3 @ L);i=2) @ M1 7 : Vlab  H @ M1 8 : Vptr  (f=(3 @ L);i=1) @ M2 9 : Vint  -3 @ M1  RetReg : 7 Stack2:  RetPC: 15 @ H RetLAB: H RetRegs: 0 : Vlab  H @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(0 @ L);i=0) @ L 3 : Vptr  (f=(3 @ L);i=0) @ H 4 : Vptr  (f=(0 @ L);i=0) @ H 5 : Vint  3 @ H 6 : Vptr  (f=(3 @ L);i=2) @ M1 7 : Vlab  H @ M1 8 : Vptr  (f=(3 @ L);i=1) @ M2 9 : Vint  -3 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":921,"property":"LLNI","strategy":"TargetedGenerator","time":"0.271651983s","timeout":60.0,"timestamp":"2026-01-28T23:31:20.795657+00:00","trial":6,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 4 5 1 : Load 4 5 2 : Load 4 5 3 : Load 4 5 4 : Load 4 5 5 : Load 4 5 6 : Load 4 5 7 : Load 4 5 8 : Load 4 5 9 : Load 4 5 10 : Load 4 5 11 : Load 4 5 12 : Load 4 5 13 : Load 4 5 14 : Load 4 5 15 : Load 4 5 16 : Load 4 5 17 : Load 4 5 18 : Load 4 5 19 : Load 4 5  PC: 13 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ H , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vint  11 @ L , 3 : Vptr  (f=(0 @ L);i=2) @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  -2 @ H , 1 : Vint  0 @ M1 , 2 : Vlab  M2 @ M1 ] (2 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M2 @ M1 , 2 : Vint  16 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  4 @ L , 4 : Vptr  (f=(2 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vlab  H @ M2 , 7 : Vlab  H @ M2 , 8 : Vint  7 @ L , 9 : Vint  16 @ M2 ] Stack1:  RetPC: 4 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -5 @ M1 1 : Vlab  M2 @ H 2 : Vptr  (f=(2 @ L);i=2) @ M1 3 : Vptr  (f=(1 @ L);i=2) @ M1 4 : Vint  7 @ L 5 : Vptr  (f=(0 @ L);i=2) @ H 6 : Vlab  H @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vlab  L @ M2  RetReg : 3 Stack2:  RetPC: 4 @ M2 RetLAB: M2 RetRegs: 0 : Vint  -5 @ M1 1 : Vlab  M2 @ H 2 : Vptr  (f=(2 @ L);i=2) @ M1 3 : Vptr  (f=(1 @ L);i=2) @ M1 4 : Vint  7 @ L 5 : Vptr  (f=(0 @ L);i=2) @ H 6 : Vlab  H @ M2 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vptr  (f=(2 @ L);i=0) @ L 9 : Vlab  L @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":894,"property":"LLNI","strategy":"TargetedGenerator","time":"0.332616091s","timeout":60.0,"timestamp":"2026-01-28T23:31:20.795397+00:00","trial":7,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 1 2 1 : Load 1 2 2 : Load 1 2 3 : Load 1 2 4 : Load 1 2 5 : Load 1 2 6 : Load 1 2 7 : Load 1 2 8 : Load 1 2 9 : Load 1 2 10 : Load 1 2 11 : Load 1 2 12 : Load 1 2 13 : Load 1 2 14 : Load 1 2 15 : Load 1 2 16 : Load 1 2 17 : Load 1 2 18 : Load 1 2 19 : Load 1 2  PC: 7 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vint  4 @ M2 ] (1 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vptr  (f=(2 @ L);i=2) @ { H / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ L  ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  -2 @ { M2 / M1 } , 1 : Vlab  L @ { H / M1 } , 2 : Vint  9 @ { L / H } , 3 : Vptr  (f=(0 @ L);i=1) @ { L / H } , Cont2 : 5 : Vptr  (f=(3 @ L);i=0) @ M1  ] (3 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  M2 @ L , 6 : Vint  -2 @ M1 , 7 : Vint  15 @ M1 , 8 : Vlab  M1 @ M1 , 9 : Vint  1 @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1734,"property":"LLNI","strategy":"TargetedGenerator","time":"0.447431803s","timeout":60.0,"timestamp":"2026-01-28T23:31:20.795336+00:00","trial":5,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 1 2 1 : Load 1 2 2 : Load 1 2 3 : Load 1 2 4 : Load 1 2 5 : Load 1 2 6 : Load 1 2 7 : Load 1 2 8 : Load 1 2 9 : Load 1 2 10 : Load 1 2 11 : Load 1 2 12 : Load 1 2 13 : Load 1 2 14 : Load 1 2 15 : Load 1 2 16 : Load 1 2 17 : Load 1 2 18 : Load 1 2 19 : Load 1 2  PC: 12 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  17 @ M2 , 1 : Vlab  M2 @ L , 2 : Vptr  (f=(2 @ L);i=1) @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vlab  L @ L , 2 : Vlab  M1 @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  -4 @ M1 , 1 : Vint  1 @ M2 ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ { M2 / H } , 1 : Vlab  L @ { L / M2 } , 2 : Vptr  (f=(3 @ L);i=2) @ M1 , 3 : Vint  -5 @ { L / M1 } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=2) @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(1 @ L);i=1) @ L , 6 : Vint  -2 @ M1 , 7 : Vlab  H @ L , 8 : Vlab  M2 @ M1 , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 18 @ L RetLAB: M2 RetRegs: 0 : Vint  15 @ M2 1 : Vlab  H @ M1 2 : Vptr  (f=(2 @ L);i=0) @ H 3 : Vlab  M2 @ H 4 : Vptr  (f=(3 @ L);i=2) @ M2 5 : Vint  -1 @ M1 6 : Vlab  H @ L 7 : Vptr  (f=(3 @ L);i=1) @ M2 8 : Vptr  (f=(3 @ L);i=0) @ L 9 : Vlab  M2 @ M2  RetReg : 1 Stack2:  RetPC: 18 @ L RetLAB: M2 RetRegs: 0 : Vint  15 @ M2 1 : Vlab  H @ M1 2 : Vptr  (f=(2 @ L);i=0) @ H 3 : Vlab  M2 @ H 4 : Vptr  (f=(3 @ L);i=2) @ M2 5 : Vint  -1 @ M1 6 : Vlab  H @ L 7 : Vptr  (f=(3 @ L);i=1) @ M2 8 : Vptr  (f=(3 @ L);i=0) @ L 9 : Vlab  M2 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1914,"property":"LLNI","strategy":"TargetedGenerator","time":"0.473422050s","timeout":60.0,"timestamp":"2026-01-28T23:31:20.795457+00:00","trial":2,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 8 6 1 : Load 8 6 2 : Load 8 6 3 : Load 8 6 4 : Load 8 6 5 : Load 8 6 6 : Load 8 6 7 : Load 8 6 8 : Load 8 6 9 : Load 8 6 10 : Load 8 6 11 : Load 8 6 12 : Load 8 6 13 : Load 8 6 14 : Load 8 6 15 : Load 8 6 16 : Load 8 6 17 : Load 8 6 18 : Load 8 6 19 : Load 8 6  PC: 7 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vint  2 @ L , 2 : Vint  0 @ M2 , 3 : Vint  15 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ L , 1 : Vlab  M1 @ L , 2 : Vlab  M1 @ M2 , 3 : Vint  3 @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  -1 @ L , 1 : Vint  0 @ H , 2 : Vptr  (f=(2 @ L);i=0) @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vlab  L @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vptr  (f=(1 @ L);i=2) @ M1 , 7 : Vlab  M2 @ H , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vint  18 @ H ] Stack1:  RetPC: 10 @ H RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(2 @ L);i=2) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  -5 @ L 4 : Vlab  L @ M1 5 : Vint  0 @ L 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=2) @ M1 8 : Vptr  (f=(2 @ L);i=2) @ M1 9 : Vint  9 @ M2  RetReg : 9 Stack2:  RetPC: 10 @ H RetLAB: L RetRegs: 0 : Vint  0 @ L 1 : Vptr  (f=(2 @ L);i=2) @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M1 3 : Vint  -5 @ L 4 : Vlab  L @ M1 5 : Vint  0 @ L 6 : Vint  0 @ L 7 : Vptr  (f=(0 @ L);i=2) @ M1 8 : Vptr  (f=(2 @ L);i=2) @ M1 9 : Vint  9 @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":2398,"property":"LLNI","strategy":"TargetedGenerator","time":"0.469134092s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.059216+00:00","trial":9,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 5 1 : Load 8 5 2 : Load 8 5 3 : Load 8 5 4 : Load 8 5 5 : Load 8 5 6 : Load 8 5 7 : Load 8 5 8 : Load 8 5 9 : Load 8 5 10 : Load 8 5 11 : Load 8 5 12 : Load 8 5 13 : Load 8 5 14 : Load 8 5 15 : Load 8 5 16 : Load 8 5 17 : Load 8 5 18 : Load 8 5 19 : Load 8 5  PC: 13 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(0 @ L);i=2) @ M1 , 2 : Vlab  M2 @ H , 3 : Vint  12 @ L ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=3) @ H , 1 : Vint  4 @ M1 , 2 : Vlab  H @ L , 3 : Vint  11 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  11 @ M1 , 5 : Vlab  M1 @ L , 6 : Vint  3 @ L , 7 : Vlab  M1 @ M1 , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vlab  H @ M2 ] Stack1:  RetPC: 2 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ H 3 : Vlab  M1 @ M1 4 : Vlab  M1 @ M2 5 : Vptr  (f=(0 @ L);i=3) @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  17 @ M2 8 : Vint  4 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 9 Stack2:  RetPC: 2 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M2 @ L 1 : Vptr  (f=(1 @ L);i=1) @ L 2 : Vlab  L @ H 3 : Vlab  M1 @ M1 4 : Vlab  M1 @ M2 5 : Vptr  (f=(0 @ L);i=3) @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vint  17 @ M2 8 : Vint  4 @ L 9 : Vptr  (f=(0 @ L);i=1) @ M2  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":2258,"property":"LLNI","strategy":"TargetedGenerator","time":"0.610080004s","timeout":60.0,"timestamp":"2026-01-28T23:31:20.795549+00:00","trial":1,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 9 2 1 : Load 9 2 2 : Load 9 2 3 : Load 9 2 4 : Load 9 2 5 : Load 9 2 6 : Load 9 2 7 : Load 9 2 8 : Load 9 2 9 : Load 9 2 10 : Load 9 2 11 : Load 9 2 12 : Load 9 2 13 : Load 9 2 14 : Load 9 2 15 : Load 9 2 16 : Load 9 2 17 : Load 9 2 18 : Load 9 2 19 : Load 9 2  PC: 3 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ H , 1 : Vlab  L @ L , 2 : Vptr  (f=(2 @ L);i=2) @ L ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ { H / L } , 1 : Vlab  H @ { M2 / L } , 2 : Vint  -3 @ M2 , 3 : Vlab  H @ { M1 / H } , Cont2 : 5 : Vint  0 @ M2  ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ L , 1 : Vint  9 @ M2 , 2 : Vint  2 @ M2 , 3 : Vptr  (f=(1 @ L);i=2) @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M1 @ L , 2 : Vlab  L @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  4 @ M1 , 5 : Vlab  M2 @ M1 , 6 : Vlab  H @ M1 , 7 : Vlab  M2 @ L , 8 : Vint  2 @ M1 , 9 : Vptr  (f=(2 @ L);i=2) @ L ] Stack1:  RetPC: 19 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ M2 1 : Vptr  (f=(3 @ L);i=2) @ L 2 : Vlab  M2 @ M2 3 : Vptr  (f=(3 @ L);i=0) @ L 4 : Vlab  L @ H 5 : Vptr  (f=(1 @ L);i=2) @ L 6 : Vint  3 @ H 7 : Vint  2 @ H 8 : Vlab  M2 @ M2 9 : Vptr  (f=(0 @ L);i=2) @ M2  RetReg : 3 Stack2:  RetPC: 19 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=1) @ M2 1 : Vptr  (f=(3 @ L);i=2) @ L 2 : Vlab  M2 @ M2 3 : Vptr  (f=(3 @ L);i=0) @ L 4 : Vlab  L @ H 5 : Vptr  (f=(1 @ L);i=2) @ L 6 : Vint  3 @ H 7 : Vint  2 @ H 8 : Vlab  M2 @ M2 9 : Vptr  (f=(0 @ L);i=2) @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":4436,"property":"LLNI","strategy":"TargetedGenerator","time":"0.850663900s","timeout":60.0,"timestamp":"2026-01-28T23:31:20.795172+00:00","trial":0,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 7 1 : Load 8 7 2 : Load 8 7 3 : Load 8 7 4 : Load 8 7 5 : Load 8 7 6 : Load 8 7 7 : Load 8 7 8 : Load 8 7 9 : Load 8 7 10 : Load 8 7 11 : Load 8 7 12 : Load 8 7 13 : Load 8 7 14 : Load 8 7 15 : Load 8 7 16 : Load 8 7 17 : Load 8 7 18 : Load 8 7 19 : Load 8 7  PC: 6 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vlab  L @ L , 2 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 3 : Vint  5 @ { M1 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  5 @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  14 @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ H ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ H , 1 : Vlab  L @ H , 2 : Vint  16 @ L , 3 : Vptr  (f=(1 @ L);i=1) @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(3 @ L);i=0) @ M2 , 5 : Vint  0 @ H , 6 : Vlab  H @ H , 7 : Vptr  (f=(0 @ L);i=3) @ H , 8 : Vptr  (f=(2 @ L);i=1) @ L , 9 : Vint  14 @ M1 ] Stack1:  RetPC: 12 @ L RetLAB: M1 RetRegs: 0 : Vint  -2 @ L 1 : Vint  3 @ M1 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vlab  H @ M2 4 : Vint  5 @ L 5 : Vptr  (f=(3 @ L);i=2) @ H 6 : Vlab  H @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vlab  M1 @ M2 9 : Vptr  (f=(3 @ L);i=2) @ H  RetReg : 4 Stack2:  RetPC: 12 @ L RetLAB: M1 RetRegs: 0 : Vint  -2 @ L 1 : Vint  3 @ M1 2 : Vptr  (f=(2 @ L);i=1) @ M2 3 : Vlab  H @ M2 4 : Vint  5 @ L 5 : Vptr  (f=(3 @ L);i=2) @ H 6 : Vlab  H @ M2 7 : Vptr  (f=(0 @ L);i=0) @ M1 8 : Vlab  M1 @ M2 9 : Vptr  (f=(3 @ L);i=2) @ H  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":75,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.033974171s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.838592+00:00","trial":5,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 4 3 1 : Load 4 3 2 : Load 4 3 3 : Load 4 3 4 : Load 4 3 5 : Load 4 3 6 : Load 4 3 7 : Load 4 3 8 : Load 4 3 9 : Load 4 3 10 : Load 4 3 11 : Load 4 3 12 : Load 4 3 13 : Load 4 3 14 : Load 4 3 15 : Load 4 3 16 : Load 4 3 17 : Load 4 3 18 : Load 4 3 19 : Load 4 3  PC: 2 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  10 @ M2 , 1 : Vint  -4 @ { L / H } , 2 : Vint  15 @ { H / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vint  -5 @ M2 , 1 : Vint  4 @ L , 2 : Vlab  H @ M2 , 3 : Vlab  L @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vptr  (f=(1 @ L);i=2) @ L , 5 : Vint  0 @ L , 6 : Vlab  M1 @ M2 , 7 : Vlab  M2 @ H , 8 : Vlab  H @ H , 9 : Vlab  M1 @ M2 ] Stack1:  RetPC: 19 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ H 1 : Vlab  H @ M2 2 : Vint  -4 @ H 3 : Vint  2 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=2) @ L 7 : Vint  -2 @ H 8 : Vlab  L @ M1 9 : Vint  2 @ M1  RetReg : 9 Stack2:  RetPC: 19 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ H 1 : Vlab  H @ M2 2 : Vint  -4 @ H 3 : Vint  2 @ M1 4 : Vptr  (f=(1 @ L);i=1) @ H 5 : Vint  0 @ M2 6 : Vptr  (f=(1 @ L);i=2) @ L 7 : Vint  -2 @ H 8 : Vlab  L @ M1 9 : Vint  2 @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":161,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.034208059s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.838501+00:00","trial":7,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 7 7 1 : Load 7 7 2 : Load 7 7 3 : Load 7 7 4 : Load 7 7 5 : Load 7 7 6 : Load 7 7 7 : Load 7 7 8 : Load 7 7 9 : Load 7 7 10 : Load 7 7 11 : Load 7 7 12 : Load 7 7 13 : Load 7 7 14 : Load 7 7 15 : Load 7 7 16 : Load 7 7 17 : Load 7 7 18 : Load 7 7 19 : Load 7 7  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vlab  L @ H , 1 : Vlab  L @ M1 ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { M1 / M2 } , 1 : Vint  1 @ { M1 / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vint  -2 @ H , 7 : Vptr  (f=(0 @ L);i=1) @ M2 , 8 : Vptr  (f=(1 @ L);i=1) @ H , 9 : Vint  -3 @ M2 ] Stack1:  RetPC: 3 @ L RetLAB: M1 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  16 @ M1 2 : Vlab  L @ M2 3 : Vint  1 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  5 @ H 6 : Vint  -1 @ M2 7 : Vlab  H @ M1 8 : Vlab  M2 @ M2 9 : Vint  1 @ M1  RetReg : 7 Stack2:  RetPC: 3 @ L RetLAB: M1 RetRegs: 0 : Vlab  M1 @ H 1 : Vint  16 @ M1 2 : Vlab  L @ M2 3 : Vint  1 @ M1 4 : Vptr  (f=(0 @ L);i=1) @ M1 5 : Vint  5 @ H 6 : Vint  -1 @ M2 7 : Vlab  H @ M1 8 : Vlab  M2 @ M2 9 : Vint  1 @ M1  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":324,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.063922167s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.838424+00:00","trial":1,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 2 1 : Load 8 2 2 : Load 8 2 3 : Load 8 2 4 : Load 8 2 5 : Load 8 2 6 : Load 8 2 7 : Load 8 2 8 : Load 8 2 9 : Load 8 2 10 : Load 8 2 11 : Load 8 2 12 : Load 8 2 13 : Load 8 2 14 : Load 8 2 15 : Load 8 2 16 : Load 8 2 17 : Load 8 2 18 : Load 8 2 19 : Load 8 2  PC: 9 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ H , 1 : Vint  18 @ { M2 / L } , 2 : Vlab  M2 @ { M1 / M2 } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(2 @ L);i=0) @ H , 2 : Vint  1 @ L ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ L , 1 : Vptr  (f=(3 @ L);i=1) @ H , 2 : Vptr  (f=(0 @ L);i=1) @ M2 ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  H @ L , 1 : Vptr  (f=(3 @ L);i=3) @ M1 , 2 : Vptr  (f=(2 @ L);i=0) @ M1 , 3 : Vlab  L @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vint  0 @ L , 3 : Vlab  L @ M2 , 4 : Vint  0 @ L , 5 : Vlab  M1 @ M2 , 6 : Vlab  H @ H , 7 : Vptr  (f=(2 @ L);i=2) @ L , 8 : Vptr  (f=(2 @ L);i=1) @ M2 , 9 : Vptr  (f=(0 @ L);i=0) @ L ] Stack1:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ H 1 : Vint  12 @ M1 2 : Vptr  (f=(2 @ L);i=1) @ H 3 : Vint  9 @ M1 4 : Vlab  L @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(3 @ L);i=0) @ M2 7 : Vlab  L @ L 8 : Vlab  M1 @ M2 9 : Vptr  (f=(0 @ L);i=2) @ M2  RetReg : 5 Stack2:  RetPC: 1 @ M2 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ H 1 : Vint  12 @ M1 2 : Vptr  (f=(2 @ L);i=1) @ H 3 : Vint  9 @ M1 4 : Vlab  L @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(3 @ L);i=0) @ M2 7 : Vlab  L @ L 8 : Vlab  M1 @ M2 9 : Vptr  (f=(0 @ L);i=2) @ M2  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":445,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.088218927s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.838469+00:00","trial":4,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 7 0 1 : Load 7 0 2 : Load 7 0 3 : Load 7 0 4 : Load 7 0 5 : Load 7 0 6 : Load 7 0 7 : Load 7 0 8 : Load 7 0 9 : Load 7 0 10 : Load 7 0 11 : Load 7 0 12 : Load 7 0 13 : Load 7 0 14 : Load 7 0 15 : Load 7 0 16 : Load 7 0 17 : Load 7 0 18 : Load 7 0 19 : Load 7 0  PC: 7 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vlab  M2 @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vlab  M1 @ M1 , 2 : Vint  9 @ H , 3 : Vint  -4 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vptr  (f=(0 @ L);i=0) @ L , 5 : Vlab  L @ M1 , 6 : Vint  0 @ H , 7 : Vptr  (f=(1 @ L);i=2) @ L , 8 : Vlab  L @ M2 , 9 : Vlab  L @ L ] Stack1:  RetPC: 4 @ H RetLAB: M2 RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vlab  M1 @ M2 4 : Vlab  H @ M2 5 : Vint  5 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  H @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 3 Stack2:  RetPC: 4 @ H RetLAB: M2 RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vlab  M1 @ M2 4 : Vlab  H @ M2 5 : Vint  5 @ M1 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vlab  H @ M1 8 : Vptr  (f=(0 @ L);i=0) @ M2 9 : Vptr  (f=(0 @ L);i=0) @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":523,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.095696926s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.879449+00:00","trial":8,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 7 2 1 : Load 7 2 2 : Load 7 2 3 : Load 7 2 4 : Load 7 2 5 : Load 7 2 6 : Load 7 2 7 : Load 7 2 8 : Load 7 2 9 : Load 7 2 10 : Load 7 2 11 : Load 7 2 12 : Load 7 2 13 : Load 7 2 14 : Load 7 2 15 : Load 7 2 16 : Load 7 2 17 : Load 7 2 18 : Load 7 2 19 : Load 7 2  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vint  10 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  16 @ { H / M1 } , 1 : Vlab  M1 @ { H / L } ] (2 @ L)DFR @ H : [ [ 0 : Vlab  L @ { H / L } , 1 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 2 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } , Cont2 : 4 : Vint  -2 @ H  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vlab  H @ M1 , 5 : Vint  10 @ M1 , 6 : Vlab  M2 @ H , 7 : Vptr  (f=(0 @ L);i=0) @ L , 8 : Vint  -3 @ M1 , 9 : Vlab  L @ L ] Stack1:  RetPC: 4 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  14 @ M1 2 : Vint  15 @ H 3 : Vlab  M2 @ H 4 : Vlab  H @ M2 5 : Vint  3 @ M1 6 : Vint  2 @ M2 7 : Vlab  M1 @ H 8 : Vlab  M1 @ M1 9 : Vint  -1 @ L  RetReg : 6 Stack2:  RetPC: 4 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  14 @ M1 2 : Vint  15 @ H 3 : Vlab  M2 @ H 4 : Vlab  H @ M2 5 : Vint  3 @ M1 6 : Vint  2 @ M2 7 : Vlab  M1 @ H 8 : Vlab  M1 @ M1 9 : Vint  -1 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":790,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.138633966s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.838576+00:00","trial":6,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 3 2 1 : Load 3 2 2 : Load 3 2 3 : Load 3 2 4 : Load 3 2 5 : Load 3 2 6 : Load 3 2 7 : Load 3 2 8 : Load 3 2 9 : Load 3 2 10 : Load 3 2 11 : Load 3 2 12 : Load 3 2 13 : Load 3 2 14 : Load 3 2 15 : Load 3 2 16 : Load 3 2 17 : Load 3 2 18 : Load 3 2 19 : Load 3 2  PC: 8 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ M2 , 1 : Vint  5 @ M2 , 2 : Vlab  M2 @ M1 ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  4 @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=2) @ L , 2 : Vlab  L @ { L / M1 } , 3 : Vint  -5 @ { L / M2 } , Cont2 : 5 : Vptr  (f=(0 @ L);i=2) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ M2 , 5 : Vint  1 @ L , 6 : Vptr  (f=(0 @ L);i=1) @ L , 7 : Vlab  L @ L , 8 : Vptr  (f=(1 @ L);i=3) @ L , 9 : Vint  5 @ M1 ] Stack1:  RetPC: 4 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  17 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  13 @ M2 4 : Vint  1 @ H 5 : Vptr  (f=(0 @ L);i=2) @ M1 6 : Vint  1 @ M2 7 : Vlab  M1 @ L 8 : Vlab  M2 @ H 9 : Vlab  M1 @ M2  RetReg : 1 Stack2:  RetPC: 4 @ M2 RetLAB: M2 RetRegs: 0 : Vlab  M1 @ M2 1 : Vint  17 @ M1 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  13 @ M2 4 : Vint  1 @ H 5 : Vptr  (f=(0 @ L);i=2) @ M1 6 : Vint  1 @ M2 7 : Vlab  M1 @ L 8 : Vlab  M2 @ H 9 : Vlab  M1 @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":983,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.156244993s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.838221+00:00","trial":0,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 6 6 1 : Load 6 6 2 : Load 6 6 3 : Load 6 6 4 : Load 6 6 5 : Load 6 6 6 : Load 6 6 7 : Load 6 6 8 : Load 6 6 9 : Load 6 6 10 : Load 6 6 11 : Load 6 6 12 : Load 6 6 13 : Load 6 6 14 : Load 6 6 15 : Load 6 6 16 : Load 6 6 17 : Load 6 6 18 : Load 6 6 19 : Load 6 6  PC: 2 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ L , 1 : Vlab  H @ M1 , 2 : Vlab  L @ M2 ] (1 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vint  12 @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ M1 , 3 : Vint  0 @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ L , 2 : Vint  10 @ { L / M2 } , Cont2 : 4 : Vint  9 @ M1  ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vlab  L @ L , 5 : Vlab  L @ L , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vptr  (f=(2 @ L);i=1) @ M2 , 8 : Vlab  M1 @ L , 9 : Vint  3 @ H ] Stack1:  RetPC: 19 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(2 @ L);i=2) @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vlab  M1 @ M1 4 : Vint  0 @ M1 5 : Vlab  M2 @ L 6 : Vptr  (f=(2 @ L);i=2) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  M2 @ M2 9 : Vint  4 @ H  RetReg : 5 Stack2:  RetPC: 19 @ H RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vptr  (f=(2 @ L);i=2) @ H 2 : Vptr  (f=(1 @ L);i=1) @ M2 3 : Vlab  M1 @ M1 4 : Vint  0 @ M1 5 : Vlab  M2 @ L 6 : Vptr  (f=(2 @ L);i=2) @ M1 7 : Vptr  (f=(0 @ L);i=0) @ H 8 : Vlab  M2 @ M2 9 : Vint  4 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":857,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.212264776s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.838423+00:00","trial":3,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 9 6 1 : Load 9 6 2 : Load 9 6 3 : Load 9 6 4 : Load 9 6 5 : Load 9 6 6 : Load 9 6 7 : Load 9 6 8 : Load 9 6 9 : Load 9 6 10 : Load 9 6 11 : Load 9 6 12 : Load 9 6 13 : Load 9 6 14 : Load 9 6 15 : Load 9 6 16 : Load 9 6 17 : Load 9 6 18 : Load 9 6 19 : Load 9 6  PC: 9 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M2 , 1 : Vptr  (f=(0 @ L);i=1) @ M1 , 2 : Vlab  L @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vint  1 @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ H , 5 : Vlab  L @ H , 6 : Vlab  H @ M1 , 7 : Vint  11 @ M1 , 8 : Vlab  M2 @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ L ] Stack1:  RetPC: 17 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  15 @ M2 3 : Vlab  M2 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  11 @ M1 6 : Vint  12 @ L 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  8 @ H 9 : Vint  14 @ L  RetReg : 6 Stack2:  RetPC: 17 @ M2 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vptr  (f=(1 @ L);i=0) @ H 2 : Vint  15 @ M2 3 : Vlab  M2 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  11 @ M1 6 : Vint  12 @ L 7 : Vptr  (f=(0 @ L);i=1) @ L 8 : Vint  8 @ H 9 : Vint  14 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1855,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.292582989s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.838525+00:00","trial":2,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 1 7 1 : Load 1 7 2 : Load 1 7 3 : Load 1 7 4 : Load 1 7 5 : Load 1 7 6 : Load 1 7 7 : Load 1 7 8 : Load 1 7 9 : Load 1 7 10 : Load 1 7 11 : Load 1 7 12 : Load 1 7 13 : Load 1 7 14 : Load 1 7 15 : Load 1 7 16 : Load 1 7 17 : Load 1 7 18 : Load 1 7 19 : Load 1 7  PC: 3 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  8 @ { L / M1 } , 1 : Vptr  (f=(0 @ L);i=2) @ { L / M1 } , 2 : Vint  -1 @ { M1 / M2 } , 3 : Vptr  (f=(1 @ L);i=0) @ H ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ H , 1 : Vint  0 @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ M1 , 4 : Vint  4 @ L , 5 : Vlab  M2 @ M2 , 6 : Vlab  M1 @ M2 , 7 : Vint  10 @ M1 , 8 : Vlab  H @ M1 , 9 : Vint  16 @ H ] Stack1:  RetPC: 11 @ M2 RetLAB: M1 RetRegs: 0 : Vint  9 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vint  16 @ L 3 : Vlab  L @ M2 4 : Vlab  M2 @ L 5 : Vint  14 @ L 6 : Vint  17 @ M1 7 : Vint  1 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  H @ M2  RetReg : 7 Stack2:  RetPC: 11 @ M2 RetLAB: M1 RetRegs: 0 : Vint  9 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vint  16 @ L 3 : Vlab  L @ M2 4 : Vlab  M2 @ L 5 : Vint  14 @ L 6 : Vint  17 @ M1 7 : Vint  1 @ M2 8 : Vptr  (f=(1 @ L);i=0) @ L 9 : Vlab  H @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_1"],"passed":1606,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.252872944s","timeout":60.0,"timestamp":"2026-01-28T23:31:21.882783+00:00","trial":9,"workload":"IFC"},"hash":"0473e88d3281962745569e46cea7dd8284bba17e"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 1 6 1 : Load 1 6  PC: { 1 @ M2 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  3 @ H , 1 : Vint  4 @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L , 2 : Vint  0 @ { L / H } , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=1) @ { L / M1 } , 5 : Vint  0 @ { M1 / H } , 6 : Vint  1 @ { M2 / H } , 7 : Vint  0 @ M1 , 8 : Vint  1 @ { M2 / M1 } , 9 : Vint  0 @ { M2 / M1 } ] Stack1:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  5 @ M2 3 : Vint  0 @ M1 4 : Vlab  M1 @ M1 5 : Vint  1 @ H 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  -2 @ M1 8 : Vint  4 @ H 9 : Vlab  L @ M1  RetReg : 1 Stack2:  RetPC: 1 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(0 @ L);i=1) @ M1 2 : Vint  5 @ M2 3 : Vint  0 @ M1 4 : Vlab  M1 @ M1 5 : Vint  1 @ H 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  -2 @ M1 8 : Vint  4 @ H 9 : Vlab  L @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":29,"property":"LLNI","strategy":"BespokeGenerator","time":"0.001629114s","timeout":60.0,"timestamp":"2026-01-28T23:31:52.860812+00:00","trial":7,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 4 9 1 : Load 4 9  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  0 @ L , 1 : Vint  0 @ { M2 / L } , Cont2 : 3 : Vlab  M1 @ H  ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  -4 @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M1 , 1 : Vint  0 @ L , 2 : Vlab  L @ M1 , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M1 , 5 : Vint  0 @ M1 , 6 : Vint  0 @ L , 7 : Vlab  M1 @ H , 8 : Vint  -1 @ M1 , 9 : Vint  1 @ H ] Stack1:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  1 @ M1 2 : Vint  1 @ H 3 : Vint  0 @ M1 4 : Vint  -4 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  H @ H 8 : Vlab  H @ M1 9 : Vlab  M2 @ H  RetReg : 7 Stack2:  RetPC: 0 @ M2 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M1 1 : Vint  1 @ M1 2 : Vint  1 @ H 3 : Vint  0 @ M1 4 : Vint  -4 @ M1 5 : Vptr  (f=(1 @ L);i=0) @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vlab  H @ H 8 : Vlab  H @ M1 9 : Vlab  M2 @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":137,"property":"LLNI","strategy":"BespokeGenerator","time":"0.020089149s","timeout":60.0,"timestamp":"2026-01-28T23:31:52.861241+00:00","trial":4,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 7 9 1 : Load 7 9  PC: 0 @ M1 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 1 : Vint  0 @ { M2 / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  4 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=0) @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ M1 , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vptr  (f=(0 @ L);i=1) @ M2 , 7 : Vptr  (f=(1 @ L);i=1) @ M2 , 8 : Vptr  (f=(1 @ L);i=0) @ H , 9 : Vint  0 @ M1 ] Stack1:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vint  1 @ M1 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  1 @ H 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: H RetRegs: 0 : Vint  0 @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vint  1 @ M1 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=1) @ H 5 : Vptr  (f=(1 @ L);i=1) @ L 6 : Vint  0 @ L 7 : Vptr  (f=(1 @ L);i=1) @ M2 8 : Vint  1 @ H 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":149,"property":"LLNI","strategy":"BespokeGenerator","time":"0.024739027s","timeout":60.0,"timestamp":"2026-01-28T23:31:52.860872+00:00","trial":3,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 3 0 1 : Load 3 0  PC: { 0 @ H / 1 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M2 / H } , 1 : Vptr  (f=(1 @ L);i=1) @ { L / M2 } , Cont2 : 3 : Vint  0 @ H  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 1 : Vlab  M2 @ { H / M2 } , Cont2 : 3 : Vint  1 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  -2 @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vlab  L @ { L / M2 } , 5 : Vlab  M1 @ { M1 / H } , 6 : Vlab  H @ { H / M2 } , 7 : Vlab  M2 @ { H / M1 } , 8 : Vint  1 @ M1 , 9 : Vlab  L @ M1 ] Stack1:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  -4 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  -1 @ M2 4 : Vlab  M1 @ H 5 : Vlab  M1 @ M2 6 : Vlab  M2 @ H 7 : Vint  -5 @ L 8 : Vint  1 @ M2 9 : Vint  0 @ H  RetReg : 1 Stack2:  RetPC: 0 @ L RetLAB: L RetRegs: 0 : Vint  -4 @ M2 1 : Vptr  (f=(1 @ L);i=0) @ M1 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vint  -1 @ M2 4 : Vlab  M1 @ H 5 : Vlab  M1 @ M2 6 : Vlab  M2 @ H 7 : Vint  -5 @ L 8 : Vint  1 @ M2 9 : Vint  0 @ H  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":152,"property":"LLNI","strategy":"BespokeGenerator","time":"0.025464058s","timeout":60.0,"timestamp":"2026-01-28T23:31:52.860978+00:00","trial":6,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 5 6 1 : Load 5 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ H , 1 : Vint  1 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  L @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  H @ M1 , 5 : Vptr  (f=(0 @ L);i=1) @ H , 6 : Vlab  L @ H , 7 : Vint  0 @ L , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vint  -4 @ L ] Stack1:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  1 @ M2 2 : Vint  1 @ L 3 : Vlab  M1 @ M2 4 : Vlab  M1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  M1 @ M1 8 : Vint  1 @ M2 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 Stack2:  RetPC: 1 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  1 @ M2 2 : Vint  1 @ L 3 : Vlab  M1 @ M2 4 : Vlab  M1 @ L 5 : Vptr  (f=(1 @ L);i=0) @ M1 6 : Vptr  (f=(0 @ L);i=0) @ H 7 : Vlab  M1 @ M1 8 : Vint  1 @ M2 9 : Vptr  (f=(0 @ L);i=1) @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":271,"property":"LLNI","strategy":"BespokeGenerator","time":"0.029834986s","timeout":60.0,"timestamp":"2026-01-28T23:31:52.861089+00:00","trial":1,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 9 0 1 : Load 9 0  PC: { 1 @ M2 / 0 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ { H / M1 } , Cont2 : 3 : Vint  0 @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vint  0 @ { H / M2 } , 1 : Vlab  M2 @ { M1 / L } , Cont2 : 3 : Vint  -5 @ H  ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  1 @ { L / M1 } , 3 : Vlab  M2 @ L , 4 : Vint  0 @ { M1 / H } , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ { H / L } , 8 : Vptr  (f=(0 @ L);i=0) @ L , 9 : Vptr  (f=(0 @ L);i=0) @ { L / H } ] Stack1:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  5 @ L 2 : Vlab  M1 @ H 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vint  4 @ H 6 : Vint  4 @ M1 7 : Vint  -5 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M1 @ M1  RetReg : 0 Stack2:  RetPC: 1 @ M1 RetLAB: M1 RetRegs: 0 : Vptr  (f=(0 @ L);i=1) @ H 1 : Vint  5 @ L 2 : Vlab  M1 @ H 3 : Vlab  M1 @ L 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vint  4 @ H 6 : Vint  4 @ M1 7 : Vint  -5 @ H 8 : Vptr  (f=(0 @ L);i=1) @ M2 9 : Vlab  M1 @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":15,"property":"LLNI","strategy":"BespokeGenerator","time":"0.003545046s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.047325+00:00","trial":8,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 1 1 : Load 8 1  PC: 0 @ H Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ H , 1 : Vlab  L @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { H / M2 } , 1 : Vlab  M2 @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ { M2 / L } , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vptr  (f=(0 @ L);i=1) @ L , 6 : Vlab  H @ { H / M1 } , 7 : Vptr  (f=(1 @ L);i=1) @ { M2 / H } , 8 : Vptr  (f=(1 @ L);i=0) @ { L / M2 } , 9 : Vlab  L @ { M1 / L } ] Stack1:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  4 @ L 1 : Vint  1 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M2 @ L 4 : Vlab  L @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  H @ M2 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  M2 @ M1 9 : Vlab  L @ M1  RetReg : 8 Stack2:  RetPC: 1 @ M1 RetLAB: M2 RetRegs: 0 : Vint  4 @ L 1 : Vint  1 @ M1 2 : Vptr  (f=(1 @ L);i=0) @ M1 3 : Vlab  M2 @ L 4 : Vlab  L @ L 5 : Vptr  (f=(0 @ L);i=1) @ M1 6 : Vlab  H @ M2 7 : Vptr  (f=(1 @ L);i=0) @ H 8 : Vlab  M2 @ M1 9 : Vlab  L @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":37,"property":"LLNI","strategy":"BespokeGenerator","time":"0.002597809s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.060712+00:00","trial":9,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 2 5 1 : Load 2 5  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vlab  H @ H ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ M2 , 1 : Vint  0 @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vptr  (f=(1 @ L);i=1) @ L , 3 : Vlab  L @ M1 , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ L , 7 : Vint  0 @ M2 , 8 : Vint  1 @ M2 , 9 : Vlab  H @ M1 ] Stack1:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  L @ H 3 : Vint  -4 @ M2 4 : Vlab  H @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  0 @ M2 8 : Vint  0 @ L 9 : Vint  1 @ L  RetReg : 8 Stack2:  RetPC: 0 @ M2 RetLAB: L RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vlab  L @ H 3 : Vint  -4 @ M2 4 : Vlab  H @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vint  0 @ M2 8 : Vint  0 @ L 9 : Vint  1 @ L  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":381,"property":"LLNI","strategy":"BespokeGenerator","time":"0.036645889s","timeout":60.0,"timestamp":"2026-01-28T23:31:52.860938+00:00","trial":5,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 6 2 1 : Load 6 2  PC: { 1 @ H / 0 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M2 , 1 : Vint  0 @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ { L / M2 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ L , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=1) @ L , 7 : Vint  4 @ { L / M2 } , 8 : Vlab  M2 @ { L / H } , 9 : Vptr  (f=(1 @ L);i=0) @ { L / M1 } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":511,"property":"LLNI","strategy":"BespokeGenerator","time":"0.046396971s","timeout":60.0,"timestamp":"2026-01-28T23:31:52.861410+00:00","trial":2,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 9 6 1 : Load 9 6  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  0 @ { L / H } , 1 : Vptr  (f=(1 @ L);i=1) @ L , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M1  ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / L } , 1 : Vint  0 @ { M2 / M1 } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ L  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ M2 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ L , 6 : Vint  0 @ M1 , 7 : Vint  4 @ H , 8 : Vptr  (f=(0 @ L);i=1) @ M1 , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":266,"property":"LLNI","strategy":"BespokeGenerator","time":"0.048237085s","timeout":60.0,"timestamp":"2026-01-28T23:31:52.860516+00:00","trial":0,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 4 1 : Load 8 4  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  H @ { M2 / M1 } , 1 : Vint  0 @ { L / M1 } , Cont2 : 3 : Vint  11 @ M1  ] (1 @ L)DFR @ H : [ [ 0 : Vint  2 @ { L / M2 } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / M1 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vint  12 @ { M1 / L } , 1 : Vlab  M1 @ M1 ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  1 @ H , 1 : Vptr  (f=(2 @ L);i=0) @ H ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M2 , 1 : Vptr  (f=(3 @ L);i=0) @ M2 , 2 : Vlab  L @ M2 , 3 : Vint  0 @ H , 4 : Vlab  M2 @ M2 , 5 : Vptr  (f=(0 @ L);i=0) @ M2 , 6 : Vptr  (f=(2 @ L);i=1) @ M2 , 7 : Vint  16 @ H , 8 : Vptr  (f=(1 @ L);i=1) @ M1 , 9 : Vint  15 @ H ] Stack1:  RetPC: 19 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ M1 3 : Vint  0 @ M1 4 : Vlab  H @ M1 5 : Vint  3 @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(3 @ L);i=1) @ M2 8 : Vint  0 @ M1 9 : Vlab  H @ H  RetReg : 0 Stack2:  RetPC: 19 @ M1 RetLAB: H RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ L 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ M1 3 : Vint  0 @ M1 4 : Vlab  H @ M1 5 : Vint  3 @ L 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vptr  (f=(3 @ L);i=1) @ M2 8 : Vint  0 @ M1 9 : Vlab  H @ H  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":24,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.048197985s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.091618+00:00","trial":2,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 6 8 1 : Load 6 8  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  13 @ { L / M1 } , 1 : Vptr  (f=(1 @ L);i=1) @ L ] (1 @ L)DFR @ H : [ [ 0 : Vint  -3 @ { M2 / H } , 1 : Vlab  M1 @ { L / H } ] (2 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vint  10 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ M1 , 5 : Vlab  M1 @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vptr  (f=(2 @ L);i=0) @ H , 8 : Vptr  (f=(1 @ L);i=1) @ L , 9 : Vptr  (f=(1 @ L);i=0) @ H ] Stack1:  RetPC: 4 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  M2 @ L 2 : Vlab  M2 @ L 3 : Vint  15 @ M1 4 : Vlab  L @ L 5 : Vlab  L @ M2 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  1 @ L 9 : Vlab  L @ L  RetReg : 3 Stack2:  RetPC: 4 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M2 1 : Vlab  M2 @ L 2 : Vlab  M2 @ L 3 : Vint  15 @ M1 4 : Vlab  L @ L 5 : Vlab  L @ M2 6 : Vptr  (f=(1 @ L);i=0) @ H 7 : Vptr  (f=(1 @ L);i=1) @ M1 8 : Vint  1 @ L 9 : Vlab  L @ L  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":150,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.015703201s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.091793+00:00","trial":6,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 2 8 1 : Load 2 8  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / L } , 1 : Vlab  M1 @ { M2 / M1 } , Cont2 : 3 : Vint  -2 @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , 1 : Vint  -1 @ { M1 / M2 } , Cont2 : 3 : Vlab  H @ H  ] (2 @ L)DFR @ H : [ [ 0 : Vint  1 @ { H / M1 } , 1 : Vint  2 @ L ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { H / L } , 1 : Vlab  M2 @ { M1 / H } , Cont2 : 3 : Vptr  (f=(0 @ L);i=1) @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ L , 3 : Vlab  L @ L , 4 : Vlab  L @ L , 5 : Vptr  (f=(0 @ L);i=1) @ H , 6 : Vint  4 @ H , 7 : Vlab  H @ H , 8 : Vlab  M2 @ H , 9 : Vint  -2 @ H ] Stack1:  RetPC: 11 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vint  18 @ H 2 : Vint  -1 @ M1 3 : Vint  0 @ H 4 : Vlab  M2 @ M2 5 : Vptr  (f=(3 @ L);i=1) @ M2 6 : Vlab  L @ H 7 : Vlab  H @ H 8 : Vlab  H @ L 9 : Vptr  (f=(3 @ L);i=1) @ M2  RetReg : 4 Stack2:  RetPC: 11 @ M1 RetLAB: M1 RetRegs: 0 : Vlab  L @ M1 1 : Vint  18 @ H 2 : Vint  -1 @ M1 3 : Vint  0 @ H 4 : Vlab  M2 @ M2 5 : Vptr  (f=(3 @ L);i=1) @ M2 6 : Vlab  L @ H 7 : Vlab  H @ H 8 : Vlab  H @ L 9 : Vptr  (f=(3 @ L);i=1) @ M2  RetReg : 4 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":646,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.088707924s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.091766+00:00","trial":1,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 2 2 1 : Load 2 2  PC: { 0 @ M2 / 1 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M1 / L } , 1 : Vint  -1 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M1 / H } , 1 : Vlab  M1 @ { H / M2 } , Cont2 : 3 : Vint  5 @ M1  ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ M1 , 1 : Vlab  M2 @ { M2 / L } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(2 @ L);i=0) @ L , 3 : Vint  0 @ M2 , 4 : Vlab  L @ { L / M1 } , 5 : Vint  -2 @ L , 6 : Vint  -3 @ { M1 / M2 } , 7 : Vlab  M1 @ { M1 / M2 } , 8 : Vint  -2 @ { L / H } , 9 : Vptr  (f=(2 @ L);i=1) @ { M1 / H } ] Stack1:  RetPC: 19 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(2 @ L);i=0) @ H 4 : Vptr  (f=(2 @ L);i=1) @ L 5 : Vlab  M2 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 7 Stack2:  RetPC: 19 @ L RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M2 @ H 2 : Vptr  (f=(1 @ L);i=0) @ L 3 : Vptr  (f=(2 @ L);i=0) @ H 4 : Vptr  (f=(2 @ L);i=1) @ L 5 : Vlab  M2 @ M2 6 : Vptr  (f=(0 @ L);i=1) @ H 7 : Vptr  (f=(1 @ L);i=0) @ L 8 : Vptr  (f=(0 @ L);i=0) @ M1 9 : Vptr  (f=(1 @ L);i=0) @ H  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":1205,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.065442085s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.091543+00:00","trial":0,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 9 2 1 : Load 9 2  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ L , 1 : Vptr  (f=(1 @ L);i=0) @ L ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ L , 1 : Vlab  H @ M1 ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M2 , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vint  0 @ L , 4 : Vptr  (f=(0 @ L);i=0) @ M2 , 5 : Vptr  (f=(1 @ L);i=0) @ M2 , 6 : Vint  0 @ M1 , 7 : Vptr  (f=(0 @ L);i=1) @ M1 , 8 : Vint  -2 @ L , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 12 @ M1 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vint  9 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  L @ M1 6 : Vlab  L @ L 7 : Vlab  H @ H 8 : Vint  11 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 6 Stack2:  RetPC: 12 @ M1 RetLAB: M2 RetRegs: 0 : Vint  1 @ L 1 : Vint  9 @ H 2 : Vptr  (f=(0 @ L);i=1) @ M2 3 : Vptr  (f=(1 @ L);i=1) @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vlab  L @ M1 6 : Vlab  L @ L 7 : Vlab  H @ H 8 : Vint  11 @ M1 9 : Vptr  (f=(1 @ L);i=0) @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":1876,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.121722937s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.091712+00:00","trial":3,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 0 3 1 : Load 0 3  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vlab  M1 @ H ] (1 @ L)DFR @ H : [ [ 0 : Vint  14 @ M1 , 1 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vptr  (f=(0 @ L);i=0) @ H , 5 : Vlab  M1 @ M1 , 6 : Vlab  M2 @ M1 , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vlab  H @ H , 9 : Vlab  H @ H ] Stack1:  RetPC: 11 @ L RetLAB: M2 RetRegs: 0 : Vint  5 @ H 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  5 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  M2 @ M2 5 : Vlab  H @ M1 6 : Vint  -2 @ M1 7 : Vlab  M1 @ L 8 : Vint  2 @ L 9 : Vint  3 @ H  RetReg : 8 Stack2:  RetPC: 11 @ L RetLAB: M2 RetRegs: 0 : Vint  5 @ H 1 : Vptr  (f=(0 @ L);i=1) @ L 2 : Vint  5 @ M2 3 : Vptr  (f=(0 @ L);i=0) @ L 4 : Vlab  M2 @ M2 5 : Vlab  H @ M1 6 : Vint  -2 @ M1 7 : Vlab  M1 @ L 8 : Vint  2 @ L 9 : Vint  3 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":2009,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.103701115s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.163709+00:00","trial":8,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 4 7 1 : Load 4 7  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { L / H } , 1 : Vlab  M1 @ { M1 / M2 } ] (1 @ L)DFR @ H : [ [ 0 : Vlab  H @ L , 1 : Vint  0 @ { L / H } , Cont2 : 3 : Vptr  (f=(2 @ L);i=0) @ H  ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(2 @ L);i=1) @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ M1 , 4 : Vptr  (f=(0 @ L);i=0) @ H , 5 : Vlab  M1 @ M1 , 6 : Vint  7 @ M1 , 7 : Vlab  M1 @ M1 , 8 : Vlab  L @ H , 9 : Vlab  H @ M1 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":2405,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.152261972s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.091803+00:00","trial":4,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 5 0 1 : Load 5 0  PC: 1 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=0) @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  5 @ L ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ { H / M1 } , 1 : Vlab  M1 @ { M1 / H } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ L , 2 : Vlab  L @ M2 , 3 : Vlab  L @ M2 , 4 : Vint  0 @ L , 5 : Vptr  (f=(2 @ L);i=0) @ L , 6 : Vlab  M1 @ M1 , 7 : Vlab  M2 @ M1 , 8 : Vint  -2 @ L , 9 : Vint  16 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":2803,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.165099144s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.164645+00:00","trial":9,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 7 0 1 : Load 7 0  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -2 @ { H / L } , 1 : Vlab  M1 @ M1 ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(0 @ L);i=0) @ L ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ M1 , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vint  4 @ M2 , 7 : Vptr  (f=(0 @ L);i=0) @ H , 8 : Vlab  L @ M1 , 9 : Vptr  (f=(0 @ L);i=0) @ H ] Stack1:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  L @ L 2 : Vlab  H @ L 3 : Vint  8 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  4 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  L @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 0 Stack2:  RetPC: 1 @ H RetLAB: M2 RetRegs: 0 : Vlab  H @ M2 1 : Vlab  L @ L 2 : Vlab  H @ L 3 : Vint  8 @ L 4 : Vptr  (f=(1 @ L);i=1) @ M1 5 : Vint  4 @ H 6 : Vptr  (f=(1 @ L);i=0) @ M1 7 : Vlab  L @ M2 8 : Vptr  (f=(1 @ L);i=0) @ H 9 : Vptr  (f=(0 @ L);i=0) @ M1  RetReg : 0 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":4254,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.197592974s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.091674+00:00","trial":7,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 4 2 1 : Load 4 2  PC: 0 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / H } , 1 : Vlab  M2 @ H ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(3 @ L);i=1) @ M2 , 1 : Vlab  M2 @ H ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M1 @ { M2 / L } , Cont2 : 3 : Vptr  (f=(0 @ L);i=0) @ H  ] (3 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ L , 1 : Vlab  M2 @ { M1 / H } ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vptr  (f=(0 @ L);i=0) @ M2 , 3 : Vint  0 @ L , 4 : Vptr  (f=(2 @ L);i=1) @ H , 5 : Vlab  M1 @ L , 6 : Vint  2 @ M1 , 7 : Vint  17 @ M1 , 8 : Vlab  M2 @ M1 , 9 : Vint  2 @ M2 ] Stack1:  RetPC: 13 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ L 1 : Vint  -4 @ H 2 : Vint  14 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(3 @ L);i=0) @ H 5 : Vptr  (f=(2 @ L);i=1) @ L 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  M1 @ L 8 : Vlab  L @ M1 9 : Vlab  M1 @ H  RetReg : 6 Stack2:  RetPC: 13 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ L 1 : Vint  -4 @ H 2 : Vint  14 @ H 3 : Vptr  (f=(1 @ L);i=1) @ M1 4 : Vptr  (f=(3 @ L);i=0) @ H 5 : Vptr  (f=(2 @ L);i=1) @ L 6 : Vptr  (f=(1 @ L);i=0) @ M2 7 : Vlab  M1 @ L 8 : Vlab  L @ M1 9 : Vlab  M1 @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":6953,"property":"LLNI_exec","strategy":"BespokeGenerator","time":"0.313843966s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.091637+00:00","trial":5,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 0 2 1 : Load 0 2 2 : Load 0 2 3 : Load 0 2 4 : Load 0 2 5 : Load 0 2 6 : Load 0 2 7 : Load 0 2 8 : Load 0 2 9 : Load 0 2 10 : Load 0 2 11 : Load 0 2 12 : Load 0 2 13 : Load 0 2 14 : Load 0 2 15 : Load 0 2 16 : Load 0 2 17 : Load 0 2 18 : Load 0 2 19 : Load 0 2  PC: { 1 @ H / 7 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vptr  (f=(3 @ L);i=0) @ { M2 / L } , 1 : Vlab  M1 @ { M2 / H } ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vlab  M1 @ L , 2 : Vptr  (f=(0 @ L);i=1) @ H ] (2 @ L)DFR @ H : [ [ 0 : Vlab  M1 @ { M1 / L } , 1 : Vint  10 @ { L / M2 } , Cont2 : 3 : Vptr  (f=(2 @ L);i=0) @ L  ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  5 @ { M1 / M2 } , 1 : Vint  -3 @ { M1 / H } , 2 : Vint  17 @ { M1 / L } , Cont2 : 4 : Vptr  (f=(1 @ L);i=0) @ L  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(1 @ L);i=0) @ L , 1 : Vlab  M1 @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  8 @ { L / H } , 4 : Vint  0 @ L , 5 : Vint  2 @ M1 , 6 : Vint  6 @ M1 , 7 : Vlab  M1 @ L , 8 : Vint  2 @ H , 9 : Vlab  L @ { M2 / L } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":32,"property":"LLNI","strategy":"TargetedGenerator","time":"0.006464005s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.462448+00:00","trial":1,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 6 7 1 : Load 6 7 2 : Load 6 7 3 : Load 6 7 4 : Load 6 7 5 : Load 6 7 6 : Load 6 7 7 : Load 6 7 8 : Load 6 7 9 : Load 6 7 10 : Load 6 7 11 : Load 6 7 12 : Load 6 7 13 : Load 6 7 14 : Load 6 7 15 : Load 6 7 16 : Load 6 7 17 : Load 6 7 18 : Load 6 7 19 : Load 6 7  PC: { 16 @ H / 3 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  L @ { M2 / M1 } , 1 : Vlab  M2 @ { M2 / L } , 2 : Vlab  L @ { M2 / L } ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(2 @ L);i=2) @ { M1 / M2 } , 1 : Vint  3 @ { H / M2 } , Cont2 : 3 : Vint  5 @ M1  ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ H , 1 : Vlab  M1 @ M1 , 2 : Vptr  (f=(2 @ L);i=1) @ M1 , 3 : Vint  6 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  2 @ { L / M1 } , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vlab  H @ { H / M1 } , 5 : Vptr  (f=(2 @ L);i=2) @ { H / L } , 6 : Vptr  (f=(2 @ L);i=1) @ { H / L } , 7 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 8 : Vlab  M1 @ { M2 / M1 } , 9 : Vlab  M2 @ { M2 / H } ] Stack1:  RetPC: 10 @ L RetLAB: M1 RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vint  2 @ M1 4 : Vint  -1 @ H 5 : Vlab  M1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vint  7 @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M1 @ M2  RetReg : 7 Stack2:  RetPC: 10 @ L RetLAB: M1 RetRegs: 0 : Vint  -4 @ L 1 : Vptr  (f=(0 @ L);i=2) @ L 2 : Vptr  (f=(1 @ L);i=1) @ L 3 : Vint  2 @ M1 4 : Vint  -1 @ H 5 : Vlab  M1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M1 7 : Vint  7 @ L 8 : Vptr  (f=(0 @ L);i=0) @ L 9 : Vlab  M1 @ M2  RetReg : 7 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":28,"property":"LLNI","strategy":"TargetedGenerator","time":"0.008157015s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.461986+00:00","trial":0,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 8 9 1 : Load 8 9 2 : Load 8 9 3 : Load 8 9 4 : Load 8 9 5 : Load 8 9 6 : Load 8 9 7 : Load 8 9 8 : Load 8 9 9 : Load 8 9 10 : Load 8 9 11 : Load 8 9 12 : Load 8 9 13 : Load 8 9 14 : Load 8 9 15 : Load 8 9 16 : Load 8 9 17 : Load 8 9 18 : Load 8 9 19 : Load 8 9  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M2 : [ [ 0 : Vint  10 @ { H / L } , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , 2 : Vint  -1 @ { M1 / H } ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ M1 , 1 : Vint  13 @ M1 , 2 : Vlab  L @ L , 3 : Vptr  (f=(0 @ L);i=0) @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { M2 / H } , 1 : Vint  3 @ M2 , 2 : Vptr  (f=(2 @ L);i=2) @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ M1 , 1 : Vint  0 @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vint  19 @ L , 5 : Vlab  H @ L , 6 : Vptr  (f=(2 @ L);i=1) @ L , 7 : Vlab  L @ H , 8 : Vptr  (f=(1 @ L);i=0) @ M2 , 9 : Vlab  M2 @ L ] Stack1:  RetPC: 16 @ M2 RetLAB: H RetRegs: 0 : Vlab  L @ L 1 : Vint  18 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vint  4 @ H 4 : Vint  14 @ M2 5 : Vptr  (f=(2 @ L);i=1) @ H 6 : Vint  -5 @ H 7 : Vptr  (f=(0 @ L);i=2) @ L 8 : Vlab  M1 @ M2 9 : Vint  8 @ L  RetReg : 1 Stack2:  RetPC: 16 @ M2 RetLAB: H RetRegs: 0 : Vlab  L @ L 1 : Vint  18 @ M2 2 : Vptr  (f=(1 @ L);i=0) @ M2 3 : Vint  4 @ H 4 : Vint  14 @ M2 5 : Vptr  (f=(2 @ L);i=1) @ H 6 : Vint  -5 @ H 7 : Vptr  (f=(0 @ L);i=2) @ L 8 : Vlab  M1 @ M2 9 : Vint  8 @ L  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":35,"property":"LLNI","strategy":"TargetedGenerator","time":"0.010931969s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.463315+00:00","trial":4,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 6 1 : Load 8 6 2 : Load 8 6 3 : Load 8 6 4 : Load 8 6 5 : Load 8 6 6 : Load 8 6 7 : Load 8 6 8 : Load 8 6 9 : Load 8 6 10 : Load 8 6 11 : Load 8 6 12 : Load 8 6 13 : Load 8 6 14 : Load 8 6 15 : Load 8 6 16 : Load 8 6 17 : Load 8 6 18 : Load 8 6 19 : Load 8 6  PC: { 9 @ M1 / 16 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ { M1 / L } , 1 : Vint  -5 @ { H / M2 } , 2 : Vptr  (f=(1 @ L);i=2) @ { H / M1 } , Cont2 : 4 : Vint  -3 @ L  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vlab  H @ { M1 / H } , 2 : Vptr  (f=(2 @ L);i=1) @ { M1 / M2 } ] (2 @ L)DFR @ H : [ [ 0 : Vint  3 @ { H / M1 } , 1 : Vlab  M2 @ { L / M2 } , 2 : Vptr  (f=(2 @ L);i=3) @ { L / H } , 3 : Vlab  M2 @ { M1 / H } ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  11 @ { L / M1 } , 3 : Vint  0 @ L , 4 : Vlab  L @ { M2 / H } , 5 : Vptr  (f=(0 @ L);i=1) @ { H / M1 } , 6 : Vlab  M2 @ M1 , 7 : Vint  4 @ { L / H } , 8 : Vptr  (f=(0 @ L);i=0) @ { M2 / L } , 9 : Vint  15 @ { L / H } ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":52,"property":"LLNI","strategy":"TargetedGenerator","time":"0.011152029s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.462505+00:00","trial":7,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 6 2 1 : Load 6 2 2 : Load 6 2 3 : Load 6 2 4 : Load 6 2 5 : Load 6 2 6 : Load 6 2 7 : Load 6 2 8 : Load 6 2 9 : Load 6 2 10 : Load 6 2 11 : Load 6 2 12 : Load 6 2 13 : Load 6 2 14 : Load 6 2 15 : Load 6 2 16 : Load 6 2 17 : Load 6 2 18 : Load 6 2 19 : Load 6 2  PC: { 16 @ M2 / 13 @ H } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ H , 1 : Vptr  (f=(1 @ L);i=2) @ M1 , 2 : Vptr  (f=(0 @ L);i=0) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { M2 / L } , 1 : Vlab  L @ { M2 / H } , 2 : Vptr  (f=(1 @ L);i=2) @ { H / L } ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ H , 4 : Vlab  H @ { M2 / H } , 5 : Vlab  M2 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ { H / L } , 7 : Vptr  (f=(0 @ L);i=2) @ { L / M1 } , 8 : Vlab  H @ { L / M1 } , 9 : Vint  11 @ { L / H } ] Stack1:  RetPC: 10 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=2) @ L 3 : Vlab  M1 @ L 4 : Vlab  M1 @ L 5 : Vlab  H @ M1 6 : Vlab  M1 @ M1 7 : Vint  2 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(1 @ L);i=2) @ H  RetReg : 5 Stack2:  RetPC: 10 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(1 @ L);i=0) @ H 1 : Vptr  (f=(1 @ L);i=1) @ M1 2 : Vptr  (f=(1 @ L);i=2) @ L 3 : Vlab  M1 @ L 4 : Vlab  M1 @ L 5 : Vlab  H @ M1 6 : Vlab  M1 @ M1 7 : Vint  2 @ M2 8 : Vptr  (f=(0 @ L);i=0) @ H 9 : Vptr  (f=(1 @ L);i=2) @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":56,"property":"LLNI","strategy":"TargetedGenerator","time":"0.009419918s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.669897+00:00","trial":6,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 1 4 1 : Load 1 4 2 : Load 1 4 3 : Load 1 4 4 : Load 1 4 5 : Load 1 4 6 : Load 1 4 7 : Load 1 4 8 : Load 1 4 9 : Load 1 4 10 : Load 1 4 11 : Load 1 4 12 : Load 1 4 13 : Load 1 4 14 : Load 1 4 15 : Load 1 4 16 : Load 1 4 17 : Load 1 4 18 : Load 1 4 19 : Load 1 4  PC: 1 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  L @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ M2 , 2 : Vlab  M2 @ M1 , 3 : Vint  -1 @ M1 ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M2 @ H , 1 : Vptr  (f=(2 @ L);i=1) @ M2 , 2 : Vlab  L @ M1 ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  9 @ M1 , 1 : Vptr  (f=(0 @ L);i=1) @ M2 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vlab  L @ M2 , 1 : Vptr  (f=(1 @ L);i=0) @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  14 @ L , 6 : Vint  0 @ M2 , 7 : Vint  17 @ L , 8 : Vlab  L @ M1 , 9 : Vlab  M1 @ M1 ] Stack1:  RetPC: 4 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(2 @ L);i=1) @ M2 2 : Vptr  (f=(0 @ L);i=3) @ H 3 : Vlab  H @ M2 4 : Vlab  M2 @ M2 5 : Vptr  (f=(2 @ L);i=0) @ M1 6 : Vlab  L @ L 7 : Vint  -3 @ H 8 : Vlab  M1 @ M2 9 : Vlab  M1 @ L  RetReg : 2 Stack2:  RetPC: 4 @ M2 RetLAB: H RetRegs: 0 : Vint  0 @ H 1 : Vptr  (f=(2 @ L);i=1) @ M2 2 : Vptr  (f=(0 @ L);i=3) @ H 3 : Vlab  H @ M2 4 : Vlab  M2 @ M2 5 : Vptr  (f=(2 @ L);i=0) @ M1 6 : Vlab  L @ L 7 : Vint  -3 @ H 8 : Vlab  M1 @ M2 9 : Vlab  M1 @ L  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":132,"property":"LLNI","strategy":"TargetedGenerator","time":"0.028484106s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.462112+00:00","trial":2,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 0 9 1 : Load 0 9 2 : Load 0 9 3 : Load 0 9 4 : Load 0 9 5 : Load 0 9 6 : Load 0 9 7 : Load 0 9 8 : Load 0 9 9 : Load 0 9 10 : Load 0 9 11 : Load 0 9 12 : Load 0 9 13 : Load 0 9 14 : Load 0 9 15 : Load 0 9 16 : Load 0 9 17 : Load 0 9 18 : Load 0 9 19 : Load 0 9  PC: 2 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vlab  L @ { M2 / L } , 1 : Vlab  H @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=3) @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vlab  M2 @ { H / L } , 2 : Vint  -2 @ { H / L } , 3 : Vlab  L @ { H / L } , Cont2 : 5 : Vlab  M2 @ M2  ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ H , 3 : Vint  4 @ L , 4 : Vptr  (f=(1 @ L);i=0) @ M2 , 5 : Vlab  L @ H , 6 : Vptr  (f=(0 @ L);i=0) @ M1 , 7 : Vint  -4 @ L , 8 : Vint  9 @ M2 , 9 : Vlab  L @ M2 ] Stack1:  RetPC: 15 @ H RetLAB: M2 RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ L 3 : Vint  12 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vint  6 @ H 6 : Vint  -3 @ M2 7 : Vlab  M1 @ H 8 : Vint  0 @ M1 9 : Vlab  H @ M1  RetReg : 9 Stack2:  RetPC: 15 @ H RetLAB: M2 RetRegs: 0 : Vint  1 @ M1 1 : Vptr  (f=(1 @ L);i=0) @ L 2 : Vlab  M1 @ L 3 : Vint  12 @ H 4 : Vptr  (f=(0 @ L);i=0) @ M1 5 : Vint  6 @ H 6 : Vint  -3 @ M2 7 : Vlab  M1 @ H 8 : Vint  0 @ M1 9 : Vlab  H @ M1  RetReg : 9 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":83,"property":"LLNI","strategy":"TargetedGenerator","time":"0.016210079s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.669426+00:00","trial":9,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 1 7 1 : Load 1 7 2 : Load 1 7 3 : Load 1 7 4 : Load 1 7 5 : Load 1 7 6 : Load 1 7 7 : Load 1 7 8 : Load 1 7 9 : Load 1 7 10 : Load 1 7 11 : Load 1 7 12 : Load 1 7 13 : Load 1 7 14 : Load 1 7 15 : Load 1 7 16 : Load 1 7 17 : Load 1 7 18 : Load 1 7 19 : Load 1 7  PC: 15 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ H , 1 : Vint  3 @ { L / M1 } , 2 : Vlab  M2 @ { H / L } ] (1 @ L)DFR @ M2 : [ [ 0 : Vint  3 @ { M2 / M1 } , 1 : Vlab  H @ M2 , 2 : Vint  13 @ H ]  ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vptr  (f=(0 @ L);i=1) @ L , 2 : Vint  0 @ L , 3 : Vint  3 @ H , 4 : Vint  -4 @ L , 5 : Vptr  (f=(0 @ L);i=0) @ M1 , 6 : Vptr  (f=(1 @ L);i=0) @ M1 , 7 : Vlab  H @ H , 8 : Vlab  L @ L , 9 : Vint  -3 @ H ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":200,"property":"LLNI","strategy":"TargetedGenerator","time":"0.036808968s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.462590+00:00","trial":8,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 8 2 1 : Load 8 2 2 : Load 8 2 3 : Load 8 2 4 : Load 8 2 5 : Load 8 2 6 : Load 8 2 7 : Load 8 2 8 : Load 8 2 9 : Load 8 2 10 : Load 8 2 11 : Load 8 2 12 : Load 8 2 13 : Load 8 2 14 : Load 8 2 15 : Load 8 2 16 : Load 8 2 17 : Load 8 2 18 : Load 8 2 19 : Load 8 2  PC: { 18 @ M1 / 0 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vlab  H @ L , 1 : Vlab  M2 @ L , 2 : Vint  10 @ H ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ { M2 / M1 } , 1 : Vlab  M2 @ L , 2 : Vint  3 @ { H / M2 } , 3 : Vint  -4 @ { H / M1 } ]  ] ] ] ]    Regs:  [ 0 : Vlab  M1 @ { M2 / H } , 1 : Vint  0 @ L , 2 : Vint  0 @ { M2 / M1 } , 3 : Vptr  (f=(0 @ L);i=1) @ M2 , 4 : Vint  0 @ { M2 / H } , 5 : Vint  0 @ L , 6 : Vptr  (f=(1 @ L);i=0) @ { H / M2 } , 7 : Vlab  M1 @ { M1 / M2 } , 8 : Vptr  (f=(1 @ L);i=3) @ { L / H } , 9 : Vptr  (f=(1 @ L);i=0) @ { M1 / M2 } ] Stack1:  RetPC: 8 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  11 @ L 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=2) @ L 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  L @ M1 9 : Vint  4 @ M2  RetReg : 2 Stack2:  RetPC: 8 @ H RetLAB: M1 RetRegs: 0 : Vlab  M1 @ M1 1 : Vptr  (f=(0 @ L);i=1) @ H 2 : Vint  11 @ L 3 : Vlab  M2 @ H 4 : Vptr  (f=(1 @ L);i=2) @ L 5 : Vlab  H @ H 6 : Vptr  (f=(0 @ L);i=0) @ L 7 : Vptr  (f=(1 @ L);i=1) @ L 8 : Vlab  L @ M1 9 : Vint  4 @ M2  RetReg : 2 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":229,"property":"LLNI","strategy":"TargetedGenerator","time":"0.034433842s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.462951+00:00","trial":3,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 8 4 1 : Load 8 4 2 : Load 8 4 3 : Load 8 4 4 : Load 8 4 5 : Load 8 4 6 : Load 8 4 7 : Load 8 4 8 : Load 8 4 9 : Load 8 4 10 : Load 8 4 11 : Load 8 4 12 : Load 8 4 13 : Load 8 4 14 : Load 8 4 15 : Load 8 4 16 : Load 8 4 17 : Load 8 4 18 : Load 8 4 19 : Load 8 4  PC: { 17 @ M1 / 12 @ M2 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ L , 1 : Vptr  (f=(1 @ L);i=0) @ { M2 / L } , Cont2 : 3 : Vptr  (f=(1 @ L);i=1) @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  M1 @ M2 , 1 : Vlab  H @ M2 ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  L @ L , 4 : Vint  0 @ L , 5 : Vint  1 @ { M1 / L } , 6 : Vlab  M1 @ { H / M1 } , 7 : Vint  -4 @ { M1 / H } , 8 : Vptr  (f=(1 @ L);i=0) @ { M2 / H } , 9 : Vptr  (f=(0 @ L);i=0) @ { M2 / M1 } ] Stack1:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  5 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  7 @ L 4 : Vint  0 @ H 5 : Vint  -1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vint  4 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vlab  L @ M2  RetReg : 1 Stack2:  RetPC: 1 @ L RetLAB: H RetRegs: 0 : Vint  5 @ L 1 : Vptr  (f=(1 @ L);i=1) @ H 2 : Vptr  (f=(1 @ L);i=1) @ H 3 : Vint  7 @ L 4 : Vint  0 @ H 5 : Vint  -1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vint  4 @ M2 8 : Vptr  (f=(1 @ L);i=1) @ L 9 : Vlab  L @ M2  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":260,"property":"LLNI","strategy":"TargetedGenerator","time":"0.050945044s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.463185+00:00","trial":5,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 6 7 1 : Load 6 7 2 : Load 6 7 3 : Load 6 7 4 : Load 6 7 5 : Load 6 7 6 : Load 6 7 7 : Load 6 7 8 : Load 6 7 9 : Load 6 7 10 : Load 6 7 11 : Load 6 7 12 : Load 6 7 13 : Load 6 7 14 : Load 6 7 15 : Load 6 7 16 : Load 6 7 17 : Load 6 7 18 : Load 6 7 19 : Load 6 7  PC: 5 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  -3 @ { L / H } , 1 : Vlab  M1 @ { M2 / H } , Cont2 : 3 : Vint  2 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vlab  L @ H , 2 : Vlab  M2 @ L , 3 : Vlab  H @ H ] (2 @ L)DFR @ M2 : [ [ 0 : Vlab  M1 @ { M1 / M2 } , 1 : Vint  -4 @ M2 , 2 : Vint  1 @ { L / M1 } , 3 : Vint  3 @ { L / H } , Cont2 : 5 : Vptr  (f=(2 @ L);i=1) @ M1  ] (3 @ L)DFR @ H : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { H / M2 } , 1 : Vptr  (f=(2 @ L);i=1) @ { H / M1 } , 2 : Vlab  L @ M1 , 3 : Vptr  (f=(0 @ L);i=0) @ { L / M1 } , Cont2 : 5 : Vint  -2 @ H  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vptr  (f=(1 @ L);i=0) @ L , 4 : Vint  0 @ M1 , 5 : Vint  0 @ L , 6 : Vptr  (f=(0 @ L);i=0) @ H , 7 : Vint  0 @ M2 , 8 : Vint  -1 @ H , 9 : Vlab  M2 @ M2 ] Stack1:  RetPC: 5 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(3 @ L);i=0) @ M1 2 : Vlab  H @ M2 3 : Vint  17 @ M1 4 : Vint  -5 @ H 5 : Vptr  (f=(1 @ L);i=3) @ H 6 : Vint  -3 @ H 7 : Vint  -2 @ H 8 : Vptr  (f=(1 @ L);i=2) @ L 9 : Vlab  H @ M1  RetReg : 5 Stack2:  RetPC: 5 @ M2 RetLAB: M1 RetRegs: 0 : Vint  1 @ M2 1 : Vptr  (f=(3 @ L);i=0) @ M1 2 : Vlab  H @ M2 3 : Vint  17 @ M1 4 : Vint  -5 @ H 5 : Vptr  (f=(1 @ L);i=3) @ H 6 : Vint  -3 @ H 7 : Vint  -2 @ H 8 : Vptr  (f=(1 @ L);i=2) @ L 9 : Vlab  H @ M1  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":14,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.002674103s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.713309+00:00","trial":6,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 3 8 1 : Load 3 8 2 : Load 3 8 3 : Load 3 8 4 : Load 3 8 5 : Load 3 8 6 : Load 3 8 7 : Load 3 8 8 : Load 3 8 9 : Load 3 8 10 : Load 3 8 11 : Load 3 8 12 : Load 3 8 13 : Load 3 8 14 : Load 3 8 15 : Load 3 8 16 : Load 3 8 17 : Load 3 8 18 : Load 3 8 19 : Load 3 8  PC: 4 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  1 @ { L / H } , 1 : Vint  8 @ { L / H } , 2 : Vint  -1 @ { M2 / H } , 3 : Vlab  M2 @ { H / M2 } , Cont2 : 5 : Vptr  (f=(0 @ L);i=3) @ M2  ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M1 , 1 : Vptr  (f=(2 @ L);i=0) @ { H / M1 } , 2 : Vint  4 @ { H / L } , Cont2 : 4 : Vint  1 @ H  ] (2 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vptr  (f=(3 @ L);i=0) @ { H / M1 } , 2 : Vint  0 @ { L / H } ] (3 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ L , 1 : Vlab  H @ M1 , 2 : Vint  4 @ M2 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vptr  (f=(0 @ L);i=0) @ L , 4 : Vint  0 @ L , 5 : Vint  13 @ M2 , 6 : Vint  0 @ M2 , 7 : Vint  5 @ M1 , 8 : Vlab  L @ H , 9 : Vptr  (f=(3 @ L);i=0) @ M1 ] Stack1:  RetPC: 6 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vint  11 @ H 3 : Vint  18 @ M1 4 : Vptr  (f=(2 @ L);i=0) @ M1 5 : Vint  4 @ M2 6 : Vlab  M1 @ M2 7 : Vlab  L @ M1 8 : Vint  5 @ M2 9 : Vint  -1 @ H  RetReg : 8 Stack2:  RetPC: 6 @ H RetLAB: M1 RetRegs: 0 : Vptr  (f=(1 @ L);i=2) @ M1 1 : Vptr  (f=(1 @ L);i=1) @ M2 2 : Vint  11 @ H 3 : Vint  18 @ M1 4 : Vptr  (f=(2 @ L);i=0) @ M1 5 : Vint  4 @ M2 6 : Vlab  M1 @ M2 7 : Vlab  L @ M1 8 : Vint  5 @ M2 9 : Vint  -1 @ H  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":13,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.012096882s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.713266+00:00","trial":1,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 5 3 1 : Load 5 3 2 : Load 5 3 3 : Load 5 3 4 : Load 5 3 5 : Load 5 3 6 : Load 5 3 7 : Load 5 3 8 : Load 5 3 9 : Load 5 3 10 : Load 5 3 11 : Load 5 3 12 : Load 5 3 13 : Load 5 3 14 : Load 5 3 15 : Load 5 3 16 : Load 5 3 17 : Load 5 3 18 : Load 5 3 19 : Load 5 3  PC: 15 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(0 @ L);i=2) @ M2 , 1 : Vint  5 @ L , 2 : Vint  15 @ H , 3 : Vptr  (f=(0 @ L);i=0) @ M2 ] (1 @ L)DFR @ H : [ [ 0 : Vlab  M2 @ M2 , 1 : Vlab  M1 @ { M2 / M1 } , 2 : Vptr  (f=(1 @ L);i=2) @ { M2 / L } ]  ] ] ] ]    Regs:  [ 0 : Vlab  L @ M1 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  M2 @ L , 5 : Vptr  (f=(1 @ L);i=2) @ M1 , 6 : Vint  0 @ L , 7 : Vptr  (f=(1 @ L);i=1) @ L , 8 : Vint  3 @ L , 9 : Vint  2 @ H ] Stack1:  RetPC: 6 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  -2 @ M2 4 : Vlab  H @ L 5 : Vint  14 @ H 6 : Vptr  (f=(1 @ L);i=2) @ M2 7 : Vlab  M2 @ M1 8 : Vlab  M1 @ L 9 : Vlab  M1 @ H  RetReg : 5 Stack2:  RetPC: 6 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ L 1 : Vint  0 @ H 2 : Vptr  (f=(0 @ L);i=0) @ M2 3 : Vint  -2 @ M2 4 : Vlab  H @ L 5 : Vint  14 @ H 6 : Vptr  (f=(1 @ L);i=2) @ M2 7 : Vlab  M2 @ M1 8 : Vlab  M1 @ L 9 : Vlab  M1 @ H  RetReg : 5 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":18,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.007860899s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.713359+00:00","trial":8,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 4 2 1 : Load 4 2 2 : Load 4 2 3 : Load 4 2 4 : Load 4 2 5 : Load 4 2 6 : Load 4 2 7 : Load 4 2 8 : Load 4 2 9 : Load 4 2 10 : Load 4 2 11 : Load 4 2 12 : Load 4 2 13 : Load 4 2 14 : Load 4 2 15 : Load 4 2 16 : Load 4 2 17 : Load 4 2 18 : Load 4 2 19 : Load 4 2  PC: 13 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vint  0 @ M1 , 1 : Vptr  (f=(2 @ L);i=1) @ M2 ] (1 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { M1 / M2 } , 1 : Vlab  M2 @ { M2 / H } , 2 : Vptr  (f=(0 @ L);i=0) @ M1 , Cont2 : 4 : Vptr  (f=(3 @ L);i=1) @ M2  ] (2 @ L)DFR @ M2 : [ [ 0 : Vint  7 @ H , 1 : Vint  5 @ { H / M1 } , Cont2 : 3 : Vptr  (f=(2 @ L);i=1) @ H  ] (3 @ L)DFR @ M2 : [ [ 0 : Vlab  M2 @ { L / H } , 1 : Vint  0 @ L ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vlab  L @ L , 3 : Vint  0 @ L , 4 : Vptr  (f=(1 @ L);i=2) @ M2 , 5 : Vint  2 @ H , 6 : Vlab  M2 @ M2 , 7 : Vint  4 @ H , 8 : Vptr  (f=(2 @ L);i=1) @ M1 , 9 : Vint  7 @ H ] Stack1:  RetPC: 17 @ M1 RetLAB: M2 RetRegs: 0 : Vint  4 @ H 1 : Vptr  (f=(1 @ L);i=2) @ H 2 : Vint  3 @ L 3 : Vint  19 @ M2 4 : Vlab  H @ M1 5 : Vlab  H @ M2 6 : Vlab  H @ L 7 : Vint  -4 @ M1 8 : Vlab  M1 @ M1 9 : Vlab  M2 @ M2  RetReg : 3 Stack2:  RetPC: 17 @ M1 RetLAB: M2 RetRegs: 0 : Vint  4 @ H 1 : Vptr  (f=(1 @ L);i=2) @ H 2 : Vint  3 @ L 3 : Vint  19 @ M2 4 : Vlab  H @ M1 5 : Vlab  H @ M2 6 : Vlab  H @ L 7 : Vint  -4 @ M1 8 : Vlab  M1 @ M1 9 : Vlab  M2 @ M2  RetReg : 3 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":25,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.007662058s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.713408+00:00","trial":2,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 1 9 1 : Load 1 9 2 : Load 1 9 3 : Load 1 9 4 : Load 1 9 5 : Load 1 9 6 : Load 1 9 7 : Load 1 9 8 : Load 1 9 9 : Load 1 9 10 : Load 1 9 11 : Load 1 9 12 : Load 1 9 13 : Load 1 9 14 : Load 1 9 15 : Load 1 9 16 : Load 1 9 17 : Load 1 9 18 : Load 1 9 19 : Load 1 9  PC: 10 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  6 @ L , 1 : Vint  0 @ { M1 / M2 } , 2 : Vlab  M1 @ { H / M2 } , 3 : Vint  1 @ { L / M2 } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ L , 1 : Vlab  H @ M1 ] (2 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 1 : Vint  4 @ H ]  ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(2 @ L);i=0) @ M2 , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M2 , 5 : Vptr  (f=(0 @ L);i=0) @ L , 6 : Vptr  (f=(0 @ L);i=3) @ L , 7 : Vint  15 @ L , 8 : Vint  4 @ M1 , 9 : Vptr  (f=(1 @ L);i=1) @ M1 ] Stack1:  RetPC: 4 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M1 @ M1 2 : Vint  2 @ M2 3 : Vlab  H @ L 4 : Vlab  H @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vint  17 @ L 9 : Vint  4 @ M1  RetReg : 8 Stack2:  RetPC: 4 @ L RetLAB: L RetRegs: 0 : Vptr  (f=(1 @ L);i=1) @ M2 1 : Vlab  M1 @ M1 2 : Vint  2 @ M2 3 : Vlab  H @ L 4 : Vlab  H @ L 5 : Vint  1 @ M1 6 : Vptr  (f=(1 @ L);i=1) @ M2 7 : Vptr  (f=(0 @ L);i=0) @ L 8 : Vint  17 @ L 9 : Vint  4 @ M1  RetReg : 8 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":30,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.003721952s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.730657+00:00","trial":3,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 6 4 1 : Load 6 4 2 : Load 6 4 3 : Load 6 4 4 : Load 6 4 5 : Load 6 4 6 : Load 6 4 7 : Load 6 4 8 : Load 6 4 9 : Load 6 4 10 : Load 6 4 11 : Load 6 4 12 : Load 6 4 13 : Load 6 4 14 : Load 6 4 15 : Load 6 4 16 : Load 6 4 17 : Load 6 4 18 : Load 6 4 19 : Load 6 4  PC: 14 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ M1 , 1 : Vlab  M1 @ L ] (1 @ L)DFR @ H : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 1 : Vlab  H @ { L / M1 } ] (2 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ L , 1 : Vptr  (f=(2 @ L);i=0) @ L ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vlab  L @ M1 , 2 : Vint  0 @ L , 3 : Vint  0 @ M2 , 4 : Vint  10 @ M1 , 5 : Vlab  M2 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ H , 7 : Vlab  L @ M2 , 8 : Vint  10 @ L , 9 : Vlab  M1 @ L ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":91,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.017641068s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.713277+00:00","trial":7,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 1 4 1 : Load 1 4 2 : Load 1 4 3 : Load 1 4 4 : Load 1 4 5 : Load 1 4 6 : Load 1 4 7 : Load 1 4 8 : Load 1 4 9 : Load 1 4 10 : Load 1 4 11 : Load 1 4 12 : Load 1 4 13 : Load 1 4 14 : Load 1 4 15 : Load 1 4 16 : Load 1 4 17 : Load 1 4 18 : Load 1 4 19 : Load 1 4  PC: { 1 @ M1 / 19 @ M1 } Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vint  5 @ { L / M2 } , 1 : Vptr  (f=(2 @ L);i=1) @ { H / M1 } , 2 : Vlab  L @ { M1 / H } , Cont2 : 4 : Vlab  M1 @ M2  ] (1 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M1 , 1 : Vlab  L @ H , 2 : Vint  3 @ M2 , 3 : Vint  -5 @ L ] (2 @ L)DFR @ L : [ [ 0 : Vlab  L @ M2 , 1 : Vint  -5 @ M1 ]  ] ] ] ] ] ]    Regs:  [ 0 : Vint  1 @ { L / H } , 1 : Vptr  (f=(0 @ L);i=0) @ L , 2 : Vptr  (f=(1 @ L);i=0) @ L , 3 : Vint  0 @ L , 4 : Vint  0 @ L , 5 : Vint  0 @ M2 , 6 : Vint  -3 @ { M1 / H } , 7 : Vint  1 @ { M2 / H } , 8 : Vptr  (f=(0 @ L);i=0) @ { L / M2 } , 9 : Vptr  (f=(2 @ L);i=0) @ { M2 / M1 } ] Stack1:  RetPC: 18 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ L 1 : Vint  13 @ M2 2 : Vint  1 @ M2 3 : Vlab  H @ M2 4 : Vptr  (f=(1 @ L);i=3) @ H 5 : Vlab  L @ M1 6 : Vint  -5 @ H 7 : Vlab  M1 @ M2 8 : Vlab  H @ M1 9 : Vint  16 @ M1  RetReg : 1 Stack2:  RetPC: 18 @ M1 RetLAB: M2 RetRegs: 0 : Vptr  (f=(0 @ L);i=2) @ L 1 : Vint  13 @ M2 2 : Vint  1 @ M2 3 : Vlab  H @ M2 4 : Vptr  (f=(1 @ L);i=3) @ H 5 : Vlab  L @ M1 6 : Vint  -5 @ H 7 : Vlab  M1 @ M2 8 : Vlab  H @ M1 9 : Vint  16 @ M1  RetReg : 1 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":80,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.018878937s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.713313+00:00","trial":9,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M2) (diff Instructions: 0 : Load 6 4 1 : Load 6 4 2 : Load 6 4 3 : Load 6 4 4 : Load 6 4 5 : Load 6 4 6 : Load 6 4 7 : Load 6 4 8 : Load 6 4 9 : Load 6 4 10 : Load 6 4 11 : Load 6 4 12 : Load 6 4 13 : Load 6 4 14 : Load 6 4 15 : Load 6 4 16 : Load 6 4 17 : Load 6 4 18 : Load 6 4 19 : Load 6 4  PC: 14 @ M2 Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vptr  (f=(1 @ L);i=1) @ { H / M2 } , 1 : Vptr  (f=(1 @ L);i=1) @ { H / M1 } ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  M1 @ { M2 / M1 } , 1 : Vlab  H @ { M1 / L } ]  ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vint  0 @ L , 4 : Vlab  L @ M2 , 5 : Vint  0 @ H , 6 : Vptr  (f=(1 @ L);i=0) @ L , 7 : Vptr  (f=(0 @ L);i=0) @ M1 , 8 : Vint  0 @ L , 9 : Vint  4 @ H ] Stack1:  RetPC: 19 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  M2 @ M2 2 : Vlab  M1 @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vint  1 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  L @ M2 7 : Vlab  M2 @ M1 8 : Vlab  M2 @ M1 9 : Vint  2 @ L  RetReg : 6 Stack2:  RetPC: 19 @ M2 RetLAB: M1 RetRegs: 0 : Vlab  M2 @ M2 1 : Vlab  M2 @ M2 2 : Vlab  M1 @ M1 3 : Vptr  (f=(1 @ L);i=1) @ M2 4 : Vint  1 @ M2 5 : Vptr  (f=(0 @ L);i=0) @ L 6 : Vlab  L @ M2 7 : Vlab  M2 @ M1 8 : Vlab  M2 @ M1 9 : Vint  2 @ L  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":139,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.026813030s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.713031+00:00","trial":0,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs L) (diff Instructions: 0 : Load 5 5 1 : Load 5 5 2 : Load 5 5 3 : Load 5 5 4 : Load 5 5 5 : Load 5 5 6 : Load 5 5 7 : Load 5 5 8 : Load 5 5 9 : Load 5 5 10 : Load 5 5 11 : Load 5 5 12 : Load 5 5 13 : Load 5 5 14 : Load 5 5 15 : Load 5 5 16 : Load 5 5 17 : Load 5 5 18 : Load 5 5 19 : Load 5 5  PC: 0 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ H : [ [ 0 : Vint  10 @ { L / M1 } , 1 : Vint  -3 @ { M1 / H } , 2 : Vlab  H @ { M1 / H } , 3 : Vint  3 @ { M1 / L } ] (1 @ L)DFR @ M2 : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ { H / M2 } , 1 : Vptr  (f=(3 @ L);i=0) @ M2 , Cont2 : 3 : Vint  -4 @ M2  ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(1 @ L);i=0) @ M1 , 1 : Vint  -3 @ L ] (3 @ L)DFR @ M2 : [ [ 0 : Vint  2 @ { M2 / L } , 1 : Vptr  (f=(0 @ L);i=3) @ { M2 / H } , 2 : Vint  5 @ { M1 / H } , Cont2 : 4 : Vlab  H @ M1  ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vint  0 @ L , 1 : Vint  0 @ L , 2 : Vint  0 @ M1 , 3 : Vlab  M1 @ L , 4 : Vptr  (f=(2 @ L);i=0) @ L , 5 : Vptr  (f=(1 @ L);i=0) @ M1 , 6 : Vptr  (f=(0 @ L);i=0) @ L , 7 : Vlab  H @ L , 8 : Vptr  (f=(2 @ L);i=0) @ M2 , 9 : Vint  5 @ M2 ] Stack1:  Stack2:  ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":57,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.020215034s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.731140+00:00","trial":4,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
{"data":{"counterexample":"v: (counterexample (obs M1) (diff Instructions: 0 : Load 0 1 1 : Load 0 1 2 : Load 0 1 3 : Load 0 1 4 : Load 0 1 5 : Load 0 1 6 : Load 0 1 7 : Load 0 1 8 : Load 0 1 9 : Load 0 1 10 : Load 0 1 11 : Load 0 1 12 : Load 0 1 13 : Load 0 1 14 : Load 0 1 15 : Load 0 1 16 : Load 0 1 17 : Load 0 1 18 : Load 0 1 19 : Load 0 1  PC: 19 @ L Mem:  DEBUG:  fst: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  snd: 0 : (0 @ L) 1 : (1 @ L) 2 : (2 @ L) 3 : (3 @ L)  (0 @ L)DFR @ M1 : [ [ 0 : Vlab  M2 @ M1 , 1 : Vlab  M2 @ M2 , 2 : Vint  -4 @ L ] (1 @ L)DFR @ M1 : [ [ 0 : Vlab  H @ M1 , 1 : Vptr  (f=(1 @ L);i=3) @ L , 2 : Vlab  M2 @ L , 3 : Vlab  M1 @ M2 ] (2 @ L)DFR @ L : [ [ 0 : Vptr  (f=(2 @ L);i=1) @ M2 , 1 : Vlab  M1 @ M1 , 2 : Vptr  (f=(1 @ L);i=0) @ M2 , 3 : Vint  1 @ M1 ] (3 @ L)DFR @ M1 : [ [ 0 : Vint  2 @ M1 , 1 : Vint  5 @ M1 ]  ] ] ] ] ] ] ] ]    Regs:  [ 0 : Vptr  (f=(0 @ L);i=0) @ M2 , 1 : Vint  0 @ L , 2 : Vint  0 @ L , 3 : Vlab  M1 @ M2 , 4 : Vptr  (f=(3 @ L);i=0) @ L , 5 : Vlab  M1 @ M2 , 6 : Vint  3 @ L , 7 : Vint  13 @ M2 , 8 : Vint  -3 @ M1 , 9 : Vptr  (f=(0 @ L);i=2) @ M1 ] Stack1:  RetPC: 18 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M1 1 : Vint  -3 @ M2 2 : Vlab  H @ M1 3 : Vlab  H @ L 4 : Vlab  M1 @ M1 5 : Vptr  (f=(2 @ L);i=3) @ M1 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=2) @ L 8 : Vlab  M2 @ M2 9 : Vptr  (f=(3 @ L);i=1) @ H  RetReg : 6 Stack2:  RetPC: 18 @ M1 RetLAB: L RetRegs: 0 : Vptr  (f=(3 @ L);i=0) @ M1 1 : Vint  -3 @ M2 2 : Vlab  H @ M1 3 : Vlab  H @ L 4 : Vlab  M1 @ M1 5 : Vptr  (f=(2 @ L);i=3) @ M1 6 : Vptr  (f=(0 @ L);i=1) @ L 7 : Vptr  (f=(1 @ L);i=2) @ L 8 : Vlab  M2 @ M2 9 : Vptr  (f=(3 @ L);i=1) @ H  RetReg : 6 ))","cross":false,"discards":0,"experiment":"proplang-rocq","foundbug":true,"language":"Rocq","mutations":["OpLoad_2"],"passed":234,"property":"LLNI_hybrid","strategy":"TargetedGenerator","time":"0.054301977s","timeout":60.0,"timestamp":"2026-01-28T23:31:53.713458+00:00","trial":5,"workload":"IFC"},"hash":"bdad7565eb51030ae6ae6104e59a1b6e51c3ed31"}
