// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="evStreamToRawFIFO,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z045ffg900-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=6.868000,HLS_SYN_LAT=4,HLS_SYN_TPT=3,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=439,HLS_SYN_LUT=1132}" *)

module evStreamToRawFIFO (
        xStreamIn_V_V_TDATA,
        yStreamIn_V_V_TDATA,
        tsStreamIn_V_V_TDATA,
        polStreamIn_V_V_TDATA,
        custDataStreamIn_V_V_TDATA,
        tsReg_V,
        glLastTSReg_V,
        yReg_V,
        glLastYReg_V,
        tsDiffFlgReg_V,
        yDiffFlgReg_V,
        nonMonTSDiffFlgRegL1_V,
        dataOut_V,
        nonMonTSDiffFlgRegL2_V,
        ap_clk,
        ap_rst_n,
        xStreamIn_V_V_TVALID,
        xStreamIn_V_V_TREADY,
        yStreamIn_V_V_TVALID,
        yStreamIn_V_V_TREADY,
        tsStreamIn_V_V_TVALID,
        tsStreamIn_V_V_TREADY,
        polStreamIn_V_V_TVALID,
        polStreamIn_V_V_TREADY,
        custDataStreamIn_V_V_TVALID,
        custDataStreamIn_V_V_TREADY,
        tsReg_V_ap_vld,
        glLastTSReg_V_ap_vld,
        yReg_V_ap_vld,
        glLastYReg_V_ap_vld,
        tsDiffFlgReg_V_ap_vld,
        yDiffFlgReg_V_ap_vld,
        nonMonTSDiffFlgRegL1_V_ap_vld,
        ap_done,
        dataOut_V_ap_vld,
        nonMonTSDiffFlgRegL2_V_ap_vld,
        ap_start,
        ap_ready,
        ap_idle
);


input  [15:0] xStreamIn_V_V_TDATA;
input  [15:0] yStreamIn_V_V_TDATA;
input  [63:0] tsStreamIn_V_V_TDATA;
input  [7:0] polStreamIn_V_V_TDATA;
input  [15:0] custDataStreamIn_V_V_TDATA;
output  [63:0] tsReg_V;
output  [63:0] glLastTSReg_V;
output  [15:0] yReg_V;
output  [15:0] glLastYReg_V;
output  [0:0] tsDiffFlgReg_V;
output  [0:0] yDiffFlgReg_V;
output  [0:0] nonMonTSDiffFlgRegL1_V;
output  [15:0] dataOut_V;
output  [0:0] nonMonTSDiffFlgRegL2_V;
input   ap_clk;
input   ap_rst_n;
input   xStreamIn_V_V_TVALID;
output   xStreamIn_V_V_TREADY;
input   yStreamIn_V_V_TVALID;
output   yStreamIn_V_V_TREADY;
input   tsStreamIn_V_V_TVALID;
output   tsStreamIn_V_V_TREADY;
input   polStreamIn_V_V_TVALID;
output   polStreamIn_V_V_TREADY;
input   custDataStreamIn_V_V_TVALID;
output   custDataStreamIn_V_V_TREADY;
output   tsReg_V_ap_vld;
output   glLastTSReg_V_ap_vld;
output   yReg_V_ap_vld;
output   glLastYReg_V_ap_vld;
output   tsDiffFlgReg_V_ap_vld;
output   yDiffFlgReg_V_ap_vld;
output   nonMonTSDiffFlgRegL1_V_ap_vld;
output   ap_done;
output   dataOut_V_ap_vld;
output   nonMonTSDiffFlgRegL2_V_ap_vld;
input   ap_start;
output   ap_ready;
output   ap_idle;

reg    ap_rst_n_inv;
wire    XYTSStreamToRawStrea_U0_ap_start;
wire    XYTSStreamToRawStrea_U0_ap_done;
wire    XYTSStreamToRawStrea_U0_ap_continue;
wire    XYTSStreamToRawStrea_U0_ap_idle;
wire    XYTSStreamToRawStrea_U0_ap_ready;
wire   [15:0] XYTSStreamToRawStrea_U0_streamOut_V_V_din;
wire    XYTSStreamToRawStrea_U0_streamOut_V_V_write;
wire    XYTSStreamToRawStrea_U0_start_out;
wire    XYTSStreamToRawStrea_U0_start_write;
wire    XYTSStreamToRawStrea_U0_xStreamIn_V_V_TREADY;
wire    XYTSStreamToRawStrea_U0_yStreamIn_V_V_TREADY;
wire    XYTSStreamToRawStrea_U0_tsStreamIn_V_V_TREADY;
wire    XYTSStreamToRawStrea_U0_polStreamIn_V_V_TREADY;
wire    XYTSStreamToRawStrea_U0_custDataStreamIn_V_V_TREADY;
wire   [63:0] XYTSStreamToRawStrea_U0_tsReg_V;
wire    XYTSStreamToRawStrea_U0_tsReg_V_ap_vld;
wire   [63:0] XYTSStreamToRawStrea_U0_glLastTSReg_V;
wire    XYTSStreamToRawStrea_U0_glLastTSReg_V_ap_vld;
wire   [15:0] XYTSStreamToRawStrea_U0_yReg_V;
wire    XYTSStreamToRawStrea_U0_yReg_V_ap_vld;
wire   [15:0] XYTSStreamToRawStrea_U0_glLastYReg_V;
wire    XYTSStreamToRawStrea_U0_glLastYReg_V_ap_vld;
wire   [0:0] XYTSStreamToRawStrea_U0_tsDiffFlgReg_V;
wire    XYTSStreamToRawStrea_U0_tsDiffFlgReg_V_ap_vld;
wire   [0:0] XYTSStreamToRawStrea_U0_yDiffFlgReg_V;
wire    XYTSStreamToRawStrea_U0_yDiffFlgReg_V_ap_vld;
wire   [0:0] XYTSStreamToRawStrea_U0_nonMonTSDiffFlgReg_V;
wire    XYTSStreamToRawStrea_U0_nonMonTSDiffFlgReg_V_ap_vld;
wire    ap_sync_continue;
wire    RawStreamToFIFO_U0_ap_start;
wire    RawStreamToFIFO_U0_ap_done;
wire    RawStreamToFIFO_U0_ap_continue;
wire    RawStreamToFIFO_U0_ap_idle;
wire    RawStreamToFIFO_U0_ap_ready;
wire    RawStreamToFIFO_U0_streamIn_V_V_read;
wire   [15:0] RawStreamToFIFO_U0_dataOut_V;
wire    RawStreamToFIFO_U0_dataOut_V_ap_vld;
wire   [0:0] RawStreamToFIFO_U0_nonMonTSDiffFlgReg_V;
wire    RawStreamToFIFO_U0_nonMonTSDiffFlgReg_V_ap_vld;
wire    internalStream_V_V_full_n;
wire   [15:0] internalStream_V_V_dout;
wire    internalStream_V_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_RawStreamToFIFO_U0_din;
wire    start_for_RawStreamToFIFO_U0_full_n;
wire   [0:0] start_for_RawStreamToFIFO_U0_dout;
wire    start_for_RawStreamToFIFO_U0_empty_n;
wire    RawStreamToFIFO_U0_start_full_n;
wire    RawStreamToFIFO_U0_start_write;

XYTSStreamToRawStrea XYTSStreamToRawStrea_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(XYTSStreamToRawStrea_U0_ap_start),
    .start_full_n(start_for_RawStreamToFIFO_U0_full_n),
    .ap_done(XYTSStreamToRawStrea_U0_ap_done),
    .ap_continue(XYTSStreamToRawStrea_U0_ap_continue),
    .ap_idle(XYTSStreamToRawStrea_U0_ap_idle),
    .ap_ready(XYTSStreamToRawStrea_U0_ap_ready),
    .streamOut_V_V_din(XYTSStreamToRawStrea_U0_streamOut_V_V_din),
    .streamOut_V_V_full_n(internalStream_V_V_full_n),
    .streamOut_V_V_write(XYTSStreamToRawStrea_U0_streamOut_V_V_write),
    .start_out(XYTSStreamToRawStrea_U0_start_out),
    .start_write(XYTSStreamToRawStrea_U0_start_write),
    .xStreamIn_V_V_TDATA(xStreamIn_V_V_TDATA),
    .xStreamIn_V_V_TVALID(xStreamIn_V_V_TVALID),
    .xStreamIn_V_V_TREADY(XYTSStreamToRawStrea_U0_xStreamIn_V_V_TREADY),
    .yStreamIn_V_V_TDATA(yStreamIn_V_V_TDATA),
    .yStreamIn_V_V_TVALID(yStreamIn_V_V_TVALID),
    .yStreamIn_V_V_TREADY(XYTSStreamToRawStrea_U0_yStreamIn_V_V_TREADY),
    .tsStreamIn_V_V_TDATA(tsStreamIn_V_V_TDATA),
    .tsStreamIn_V_V_TVALID(tsStreamIn_V_V_TVALID),
    .tsStreamIn_V_V_TREADY(XYTSStreamToRawStrea_U0_tsStreamIn_V_V_TREADY),
    .polStreamIn_V_V_TDATA(polStreamIn_V_V_TDATA),
    .polStreamIn_V_V_TVALID(polStreamIn_V_V_TVALID),
    .polStreamIn_V_V_TREADY(XYTSStreamToRawStrea_U0_polStreamIn_V_V_TREADY),
    .custDataStreamIn_V_V_TDATA(custDataStreamIn_V_V_TDATA),
    .custDataStreamIn_V_V_TVALID(custDataStreamIn_V_V_TVALID),
    .custDataStreamIn_V_V_TREADY(XYTSStreamToRawStrea_U0_custDataStreamIn_V_V_TREADY),
    .tsReg_V(XYTSStreamToRawStrea_U0_tsReg_V),
    .tsReg_V_ap_vld(XYTSStreamToRawStrea_U0_tsReg_V_ap_vld),
    .glLastTSReg_V(XYTSStreamToRawStrea_U0_glLastTSReg_V),
    .glLastTSReg_V_ap_vld(XYTSStreamToRawStrea_U0_glLastTSReg_V_ap_vld),
    .yReg_V(XYTSStreamToRawStrea_U0_yReg_V),
    .yReg_V_ap_vld(XYTSStreamToRawStrea_U0_yReg_V_ap_vld),
    .glLastYReg_V(XYTSStreamToRawStrea_U0_glLastYReg_V),
    .glLastYReg_V_ap_vld(XYTSStreamToRawStrea_U0_glLastYReg_V_ap_vld),
    .tsDiffFlgReg_V(XYTSStreamToRawStrea_U0_tsDiffFlgReg_V),
    .tsDiffFlgReg_V_ap_vld(XYTSStreamToRawStrea_U0_tsDiffFlgReg_V_ap_vld),
    .yDiffFlgReg_V(XYTSStreamToRawStrea_U0_yDiffFlgReg_V),
    .yDiffFlgReg_V_ap_vld(XYTSStreamToRawStrea_U0_yDiffFlgReg_V_ap_vld),
    .nonMonTSDiffFlgReg_V(XYTSStreamToRawStrea_U0_nonMonTSDiffFlgReg_V),
    .nonMonTSDiffFlgReg_V_ap_vld(XYTSStreamToRawStrea_U0_nonMonTSDiffFlgReg_V_ap_vld)
);

RawStreamToFIFO RawStreamToFIFO_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(RawStreamToFIFO_U0_ap_start),
    .ap_done(RawStreamToFIFO_U0_ap_done),
    .ap_continue(RawStreamToFIFO_U0_ap_continue),
    .ap_idle(RawStreamToFIFO_U0_ap_idle),
    .ap_ready(RawStreamToFIFO_U0_ap_ready),
    .streamIn_V_V_dout(internalStream_V_V_dout),
    .streamIn_V_V_empty_n(internalStream_V_V_empty_n),
    .streamIn_V_V_read(RawStreamToFIFO_U0_streamIn_V_V_read),
    .dataOut_V(RawStreamToFIFO_U0_dataOut_V),
    .dataOut_V_ap_vld(RawStreamToFIFO_U0_dataOut_V_ap_vld),
    .nonMonTSDiffFlgReg_V(RawStreamToFIFO_U0_nonMonTSDiffFlgReg_V),
    .nonMonTSDiffFlgReg_V_ap_vld(RawStreamToFIFO_U0_nonMonTSDiffFlgReg_V_ap_vld)
);

fifo_w16_d1024_S internalStream_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(XYTSStreamToRawStrea_U0_streamOut_V_V_din),
    .if_full_n(internalStream_V_V_full_n),
    .if_write(XYTSStreamToRawStrea_U0_streamOut_V_V_write),
    .if_dout(internalStream_V_V_dout),
    .if_empty_n(internalStream_V_V_empty_n),
    .if_read(RawStreamToFIFO_U0_streamIn_V_V_read)
);

start_for_RawStrebkb start_for_RawStrebkb_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_RawStreamToFIFO_U0_din),
    .if_full_n(start_for_RawStreamToFIFO_U0_full_n),
    .if_write(XYTSStreamToRawStrea_U0_start_write),
    .if_dout(start_for_RawStreamToFIFO_U0_dout),
    .if_empty_n(start_for_RawStreamToFIFO_U0_empty_n),
    .if_read(RawStreamToFIFO_U0_ap_ready)
);

assign RawStreamToFIFO_U0_ap_continue = ap_sync_done;

assign RawStreamToFIFO_U0_ap_start = start_for_RawStreamToFIFO_U0_empty_n;

assign RawStreamToFIFO_U0_start_full_n = 1'b1;

assign RawStreamToFIFO_U0_start_write = 1'b0;

assign XYTSStreamToRawStrea_U0_ap_continue = ap_sync_done;

assign XYTSStreamToRawStrea_U0_ap_start = ap_start;

assign ap_done = ap_sync_done;

assign ap_idle = (XYTSStreamToRawStrea_U0_ap_idle & RawStreamToFIFO_U0_ap_idle);

assign ap_ready = XYTSStreamToRawStrea_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (XYTSStreamToRawStrea_U0_ap_done & RawStreamToFIFO_U0_ap_done);

assign ap_sync_ready = XYTSStreamToRawStrea_U0_ap_ready;

assign custDataStreamIn_V_V_TREADY = XYTSStreamToRawStrea_U0_custDataStreamIn_V_V_TREADY;

assign dataOut_V = RawStreamToFIFO_U0_dataOut_V;

assign dataOut_V_ap_vld = RawStreamToFIFO_U0_dataOut_V_ap_vld;

assign glLastTSReg_V = XYTSStreamToRawStrea_U0_glLastTSReg_V;

assign glLastTSReg_V_ap_vld = XYTSStreamToRawStrea_U0_glLastTSReg_V_ap_vld;

assign glLastYReg_V = XYTSStreamToRawStrea_U0_glLastYReg_V;

assign glLastYReg_V_ap_vld = XYTSStreamToRawStrea_U0_glLastYReg_V_ap_vld;

assign nonMonTSDiffFlgRegL1_V = XYTSStreamToRawStrea_U0_nonMonTSDiffFlgReg_V;

assign nonMonTSDiffFlgRegL1_V_ap_vld = XYTSStreamToRawStrea_U0_nonMonTSDiffFlgReg_V_ap_vld;

assign nonMonTSDiffFlgRegL2_V = RawStreamToFIFO_U0_nonMonTSDiffFlgReg_V;

assign nonMonTSDiffFlgRegL2_V_ap_vld = RawStreamToFIFO_U0_nonMonTSDiffFlgReg_V_ap_vld;

assign polStreamIn_V_V_TREADY = XYTSStreamToRawStrea_U0_polStreamIn_V_V_TREADY;

assign start_for_RawStreamToFIFO_U0_din = 1'b1;

assign tsDiffFlgReg_V = XYTSStreamToRawStrea_U0_tsDiffFlgReg_V;

assign tsDiffFlgReg_V_ap_vld = XYTSStreamToRawStrea_U0_tsDiffFlgReg_V_ap_vld;

assign tsReg_V = XYTSStreamToRawStrea_U0_tsReg_V;

assign tsReg_V_ap_vld = XYTSStreamToRawStrea_U0_tsReg_V_ap_vld;

assign tsStreamIn_V_V_TREADY = XYTSStreamToRawStrea_U0_tsStreamIn_V_V_TREADY;

assign xStreamIn_V_V_TREADY = XYTSStreamToRawStrea_U0_xStreamIn_V_V_TREADY;

assign yDiffFlgReg_V = XYTSStreamToRawStrea_U0_yDiffFlgReg_V;

assign yDiffFlgReg_V_ap_vld = XYTSStreamToRawStrea_U0_yDiffFlgReg_V_ap_vld;

assign yReg_V = XYTSStreamToRawStrea_U0_yReg_V;

assign yReg_V_ap_vld = XYTSStreamToRawStrea_U0_yReg_V_ap_vld;

assign yStreamIn_V_V_TREADY = XYTSStreamToRawStrea_U0_yStreamIn_V_V_TREADY;

endmodule //evStreamToRawFIFO
