// Seed: 2156364290
module module_0 (
    input wand id_0,
    output wand id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    output tri0 id_8,
    output wor id_9,
    output wor id_10
);
endmodule
module module_1 (
    input logic id_0,
    output supply0 id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    input wor id_6
);
  always begin : LABEL_0
    id_2 = -1;
  end
  always begin : LABEL_0
    id_3 <= id_0;
  end
  assign id_2 = -1;
  reg id_8;
  assign id_2 = id_4;
  always id_2 <= id_8;
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.type_3 = 0;
  genvar id_9;
endmodule
