
---------- Begin Simulation Statistics ----------
final_tick                                66447941000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 450105                       # Simulator instruction rate (inst/s)
host_mem_usage                                8700088                       # Number of bytes of host memory used
host_op_rate                                   884664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.55                       # Real time elapsed on the host
host_tick_rate                             4272611458                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      13758336                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066448                       # Number of seconds simulated
sim_ticks                                 66447941000                       # Number of ticks simulated
system.cpu.Branches                           1559791                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      13758336                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1536925                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2294                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1130863                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1063                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9150497                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           468                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         66447941                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   66447941                       # Number of busy cycles
system.cpu.num_cc_register_reads              8433557                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4555849                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1161276                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 400136                       # Number of float alu accesses
system.cpu.num_fp_insts                        400136                       # number of float instructions
system.cpu.num_fp_register_reads               611149                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              263436                       # number of times the floating registers were written
system.cpu.num_func_calls                      275373                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              13462034                       # Number of integer alu accesses
system.cpu.num_int_insts                     13462034                       # number of integer instructions
system.cpu.num_int_register_reads            25994847                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10864806                       # number of times the integer registers were written
system.cpu.num_load_insts                     1535194                       # Number of load instructions
system.cpu.num_mem_refs                       2665957                       # number of memory refs
system.cpu.num_store_insts                    1130763                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 72581      0.53%      0.53% # Class of executed instruction
system.cpu.op_class::IntAlu                  10701249     77.78%     78.31% # Class of executed instruction
system.cpu.op_class::IntMult                    36227      0.26%     78.57% # Class of executed instruction
system.cpu.op_class::IntDiv                     35133      0.26%     78.82% # Class of executed instruction
system.cpu.op_class::FloatAdd                    4154      0.03%     78.85% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10876      0.08%     78.93% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.93% # Class of executed instruction
system.cpu.op_class::SimdAlu                   110949      0.81%     79.74% # Class of executed instruction
system.cpu.op_class::SimdCmp                       24      0.00%     79.74% # Class of executed instruction
system.cpu.op_class::SimdCvt                    51896      0.38%     80.12% # Class of executed instruction
system.cpu.op_class::SimdMisc                   67364      0.49%     80.61% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.61% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.61% # Class of executed instruction
system.cpu.op_class::SimdShift                   2218      0.02%     80.62% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  17      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.62% # Class of executed instruction
system.cpu.op_class::MemRead                  1483648     10.78%     91.41% # Class of executed instruction
system.cpu.op_class::MemWrite                 1034545      7.52%     98.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead               51546      0.37%     99.30% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              96218      0.70%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13758662                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       142603                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops       117670                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         285377                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops           117673                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        44638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         97412                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              26490                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21455                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23183                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26284                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26284                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26490                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave       150186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total       150186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 150186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      4750656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      4750656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4750656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             52774                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   52774    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               52774                       # Request fanout histogram
system.membus.reqLayer0.occupancy           183232000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          285463249                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          9088596                       # number of demand (read+write) hits
system.icache.demand_hits::total              9088596                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         9088596                       # number of overall hits
system.icache.overall_hits::total             9088596                       # number of overall hits
system.icache.demand_misses::.cpu.inst          61901                       # number of demand (read+write) misses
system.icache.demand_misses::total              61901                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         61901                       # number of overall misses
system.icache.overall_misses::total             61901                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  18559157000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  18559157000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  18559157000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  18559157000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9150497                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9150497                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9150497                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9150497                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.006765                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.006765                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.006765                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.006765                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 299819.986753                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 299819.986753                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 299819.986753                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 299819.986753                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        61901                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         61901                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        61901                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        61901                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  18435355000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  18435355000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  18435355000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  18435355000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.006765                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.006765                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.006765                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.006765                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 297819.986753                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 297819.986753                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 297819.986753                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 297819.986753                       # average overall mshr miss latency
system.icache.replacements                      61389                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         9088596                       # number of ReadReq hits
system.icache.ReadReq_hits::total             9088596                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         61901                       # number of ReadReq misses
system.icache.ReadReq_misses::total             61901                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  18559157000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  18559157000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9150497                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9150497                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.006765                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.006765                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 299819.986753                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 299819.986753                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        61901                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        61901                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  18435355000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  18435355000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006765                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.006765                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 297819.986753                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 297819.986753                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               495.965442                       # Cycle average of tags in use
system.icache.tags.total_refs                 9150497                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 61901                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                147.824704                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   495.965442                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.968683                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.968683                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9212398                       # Number of tag accesses
system.icache.tags.data_accesses              9212398                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst         1360640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2016896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             3377536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst      1360640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total        1360640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1373120                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1373120                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            21260                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            31514                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                52774                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         21455                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               21455                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           20476782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           30353025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               50829807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      20476782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          20476782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        20664598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              20664598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        20664598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          20476782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          30353025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              71494405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     21454.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     21260.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     31498.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.009418541250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          1192                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          1192                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               143955                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               20262                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        52774                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       21455                       # Number of write requests accepted
system.mem_ctrl.readBursts                      52774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     21455                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               3451                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2469                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2021                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2616                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2344                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2525                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2593                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2418                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2463                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2023                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2311                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2222                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              7075                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             11531                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2468                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1447                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1522                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1183                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                950                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1215                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1315                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1562                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1593                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1441                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1478                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1203                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1229                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1324                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1124                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1417                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1426                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.33                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     777015750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   263790000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1766228250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      14727.92                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33477.92                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     25327                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    15632                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  48.01                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 72.86                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  52774                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 21455                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    52645                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      107                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    1177                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    1177                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1192                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1193                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1194                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1193                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1193                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1193                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1194                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1194                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1192                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1192                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1192                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1192                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1193                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1193                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1193                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1192                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        33228                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     142.890574                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    104.732487                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    155.306691                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         19346     58.22%     58.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         8946     26.92%     85.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         2329      7.01%     92.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          747      2.25%     94.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         1014      3.05%     97.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          365      1.10%     98.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          112      0.34%     98.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          110      0.33%     99.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          259      0.78%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         33228                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1192                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       44.251678                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      27.887040                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     171.008665                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255           1176     98.66%     98.66% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            7      0.59%     99.24% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.08%     99.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            1      0.08%     99.41% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1279            4      0.34%     99.75% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2303            1      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2304-2559            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1192                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1192                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.977349                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.975641                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.239627                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                16      1.34%      1.34% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              1171     98.24%     99.58% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 5      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1192                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 3376512                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1024                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1371456                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  3377536                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1373120                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         50.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         20.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      50.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      20.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.56                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.40                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.16                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    66424404000                       # Total gap between requests
system.mem_ctrl.avgGap                      894857.86                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst      1360640                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2015872                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1371456                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 20476781.966803155839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 30337614.223441477865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 20639556.009718947113                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        21260                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        31514                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        21455                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    786129750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    980098500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1487718832750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36976.94                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31100.42                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  69341357.85                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     55.19                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             147798000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              78556500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            232128540                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            55551240                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5245337760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       19259262030                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        9297745920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         34316379990                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         516.440080                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  23984682000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2218663500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  40244595500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              89449920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              47543760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            144563580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            56308140                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5245337760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       13734252030                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       13950385920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         33267841110                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         500.660225                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  36131276500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2218663500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  28098001000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           15268                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           38788                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               54056                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          15268                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          38788                       # number of overall hits
system.l2cache.overall_hits::total              54056                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         46633                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         42085                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             88718                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        46633                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        42085                       # number of overall misses
system.l2cache.overall_misses::total            88718                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  17928759000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  24026280000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  41955039000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  17928759000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  24026280000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  41955039000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        61901                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        80873                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          142774                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        61901                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        80873                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         142774                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.753348                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.520384                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.621388                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.753348                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.520384                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.621388                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 384465.056934                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 570898.895093                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 472903.345432                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 384465.056934                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 570898.895093                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 472903.345432                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          33365                       # number of writebacks
system.l2cache.writebacks::total                33365                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        46633                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        42085                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        88718                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        46633                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        42085                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        88718                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  16996099000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  23184579001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  40180678001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  16996099000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  23184579001                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  40180678001                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.753348                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.520384                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.621388                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.753348                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.520384                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.621388                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 364465.056934                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 550898.871356                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 452903.334171                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 364465.056934                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 550898.871356                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 452903.334171                       # average overall mshr miss latency
system.l2cache.replacements                    109546                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        54247                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        54247                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        54247                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        54247                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        53659                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        53659                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          381                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             381                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          472                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           472                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     22083000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     22083000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          853                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          853                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.553341                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.553341                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 46786.016949                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 46786.016949                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          472                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          472                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     40345000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     40345000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.553341                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.553341                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 85476.694915                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 85476.694915                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         5741                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             5741                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        26692                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          26692                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  19074603000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  19074603000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        32433                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        32433                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.822989                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.822989                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 714618.724712                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 714618.724712                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        26692                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        26692                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  18540763000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  18540763000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.822989                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.822989                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 694618.724712                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 694618.724712                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        15268                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        33047                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        48315                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        46633                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        15393                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        62026                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  17928759000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   4951677000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  22880436000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        61901                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        48440                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       110341                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.753348                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.317775                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.562130                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 384465.056934                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 321683.687390                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 368884.596782                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        46633                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        15393                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        62026                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  16996099000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   4643816001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  21639915001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.753348                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.317775                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.562130                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 364465.056934                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 301683.622491                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 348884.580676                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1013.691358                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 231424                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               110570                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.093009                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   232.231670                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   182.041345                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   599.418343                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.226789                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.177775                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.585369                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.989933                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          437                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          523                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               395946                       # Number of tag accesses
system.l2cache.tags.data_accesses              395946                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            25014                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             9354                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                34368                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           25014                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            9354                       # number of overall hits
system.l3Dram.overall_hits::total               34368                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          21619                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          32729                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              54348                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         21619                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         32729                       # number of overall misses
system.l3Dram.overall_misses::total             54348                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst  14741092000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  21821049000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  36562141000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst  14741092000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  21821049000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  36562141000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        46633                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        42083                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            88716                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        46633                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        42083                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           88716                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.463599                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.777725                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.612607                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.463599                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.777725                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.612607                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 681858.180304                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 666719.087048                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 672741.241628                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 681858.180304                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 666719.087048                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 672741.241628                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs           9911                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                    45                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   220.244444                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           25947                       # number of writebacks
system.l3Dram.writebacks::total                 25947                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        21619                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        32729                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         54348                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        21619                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        32729                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        54348                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst  13638523000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  20151870000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  33790393000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst  13638523000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  20151870000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  33790393000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.463599                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.777725                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.612607                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.463599                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.777725                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.612607                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 630858.180304                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 615719.087048                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 621741.241628                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 630858.180304                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 615719.087048                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 621741.241628                       # average overall mshr miss latency
system.l3Dram.replacements                      56646                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        33365                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        33365                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        33365                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        33365                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        20372                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        20372                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          438                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              438                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           36                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             36                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          474                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          474                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.075949                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.075949                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           36                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           36                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      6517000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      6517000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.075949                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.075949                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 181027.777778                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 181027.777778                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data           302                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               302                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        26388                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           26388                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data  17964492000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total  17964492000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        26690                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         26690                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.988685                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.988685                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 680782.628467                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 680782.628467                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        26388                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        26388                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data  16618704000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total  16618704000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.988685                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.988685                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 629782.628467                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 629782.628467                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        25014                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         9052                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         34066                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        21619                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         6341                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        27960                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst  14741092000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   3856557000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  18597649000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        46633                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        15393                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        62026                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.463599                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.411940                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.450779                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 681858.180304                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 608193.818010                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 665151.967096                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        21619                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         6341                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        27960                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst  13638523000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   3533166000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  17171689000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.463599                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.411940                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.450779                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 630858.180304                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 557193.818010                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 614151.967096                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3834.430041                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  159863                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 60742                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.631836                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   367.261996                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   438.185032                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3028.983013                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.089664                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.106979                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.739498                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.936140                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3          916                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         2745                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                241040                       # Number of tag accesses
system.l3Dram.tags.data_accesses               241040                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2576347                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2576347                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2585032                       # number of overall hits
system.dcache.overall_hits::total             2585032                       # number of overall hits
system.dcache.demand_misses::.cpu.data          79261                       # number of demand (read+write) misses
system.dcache.demand_misses::total              79261                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         82430                       # number of overall misses
system.dcache.overall_misses::total             82430                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  24541061000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  24541061000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  24541061000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  24541061000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2655608                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2655608                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2667462                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2667462                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.029847                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.029847                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.030902                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.030902                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 309623.408738                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 309623.408738                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 297720.016984                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 297720.016984                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          15756                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                   102                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   154.470588                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           54247                       # number of writebacks
system.dcache.writebacks::total                 54247                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          239                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             239                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          239                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            239                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        79022                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         79022                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        81726                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        81726                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  24255021000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  24255021000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  25159493990                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  25159493990                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.029757                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.029757                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.030638                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.030638                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 306940.105287                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 306940.105287                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 307851.772875                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 307851.772875                       # average overall mshr miss latency
system.dcache.replacements                      80361                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1479077                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1479077                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         45956                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             45956                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   5111746000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   5111746000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1525033                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1525033                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.030134                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.030134                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 111231.308208                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 111231.308208                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data          220                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total            220                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data        45736                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        45736                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   4894118000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   4894118000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029990                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.029990                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 107008.002449                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 107008.002449                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1097270                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1097270                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        33305                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            33305                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  19429315000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  19429315000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1130575                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1130575                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.029458                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.029458                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 583375.319021                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 583375.319021                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data           19                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total            19                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        33286                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        33286                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  19360903000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  19360903000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029442                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.029442                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 581653.037313                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 581653.037313                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          8685                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              8685                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         3169                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            3169                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data        11854                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total         11854                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.267336                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.267336                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data         2704                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total         2704                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    904472990                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    904472990                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.228109                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.228109                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 334494.448964                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 334494.448964                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               507.977108                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2666758                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 80873                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 32.974639                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   507.977108                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.992143                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.992143                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2748335                       # Number of tag accesses
system.dcache.tags.data_accesses              2748335                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst          359                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         1215                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           1574                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst          359                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         1215                       # number of overall hits
system.DynamicCache.overall_hits::total          1574                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst        21260                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        31514                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        52774                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst        21260                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        31514                       # number of overall misses
system.DynamicCache.overall_misses::total        52774                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst  12489284000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  18324097000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  30813381000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst  12489284000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  18324097000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  30813381000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        21619                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        32729                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        54348                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        21619                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        32729                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        54348                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.983394                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.962877                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.971038                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.983394                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.962877                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.971038                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 587454.562559                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 581458.938884                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 583874.275211                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 587454.562559                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 581458.938884                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 583874.275211                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs         3724                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs              21                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs   177.333333                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks        21455                       # number of writebacks
system.DynamicCache.writebacks::total           21455                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst        21260                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        31514                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        52774                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst        21260                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        31514                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        52774                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   9725484000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  14227277000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  23952761000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   9725484000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  14227277000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  23952761000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.983394                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.962877                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.971038                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.983394                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.962877                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.971038                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 457454.562559                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 451458.938884                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 453874.275211                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 457454.562559                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 451458.938884                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 453874.275211                       # average overall mshr miss latency
system.DynamicCache.replacements                74318                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        25947                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        25947                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        25947                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        25947                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        22424                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        22424                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           36                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           36                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data           36                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           36                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data          104                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          104                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        26284                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        26284                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data  15259396000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total  15259396000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        26388                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        26388                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.996059                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.996059                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 580558.362502                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 580558.362502                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        26284                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        26284                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data  11842476000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total  11842476000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.996059                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.996059                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 450558.362502                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 450558.362502                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst          359                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         1111                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         1470                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst        21260                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         5230                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        26490                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst  12489284000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   3064701000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  15553985000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        21619                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         6341                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        27960                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.983394                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.824791                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.947425                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 587454.562559                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 585984.894837                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 587164.401661                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst        21260                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         5230                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        26490                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   9725484000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   2384801000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total  12110285000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.983394                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.824791                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.947425                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 457454.562559                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 455984.894837                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 457164.401661                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3834.438054                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             81970                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           78414                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.045349                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  2718.319896                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   262.470732                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data   853.647427                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.663652                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.064080                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.208410                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.936142                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3          960                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         2790                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          182808                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         182808                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              110341                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        135014                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            223371                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               853                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              853                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              32433                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             32433                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         110341                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       243813                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       185191                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  429004                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      8647680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      3961664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 12609344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            216635                       # Total snoops (count)
system.l2bar.snoopTraffic                     5169088                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             360262                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.326643                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.469004                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   242588     67.34%     67.34% # Request fanout histogram
system.l2bar.snoop_fanout::1                   117671     32.66%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        3      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total               360262                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            393871000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           185703000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           243472000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66447941000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  66447941000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
