Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 23 03:29:30 2021
| Host         : AN-GUANGYAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3098)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (775)
5. checking no_input_delay (27)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3098)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clock (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[17]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[18]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[19]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[29]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_ifetch/pc_reg[31]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 207 register/latch pins with no clock driven by root clock pin: u_upg/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (775)
--------------------------------------------------
 There are 775 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.700     -141.388                    281                 2809        0.125        0.000                      0                 2809        2.633        0.000                       0                  1308  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
u_clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk   {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk   {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk        -0.262       -0.379                      3                 2380        0.665        0.000                      0                 2380       21.239        0.000                       0                  1132  
  clk_out2_cpuclk        94.340        0.000                      0                  301        0.125        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.700     -141.388                    281                  344        0.197        0.000                      0                  344  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_clk/inst/clk_in1
  To Clock:  u_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            3  Failing Endpoints,  Worst Slack       -0.262ns,  Total Violation       -0.379ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.262ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.396ns  (logic 5.046ns (27.430%)  route 13.350ns (72.570%))
  Logic Levels:           13  (LUT3=3 LUT4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 19.510 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.145ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.662    -0.145    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.309 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.206     3.515    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][3]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         2.387     6.026    u_decode/douta[3]
    SLICE_X32Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.150 r  u_decode/u_ram_32x16384_i_182/O
                         net (fo=1, routed)           0.000     6.150    u_decode/u_ram_32x16384_i_182_n_0
    SLICE_X32Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     6.367 r  u_decode/u_ram_32x16384_i_100/O
                         net (fo=1, routed)           0.727     7.093    u_decode/u_ram_32x16384_i_100_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.392 r  u_decode/u_ram_32x16384_i_71/O
                         net (fo=8, routed)           0.813     8.206    u_rom/read_data_2[27]
    SLICE_X41Y102        LUT3 (Prop_lut3_I0_O)        0.150     8.356 r  u_rom/registers[0][27]_i_9/O
                         net (fo=24, routed)          1.409     9.765    u_rom/bbstub_douta[15][18]
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.352    10.117 r  u_rom/registers[0][3]_i_22/O
                         net (fo=3, routed)           0.558    10.675    u_rom/registers[0][3]_i_22_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I3_O)        0.328    11.003 r  u_rom/registers[0][6]_i_23/O
                         net (fo=2, routed)           0.960    11.962    u_rom/registers[0][6]_i_23_n_0
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.150    12.112 r  u_rom/registers[0][4]_i_15/O
                         net (fo=2, routed)           0.584    12.697    u_rom/registers[0][4]_i_15_n_0
    SLICE_X37Y93         LUT4 (Prop_lut4_I1_O)        0.326    13.023 r  u_rom/registers[0][5]_i_15/O
                         net (fo=1, routed)           0.312    13.334    u_decode/registers[0][5]_i_4
    SLICE_X38Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.458 r  u_decode/registers[0][5]_i_8/O
                         net (fo=1, routed)           0.590    14.048    u_rom/registers[0][5]_i_2_1
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124    14.172 r  u_rom/registers[0][5]_i_4/O
                         net (fo=1, routed)           0.633    14.805    u_rom/registers[0][5]_i_4_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I3_O)        0.124    14.929 r  u_rom/registers[0][5]_i_2/O
                         net (fo=2, routed)           1.274    16.203    u_rom/alu_result[5]
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.150    16.353 r  u_rom/u_ram_32x16384_i_11/O
                         net (fo=1, routed)           1.898    18.251    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.822    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100    18.922 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588    19.510    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.579    18.931    
                         clock uncertainty           -0.175    18.757    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.768    17.989    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                 -0.262    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.194ns  (logic 5.252ns (28.867%)  route 12.942ns (71.133%))
  Logic Levels:           13  (LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 19.510 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.145ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.662    -0.145    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.309 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.220     3.528    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][2]
    SLICE_X65Y71         LUT6 (Prop_lut6_I0_O)        0.124     3.652 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         2.215     5.868    u_decode/douta[2]
    SLICE_X41Y106        LUT6 (Prop_lut6_I4_O)        0.124     5.992 r  u_decode/u_ram_32x16384_i_158/O
                         net (fo=1, routed)           0.000     5.992    u_decode/u_ram_32x16384_i_158_n_0
    SLICE_X41Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     6.237 r  u_decode/u_ram_32x16384_i_88/O
                         net (fo=1, routed)           0.783     7.020    u_decode/u_ram_32x16384_i_88_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I1_O)        0.298     7.318 r  u_decode/u_ram_32x16384_i_68/O
                         net (fo=7, routed)           1.144     8.463    u_rom/read_data_2[30]
    SLICE_X44Y100        LUT3 (Prop_lut3_I0_O)        0.152     8.615 r  u_rom/registers[0][30]_i_12/O
                         net (fo=29, routed)          1.040     9.655    u_rom/bbstub_douta[15][21]
    SLICE_X42Y95         LUT3 (Prop_lut3_I0_O)        0.319     9.974 r  u_rom/registers[0][8]_i_34/O
                         net (fo=2, routed)           0.602    10.576    u_decode/registers[0][6]_i_13
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.331    10.907 r  u_decode/registers[0][6]_i_22/O
                         net (fo=5, routed)           0.336    11.243    u_decode/registers[0][8]_i_34
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124    11.367 r  u_decode/registers[0][6]_i_24/O
                         net (fo=2, routed)           0.680    12.047    u_decode/registers[0][6]_i_24_n_0
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.150    12.197 r  u_decode/registers[0][6]_i_16/O
                         net (fo=2, routed)           0.789    12.986    u_rom/registers[0][6]_i_4_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I0_O)        0.357    13.343 r  u_rom/registers[0][6]_i_9/O
                         net (fo=1, routed)           0.296    13.638    u_rom/registers[0][6]_i_9_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I1_O)        0.331    13.969 r  u_rom/registers[0][6]_i_4/O
                         net (fo=1, routed)           0.451    14.420    u_rom/registers[0][6]_i_4_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124    14.544 r  u_rom/registers[0][6]_i_2/O
                         net (fo=2, routed)           1.250    15.794    u_rom/alu_result[6]
    SLICE_X63Y84         LUT4 (Prop_lut4_I3_O)        0.119    15.913 r  u_rom/u_ram_32x16384_i_10/O
                         net (fo=1, routed)           2.136    18.049    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.822    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100    18.922 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588    19.510    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.579    18.931    
                         clock uncertainty           -0.175    18.757    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.774    17.983    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -18.049    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.332ns  (logic 4.746ns (25.889%)  route 13.586ns (74.111%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 19.510 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.056ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.751    -0.056    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.398 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.304     3.702    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][0]
    SLICE_X66Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.826 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.373     6.199    u_decode/douta[9]
    SLICE_X33Y94         MUXF7 (Prop_muxf7_S_O)       0.296     6.495 r  u_decode/pc_reg[6]_i_5/O
                         net (fo=1, routed)           0.808     7.303    u_decode/pc_reg[6]_i_5_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I1_O)        0.298     7.601 r  u_decode/pc[6]_i_3/O
                         net (fo=83, routed)          0.778     8.379    u_decode/read_data_1[4]
    SLICE_X40Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.503 f  u_decode/registers[0][30]_i_22/O
                         net (fo=44, routed)          1.187     9.690    u_rom/registers[0][15]_i_28_1
    SLICE_X47Y94         LUT4 (Prop_lut4_I3_O)        0.152     9.842 f  u_rom/registers[0][19]_i_24/O
                         net (fo=4, routed)           0.846    10.688    u_rom/registers[0][19]_i_24_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.352    11.040 f  u_rom/registers[0][13]_i_17/O
                         net (fo=2, routed)           1.100    12.140    u_rom/registers[0][13]_i_17_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.326    12.466 f  u_rom/registers[0][13]_i_10/O
                         net (fo=1, routed)           0.416    12.882    u_rom/registers[0][13]_i_10_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.006 f  u_rom/registers[0][13]_i_5/O
                         net (fo=1, routed)           0.343    13.349    u_rom/registers[0][13]_i_5_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.124    13.473 f  u_rom/registers[0][13]_i_2/O
                         net (fo=3, routed)           1.106    14.579    u_rom/alu_result[13]
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.703 r  u_rom/registers[0][15]_i_8/O
                         net (fo=3, routed)           1.196    15.899    u_rom/registers[0][15]_i_8_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.124    16.023 r  u_rom/u_ram_32x16384_i_49/O
                         net (fo=3, routed)           0.278    16.301    u_rom/u_ram_32x16384_i_49_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I1_O)        0.124    16.425 r  u_rom/u_ram_32x16384_i_2/O
                         net (fo=1, routed)           1.851    18.276    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.822    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100    18.922 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588    19.510    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.579    18.931    
                         clock uncertainty           -0.175    18.757    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.225    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.225    
                         arrival time                         -18.276    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.089ns  (logic 4.889ns (27.028%)  route 13.200ns (72.972%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 19.510 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.145ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.662    -0.145    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.309 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.206     3.515    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][3]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         2.387     6.026    u_decode/douta[3]
    SLICE_X32Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.150 r  u_decode/u_ram_32x16384_i_182/O
                         net (fo=1, routed)           0.000     6.150    u_decode/u_ram_32x16384_i_182_n_0
    SLICE_X32Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     6.367 r  u_decode/u_ram_32x16384_i_100/O
                         net (fo=1, routed)           0.727     7.093    u_decode/u_ram_32x16384_i_100_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.392 r  u_decode/u_ram_32x16384_i_71/O
                         net (fo=8, routed)           0.813     8.206    u_rom/read_data_2[27]
    SLICE_X41Y102        LUT3 (Prop_lut3_I0_O)        0.150     8.356 r  u_rom/registers[0][27]_i_9/O
                         net (fo=24, routed)          1.409     9.765    u_rom/bbstub_douta[15][18]
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.352    10.117 r  u_rom/registers[0][3]_i_22/O
                         net (fo=3, routed)           0.452    10.569    u_rom/registers[0][3]_i_22_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.328    10.897 r  u_rom/registers[0][3]_i_13/O
                         net (fo=3, routed)           0.607    11.503    u_rom/registers[0][3]_i_13_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.627 r  u_rom/registers[0][1]_i_13/O
                         net (fo=2, routed)           0.851    12.478    u_rom/registers[0][1]_i_13_n_0
    SLICE_X40Y93         LUT3 (Prop_lut3_I2_O)        0.150    12.628 r  u_rom/registers[0][1]_i_7/O
                         net (fo=2, routed)           0.559    13.187    u_rom/registers[0][1]_i_7_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.326    13.513 r  u_rom/registers[0][1]_i_3/O
                         net (fo=1, routed)           0.693    14.206    u_rom/registers[0][1]_i_3_n_0
    SLICE_X45Y89         LUT5 (Prop_lut5_I2_O)        0.124    14.330 r  u_rom/registers[0][1]_i_2/O
                         net (fo=20, routed)          1.552    15.883    u_rom/alu_result[1]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.117    16.000 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=1, routed)           1.944    17.944    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.822    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100    18.922 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588    19.510    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.579    18.931    
                         clock uncertainty           -0.175    18.757    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.790    17.967    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.967    
                         arrival time                         -17.944    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.029ns  (logic 4.692ns (26.025%)  route 13.337ns (73.975%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 19.510 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.145ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.662    -0.145    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.309 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.206     3.515    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][3]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         2.387     6.026    u_decode/douta[3]
    SLICE_X32Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.150 r  u_decode/u_ram_32x16384_i_182/O
                         net (fo=1, routed)           0.000     6.150    u_decode/u_ram_32x16384_i_182_n_0
    SLICE_X32Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     6.367 r  u_decode/u_ram_32x16384_i_100/O
                         net (fo=1, routed)           0.727     7.093    u_decode/u_ram_32x16384_i_100_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.392 r  u_decode/u_ram_32x16384_i_71/O
                         net (fo=8, routed)           0.813     8.206    u_rom/read_data_2[27]
    SLICE_X41Y102        LUT3 (Prop_lut3_I0_O)        0.150     8.356 r  u_rom/registers[0][27]_i_9/O
                         net (fo=24, routed)          1.409     9.765    u_rom/bbstub_douta[15][18]
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.352    10.117 r  u_rom/registers[0][3]_i_22/O
                         net (fo=3, routed)           0.452    10.569    u_rom/registers[0][3]_i_22_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.328    10.897 r  u_rom/registers[0][3]_i_13/O
                         net (fo=3, routed)           0.607    11.503    u_rom/registers[0][3]_i_13_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.627 r  u_rom/registers[0][1]_i_13/O
                         net (fo=2, routed)           0.851    12.478    u_rom/registers[0][1]_i_13_n_0
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.124    12.602 r  u_rom/registers[0][0]_i_21/O
                         net (fo=1, routed)           0.454    13.057    u_rom/registers[0][0]_i_21_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.181 r  u_rom/registers[0][0]_i_8/O
                         net (fo=1, routed)           0.630    13.811    u_rom/registers[0][0]_i_8_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    13.935 r  u_rom/registers[0][0]_i_3/O
                         net (fo=21, routed)          1.540    15.474    u_rom/alu_result[0]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.148    15.622 r  u_rom/u_ram_32x16384_i_16/O
                         net (fo=1, routed)           2.261    17.883    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.822    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100    18.922 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588    19.510    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.579    18.931    
                         clock uncertainty           -0.175    18.757    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.770    17.987    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.987    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.027ns  (logic 4.694ns (26.038%)  route 13.333ns (73.962%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 19.510 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.145ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.662    -0.145    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.309 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.206     3.515    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][3]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         2.387     6.026    u_decode/douta[3]
    SLICE_X32Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.150 r  u_decode/u_ram_32x16384_i_182/O
                         net (fo=1, routed)           0.000     6.150    u_decode/u_ram_32x16384_i_182_n_0
    SLICE_X32Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     6.367 r  u_decode/u_ram_32x16384_i_100/O
                         net (fo=1, routed)           0.727     7.093    u_decode/u_ram_32x16384_i_100_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.392 r  u_decode/u_ram_32x16384_i_71/O
                         net (fo=8, routed)           0.813     8.206    u_rom/read_data_2[27]
    SLICE_X41Y102        LUT3 (Prop_lut3_I0_O)        0.150     8.356 r  u_rom/registers[0][27]_i_9/O
                         net (fo=24, routed)          1.409     9.765    u_rom/bbstub_douta[15][18]
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.352    10.117 r  u_rom/registers[0][3]_i_22/O
                         net (fo=3, routed)           0.452    10.569    u_rom/registers[0][3]_i_22_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.328    10.897 r  u_rom/registers[0][3]_i_13/O
                         net (fo=3, routed)           0.922    11.818    u_rom/registers[0][3]_i_13_n_0
    SLICE_X43Y93         LUT3 (Prop_lut3_I2_O)        0.124    11.942 r  u_rom/registers[0][2]_i_14/O
                         net (fo=2, routed)           1.028    12.970    u_rom/registers[0][2]_i_14_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.094 r  u_rom/registers[0][2]_i_8/O
                         net (fo=1, routed)           0.598    13.692    u_rom/registers[0][2]_i_8_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.816 r  u_rom/registers[0][2]_i_4/O
                         net (fo=1, routed)           0.427    14.244    u_rom/registers[0][2]_i_4_n_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I3_O)        0.124    14.368 r  u_rom/registers[0][2]_i_2/O
                         net (fo=2, routed)           1.469    15.836    u_rom/alu_result[2]
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.150    15.986 r  u_rom/u_ram_32x16384_i_14/O
                         net (fo=1, routed)           1.896    17.882    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.822    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100    18.922 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588    19.510    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.579    18.931    
                         clock uncertainty           -0.175    18.757    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.768    17.989    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -17.882    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.785ns  (logic 4.890ns (27.495%)  route 12.895ns (72.505%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 19.510 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.145ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.662    -0.145    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.309 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.206     3.515    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][3]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         2.387     6.026    u_decode/douta[3]
    SLICE_X32Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.150 r  u_decode/u_ram_32x16384_i_182/O
                         net (fo=1, routed)           0.000     6.150    u_decode/u_ram_32x16384_i_182_n_0
    SLICE_X32Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     6.367 r  u_decode/u_ram_32x16384_i_100/O
                         net (fo=1, routed)           0.727     7.093    u_decode/u_ram_32x16384_i_100_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.392 r  u_decode/u_ram_32x16384_i_71/O
                         net (fo=8, routed)           0.813     8.206    u_rom/read_data_2[27]
    SLICE_X41Y102        LUT3 (Prop_lut3_I0_O)        0.150     8.356 r  u_rom/registers[0][27]_i_9/O
                         net (fo=24, routed)          1.409     9.765    u_rom/bbstub_douta[15][18]
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.352    10.117 r  u_rom/registers[0][3]_i_22/O
                         net (fo=3, routed)           0.558    10.675    u_rom/registers[0][3]_i_22_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I3_O)        0.328    11.003 r  u_rom/registers[0][6]_i_23/O
                         net (fo=2, routed)           0.960    11.962    u_rom/registers[0][6]_i_23_n_0
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.150    12.112 r  u_rom/registers[0][4]_i_15/O
                         net (fo=2, routed)           0.471    12.584    u_rom/registers[0][4]_i_15_n_0
    SLICE_X37Y93         LUT5 (Prop_lut5_I2_O)        0.326    12.910 r  u_rom/registers[0][4]_i_8/O
                         net (fo=1, routed)           0.619    13.528    u_rom/registers[0][4]_i_8_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.652 r  u_rom/registers[0][4]_i_4/O
                         net (fo=1, routed)           0.638    14.290    u_rom/registers[0][4]_i_4_n_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I3_O)        0.124    14.414 r  u_rom/registers[0][4]_i_2/O
                         net (fo=2, routed)           1.089    15.503    u_rom/alu_result[4]
    SLICE_X61Y85         LUT4 (Prop_lut4_I3_O)        0.118    15.621 r  u_rom/u_ram_32x16384_i_12/O
                         net (fo=1, routed)           2.019    17.640    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.822    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100    18.922 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588    19.510    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.579    18.931    
                         clock uncertainty           -0.175    18.757    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768    17.989    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -17.640    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.712ns  (logic 4.930ns (27.835%)  route 12.782ns (72.165%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 19.510 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.145ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.662    -0.145    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.309 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.206     3.515    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][3]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         2.387     6.026    u_decode/douta[3]
    SLICE_X32Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.150 r  u_decode/u_ram_32x16384_i_182/O
                         net (fo=1, routed)           0.000     6.150    u_decode/u_ram_32x16384_i_182_n_0
    SLICE_X32Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     6.367 r  u_decode/u_ram_32x16384_i_100/O
                         net (fo=1, routed)           0.727     7.093    u_decode/u_ram_32x16384_i_100_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.392 r  u_decode/u_ram_32x16384_i_71/O
                         net (fo=8, routed)           0.813     8.206    u_rom/read_data_2[27]
    SLICE_X41Y102        LUT3 (Prop_lut3_I0_O)        0.150     8.356 r  u_rom/registers[0][27]_i_9/O
                         net (fo=24, routed)          1.193     9.548    u_rom/bbstub_douta[15][18]
    SLICE_X41Y97         LUT3 (Prop_lut3_I0_O)        0.354     9.902 r  u_rom/registers[0][9]_i_29/O
                         net (fo=3, routed)           0.598    10.500    u_rom/registers[0][27]_i_3_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.326    10.826 r  u_rom/registers[0][9]_i_22/O
                         net (fo=1, routed)           1.103    11.929    u_rom/registers[0][9]_i_22_n_0
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.152    12.081 r  u_rom/registers[0][9]_i_14/O
                         net (fo=2, routed)           0.626    12.707    u_rom/registers[0][9]_i_14_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.332    13.039 r  u_rom/registers[0][8]_i_8/O
                         net (fo=1, routed)           0.455    13.494    u_rom/registers[0][8]_i_8_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.618 r  u_rom/registers[0][8]_i_4/O
                         net (fo=1, routed)           0.583    14.201    u_rom/registers[0][8]_i_4_n_0
    SLICE_X51Y89         LUT5 (Prop_lut5_I3_O)        0.124    14.325 r  u_rom/registers[0][8]_i_2/O
                         net (fo=2, routed)           1.233    15.558    u_rom/alu_result[8]
    SLICE_X65Y86         LUT4 (Prop_lut4_I3_O)        0.150    15.708 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=1, routed)           1.859    17.566    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.822    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100    18.922 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588    19.510    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.579    18.931    
                         clock uncertainty           -0.175    18.757    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    17.989    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.654ns  (logic 5.231ns (29.631%)  route 12.423ns (70.369%))
  Logic Levels:           13  (LUT3=3 LUT4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 19.510 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.145ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.662    -0.145    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.309 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.206     3.515    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][3]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         2.387     6.026    u_decode/douta[3]
    SLICE_X32Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.150 r  u_decode/u_ram_32x16384_i_182/O
                         net (fo=1, routed)           0.000     6.150    u_decode/u_ram_32x16384_i_182_n_0
    SLICE_X32Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     6.367 r  u_decode/u_ram_32x16384_i_100/O
                         net (fo=1, routed)           0.727     7.093    u_decode/u_ram_32x16384_i_100_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.392 r  u_decode/u_ram_32x16384_i_71/O
                         net (fo=8, routed)           0.813     8.206    u_rom/read_data_2[27]
    SLICE_X41Y102        LUT3 (Prop_lut3_I0_O)        0.150     8.356 r  u_rom/registers[0][27]_i_9/O
                         net (fo=24, routed)          1.409     9.765    u_rom/bbstub_douta[15][18]
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.352    10.117 r  u_rom/registers[0][3]_i_22/O
                         net (fo=3, routed)           0.452    10.569    u_rom/registers[0][3]_i_22_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.328    10.897 r  u_rom/registers[0][3]_i_13/O
                         net (fo=3, routed)           0.922    11.818    u_rom/registers[0][3]_i_13_n_0
    SLICE_X43Y93         LUT3 (Prop_lut3_I2_O)        0.124    11.942 r  u_rom/registers[0][2]_i_14/O
                         net (fo=2, routed)           0.670    12.613    u_rom/registers[0][2]_i_14_n_0
    SLICE_X41Y94         LUT4 (Prop_lut4_I1_O)        0.152    12.765 r  u_rom/registers[0][3]_i_15/O
                         net (fo=1, routed)           0.351    13.116    u_decode/registers[0][3]_i_4
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.332    13.448 r  u_decode/registers[0][3]_i_8/O
                         net (fo=1, routed)           0.766    14.213    u_rom/registers[0][3]_i_2_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I0_O)        0.119    14.332 r  u_rom/registers[0][3]_i_4/O
                         net (fo=1, routed)           0.411    14.744    u_rom/registers[0][3]_i_4_n_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I3_O)        0.332    15.076 r  u_rom/registers[0][3]_i_2/O
                         net (fo=2, routed)           0.970    16.046    u_rom/alu_result[3]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.124    16.170 r  u_rom/u_ram_32x16384_i_13/O
                         net (fo=1, routed)           1.339    17.509    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.822    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100    18.922 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588    19.510    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.579    18.931    
                         clock uncertainty           -0.175    18.757    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.191    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                         -17.509    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.380ns  (logic 4.891ns (28.142%)  route 12.489ns (71.858%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 19.510 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.145ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.662    -0.145    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.309 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.220     3.528    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][2]
    SLICE_X65Y71         LUT6 (Prop_lut6_I0_O)        0.124     3.652 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         2.226     5.879    u_decode/douta[2]
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.003 r  u_decode/u_ram_32x16384_i_168/O
                         net (fo=1, routed)           0.000     6.003    u_decode/u_ram_32x16384_i_168_n_0
    SLICE_X49Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     6.248 r  u_decode/u_ram_32x16384_i_93/O
                         net (fo=1, routed)           0.815     7.062    u_decode/u_ram_32x16384_i_93_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I3_O)        0.298     7.360 r  u_decode/u_ram_32x16384_i_69/O
                         net (fo=9, routed)           0.725     8.086    u_rom/read_data_2[29]
    SLICE_X47Y103        LUT3 (Prop_lut3_I0_O)        0.118     8.204 r  u_rom/registers[0][29]_i_9/O
                         net (fo=29, routed)          1.270     9.473    u_rom/bbstub_douta[15][20]
    SLICE_X44Y98         LUT3 (Prop_lut3_I0_O)        0.352     9.825 r  u_rom/registers[0][9]_i_30/O
                         net (fo=2, routed)           0.984    10.810    u_rom/registers[0][29]_i_3_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I3_O)        0.326    11.136 r  u_rom/registers[0][9]_i_23/O
                         net (fo=2, routed)           1.231    12.367    u_decode/registers[0][6]_i_8
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.150    12.517 r  u_decode/registers[0][7]_i_14/O
                         net (fo=2, routed)           0.452    12.968    u_decode/registers[0][7]_i_21_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.332    13.300 r  u_decode/registers[0][7]_i_8/O
                         net (fo=1, routed)           0.440    13.741    u_rom/registers[0][7]_i_2_1
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.865 r  u_rom/registers[0][7]_i_4/O
                         net (fo=1, routed)           0.295    14.160    u_rom/registers[0][7]_i_4_n_0
    SLICE_X51Y89         LUT5 (Prop_lut5_I3_O)        0.124    14.284 r  u_rom/registers[0][7]_i_2/O
                         net (fo=2, routed)           1.020    15.304    u_rom/alu_result[7]
    SLICE_X63Y84         LUT4 (Prop_lut4_I3_O)        0.120    15.424 r  u_rom/u_ram_32x16384_i_9/O
                         net (fo=1, routed)           1.811    17.234    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.822    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100    18.922 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588    19.510    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.579    18.931    
                         clock uncertainty           -0.175    18.757    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769    17.988    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.988    
                         arrival time                         -17.234    
  -------------------------------------------------------------------
                         slack                                  0.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.764ns  (logic 0.411ns (53.811%)  route 0.353ns (46.189%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 20.982 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.799ns = ( 20.940 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.564    20.940    u_ifetch/clk_out1
    SLICE_X59Y95         FDRE                                         r  u_ifetch/pc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.146    21.086 r  u_ifetch/pc_reg[20]/Q
                         net (fo=1, routed)           0.095    21.182    u_ifetch/pc_reg_n_0_[20]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    21.291 r  u_ifetch/branch_base_addr_carry__3/O[3]
                         net (fo=5, routed)           0.175    21.466    u_decode/branch_base_addr[18]
    SLICE_X59Y95         LUT3 (Prop_lut3_I2_O)        0.111    21.577 r  u_decode/pc[20]_i_2/O
                         net (fo=1, routed)           0.082    21.659    u_rom/pc_reg[20]_7
    SLICE_X59Y95         LUT5 (Prop_lut5_I4_O)        0.045    21.704 r  u_rom/pc[20]_i_1/O
                         net (fo=1, routed)           0.000    21.704    u_ifetch/D[19]
    SLICE_X59Y95         FDRE                                         r  u_ifetch/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.835    20.982    u_ifetch/clk_out1
    SLICE_X59Y95         FDRE                                         r  u_ifetch/pc_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.042    20.940    
    SLICE_X59Y95         FDRE (Hold_fdre_C_D)         0.099    21.039    u_ifetch/pc_reg[20]
  -------------------------------------------------------------------
                         required time                        -21.039    
                         arrival time                          21.704    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 u_decode/registers_reg[12][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_leds/led_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.404ns (38.007%)  route 0.659ns (61.993%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.565    -0.798    u_decode/CLK
    SLICE_X39Y100        FDRE                                         r  u_decode/registers_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.657 r  u_decode/registers_reg[12][12]/Q
                         net (fo=2, routed)           0.283    -0.373    u_decode/registers_reg[12]_12[12]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.328 r  u_decode/led_out[12]_i_12/O
                         net (fo=1, routed)           0.000    -0.328    u_decode/led_out[12]_i_12_n_0
    SLICE_X39Y99         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.263 r  u_decode/led_out_reg[12]_i_5/O
                         net (fo=1, routed)           0.207    -0.056    u_decode/led_out_reg[12]_i_5_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.108     0.052 r  u_decode/led_out[12]_i_2/O
                         net (fo=6, routed)           0.169     0.220    u_decode/read_data_2[12]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.045     0.265 r  u_decode/led_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.265    u_leds/D[4]
    SLICE_X39Y95         FDCE                                         r  u_leds/led_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.838    -0.754    u_leds/clk_out1
    SLICE_X39Y95         FDCE                                         r  u_leds/led_out_reg[12]/C
                         clock pessimism              0.229    -0.525    
    SLICE_X39Y95         FDCE (Hold_fdce_C_D)         0.092    -0.433    u_leds/led_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 u_decode/registers_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_leds/led_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.422ns (37.251%)  route 0.711ns (62.749%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.565    -0.798    u_decode/CLK
    SLICE_X38Y100        FDRE                                         r  u_decode/registers_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.634 r  u_decode/registers_reg[2][13]/Q
                         net (fo=2, routed)           0.195    -0.438    u_decode/registers_reg[2]_2[13]
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.393 r  u_decode/led_out[13]_i_13/O
                         net (fo=1, routed)           0.000    -0.393    u_decode/led_out[13]_i_13_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.331 r  u_decode/led_out_reg[13]_i_6/O
                         net (fo=1, routed)           0.169    -0.162    u_decode/led_out_reg[13]_i_6_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I5_O)        0.108    -0.054 r  u_decode/led_out[13]_i_2/O
                         net (fo=6, routed)           0.347     0.292    u_decode/read_data_2[13]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.043     0.335 r  u_decode/led_out[13]_i_1/O
                         net (fo=1, routed)           0.000     0.335    u_leds/D[5]
    SLICE_X39Y95         FDCE                                         r  u_leds/led_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.838    -0.754    u_leds/clk_out1
    SLICE_X39Y95         FDCE                                         r  u_leds/led_out_reg[13]/C
                         clock pessimism              0.229    -0.525    
    SLICE_X39Y95         FDCE (Hold_fdce_C_D)         0.107    -0.418    u_leds/led_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.861ns  (logic 0.411ns (47.759%)  route 0.450ns (52.241%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 20.981 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.563    20.939    u_ifetch/clk_out1
    SLICE_X59Y90         FDRE                                         r  u_ifetch/pc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.146    21.085 r  u_ifetch/pc_reg[4]/Q
                         net (fo=2, routed)           0.161    21.247    u_ifetch/pc_reg_n_0_[4]
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    21.356 r  u_ifetch/branch_base_addr_carry/O[3]
                         net (fo=5, routed)           0.179    21.534    u_decode/branch_base_addr[2]
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.111    21.645 r  u_decode/pc[4]_i_2/O
                         net (fo=1, routed)           0.110    21.755    u_rom/pc_reg[4]
    SLICE_X59Y90         LUT5 (Prop_lut5_I4_O)        0.045    21.800 r  u_rom/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    21.800    u_ifetch/D[3]
    SLICE_X59Y90         FDRE                                         r  u_ifetch/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.834    20.981    u_ifetch/clk_out1
    SLICE_X59Y90         FDRE                                         r  u_ifetch/pc_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.042    20.939    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.099    21.038    u_ifetch/pc_reg[4]
  -------------------------------------------------------------------
                         required time                        -21.038    
                         arrival time                          21.800    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.916ns  (logic 0.449ns (49.000%)  route 0.467ns (51.000%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 20.982 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.563    20.939    u_ifetch/clk_out1
    SLICE_X59Y92         FDRE                                         r  u_ifetch/pc_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.146    21.085 r  u_ifetch/pc_reg[13]/Q
                         net (fo=2, routed)           0.113    21.198    u_ifetch/pc_reg_n_0_[13]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    21.348 r  u_ifetch/branch_base_addr_carry__2/O[1]
                         net (fo=5, routed)           0.272    21.620    u_decode/branch_base_addr[12]
    SLICE_X59Y93         LUT3 (Prop_lut3_I2_O)        0.108    21.728 r  u_decode/pc[14]_i_2/O
                         net (fo=1, routed)           0.082    21.811    u_rom/pc_reg[14]
    SLICE_X59Y93         LUT5 (Prop_lut5_I4_O)        0.045    21.856 r  u_rom/pc[14]_i_1/O
                         net (fo=1, routed)           0.000    21.856    u_ifetch/D[13]
    SLICE_X59Y93         FDRE                                         r  u_ifetch/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.835    20.982    u_ifetch/clk_out1
    SLICE_X59Y93         FDRE                                         r  u_ifetch/pc_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.026    20.956    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.099    21.055    u_ifetch/pc_reg[14]
  -------------------------------------------------------------------
                         required time                        -21.055    
                         arrival time                          21.856    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.946ns  (logic 0.578ns (61.111%)  route 0.368ns (38.889%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 20.982 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.799ns = ( 20.940 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.564    20.940    u_ifetch/clk_out1
    SLICE_X59Y95         FDRE                                         r  u_ifetch/pc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.146    21.086 r  u_ifetch/pc_reg[20]/Q
                         net (fo=1, routed)           0.095    21.182    u_ifetch/pc_reg_n_0_[20]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    21.336 r  u_ifetch/branch_base_addr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.336    u_ifetch/branch_base_addr_carry__3_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    21.376 r  u_ifetch/branch_base_addr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.376    u_ifetch/branch_base_addr_carry__4_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    21.416 r  u_ifetch/branch_base_addr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.416    u_ifetch/branch_base_addr_carry__5_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    21.506 r  u_ifetch/branch_base_addr_carry__6/O[1]
                         net (fo=5, routed)           0.272    21.778    u_rom/branch_base_addr[28]
    SLICE_X59Y96         LUT6 (Prop_lut6_I1_O)        0.108    21.886 r  u_rom/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    21.886    u_ifetch/D[29]
    SLICE_X59Y96         FDRE                                         r  u_ifetch/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.835    20.982    u_ifetch/clk_out1
    SLICE_X59Y96         FDRE                                         r  u_ifetch/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.026    20.956    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.098    21.054    u_ifetch/pc_reg[30]
  -------------------------------------------------------------------
                         required time                        -21.054    
                         arrival time                          21.886    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 u_decode/registers_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_leds/led_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.402ns (33.003%)  route 0.816ns (66.997%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.561    -0.802    u_decode/CLK
    SLICE_X47Y109        FDRE                                         r  u_decode/registers_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  u_decode/registers_reg[3][14]/Q
                         net (fo=2, routed)           0.204    -0.456    u_decode/registers_reg[3]_3[14]
    SLICE_X46Y108        LUT6 (Prop_lut6_I0_O)        0.045    -0.411 r  u_decode/led_out[14]_i_13/O
                         net (fo=1, routed)           0.000    -0.411    u_decode/led_out[14]_i_13_n_0
    SLICE_X46Y108        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.349 r  u_decode/led_out_reg[14]_i_6/O
                         net (fo=1, routed)           0.168    -0.182    u_decode/led_out_reg[14]_i_6_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I5_O)        0.108    -0.074 r  u_decode/led_out[14]_i_2/O
                         net (fo=7, routed)           0.444     0.370    u_decode/read_data_2[14]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.046     0.416 r  u_decode/led_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.416    u_leds/D[6]
    SLICE_X39Y95         FDCE                                         r  u_leds/led_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.838    -0.754    u_leds/clk_out1
    SLICE_X39Y95         FDCE                                         r  u_leds/led_out_reg[14]/C
                         clock pessimism              0.229    -0.525    
    SLICE_X39Y95         FDCE (Hold_fdce_C_D)         0.107    -0.418    u_leds/led_out_reg[14]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.935ns  (logic 0.366ns (39.146%)  route 0.569ns (60.854%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 20.980 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.563    20.939    u_ifetch/clk_out1
    SLICE_X57Y93         FDRE                                         r  u_ifetch/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.146    21.085 r  u_ifetch/pc_reg[1]/Q
                         net (fo=1, routed)           0.201    21.286    u_ifetch/pc_reg_n_0_[1]
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.401 r  u_ifetch/branch_base_addr_carry/O[0]
                         net (fo=1, routed)           0.368    21.769    u_rom/O[0]
    SLICE_X57Y93         LUT4 (Prop_lut4_I2_O)        0.105    21.874 r  u_rom/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    21.874    u_ifetch/D[0]
    SLICE_X57Y93         FDRE                                         r  u_ifetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.833    20.980    u_ifetch/clk_out1
    SLICE_X57Y93         FDRE                                         r  u_ifetch/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.041    20.939    
    SLICE_X57Y93         FDRE (Hold_fdre_C_D)         0.099    21.038    u_ifetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.038    
                         arrival time                          21.874    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.965ns  (logic 0.431ns (44.669%)  route 0.534ns (55.330%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 20.981 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.563    20.939    u_ifetch/clk_out1
    SLICE_X58Y90         FDRE                                         r  u_ifetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.167    21.106 f  u_ifetch/pc_reg[2]/Q
                         net (fo=3, routed)           0.148    21.255    u_ifetch/pc_reg_n_0_[2]
    SLICE_X60Y90         LUT1 (Prop_lut1_I0_O)        0.045    21.300 r  u_ifetch/branch_base_addr_carry_i_1/O
                         net (fo=1, routed)           0.000    21.300    u_ifetch/branch_base_addr_carry_i_1_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    21.366 r  u_ifetch/branch_base_addr_carry/O[1]
                         net (fo=5, routed)           0.294    21.660    u_decode/branch_base_addr[0]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.108    21.768 r  u_decode/pc[2]_i_2/O
                         net (fo=1, routed)           0.091    21.859    u_rom/pc_reg[2]_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I4_O)        0.045    21.904 r  u_rom/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    21.904    u_ifetch/D[1]
    SLICE_X58Y90         FDRE                                         r  u_ifetch/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.834    20.981    u_ifetch/clk_out1
    SLICE_X58Y90         FDRE                                         r  u_ifetch/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.042    20.939    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.125    21.064    u_ifetch/pc_reg[2]
  -------------------------------------------------------------------
                         required time                        -21.064    
                         arrival time                          21.904    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.998ns  (logic 0.538ns (53.907%)  route 0.460ns (46.093%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 20.984 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.799ns = ( 20.940 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.564    20.940    u_ifetch/clk_out1
    SLICE_X59Y95         FDRE                                         r  u_ifetch/pc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.146    21.086 r  u_ifetch/pc_reg[20]/Q
                         net (fo=1, routed)           0.095    21.182    u_ifetch/pc_reg_n_0_[20]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    21.336 r  u_ifetch/branch_base_addr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.336    u_ifetch/branch_base_addr_carry__3_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    21.376 r  u_ifetch/branch_base_addr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.376    u_ifetch/branch_base_addr_carry__4_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    21.416 r  u_ifetch/branch_base_addr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.416    u_ifetch/branch_base_addr_carry__5_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    21.469 r  u_ifetch/branch_base_addr_carry__6/O[0]
                         net (fo=5, routed)           0.365    21.833    u_rom/branch_base_addr[27]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.105    21.938 r  u_rom/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    21.938    u_ifetch/D[28]
    SLICE_X63Y96         FDRE                                         r  u_ifetch/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.837    20.984    u_ifetch/clk_out1
    SLICE_X63Y96         FDRE                                         r  u_ifetch/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.005    20.979    
    SLICE_X63Y96         FDRE (Hold_fdre_C_D)         0.099    21.078    u_ifetch/pc_reg[29]
  -------------------------------------------------------------------
                         required time                        -21.078    
                         arrival time                          21.938    
  -------------------------------------------------------------------
                         slack                                  0.860    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { u_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y11    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y11    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y12    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y12    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y18    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y18    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y17    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y17    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y106   u_decode/registers_reg[23][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y108   u_decode/registers_reg[23][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y105   u_decode/registers_reg[24][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y105   u_decode/registers_reg[24][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X41Y109   u_decode/registers_reg[24][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X33Y106   u_decode/registers_reg[24][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X33Y106   u_decode/registers_reg[24][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X33Y106   u_decode/registers_reg[24][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y105   u_decode/registers_reg[24][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X33Y106   u_decode/registers_reg[24][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y86    u_decode/registers_reg[23][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y87    u_decode/registers_reg[23][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X32Y94    u_decode/registers_reg[23][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y88    u_decode/registers_reg[23][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y88    u_decode/registers_reg[23][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y91    u_decode/registers_reg[23][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y92    u_decode/registers_reg[24][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y92    u_decode/registers_reg[24][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X39Y97    u_decode/registers_reg[24][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y98    u_decode/registers_reg[24][17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.340ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.090ns (21.075%)  route 4.082ns (78.925%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -3.915    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.419    -3.496 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.282    -2.214    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.299    -1.915 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.466    -1.449    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    -1.325 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.946    -0.379    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.124    -0.255 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.628     0.372    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X50Y80         LUT4 (Prop_lut4_I0_O)        0.124     0.496 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.761     1.257    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.493    96.536    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.571    95.965    
                         clock uncertainty           -0.199    95.766    
    SLICE_X54Y82         FDCE (Setup_fdce_C_CE)      -0.169    95.597    u_upg/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.597    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 94.340    

Slack (MET) :             94.340ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.090ns (21.075%)  route 4.082ns (78.925%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -3.915    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.419    -3.496 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.282    -2.214    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.299    -1.915 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.466    -1.449    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    -1.325 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.946    -0.379    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.124    -0.255 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.628     0.372    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X50Y80         LUT4 (Prop_lut4_I0_O)        0.124     0.496 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.761     1.257    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.493    96.536    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.571    95.965    
                         clock uncertainty           -0.199    95.766    
    SLICE_X54Y82         FDCE (Setup_fdce_C_CE)      -0.169    95.597    u_upg/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.597    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 94.340    

Slack (MET) :             94.340ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.090ns (21.075%)  route 4.082ns (78.925%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -3.915    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.419    -3.496 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.282    -2.214    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.299    -1.915 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.466    -1.449    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    -1.325 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.946    -0.379    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.124    -0.255 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.628     0.372    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X50Y80         LUT4 (Prop_lut4_I0_O)        0.124     0.496 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.761     1.257    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.493    96.536    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.571    95.965    
                         clock uncertainty           -0.199    95.766    
    SLICE_X54Y82         FDCE (Setup_fdce_C_CE)      -0.169    95.597    u_upg/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.597    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 94.340    

Slack (MET) :             94.340ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.090ns (21.075%)  route 4.082ns (78.925%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -3.915    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.419    -3.496 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.282    -2.214    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.299    -1.915 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.466    -1.449    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    -1.325 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.946    -0.379    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.124    -0.255 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.628     0.372    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X50Y80         LUT4 (Prop_lut4_I0_O)        0.124     0.496 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.761     1.257    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.493    96.536    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.571    95.965    
                         clock uncertainty           -0.199    95.766    
    SLICE_X54Y82         FDCE (Setup_fdce_C_CE)      -0.169    95.597    u_upg/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         95.597    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 94.340    

Slack (MET) :             94.621ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.188ns (22.708%)  route 4.044ns (77.292%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 96.541 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -3.915    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.456    -3.459 r  u_upg/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.672    -1.787    u_upg/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.124    -1.663 f  u_upg/inst/upg_inst/s_axi_wdata[5]_i_5/O
                         net (fo=1, routed)           0.978    -0.685    u_upg/inst/upg_inst/s_axi_wdata[5]_i_5_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I2_O)        0.153    -0.532 r  u_upg/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.646     0.114    u_upg/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.331     0.445 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.748     1.193    u_upg/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X50Y81         LUT5 (Prop_lut5_I3_O)        0.124     1.317 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     1.317    u_upg/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X50Y81         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    96.541    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y81         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.482    96.059    
                         clock uncertainty           -0.199    95.860    
    SLICE_X50Y81         FDRE (Setup_fdre_C_D)        0.077    95.937    u_upg/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.937    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                 94.621    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.090ns (22.078%)  route 3.847ns (77.922%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 96.541 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -3.915    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.419    -3.496 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.282    -2.214    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.299    -1.915 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.466    -1.449    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    -1.325 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.946    -0.379    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.124    -0.255 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.611     0.355    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.124     0.479 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.543     1.022    u_upg/inst/upg_inst/s_axi_wdata
    SLICE_X51Y81         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    96.541    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.482    96.059    
                         clock uncertainty           -0.199    95.860    
    SLICE_X51Y81         FDRE (Setup_fdre_C_CE)      -0.205    95.655    u_upg/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.655    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.090ns (22.078%)  route 3.847ns (77.922%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 96.541 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -3.915    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.419    -3.496 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.282    -2.214    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.299    -1.915 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.466    -1.449    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    -1.325 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.946    -0.379    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.124    -0.255 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.611     0.355    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.124     0.479 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.543     1.022    u_upg/inst/upg_inst/s_axi_wdata
    SLICE_X51Y81         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    96.541    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.482    96.059    
                         clock uncertainty           -0.199    95.860    
    SLICE_X51Y81         FDRE (Setup_fdre_C_CE)      -0.205    95.655    u_upg/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.655    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.703ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.090ns (22.277%)  route 3.803ns (77.723%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 96.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -3.915    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.419    -3.496 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.282    -2.214    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.299    -1.915 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.466    -1.449    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    -1.325 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.946    -0.379    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.124    -0.255 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.628     0.372    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X50Y80         LUT4 (Prop_lut4_I0_O)        0.124     0.496 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.482     0.978    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    96.543    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.458    96.085    
                         clock uncertainty           -0.199    95.886    
    SLICE_X51Y82         FDCE (Setup_fdce_C_CE)      -0.205    95.681    u_upg/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.681    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                 94.703    

Slack (MET) :             94.703ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.090ns (22.277%)  route 3.803ns (77.723%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 96.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -3.915    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.419    -3.496 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.282    -2.214    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.299    -1.915 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.466    -1.449    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    -1.325 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.946    -0.379    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.124    -0.255 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.628     0.372    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X50Y80         LUT4 (Prop_lut4_I0_O)        0.124     0.496 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.482     0.978    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    96.543    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.458    96.085    
                         clock uncertainty           -0.199    95.886    
    SLICE_X51Y82         FDCE (Setup_fdce_C_CE)      -0.205    95.681    u_upg/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.681    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                 94.703    

Slack (MET) :             94.703ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.090ns (22.277%)  route 3.803ns (77.723%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 96.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -3.915    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.419    -3.496 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.282    -2.214    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.299    -1.915 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.466    -1.449    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    -1.325 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.946    -0.379    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.124    -0.255 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.628     0.372    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X50Y80         LUT4 (Prop_lut4_I0_O)        0.124     0.496 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.482     0.978    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    96.543    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.458    96.085    
                         clock uncertainty           -0.199    95.886    
    SLICE_X51Y82         FDCE (Setup_fdce_C_CE)      -0.205    95.681    u_upg/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.681    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                 94.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.441%)  route 0.277ns (54.559%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.806    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.665 r  u_upg/inst/upg_inst/msg_indx_reg[5]/Q
                         net (fo=11, routed)          0.169    -0.496    u_upg/inst/upg_inst/msg_indx_reg__0[5]
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.451 r  u_upg/inst/upg_inst/msg_indx[7]_i_3/O
                         net (fo=2, routed)           0.108    -0.342    u_upg/inst/upg_inst/msg_indx[7]_i_3_n_0
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.045    -0.297 r  u_upg/inst/upg_inst/msg_indx[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    u_upg/inst/upg_inst/p_0_in__0[6]
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.768    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.224    -0.544    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.121    -0.423    u_upg/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.807    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y77         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.600    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X40Y77         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.767    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y77         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.040    -0.807    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.075    -0.732    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.679%)  route 0.166ns (50.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.809    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X42Y76         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.645 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.166    -0.479    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X42Y77         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.769    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y77         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.025    -0.794    
    SLICE_X42Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.611    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/uart_rdat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.807    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y78         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.547    u_upg/inst/upg_inst/s_axi_rdata[7]
    SLICE_X49Y78         FDRE                                         r  u_upg/inst/upg_inst/uart_rdat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.769    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  u_upg/inst/upg_inst/uart_rdat_reg[7]/C
                         clock pessimism             -0.005    -0.774    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.078    -0.696    u_upg/inst/upg_inst/uart_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.568%)  route 0.162ns (53.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.807    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  u_upg/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.162    -0.504    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X46Y80         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.767    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y80         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.005    -0.772    
    SLICE_X46Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.663    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.210ns (38.264%)  route 0.339ns (61.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.807    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  u_upg/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          0.339    -0.304    u_upg/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X51Y82         LUT5 (Prop_lut5_I4_O)        0.046    -0.258 r  u_upg/inst/upg_inst/msg_indx[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    u_upg/inst/upg_inst/p_0_in__0[4]
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.767    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.224    -0.543    
    SLICE_X51Y82         FDCE (Hold_fdce_C_D)         0.107    -0.436    u_upg/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/s_axi_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (49.018%)  route 0.171ns (50.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.806    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y82         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.642 r  u_upg/inst/upg_inst/s_axi_wdata_reg[1]/Q
                         net (fo=2, routed)           0.171    -0.471    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[1]
    SLICE_X46Y80         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.767    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y80         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.005    -0.772    
    SLICE_X46Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.657    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/s_axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.838%)  route 0.136ns (42.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X47Y79         FDRE                                         r  u_upg/inst/upg_inst/s_axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.667 f  u_upg/inst/upg_inst/s_axi_awvalid_reg/Q
                         net (fo=4, routed)           0.136    -0.531    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awvalid
    SLICE_X46Y77         LUT5 (Prop_lut5_I0_O)        0.045    -0.486 r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1/O
                         net (fo=1, routed)           0.000    -0.486    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1_n_0
    SLICE_X46Y77         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.770    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y77         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism             -0.026    -0.796    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.121    -0.675    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.603%)  route 0.181ns (52.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.644 r  u_upg/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.181    -0.463    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X46Y80         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.767    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y80         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.005    -0.772    
    SLICE_X46Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.655    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.151%)  route 0.339ns (61.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.807    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  u_upg/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          0.339    -0.304    u_upg/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X51Y82         LUT4 (Prop_lut4_I1_O)        0.045    -0.259 r  u_upg/inst/upg_inst/msg_indx[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    u_upg/inst/upg_inst/p_0_in__0[3]
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.767    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.224    -0.543    
    SLICE_X51Y82         FDCE (Hold_fdce_C_D)         0.091    -0.452    u_upg/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X50Y79    u_upg/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y82    u_upg/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X54Y82    u_upg/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X54Y82    u_upg/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y82    u_upg/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y82    u_upg/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y82    u_upg/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X54Y82    u_upg/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y78    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y78    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y77    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y80    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y80    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y7   u_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          281  Failing Endpoints,  Worst Slack       -1.700ns,  Total Violation     -141.388ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.700ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.984ns  (logic 0.608ns (10.160%)  route 5.376ns (89.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 802.119 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.921ns = ( 796.079 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615   796.079    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.456   796.535 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.251   799.786    u_rom/upg_done_o
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.152   799.938 r  u_rom/u_ram_32x16384_i_4/O
                         net (fo=1, routed)           2.125   802.063    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   801.430    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100   801.530 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588   802.119    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.663   801.456    
                         clock uncertainty           -0.319   801.137    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774   800.363    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        800.363    
                         arrival time                        -802.063    
  -------------------------------------------------------------------
                         slack                                 -1.700    

Slack (VIOLATED) :        -1.659ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.080ns  (logic 0.580ns (7.178%)  route 7.500ns (92.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.128ns = ( 304.219 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.921ns = ( 296.079 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615   296.079    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.456   296.535 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.981   299.516    u_rom/upg_done_o
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.124   299.640 r  u_rom/instmem_i_26/O
                         net (fo=4, routed)           4.519   304.160    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.894   301.284    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.121   301.405 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.019   302.424    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   302.678 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.541   304.219    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   303.556    
                         clock uncertainty           -0.319   303.237    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737   302.500    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        302.500    
                         arrival time                        -304.160    
  -------------------------------------------------------------------
                         slack                                 -1.659    

Slack (VIOLATED) :        -1.552ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.835ns  (logic 0.606ns (10.385%)  route 5.229ns (89.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 802.119 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.921ns = ( 796.079 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615   796.079    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.456   796.535 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.093   799.629    u_rom/upg_done_o
    SLICE_X63Y84         LUT4 (Prop_lut4_I1_O)        0.150   799.779 r  u_rom/u_ram_32x16384_i_10/O
                         net (fo=1, routed)           2.136   801.915    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   801.430    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100   801.530 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588   802.119    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.663   801.456    
                         clock uncertainty           -0.319   801.137    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.774   800.363    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        800.363    
                         arrival time                        -801.915    
  -------------------------------------------------------------------
                         slack                                 -1.552    

Slack (VIOLATED) :        -1.515ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.804ns  (logic 0.609ns (10.494%)  route 5.195ns (89.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 802.119 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.921ns = ( 796.079 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615   796.079    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.456   796.535 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.064   799.599    u_rom/upg_done_o
    SLICE_X64Y86         LUT4 (Prop_lut4_I1_O)        0.153   799.752 r  u_rom/u_ram_32x16384_i_3/O
                         net (fo=1, routed)           2.131   801.883    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   801.430    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100   801.530 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588   802.119    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.663   801.456    
                         clock uncertainty           -0.319   801.137    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.769   800.368    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        800.368    
                         arrival time                        -801.883    
  -------------------------------------------------------------------
                         slack                                 -1.515    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.796ns  (logic 0.606ns (10.456%)  route 5.190ns (89.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 802.119 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.921ns = ( 796.079 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615   796.079    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.456   796.535 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.171   799.706    u_rom/upg_done_o
    SLICE_X61Y85         LUT4 (Prop_lut4_I1_O)        0.150   799.856 r  u_rom/u_ram_32x16384_i_12/O
                         net (fo=1, routed)           2.019   801.875    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   801.430    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100   801.530 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588   802.119    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.663   801.456    
                         clock uncertainty           -0.319   801.137    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768   800.369    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        800.369    
                         arrival time                        -801.875    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.468ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.756ns  (logic 0.572ns (9.937%)  route 5.184ns (90.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 802.119 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.921ns = ( 796.079 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615   796.079    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.456   796.535 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.923   799.458    u_rom/upg_done_o
    SLICE_X62Y83         LUT4 (Prop_lut4_I1_O)        0.116   799.574 r  u_rom/u_ram_32x16384_i_16/O
                         net (fo=1, routed)           2.261   801.835    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   801.430    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100   801.530 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588   802.119    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.663   801.456    
                         clock uncertainty           -0.319   801.137    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.770   800.367    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        800.367    
                         arrival time                        -801.835    
  -------------------------------------------------------------------
                         slack                                 -1.468    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.740ns  (logic 0.575ns (10.018%)  route 5.165ns (89.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 802.119 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.921ns = ( 796.079 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615   796.079    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.456   796.535 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.946   799.481    u_rom/upg_done_o
    SLICE_X64Y86         LUT4 (Prop_lut4_I1_O)        0.119   799.600 r  u_rom/u_ram_32x16384_i_6/O
                         net (fo=1, routed)           2.219   801.819    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   801.430    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100   801.530 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588   802.119    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.663   801.456    
                         clock uncertainty           -0.319   801.137    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774   800.363    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        800.363    
                         arrival time                        -801.819    
  -------------------------------------------------------------------
                         slack                                 -1.456    

Slack (VIOLATED) :        -1.455ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.955ns  (logic 0.580ns (7.291%)  route 7.375ns (92.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.049ns = ( 304.298 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.921ns = ( 296.079 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615   296.079    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.456   296.535 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.981   299.516    u_rom/upg_done_o
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.124   299.640 r  u_rom/instmem_i_26/O
                         net (fo=4, routed)           4.394   304.034    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y14         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.894   301.284    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.121   301.405 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.019   302.424    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   302.678 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.620   304.298    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   303.635    
                         clock uncertainty           -0.319   303.316    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737   302.579    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        302.579    
                         arrival time                        -304.034    
  -------------------------------------------------------------------
                         slack                                 -1.455    

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.658ns  (logic 0.574ns (10.145%)  route 5.084ns (89.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 802.119 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.921ns = ( 796.079 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615   796.079    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.456   796.535 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.068   799.603    u_rom/upg_done_o
    SLICE_X64Y88         LUT4 (Prop_lut4_I1_O)        0.118   799.721 r  u_rom/u_ram_32x16384_i_5/O
                         net (fo=1, routed)           2.016   801.737    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   801.430    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100   801.530 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588   802.119    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.663   801.456    
                         clock uncertainty           -0.319   801.137    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768   800.369    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        800.369    
                         arrival time                        -801.737    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.615ns  (logic 0.606ns (10.793%)  route 5.009ns (89.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 802.119 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.921ns = ( 796.079 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615   796.079    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.456   796.535 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.065   799.600    u_rom/upg_done_o
    SLICE_X62Y83         LUT4 (Prop_lut4_I1_O)        0.150   799.750 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=1, routed)           1.944   801.694    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   801.430    u_mem/clk_out1
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.100   801.530 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=2, routed)           0.588   802.119    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.663   801.456    
                         clock uncertainty           -0.319   801.137    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.790   800.347    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        800.347    
                         arrival time                        -801.694    
  -------------------------------------------------------------------
                         slack                                 -1.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.467ns (9.035%)  route 4.702ns (90.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.139ns
    Source Clock Delay      (SCD):    -3.462ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    -6.674 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    -5.049    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.957 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    -3.462    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.367    -3.095 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.410    -0.685    u_rom/upg_done_o
    SLICE_X63Y74         LUT3 (Prop_lut3_I2_O)        0.100    -0.585 r  u_rom/instmem_i_22/O
                         net (fo=4, routed)           2.292     1.706    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y12         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.668    -0.139    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.663     0.524    
                         clock uncertainty            0.319     0.843    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.667     1.510    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.467ns (8.823%)  route 4.826ns (91.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.052ns
    Source Clock Delay      (SCD):    -3.462ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    -6.674 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    -5.049    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.957 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    -3.462    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.367    -3.095 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.410    -0.685    u_rom/upg_done_o
    SLICE_X63Y74         LUT3 (Prop_lut3_I2_O)        0.100    -0.585 r  u_rom/instmem_i_22/O
                         net (fo=4, routed)           2.416     1.831    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.755    -0.052    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.663     0.611    
                         clock uncertainty            0.319     0.930    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.667     1.597    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.467ns (8.704%)  route 4.898ns (91.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.056ns
    Source Clock Delay      (SCD):    -3.462ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    -6.674 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    -5.049    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.957 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    -3.462    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.367    -3.095 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.410    -0.685    u_rom/upg_done_o
    SLICE_X63Y74         LUT3 (Prop_lut3_I2_O)        0.100    -0.585 r  u_rom/instmem_i_22/O
                         net (fo=4, routed)           2.488     1.903    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y12         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           1.168    -2.105    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -1.807 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.751    -0.056    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.663     0.607    
                         clock uncertainty            0.319     0.926    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.667     1.593    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.186ns (6.323%)  route 2.756ns (93.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.667 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.748     0.081    u_ifetch/upg_done_o
    SLICE_X61Y86         LUT4 (Prop_lut4_I1_O)        0.045     0.126 r  u_ifetch/instmem_i_12/O
                         net (fo=15, routed)          2.008     2.134    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y18         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.023    -0.568    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.052    -0.516 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.542     0.026    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.133 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.907     1.040    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.318    
                         clock uncertainty            0.319     1.637    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.820    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.186ns (6.309%)  route 2.762ns (93.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.667 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.748     0.081    u_ifetch/upg_done_o
    SLICE_X61Y86         LUT4 (Prop_lut4_I1_O)        0.045     0.126 r  u_ifetch/instmem_i_12/O
                         net (fo=15, routed)          2.014     2.140    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y17         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.023    -0.568    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.052    -0.516 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.542     0.026    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.133 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.905     1.038    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.316    
                         clock uncertainty            0.319     1.635    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.818    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.186ns (6.379%)  route 2.730ns (93.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.667 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.748     0.081    u_ifetch/upg_done_o
    SLICE_X61Y86         LUT4 (Prop_lut4_I1_O)        0.045     0.126 r  u_ifetch/instmem_i_12/O
                         net (fo=15, routed)          1.982     2.108    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.023    -0.568    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.052    -0.516 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.542     0.026    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.133 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.870     1.003    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.281    
                         clock uncertainty            0.319     1.600    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.783    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.186ns (6.359%)  route 2.739ns (93.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.667 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.513     0.846    u_ifetch/upg_done_o
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.045     0.891 r  u_ifetch/instmem_i_14/O
                         net (fo=15, routed)          1.226     2.117    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y35         RAMB18E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.023    -0.568    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.052    -0.516 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.542     0.026    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.133 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.877     1.010    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y35         RAMB18E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.278     1.288    
                         clock uncertainty            0.319     1.607    
    RAMB18_X1Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.790    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.186ns (6.297%)  route 2.768ns (93.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.667 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.471     0.804    u_ifetch/upg_done_o
    SLICE_X63Y90         LUT4 (Prop_lut4_I1_O)        0.045     0.849 r  u_ifetch/instmem_i_5/O
                         net (fo=15, routed)          1.297     2.146    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.023    -0.568    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.052    -0.516 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.542     0.026    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.133 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.867     1.000    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.278    
                         clock uncertainty            0.319     1.597    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.780    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.186ns (6.237%)  route 2.796ns (93.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.667 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.949     0.283    u_ifetch/upg_done_o
    SLICE_X65Y86         LUT4 (Prop_lut4_I1_O)        0.045     0.328 r  u_ifetch/instmem_i_8/O
                         net (fo=15, routed)          1.847     2.174    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y15         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.023    -0.568    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.052    -0.516 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.542     0.026    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.133 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.895     1.028    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.306    
                         clock uncertainty            0.319     1.625    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.808    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.184ns (6.345%)  route 2.716ns (93.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y79         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.667 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.597     0.931    u_ifetch/upg_done_o
    SLICE_X62Y83         LUT4 (Prop_lut4_I1_O)        0.043     0.974 r  u_ifetch/instmem_i_16/O
                         net (fo=15, routed)          1.119     2.092    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y35         RAMB18E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.023    -0.568    u_rom/clk_out1
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.052    -0.516 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.542     0.026    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.133 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.877     1.010    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y35         RAMB18E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.278     1.288    
                         clock uncertainty            0.319     1.607    
    RAMB18_X1Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.115     1.722    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.371    





