
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910.v
# synth_design -part xc7z020clg484-3 -top shift_register_group_18_910 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top shift_register_group_18_910 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 131080 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.539 ; gain = 24.895 ; free physical = 245552 ; free virtual = 313299
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_910' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910.v:100]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_10' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910.v:100]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_910' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 245567 ; free virtual = 313314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 245573 ; free virtual = 313318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 78.656 ; free physical = 245573 ; free virtual = 313319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.305 ; gain = 86.660 ; free physical = 245645 ; free virtual = 313391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 90    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_register_unit_18_10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1664.871 ; gain = 189.227 ; free physical = 246549 ; free virtual = 314295
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1664.875 ; gain = 189.230 ; free physical = 246531 ; free virtual = 314278
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.090 ; gain = 199.445 ; free physical = 246537 ; free virtual = 314284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.094 ; gain = 199.449 ; free physical = 246522 ; free virtual = 314269
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.094 ; gain = 199.449 ; free physical = 246522 ; free virtual = 314268
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.094 ; gain = 199.449 ; free physical = 246521 ; free virtual = 314268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.094 ; gain = 199.449 ; free physical = 246520 ; free virtual = 314267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.094 ; gain = 199.449 ; free physical = 246528 ; free virtual = 314275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.094 ; gain = 199.449 ; free physical = 246535 ; free virtual = 314282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|shift_register_group_18_910 | shift_register_unit_18_10_inst_0/shift_registers_9_reg[17] | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_910 | shift_register_unit_18_10_inst_1/shift_registers_9_reg[17] | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_910 | shift_register_unit_18_10_inst_2/shift_registers_9_reg[17] | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_910 | shift_register_unit_18_10_inst_3/shift_registers_9_reg[17] | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_910 | shift_register_unit_18_10_inst_4/shift_registers_9_reg[17] | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_910 | shift_register_unit_18_10_inst_5/shift_registers_9_reg[17] | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_910 | shift_register_unit_18_10_inst_6/shift_registers_9_reg[17] | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_910 | shift_register_unit_18_10_inst_7/shift_registers_9_reg[17] | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_910 | shift_register_unit_18_10_inst_8/shift_registers_9_reg[17] | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
+----------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |   162|
|2     |SRL16E |   162|
|3     |FDRE   |   333|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------+------+
|      |Instance                           |Module                      |Cells |
+------+-----------------------------------+----------------------------+------+
|1     |top                                |                            |   657|
|2     |  shift_register_unit_18_10_inst_0 |shift_register_unit_18_10   |    81|
|3     |  shift_register_unit_18_10_inst_1 |shift_register_unit_18_10_0 |    72|
|4     |  shift_register_unit_18_10_inst_2 |shift_register_unit_18_10_1 |    72|
|5     |  shift_register_unit_18_10_inst_3 |shift_register_unit_18_10_2 |    72|
|6     |  shift_register_unit_18_10_inst_4 |shift_register_unit_18_10_3 |    72|
|7     |  shift_register_unit_18_10_inst_5 |shift_register_unit_18_10_4 |    72|
|8     |  shift_register_unit_18_10_inst_6 |shift_register_unit_18_10_5 |    72|
|9     |  shift_register_unit_18_10_inst_7 |shift_register_unit_18_10_6 |    72|
|10    |  shift_register_unit_18_10_inst_8 |shift_register_unit_18_10_7 |    72|
+------+-----------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.094 ; gain = 199.449 ; free physical = 246535 ; free virtual = 314282
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.094 ; gain = 199.449 ; free physical = 246534 ; free virtual = 314281
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.098 ; gain = 199.449 ; free physical = 246534 ; free virtual = 314281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1828.270 ; gain = 0.000 ; free physical = 246243 ; free virtual = 313990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1828.270 ; gain = 352.723 ; free physical = 246298 ; free virtual = 314044
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2370.910 ; gain = 542.641 ; free physical = 246814 ; free virtual = 314561
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.910 ; gain = 0.000 ; free physical = 246812 ; free virtual = 314559
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.918 ; gain = 0.000 ; free physical = 246790 ; free virtual = 314537
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.184 ; gain = 0.004 ; free physical = 246443 ; free virtual = 314190

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e5314c1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246443 ; free virtual = 314189

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e5314c1c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246440 ; free virtual = 314187
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e5314c1c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246440 ; free virtual = 314187
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e5314c1c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246440 ; free virtual = 314187
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e5314c1c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246439 ; free virtual = 314186
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e5314c1c

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246439 ; free virtual = 314186
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e5314c1c

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246439 ; free virtual = 314186
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246438 ; free virtual = 314186
Ending Logic Optimization Task | Checksum: e5314c1c

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246438 ; free virtual = 314185

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e5314c1c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246433 ; free virtual = 314180

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e5314c1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246433 ; free virtual = 314180

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246433 ; free virtual = 314180
Ending Netlist Obfuscation Task | Checksum: e5314c1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.184 ; gain = 0.000 ; free physical = 246433 ; free virtual = 314181
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.184 ; gain = 0.004 ; free physical = 246433 ; free virtual = 314180
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: e5314c1c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module shift_register_group_18_910 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2547.180 ; gain = 0.000 ; free physical = 246402 ; free virtual = 314149
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2551.168 ; gain = 3.988 ; free physical = 246382 ; free virtual = 314129
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.835 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2554.168 ; gain = 6.988 ; free physical = 246370 ; free virtual = 314117
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2713.297 ; gain = 162.129 ; free physical = 246366 ; free virtual = 314112
Power optimization passes: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2713.297 ; gain = 166.117 ; free physical = 246366 ; free virtual = 314112

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 246370 ; free virtual = 314117


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design shift_register_group_18_910 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 333
Number of SRLs augmented: 0  newly gated: 0 Total: 162
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: e5314c1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 246371 ; free virtual = 314118
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: e5314c1c
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2713.297 ; gain = 217.113 ; free physical = 246369 ; free virtual = 314116
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28583928 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e5314c1c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 246403 ; free virtual = 314150
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: e5314c1c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 246403 ; free virtual = 314150
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: e5314c1c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 246403 ; free virtual = 314150
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: e5314c1c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 246403 ; free virtual = 314150
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e5314c1c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 246402 ; free virtual = 314148

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 246401 ; free virtual = 314148
Ending Netlist Obfuscation Task | Checksum: e5314c1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 246401 ; free virtual = 314148
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245861 ; free virtual = 313609
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 89571052

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245861 ; free virtual = 313609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245861 ; free virtual = 313608

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2a23f578

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245793 ; free virtual = 313541

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10fcb2960

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245785 ; free virtual = 313533

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10fcb2960

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245785 ; free virtual = 313533
Phase 1 Placer Initialization | Checksum: 10fcb2960

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245785 ; free virtual = 313533

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 6f96b239

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245778 ; free virtual = 313525

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245739 ; free virtual = 313487

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: e34468c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245739 ; free virtual = 313487
Phase 2 Global Placement | Checksum: ef8ba10a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245735 ; free virtual = 313483

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ef8ba10a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245734 ; free virtual = 313482

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15f1ad82f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245731 ; free virtual = 313479

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a6fe8b01

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245731 ; free virtual = 313479

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a2de4820

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245730 ; free virtual = 313479

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1248c6c54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245723 ; free virtual = 313471

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1248c6c54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245723 ; free virtual = 313471

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d7e0f075

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245721 ; free virtual = 313470
Phase 3 Detail Placement | Checksum: d7e0f075

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245721 ; free virtual = 313470

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12f8495bf

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 12f8495bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245722 ; free virtual = 313470
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.792. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10c1ebea3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245722 ; free virtual = 313470
Phase 4.1 Post Commit Optimization | Checksum: 10c1ebea3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245720 ; free virtual = 313468

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10c1ebea3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245721 ; free virtual = 313469

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10c1ebea3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245721 ; free virtual = 313469

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245720 ; free virtual = 313468
Phase 4.4 Final Placement Cleanup | Checksum: 1182252cf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245720 ; free virtual = 313468
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1182252cf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245720 ; free virtual = 313468
Ending Placer Task | Checksum: c0184fcc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245734 ; free virtual = 313483
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245735 ; free virtual = 313484
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245702 ; free virtual = 313450
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245683 ; free virtual = 313431
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245670 ; free virtual = 313420
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 89f0c628 ConstDB: 0 ShapeSum: 362789a4 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_8[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 153c71f1e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245523 ; free virtual = 313271
Post Restoration Checksum: NetGraph: 81b55a5b NumContArr: d211c4c3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 153c71f1e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245519 ; free virtual = 313267

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 153c71f1e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245491 ; free virtual = 313239

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 153c71f1e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245494 ; free virtual = 313242
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 531a5499

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245473 ; free virtual = 313221
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.792  | TNS=0.000  | WHS=0.136  | THS=0.000  |

Phase 2 Router Initialization | Checksum: c243dd96

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245483 ; free virtual = 313232

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 237c0252f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313207

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.171  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 109fc9d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245439 ; free virtual = 313187
Phase 4 Rip-up And Reroute | Checksum: 109fc9d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245439 ; free virtual = 313187

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 109fc9d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245439 ; free virtual = 313187

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 109fc9d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245438 ; free virtual = 313187
Phase 5 Delay and Skew Optimization | Checksum: 109fc9d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245439 ; free virtual = 313188

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d4cfe1e7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245436 ; free virtual = 313185
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.171  | TNS=0.000  | WHS=0.158  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d4cfe1e7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245436 ; free virtual = 313185
Phase 6 Post Hold Fix | Checksum: 1d4cfe1e7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245436 ; free virtual = 313184

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00238169 %
  Global Horizontal Routing Utilization  = 0.00278905 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d4cfe1e7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245429 ; free virtual = 313177

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d4cfe1e7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245427 ; free virtual = 313175

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 241e3457d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245426 ; free virtual = 313174

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.171  | TNS=0.000  | WHS=0.158  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 241e3457d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245425 ; free virtual = 313174
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245457 ; free virtual = 313205

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245456 ; free virtual = 313204
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245454 ; free virtual = 313202
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245437 ; free virtual = 313187
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.297 ; gain = 0.000 ; free physical = 245447 ; free virtual = 313197
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.430 ; gain = 0.000 ; free physical = 245977 ; free virtual = 313724
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 23:10:24 2022...
