git clone --depth 1 --no-tags https://github.com/Richielee630/MIPS_pipeline_processor.git f:/verilog_sva_gh_scraper/data/full_repos/415147616
git clone --depth 1 --no-tags https://github.com/XPPGX/SPI_Master_IP.git f:/verilog_sva_gh_scraper/data/full_repos/412667020
git clone --depth 1 --no-tags https://github.com/EnigmaticAbyss/DigitalDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/410452109
git clone --depth 1 --no-tags https://github.com/CarolinaAlvarado/Phy_Pcie.git f:/verilog_sva_gh_scraper/data/full_repos/412874325
git clone --depth 1 --no-tags https://github.com/SergeyIvanets/SDRAM-controller.git f:/verilog_sva_gh_scraper/data/full_repos/413137174
git clone --depth 1 --no-tags https://github.com/MuhammadZubairSC/SoC.git f:/verilog_sva_gh_scraper/data/full_repos/417268106
git clone --depth 1 --no-tags https://github.com/SM2A/Digital_Logic_Design_Lab_Course_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/414366201
git clone --depth 1 --no-tags https://github.com/A-sly-fox/CA_design.git f:/verilog_sva_gh_scraper/data/full_repos/411691073
git clone --depth 1 --no-tags https://github.com/kshaa/dip-testbed-dist.git f:/verilog_sva_gh_scraper/data/full_repos/420035166
git clone --depth 1 --no-tags https://github.com/Learndesign/2021-Fall-Architecture-experiment.git f:/verilog_sva_gh_scraper/data/full_repos/411573761
git clone --depth 1 --no-tags https://github.com/CaioRodrigues200/Projeto-Truco.git f:/verilog_sva_gh_scraper/data/full_repos/419765688
git clone --depth 1 --no-tags https://github.com/hhping/7channel-.git f:/verilog_sva_gh_scraper/data/full_repos/419201840
git clone --depth 1 --no-tags https://github.com/lihui91/Digital_Logic.git f:/verilog_sva_gh_scraper/data/full_repos/408270961
git clone --depth 1 --no-tags https://github.com/remisiki/VE370.git f:/verilog_sva_gh_scraper/data/full_repos/408372062
git clone --depth 1 --no-tags https://github.com/rykovv/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/418752767
git clone --depth 1 --no-tags https://github.com/schdoel/LogicDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/414980600
git clone --depth 1 --no-tags https://github.com/OpenEDF/macan.git f:/verilog_sva_gh_scraper/data/full_repos/420086087
git clone --depth 1 --no-tags https://github.com/Aimane9/UART-transmitter---Verilog-code-.git f:/verilog_sva_gh_scraper/data/full_repos/417151651
git clone --depth 1 --no-tags https://github.com/marcos2307/MIPS_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/409664751
git clone --depth 1 --no-tags https://github.com/sunyw99/MIPS-Computer-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/408674911
git clone --depth 1 --no-tags https://github.com/AUCOHL/Stdcells.git f:/verilog_sva_gh_scraper/data/full_repos/410641426
git clone --depth 1 --no-tags https://github.com/Jonathan-Woo/ECE253-Digital-and-Computer-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/420259318
git clone --depth 1 --no-tags https://github.com/0xArt/Parallel_Transposed_FIR_Filter_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/417347157
git clone --depth 1 --no-tags https://github.com/shashwat0426/MOSFET.git f:/verilog_sva_gh_scraper/data/full_repos/417740327
git clone --depth 1 --no-tags https://github.com/BYCakar/caravel_yonga-100m-ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/418897317
git clone --depth 1 --no-tags https://github.com/Liuzirui666/CS145--for-cs.SJTU.git f:/verilog_sva_gh_scraper/data/full_repos/415326990
git clone --depth 1 --no-tags https://github.com/whi497/ustc-magic.git f:/verilog_sva_gh_scraper/data/full_repos/417474530
git clone --depth 1 --no-tags https://github.com/Saumya0206/HammingCode.git f:/verilog_sva_gh_scraper/data/full_repos/409332426
git clone --depth 1 --no-tags https://github.com/ahmedqamesh/mopshub.git f:/verilog_sva_gh_scraper/data/full_repos/417073550
git clone --depth 1 --no-tags https://github.com/tcc3810/BoothMultiplierRadix4.git f:/verilog_sva_gh_scraper/data/full_repos/411618104
git clone --depth 1 --no-tags https://github.com/BeshoyMorad/Serial-peripheral-interface.git f:/verilog_sva_gh_scraper/data/full_repos/412065518
git clone --depth 1 --no-tags https://github.com/TheRadDani/Tarea7_D_II.git f:/verilog_sva_gh_scraper/data/full_repos/412191581
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2011_preliminary.git f:/verilog_sva_gh_scraper/data/full_repos/415081534
git clone --depth 1 --no-tags https://github.com/AbhinavBhattacharya/MOD5_counter_RTL_to_GDS.git f:/verilog_sva_gh_scraper/data/full_repos/418065153
git clone --depth 1 --no-tags https://github.com/Asmami/dic-pa.git f:/verilog_sva_gh_scraper/data/full_repos/417065763
git clone --depth 1 --no-tags https://github.com/RISE-SIPP/Piccolo.git f:/verilog_sva_gh_scraper/data/full_repos/416845861
git clone --depth 1 --no-tags https://github.com/canyilankiran/CS240.git f:/verilog_sva_gh_scraper/data/full_repos/417187701
git clone --depth 1 --no-tags https://github.com/deolsatish/329Project.git f:/verilog_sva_gh_scraper/data/full_repos/408059184
git clone --depth 1 --no-tags https://github.com/hohaicongthuan/Project-2.git f:/verilog_sva_gh_scraper/data/full_repos/408140767
git clone --depth 1 --no-tags https://github.com/C0L/GPCP.git f:/verilog_sva_gh_scraper/data/full_repos/408370769
git clone --depth 1 --no-tags https://github.com/DeMistified/CoCo2_Demistify.git f:/verilog_sva_gh_scraper/data/full_repos/408649234
git clone --depth 1 --no-tags https://github.com/sarathsundarh/sem3-lab.git f:/verilog_sva_gh_scraper/data/full_repos/412541599
git clone --depth 1 --no-tags https://github.com/Ron8203/mipsProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/409942840
git clone --depth 1 --no-tags https://github.com/ianbig/ece550-regfile.git f:/verilog_sva_gh_scraper/data/full_repos/411773597
git clone --depth 1 --no-tags https://github.com/youmna2023/UART_Tx.git f:/verilog_sva_gh_scraper/data/full_repos/409195909
git clone --depth 1 --no-tags https://github.com/spenserwenhe/Tetris-On-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/411462361
git clone --depth 1 --no-tags https://github.com/zetavB/ProyectoDigitales2_1.git f:/verilog_sva_gh_scraper/data/full_repos/413248222
git clone --depth 1 --no-tags https://github.com/dogukan-bicer/Altera_max_ii_blink.git f:/verilog_sva_gh_scraper/data/full_repos/416147434
git clone --depth 1 --no-tags https://github.com/pranjali-pathre/Processor-architecture-design---Y86-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/413876199
git clone --depth 1 --no-tags https://github.com/samuel0710774/Mini_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/414101404
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesign8.git f:/verilog_sva_gh_scraper/data/full_repos/415794263
git clone --depth 1 --no-tags https://github.com/jukkanghost2/arqui-tp2-uart.git f:/verilog_sva_gh_scraper/data/full_repos/414379879
git clone --depth 1 --no-tags https://github.com/splinedrive/hacks.git f:/verilog_sva_gh_scraper/data/full_repos/414664427
git clone --depth 1 --no-tags https://github.com/Omaramos16/EE108.git f:/verilog_sva_gh_scraper/data/full_repos/414401273
git clone --depth 1 --no-tags https://github.com/saiharishk/Number-of-zeroes-in-a-3-bit-input.git f:/verilog_sva_gh_scraper/data/full_repos/414495868
git clone --depth 1 --no-tags https://github.com/HBzhainan-wzw/154Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/413358020
git clone --depth 1 --no-tags https://github.com/gabomora2200/DigitalCircuits.git f:/verilog_sva_gh_scraper/data/full_repos/415471040
git clone --depth 1 --no-tags https://github.com/Qinghao-Li/EECS150-fa21_team12.git f:/verilog_sva_gh_scraper/data/full_repos/420534987
git clone --depth 1 --no-tags https://github.com/georgc4/SMP8.git f:/verilog_sva_gh_scraper/data/full_repos/419428230
git clone --depth 1 --no-tags https://github.com/Chubbyman2/ECE253-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/420283938
git clone --depth 1 --no-tags https://github.com/ndane/SpaceInvaders.git f:/verilog_sva_gh_scraper/data/full_repos/419909421
git clone --depth 1 --no-tags https://github.com/wharksmad15/compArch_stack-processor.git f:/verilog_sva_gh_scraper/data/full_repos/416911156
git clone --depth 1 --no-tags https://github.com/brandonHahnPersonal/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/417674531
git clone --depth 1 --no-tags https://github.com/Renjith-Ramachandran/ebmc-sim.git f:/verilog_sva_gh_scraper/data/full_repos/419901790
git clone --depth 1 --no-tags https://github.com/raja-aadhithan/M.Tech_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/419946477
git clone --depth 1 --no-tags https://github.com/nehalzahra/Fixed-Point-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/414167162
git clone --depth 1 --no-tags https://github.com/LibrarristShalinward/unsigned_int_accumulator.git f:/verilog_sva_gh_scraper/data/full_repos/414246151
git clone --depth 1 --no-tags https://github.com/MonaRadad/Singlecycle-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/413952832
git clone --depth 1 --no-tags https://github.com/oliveiraop/eletronica_digital.git f:/verilog_sva_gh_scraper/data/full_repos/414417887
git clone --depth 1 --no-tags https://github.com/Rahulbiju315-yb/caAssignm.git f:/verilog_sva_gh_scraper/data/full_repos/419605163
git clone --depth 1 --no-tags https://github.com/arjun-mittu/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/416238757
git clone --depth 1 --no-tags https://github.com/Paleface101/DSP_DATA_SWITCH.git f:/verilog_sva_gh_scraper/data/full_repos/415949724
git clone --depth 1 --no-tags https://github.com/Szpila123/FPGA_exercises.git f:/verilog_sva_gh_scraper/data/full_repos/417288846
git clone --depth 1 --no-tags https://github.com/afaringhazal/Logic-Circuits-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/417244134
git clone --depth 1 --no-tags https://github.com/maxwhiteinperth/Project_4_Team_05.git f:/verilog_sva_gh_scraper/data/full_repos/417445462
git clone --depth 1 --no-tags https://github.com/gc-na/risc_8bit_mcu.git f:/verilog_sva_gh_scraper/data/full_repos/417470290
git clone --depth 1 --no-tags https://github.com/wait-how/tta.git f:/verilog_sva_gh_scraper/data/full_repos/415491487
git clone --depth 1 --no-tags https://github.com/abi7ash/VLSI_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/412776930
git clone --depth 1 --no-tags https://github.com/saiharishk/Today-Day-After-Tomorrow.git f:/verilog_sva_gh_scraper/data/full_repos/414526567
git clone --depth 1 --no-tags https://github.com/saiharishk/2-Digit-BCD-to-Binary.git f:/verilog_sva_gh_scraper/data/full_repos/414525283
git clone --depth 1 --no-tags https://github.com/green4free/my_first_rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/413582930
git clone --depth 1 --no-tags https://github.com/Zapfenkiller/Bitband.git f:/verilog_sva_gh_scraper/data/full_repos/411220858
git clone --depth 1 --no-tags https://github.com/lucaslealvale/rfid_aux.git f:/verilog_sva_gh_scraper/data/full_repos/409788216
git clone --depth 1 --no-tags https://github.com/imgmz29/ALU-Checkpoint2.git f:/verilog_sva_gh_scraper/data/full_repos/408965210
git clone --depth 1 --no-tags https://github.com/K10SHI/XOR_XORNOT_AND.git f:/verilog_sva_gh_scraper/data/full_repos/408401915
git clone --depth 1 --no-tags https://github.com/SkyMew1219/C_Code.git f:/verilog_sva_gh_scraper/data/full_repos/408724155
git clone --depth 1 --no-tags https://github.com/luuvanduc1999/RISC-V-Pipeline-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/408391767
git clone --depth 1 --no-tags https://github.com/duchieu91/Combinational_lock_FPGA_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/409977083
git clone --depth 1 --no-tags https://github.com/pbing/fsm_bsv.git f:/verilog_sva_gh_scraper/data/full_repos/410308001
git clone --depth 1 --no-tags https://github.com/hsiang20/2021_fall_ai_circuit_project.git f:/verilog_sva_gh_scraper/data/full_repos/411721763
git clone --depth 1 --no-tags https://github.com/gowthamgowthamp/READ-16x8-divider.git f:/verilog_sva_gh_scraper/data/full_repos/410821791
git clone --depth 1 --no-tags https://github.com/SouthernPark/ECE550_Regfile.git f:/verilog_sva_gh_scraper/data/full_repos/411907126
git clone --depth 1 --no-tags https://github.com/SkyMew1219/Verilog_Code.git f:/verilog_sva_gh_scraper/data/full_repos/408643013
git clone --depth 1 --no-tags https://github.com/tojov/THDi-Computation-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/413378814
git clone --depth 1 --no-tags https://github.com/Mohamed-Ammar/FCS-16bit-CRC.git f:/verilog_sva_gh_scraper/data/full_repos/414196933
git clone --depth 1 --no-tags https://github.com/amandaalvesguimaraes/MipsArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/415056570
git clone --depth 1 --no-tags https://github.com/rupal13g/Half-adder.git f:/verilog_sva_gh_scraper/data/full_repos/414497022
git clone --depth 1 --no-tags https://github.com/balajichinnu98/AHB-Lite-bus-Altera-DE2-board-Cortex-M0-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/408802108
git clone --depth 1 --no-tags https://github.com/codingchunck/VLSI-AMBA-APB2AHB-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/409464844
git clone --depth 1 --no-tags https://github.com/MohammadRafiei/Digital-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/413379288
