
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032463                       # Number of seconds simulated
sim_ticks                                 32462986296                       # Number of ticks simulated
final_tick                               603965909415                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54138                       # Simulator instruction rate (inst/s)
host_op_rate                                    70575                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 771679                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919452                       # Number of bytes of host memory used
host_seconds                                 42068.00                       # Real time elapsed on the host
sim_insts                                  2277498086                       # Number of instructions simulated
sim_ops                                    2968937489                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       844672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       180480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1028736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       863616                       # Number of bytes written to this memory
system.physmem.bytes_written::total            863616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6599                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1410                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8037                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6747                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6747                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     26019541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        55201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5559562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31689506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55201                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        55201                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             110403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26603098                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26603098                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26603098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     26019541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        55201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5559562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58292604                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77848889                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28435771                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24865441                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1804205                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14168444                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13669636                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044548                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56648                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33523197                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158201313                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28435771                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15714184                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32563801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849101                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3495887                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16526381                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       717613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76617554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.376780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44053753     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614043      2.11%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2947456      3.85%     63.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2773389      3.62%     67.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552175      5.94%     73.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749819      6.20%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126632      1.47%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          845936      1.10%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13954351     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76617554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365269                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.032159                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34561233                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3384865                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31514801                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       127183                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7029462                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093424                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177000485                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1373                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7029462                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36006999                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1034822                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       409972                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30176311                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1959979                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172335247                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691906                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       757757                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228875611                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784354560                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784354560                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79979439                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20323                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5310193                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26491633                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5755866                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        95696                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1748059                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163083807                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137635776                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       183965                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48992014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134370403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76617554                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.796400                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.843272                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26348799     34.39%     34.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14362188     18.75%     53.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12393070     16.18%     69.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7690938     10.04%     79.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8059100     10.52%     89.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4726100      6.17%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2096859      2.74%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557420      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383080      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76617554                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542676     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174386     21.30%     87.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101593     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107962835     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1084891      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23677017     17.20%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4901112      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137635776                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.767986                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818655                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005948                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352891726                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212096088                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133138821                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138454431                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339408                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7561562                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          854                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1402511                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7029462                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         529220                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48930                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163103664                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191726                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26491633                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5755866                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30231                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          156                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960607                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022444                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135058873                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22754062                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576903                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27534685                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20410571                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4780623                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.734885                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133288893                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133138821                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81825388                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199715465                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.710221                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409710                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49492661                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1808955                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69588092                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632630                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.323183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31775902     45.66%     45.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14849794     21.34%     67.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8312616     11.95%     78.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816971      4.05%     83.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2690103      3.87%     86.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1114192      1.60%     88.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2999121      4.31%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875596      1.26%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4153797      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69588092                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4153797                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228538541                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333244057                       # The number of ROB writes
system.switch_cpus0.timesIdled                  22970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1231335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.778489                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.778489                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.284540                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.284540                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624723159                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174530305                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182421972                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77848889                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28907588                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23568300                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1931606                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12217774                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11293163                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3118988                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85350                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28927978                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             158778050                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28907588                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14412151                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35268007                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10262549                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4680190                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14281133                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       938267                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77183404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        41915397     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2334686      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4350294      5.64%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4351140      5.64%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2690742      3.49%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2155705      2.79%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1344268      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1257243      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16783929     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77183404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371329                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.039567                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30161665                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4627282                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33880343                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       207240                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8306873                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4889922                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          315                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190503155                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1568                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8306873                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32348768                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         905881                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       734670                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31857858                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3029350                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     183686531                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1259882                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       927198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    257991817                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    856866772                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    856866772                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159453667                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        98538137                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32773                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15700                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8432775                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16993079                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8662378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       108032                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3082418                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         173168165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31400                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137907803                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       271206                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58601672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179244547                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     77183404                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896646                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26254590     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16813453     21.78%     55.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11184639     14.49%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7281243      9.43%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7674887      9.94%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3691856      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2937139      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       665095      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       680502      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77183404                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         858720     72.56%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162743     13.75%     86.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161955     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115358262     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1852450      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15700      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13345888      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7335503      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137907803                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771481                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1183418                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008581                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    354453630                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231801538                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134750119                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139091221                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       428635                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6598288                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1811                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2077357                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8306873                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         460924                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82309                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    173199572                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       347150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16993079                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8662378                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15700                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         64715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          301                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1210742                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1069775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2280517                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136081805                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12729982                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1825994                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19894203                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19292363                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7164221                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.748025                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134792763                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134750119                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85866609                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        246453795                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.730919                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348409                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92866047                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114345425                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58854556                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1954863                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68876531                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150161                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     25954005     37.68%     37.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19377535     28.13%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8053181     11.69%     77.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4010124      5.82%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4008352      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1621876      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1627110      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       869076      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3355272      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68876531                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92866047                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114345425                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16979809                       # Number of memory references committed
system.switch_cpus1.commit.loads             10394788                       # Number of loads committed
system.switch_cpus1.commit.membars              15700                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16504667                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103016340                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2358438                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3355272                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           238721240                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          354712313                       # The number of ROB writes
system.switch_cpus1.timesIdled                  28177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 665485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92866047                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114345425                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92866047                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838292                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838292                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.192901                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.192901                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       611298583                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187217874                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174985336                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31400                       # number of misc regfile writes
system.l20.replacements                          6613                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          386006                       # Total number of references to valid blocks.
system.l20.sampled_refs                         72149                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.350123                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        33224.502670                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.991630                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3277.027418                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           134.740675                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         28885.737606                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.506966                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.050003                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002056                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.440761                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        43044                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43045                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18601                       # number of Writeback hits
system.l20.Writeback_hits::total                18601                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        43044                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43045                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        43044                       # number of overall hits
system.l20.overall_hits::total                  43045                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6599                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6613                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6599                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6613                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6599                       # number of overall misses
system.l20.overall_misses::total                 6613                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1194867                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    668515051                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      669709918                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1194867                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    668515051                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       669709918                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1194867                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    668515051                       # number of overall miss cycles
system.l20.overall_miss_latency::total      669709918                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49643                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49658                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18601                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18601                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49643                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49658                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49643                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49658                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.132929                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133171                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.132929                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.133171                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.132929                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.133171                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 85347.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101305.508562                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101271.725087                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 85347.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101305.508562                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101271.725087                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 85347.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101305.508562                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101271.725087                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5323                       # number of writebacks
system.l20.writebacks::total                     5323                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6599                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6613                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6599                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6613                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6599                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6613                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1089345                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    618947843                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    620037188                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1089345                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    618947843                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    620037188                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1089345                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    618947843                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    620037188                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.132929                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133171                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.132929                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.133171                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.132929                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.133171                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77810.357143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93794.187453                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93760.349010                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77810.357143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93794.187453                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93760.349010                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77810.357143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93794.187453                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93760.349010                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1424                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          522837                       # Total number of references to valid blocks.
system.l21.sampled_refs                         66960                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.808199                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        41147.675423                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995770                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   691.666035                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  195                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         23487.662772                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.627864                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000214                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.010554                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002975                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.358393                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34707                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34707                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10861                       # number of Writeback hits
system.l21.Writeback_hits::total                10861                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34707                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34707                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34707                       # number of overall hits
system.l21.overall_hits::total                  34707                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1410                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1424                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1410                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1424                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1410                       # number of overall misses
system.l21.overall_misses::total                 1424                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1245102                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    147788168                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      149033270                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1245102                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    147788168                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       149033270                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1245102                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    147788168                       # number of overall miss cycles
system.l21.overall_miss_latency::total      149033270                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        36117                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              36131                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10861                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10861                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        36117                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               36131                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        36117                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              36131                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.039040                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.039412                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.039040                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.039412                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.039040                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.039412                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 88935.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 104814.303546                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 104658.195225                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 88935.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 104814.303546                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 104658.195225                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 88935.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 104814.303546                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 104658.195225                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1424                       # number of writebacks
system.l21.writebacks::total                     1424                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1410                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1424                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1410                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1424                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1410                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1424                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1136748                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    136960994                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    138097742                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1136748                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    136960994                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    138097742                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1136748                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    136960994                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    138097742                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.039040                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.039412                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.039040                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.039412                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.039040                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.039412                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 81196.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97135.456738                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96978.751404                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 81196.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 97135.456738                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 96978.751404                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 81196.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 97135.456738                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 96978.751404                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991273                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016558479                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875569.149446                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991273                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526365                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526365                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526365                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526365                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526365                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526365                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1378530                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1378530                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1378530                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1378530                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1378530                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1378530                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16526381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16526381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16526381                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16526381                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16526381                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16526381                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 86158.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 86158.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 86158.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 86158.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 86158.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 86158.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215144                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215144                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 81009.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 81009.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 81009.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 81009.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 81009.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 81009.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49643                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246464407                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49899                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4939.265456                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.506329                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.493671                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20681647                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20681647                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25015139                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25015139                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25015139                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25015139                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       129445                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       129445                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       129445                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        129445                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       129445                       # number of overall misses
system.cpu0.dcache.overall_misses::total       129445                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5851314333                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5851314333                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5851314333                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5851314333                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5851314333                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5851314333                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20811092                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20811092                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25144584                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25144584                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25144584                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25144584                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006220                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006220                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005148                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005148                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005148                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005148                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45203.092688                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45203.092688                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45203.092688                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45203.092688                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45203.092688                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45203.092688                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18601                       # number of writebacks
system.cpu0.dcache.writebacks::total            18601                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79802                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79802                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        79802                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        79802                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        79802                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        79802                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49643                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49643                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49643                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49643                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    964659792                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    964659792                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    964659792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    964659792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    964659792                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    964659792                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001974                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19431.939891                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19431.939891                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19431.939891                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19431.939891                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19431.939891                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19431.939891                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995766                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098920801                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373479.051836                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995766                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14281117                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14281117                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14281117                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14281117                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14281117                       # number of overall hits
system.cpu1.icache.overall_hits::total       14281117                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1503476                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1503476                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1503476                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1503476                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1503476                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1503476                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14281133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14281133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14281133                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14281133                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14281133                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14281133                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 93967.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 93967.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 93967.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 93967.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 93967.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 93967.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1259102                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1259102                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1259102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1259102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1259102                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1259102                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89935.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89935.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 89935.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89935.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 89935.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89935.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36117                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180858442                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36373                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4972.326781                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.418891                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.581109                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907886                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092114                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9716470                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9716470                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6554130                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6554130                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15700                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15700                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15700                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15700                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16270600                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16270600                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16270600                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16270600                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        93299                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        93299                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        93299                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         93299                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        93299                       # number of overall misses
system.cpu1.dcache.overall_misses::total        93299                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2691746659                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2691746659                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2691746659                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2691746659                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2691746659                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2691746659                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9809769                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9809769                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6554130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6554130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16363899                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16363899                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16363899                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16363899                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009511                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009511                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005702                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005702                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005702                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005702                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28850.755732                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28850.755732                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28850.755732                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28850.755732                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28850.755732                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28850.755732                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10861                       # number of writebacks
system.cpu1.dcache.writebacks::total            10861                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57182                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57182                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57182                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57182                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57182                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57182                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36117                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36117                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36117                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36117                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    385594279                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    385594279                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    385594279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    385594279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    385594279                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    385594279                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10676.254368                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10676.254368                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10676.254368                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10676.254368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10676.254368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10676.254368                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
