lbl_8035A7C4:
/* 8035A7C4 00000000  7C 08 02 A6 */	mflr r0
/* 8035A7C8 00000004  90 01 00 04 */	stw r0, 4(r1)
/* 8035A7CC 00000008  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8035A7D0 0000000C  93 E1 00 14 */	stw r31, 0x14(r1)
/* 8035A7D4 00000010  93 C1 00 10 */	stw r30, 0x10(r1)
/* 8035A7D8 00000014  7C 7E 1B 78 */	mr r30, r3
/* 8035A7DC 00000018  4B FE 2F 19 */	bl OSDisableInterrupts
/* 8035A7E0 0000001C  80 0D 93 CC */	lwz r0, GPFifo(r13)
/* 8035A7E4 00000020  3B E3 00 00 */	addi r31, r3, 0
/* 8035A7E8 00000024  93 CD 93 C8 */	stw r30, CPUFifo(r13)
/* 8035A7EC 00000028  7C 1E 00 40 */	cmplw r30, r0
/* 8035A7F0 0000002C  40 82 00 70 */	bne lbl_8035A860
/* 8035A7F4 00000030  80 1E 00 00 */	lwz r0, 0(r30)
/* 8035A7F8 00000034  39 00 00 00 */	li r8, 0
/* 8035A7FC 00000038  80 6D 93 A0 */	lwz r3, __piReg(r13)
/* 8035A800 0000003C  38 C0 00 00 */	li r6, 0
/* 8035A804 00000040  54 00 00 BE */	clrlwi r0, r0, 2
/* 8035A808 00000044  90 03 00 0C */	stw r0, 0xc(r3)
/* 8035A80C 00000048  38 00 00 01 */	li r0, 1
/* 8035A810 0000004C  38 60 00 01 */	li r3, 1
/* 8035A814 00000050  80 FE 00 04 */	lwz r7, 4(r30)
/* 8035A818 00000054  38 80 00 01 */	li r4, 1
/* 8035A81C 00000058  80 AD 93 A0 */	lwz r5, __piReg(r13)
/* 8035A820 0000005C  54 E7 00 BE */	clrlwi r7, r7, 2
/* 8035A824 00000060  90 E5 00 10 */	stw r7, 0x10(r5)
/* 8035A828 00000064  80 FE 00 18 */	lwz r7, 0x18(r30)
/* 8035A82C 00000068  80 AD 93 A0 */	lwz r5, __piReg(r13)
/* 8035A830 0000006C  50 E8 01 B4 */	rlwimi r8, r7, 0, 6, 0x1a
/* 8035A834 00000070  38 E8 00 00 */	addi r7, r8, 0
/* 8035A838 00000074  50 C7 D1 4A */	rlwimi r7, r6, 0x1a, 5, 5
/* 8035A83C 00000078  90 E5 00 14 */	stw r7, 0x14(r5)
/* 8035A840 0000007C  98 0D 93 D4 */	stb r0, data_80451954(r13)
/* 8035A844 00000080  48 00 04 E1 */	bl __GXWriteFifoIntReset
/* 8035A848 00000084  38 60 00 01 */	li r3, 1
/* 8035A84C 00000088  38 80 00 00 */	li r4, 0
/* 8035A850 0000008C  48 00 04 A5 */	bl __GXWriteFifoIntEnable
/* 8035A854 00000090  38 60 00 01 */	li r3, 1
/* 8035A858 00000094  48 00 04 69 */	bl __GXFifoLink
/* 8035A85C 00000098  48 00 00 6C */	b lbl_8035A8C8
lbl_8035A860:
/* 8035A860 00000000  88 0D 93 D4 */	lbz r0, data_80451954(r13)
/* 8035A864 00000004  28 00 00 00 */	cmplwi r0, 0
/* 8035A868 00000008  41 82 00 14 */	beq lbl_8035A87C
/* 8035A86C 0000000C  38 60 00 00 */	li r3, 0
/* 8035A870 00000010  48 00 04 51 */	bl __GXFifoLink
/* 8035A874 00000014  38 00 00 00 */	li r0, 0
/* 8035A878 00000018  98 0D 93 D4 */	stb r0, data_80451954(r13)
lbl_8035A87C:
/* 8035A87C 00000000  38 60 00 00 */	li r3, 0
/* 8035A880 00000004  38 80 00 00 */	li r4, 0
/* 8035A884 00000008  48 00 04 71 */	bl __GXWriteFifoIntEnable
/* 8035A888 0000000C  80 9E 00 00 */	lwz r4, 0(r30)
/* 8035A88C 00000010  38 A0 00 00 */	li r5, 0
/* 8035A890 00000014  80 6D 93 A0 */	lwz r3, __piReg(r13)
/* 8035A894 00000018  38 00 00 00 */	li r0, 0
/* 8035A898 0000001C  54 84 00 BE */	clrlwi r4, r4, 2
/* 8035A89C 00000020  90 83 00 0C */	stw r4, 0xc(r3)
/* 8035A8A0 00000024  80 9E 00 04 */	lwz r4, 4(r30)
/* 8035A8A4 00000028  80 6D 93 A0 */	lwz r3, __piReg(r13)
/* 8035A8A8 0000002C  54 84 00 BE */	clrlwi r4, r4, 2
/* 8035A8AC 00000030  90 83 00 10 */	stw r4, 0x10(r3)
/* 8035A8B0 00000034  80 9E 00 18 */	lwz r4, 0x18(r30)
/* 8035A8B4 00000038  80 6D 93 A0 */	lwz r3, __piReg(r13)
/* 8035A8B8 0000003C  50 85 01 B4 */	rlwimi r5, r4, 0, 6, 0x1a
/* 8035A8BC 00000040  38 85 00 00 */	addi r4, r5, 0
/* 8035A8C0 00000044  50 04 D1 4A */	rlwimi r4, r0, 0x1a, 5, 5
/* 8035A8C4 00000048  90 83 00 14 */	stw r4, 0x14(r3)
lbl_8035A8C8:
/* 8035A8C8 00000000  4B FD F4 31 */	bl PPCSync
/* 8035A8CC 00000004  7F E3 FB 78 */	mr r3, r31
/* 8035A8D0 00000008  4B FE 2E 4D */	bl OSRestoreInterrupts
/* 8035A8D4 0000000C  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 8035A8D8 00000010  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 8035A8DC 00000014  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 8035A8E0 00000018  38 21 00 18 */	addi r1, r1, 0x18
/* 8035A8E4 0000001C  7C 08 03 A6 */	mtlr r0
/* 8035A8E8 00000020  4E 80 00 20 */	blr 
