5 12 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd generate5.vcd -o generate5.cdd -v generate5.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" generate5.v 1 26 1
2 1 9 c0010 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 5 107000a 1 0 3 0 4 17 0 f 0 a 0 0
1 off 2 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 1 1 0 0
3 1 main.$u1 "main.$u1" generate5.v 0 24 1
3 1 main.$u0 "main.$u0" generate5.v 0 13 1
2 2 10 100013 1 0 61004 0 0 4 16 0 0
2 3 10 c000c 0 1 1410 0 0 4 1 a
2 4 10 c0013 1 37 16 2 3
2 5 11 d000e 1 0 1008 0 0 32 48 a 0
2 6 11 c000e 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 12 100013 1 0 61008 0 0 4 16 a 0
2 8 12 c000c 0 1 1410 0 0 4 1 a
2 9 12 c0013 1 37 1a 7 8
4 9 0 0 0
4 6 0 9 0
4 4 11 6 6
