Figure 45-16 shows a multiplexer set up for par-
allel-to-serial conversion. A 3-bit binary input word 
from a counter is used to select the desired input. The 
parallel input word is connected to each of the input 