[
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2822278",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8341951",
        "articleTitle": "Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder",
        "volume": "26",
        "issue": "8",
        "startPage": "1595",
        "endPage": "1599",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085837297,
                "preferredName": "Ayad Dalloo",
                "firstName": "Ayad",
                "lastName": "Dalloo"
            },
            {
                "id": 37086148995,
                "preferredName": "Ardalan Najafi",
                "firstName": "Ardalan",
                "lastName": "Najafi"
            },
            {
                "id": 38276820900,
                "preferredName": "Alberto Garcia-Ortiz",
                "firstName": "Alberto",
                "lastName": "Garcia-Ortiz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2788439",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8253900",
        "articleTitle": "Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications",
        "volume": "26",
        "issue": "5",
        "startPage": "991",
        "endPage": "994",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085439915,
                "preferredName": "Jing Guo",
                "firstName": "Jing",
                "lastName": "Guo"
            },
            {
                "id": 37535030600,
                "preferredName": "Lei Zhu",
                "firstName": "Lei",
                "lastName": "Zhu"
            },
            {
                "id": 37088727662,
                "preferredName": "Yu Sun",
                "firstName": "Yu",
                "lastName": "Sun"
            },
            {
                "id": 37086286971,
                "preferredName": "Huiliang Cao",
                "firstName": "Huiliang",
                "lastName": "Cao"
            },
            {
                "id": 37593438000,
                "preferredName": "Hai Huang",
                "firstName": "Hai",
                "lastName": "Huang"
            },
            {
                "id": 38488508500,
                "preferredName": "Tianqi Wang",
                "firstName": "Tianqi",
                "lastName": "Wang"
            },
            {
                "id": 37085862477,
                "preferredName": "Chunhua Qi",
                "firstName": "Chunhua",
                "lastName": "Qi"
            },
            {
                "id": 37086044380,
                "preferredName": "Rongsheng Zhang",
                "firstName": "Rongsheng",
                "lastName": "Zhang"
            },
            {
                "id": 37086043943,
                "preferredName": "Xuebing Cao",
                "firstName": "Xuebing",
                "lastName": "Cao"
            },
            {
                "id": 37539977500,
                "preferredName": "Liyi Xiao",
                "firstName": "Liyi",
                "lastName": "Xiao"
            },
            {
                "id": 37287023100,
                "preferredName": "Zhigang Mao",
                "firstName": "Zhigang",
                "lastName": "Mao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2754442",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8054706",
        "articleTitle": "An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs",
        "volume": "26",
        "issue": "1",
        "startPage": "201",
        "endPage": "205",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086761844,
                "preferredName": "Yang Liu",
                "firstName": "Yang",
                "lastName": "Liu"
            },
            {
                "id": 37397953200,
                "preferredName": "Chenchang Zhan",
                "firstName": "Chenchang",
                "lastName": "Zhan"
            },
            {
                "id": 37086041212,
                "preferredName": "Lidan Wang",
                "firstName": "Lidan",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2836331",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8370242",
        "articleTitle": "A 0.9-V 33.7-ppm/\u00b0C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT",
        "volume": "26",
        "issue": "10",
        "startPage": "2190",
        "endPage": "2194",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086041212,
                "preferredName": "Lidan Wang",
                "firstName": "Lidan",
                "lastName": "Wang"
            },
            {
                "id": 37397953200,
                "preferredName": "Chenchang Zhan",
                "firstName": "Chenchang",
                "lastName": "Zhan"
            },
            {
                "id": 37086361509,
                "preferredName": "Junyao Tang",
                "firstName": "Junyao",
                "lastName": "Tang"
            },
            {
                "id": 37086761844,
                "preferredName": "Yang Liu",
                "firstName": "Yang",
                "lastName": "Liu"
            },
            {
                "id": 37086045579,
                "preferredName": "Guofeng Li",
                "firstName": "Guofeng",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2791462",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8269383",
        "articleTitle": "High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure",
        "volume": "26",
        "issue": "5",
        "startPage": "995",
        "endPage": "999",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085450544,
                "preferredName": "Wei Mao",
                "firstName": "Wei",
                "lastName": "Mao"
            },
            {
                "id": 37676359400,
                "preferredName": "Yongfu Li",
                "firstName": "Yongfu",
                "lastName": "Li"
            },
            {
                "id": 37273015300,
                "preferredName": "Chun-Huat Heng",
                "firstName": "Chun-Huat",
                "lastName": "Heng"
            },
            {
                "id": 37085343628,
                "preferredName": "Yong Lian",
                "firstName": "Yong",
                "lastName": "Lian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2822841",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8341835",
        "articleTitle": "High-Density SOT-MRAM Based on Shared Bitline Structure",
        "volume": "26",
        "issue": "8",
        "startPage": "1600",
        "endPage": "1603",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085533787,
                "preferredName": "Yeongkyo Seo",
                "firstName": "Yeongkyo",
                "lastName": "Seo"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2840132",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8374988",
        "articleTitle": "Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell",
        "volume": "26",
        "issue": "10",
        "startPage": "2180",
        "endPage": "2184",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085363376,
                "preferredName": "Robert Giterman",
                "firstName": "Robert",
                "lastName": "Giterman"
            },
            {
                "id": 37086465433,
                "preferredName": "Maoz Vicentowski",
                "firstName": "Maoz",
                "lastName": "Vicentowski"
            },
            {
                "id": 38667666600,
                "preferredName": "Itamar Levi",
                "firstName": "Itamar",
                "lastName": "Levi"
            },
            {
                "id": 37541145200,
                "preferredName": "Yoav Weizman",
                "firstName": "Yoav",
                "lastName": "Weizman"
            },
            {
                "id": 37371363900,
                "preferredName": "Osnat Keren",
                "firstName": "Osnat",
                "lastName": "Keren"
            },
            {
                "id": 37268457100,
                "preferredName": "Alexander Fish",
                "firstName": "Alexander",
                "lastName": "Fish"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2764742",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8093699",
        "articleTitle": "Passive Noise Shaping in SAR ADC With Improved Efficiency",
        "volume": "26",
        "issue": "2",
        "startPage": "416",
        "endPage": "420",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38549588900,
                "preferredName": "Yan Song",
                "firstName": "Yan",
                "lastName": "Song"
            },
            {
                "id": 37406799000,
                "preferredName": "Chi-Hang Chan",
                "firstName": "Chi-Hang",
                "lastName": "Chan"
            },
            {
                "id": 37406127300,
                "preferredName": "Yan Zhu",
                "firstName": "Yan",
                "lastName": "Zhu"
            },
            {
                "id": 37427054500,
                "preferredName": "Li Geng",
                "firstName": "Li",
                "lastName": "Geng"
            },
            {
                "id": 37274142800,
                "preferredName": "Seng-Pan U.",
                "firstName": "Seng-Pan",
                "lastName": "U."
            },
            {
                "id": 37272711500,
                "preferredName": "Rui Paulo Martins",
                "firstName": "Rui Paulo",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2772861",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8125593",
        "articleTitle": "Average 7T1R Nonvolatile SRAM With R/W Margin Enhanced for Low-Power Application",
        "volume": "26",
        "issue": "3",
        "startPage": "584",
        "endPage": "588",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085689735,
                "preferredName": "Chunyu Peng",
                "firstName": "Chunyu",
                "lastName": "Peng"
            },
            {
                "id": 37086317002,
                "preferredName": "Songsong Xiao",
                "firstName": "Songsong",
                "lastName": "Xiao"
            },
            {
                "id": 37086320144,
                "preferredName": "Wenjuan Lu",
                "firstName": "Wenjuan",
                "lastName": "Lu"
            },
            {
                "id": 37086319530,
                "preferredName": "Jingbo Zhang",
                "firstName": "Jingbo",
                "lastName": "Zhang"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            },
            {
                "id": 37293027900,
                "preferredName": "Junning Chen",
                "firstName": "Junning",
                "lastName": "Chen"
            },
            {
                "id": 37085681802,
                "preferredName": "Zhiting Lin",
                "firstName": "Zhiting",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2769709",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8166816",
        "articleTitle": "Low Phase Noise Ku-Band VCO With Optimal Switched-Capacitor Bank Design",
        "volume": "26",
        "issue": "3",
        "startPage": "589",
        "endPage": "593",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086278113,
                "preferredName": "Peeyoosh Mirajkar",
                "firstName": "Peeyoosh",
                "lastName": "Mirajkar"
            },
            {
                "id": 37089435626,
                "preferredName": "Jagdish Chand",
                "firstName": "Jagdish",
                "lastName": "Chand"
            },
            {
                "id": 37270157300,
                "preferredName": "Sankaran Aniruddhan",
                "firstName": "Sankaran",
                "lastName": "Aniruddhan"
            },
            {
                "id": 37086261108,
                "preferredName": "Srinivas Theertham",
                "firstName": "Srinivas",
                "lastName": "Theertham"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2818980",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8333766",
        "articleTitle": "Approximate Sum-of-Products Designs Based on Distributed Arithmetic",
        "volume": "26",
        "issue": "8",
        "startPage": "1604",
        "endPage": "1608",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086159896,
                "preferredName": "Suganthi Venkatachalam",
                "firstName": "Suganthi",
                "lastName": "Venkatachalam"
            },
            {
                "id": 37400893500,
                "preferredName": "Seok-Bum Ko",
                "firstName": "Seok-Bum",
                "lastName": "Ko"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2771429",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8119724",
        "articleTitle": "A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS",
        "volume": "26",
        "issue": "3",
        "startPage": "599",
        "endPage": "603",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086108670,
                "preferredName": "Arya Balachandran",
                "firstName": "Arya",
                "lastName": "Balachandran"
            },
            {
                "id": 37086049173,
                "preferredName": "Yong Chen",
                "firstName": "Yong",
                "lastName": "Chen"
            },
            {
                "id": 37408579300,
                "preferredName": "Chirn Chye Boon",
                "firstName": "Chirn Chye",
                "lastName": "Boon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2830749",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8362694",
        "articleTitle": "Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion",
        "volume": "26",
        "issue": "9",
        "startPage": "1812",
        "endPage": "1816",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085365650,
                "preferredName": "Meysam Akbari",
                "firstName": "Meysam",
                "lastName": "Akbari"
            },
            {
                "id": 37540720600,
                "preferredName": "Omid Hashemipour",
                "firstName": "Omid",
                "lastName": "Hashemipour"
            },
            {
                "id": 37408663500,
                "preferredName": "Farshad Moradi",
                "firstName": "Farshad",
                "lastName": "Moradi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2750171",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8048019",
        "articleTitle": "Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design",
        "volume": "26",
        "issue": "1",
        "startPage": "196",
        "endPage": "200",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37708994200,
                "preferredName": "Weng-Geng Ho",
                "firstName": "Weng-Geng",
                "lastName": "Ho"
            },
            {
                "id": 37265465500,
                "preferredName": "Kwen-Siong Chong",
                "firstName": "Kwen-Siong",
                "lastName": "Chong"
            },
            {
                "id": 37085617663,
                "preferredName": "Kyaw Zwa Lwin Ne",
                "firstName": "Kyaw Zwa Lwin",
                "lastName": "Ne"
            },
            {
                "id": 37271115600,
                "preferredName": "Bah-Hwee Gwee",
                "firstName": "Bah-Hwee",
                "lastName": "Gwee"
            },
            {
                "id": 37280551800,
                "preferredName": "Joseph S. Chang",
                "firstName": "Joseph S.",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2810108",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8320522",
        "articleTitle": "A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm",
        "volume": "26",
        "issue": "7",
        "startPage": "1403",
        "endPage": "1407",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085902603,
                "preferredName": "Lei Wang",
                "firstName": "Lei",
                "lastName": "Wang"
            },
            {
                "id": 37085760993,
                "preferredName": "Chundong Wu",
                "firstName": "Chundong",
                "lastName": "Wu"
            },
            {
                "id": 37086399303,
                "preferredName": "Lisong Feng",
                "firstName": "Lisong",
                "lastName": "Feng"
            },
            {
                "id": 37086203410,
                "preferredName": "Alan Chang",
                "firstName": "Alan",
                "lastName": "Chang"
            },
            {
                "id": 37085343628,
                "preferredName": "Yong Lian",
                "firstName": "Yong",
                "lastName": "Lian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2773399",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8125708",
        "articleTitle": "Temperature Sensitivity and Compensation on a Reconfigurable Platform",
        "volume": "26",
        "issue": "3",
        "startPage": "604",
        "endPage": "607",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085768159,
                "preferredName": "Sahil Shah",
                "firstName": "Sahil",
                "lastName": "Shah"
            },
            {
                "id": 37085513132,
                "preferredName": "Hakan Toreyin",
                "firstName": "Hakan",
                "lastName": "Toreyin"
            },
            {
                "id": 37071711000,
                "preferredName": "Jennifer Hasler",
                "firstName": "Jennifer",
                "lastName": "Hasler"
            },
            {
                "id": 37086168604,
                "preferredName": "Aishwarya Natarajan",
                "firstName": "Aishwarya",
                "lastName": "Natarajan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2837030",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8372621",
        "articleTitle": "A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization",
        "volume": "26",
        "issue": "10",
        "startPage": "2175",
        "endPage": "2179",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085470184,
                "preferredName": "Lei Qiu",
                "firstName": "Lei",
                "lastName": "Qiu"
            },
            {
                "id": 37086464924,
                "preferredName": "Chuanshi Yang",
                "firstName": "Chuanshi",
                "lastName": "Yang"
            },
            {
                "id": 37653872300,
                "preferredName": "Keping Wang",
                "firstName": "Keping",
                "lastName": "Wang"
            },
            {
                "id": 37281046000,
                "preferredName": "Yuanjin Zheng",
                "firstName": "Yuanjin",
                "lastName": "Zheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2832051",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8357972",
        "articleTitle": "A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair",
        "volume": "26",
        "issue": "10",
        "startPage": "2185",
        "endPage": "2189",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085368562,
                "preferredName": "Yonghong Tao",
                "firstName": "Yonghong",
                "lastName": "Tao"
            },
            {
                "id": 37275570600,
                "preferredName": "Andreas Hierlemann",
                "firstName": "Andreas",
                "lastName": "Hierlemann"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2761403",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8097032",
        "articleTitle": "A 2- $\\mu \\text{s}$ Fast-Response Step-Up Converter With Efficiency-Enhancement Techniques Suitable for Cluster-Based Wireless Sensor Networks",
        "volume": "26",
        "issue": "1",
        "startPage": "216",
        "endPage": "220",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275285800,
                "preferredName": "Yuh-Shyan Hwang",
                "firstName": "Yuh-Shyan",
                "lastName": "Hwang"
            },
            {
                "id": 37280667500,
                "preferredName": "Jiann-Jong Chen",
                "firstName": "Jiann-Jong",
                "lastName": "Chen"
            },
            {
                "id": 37086124775,
                "preferredName": "Rong-Lian Shih",
                "firstName": "Rong-Lian",
                "lastName": "Shih"
            },
            {
                "id": 37085350872,
                "preferredName": "Yi-Tsen Ku",
                "firstName": "Yi-Tsen",
                "lastName": "Ku"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2752298",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8051270",
        "articleTitle": "An Area-Efficient BIRA With 1-D Spare Segments",
        "volume": "26",
        "issue": "1",
        "startPage": "206",
        "endPage": "210",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37715265000,
                "preferredName": "Donghyun Kim",
                "firstName": "Donghyun",
                "lastName": "Kim"
            },
            {
                "id": 37085674660,
                "preferredName": "Hayoung Lee",
                "firstName": "Hayoung",
                "lastName": "Lee"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2826440",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8345330",
        "articleTitle": "Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits",
        "volume": "26",
        "issue": "9",
        "startPage": "1807",
        "endPage": "1811",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37706240000,
                "preferredName": "Cecilia Gimeno",
                "firstName": "Cecilia",
                "lastName": "Gimeno"
            },
            {
                "id": 37543284400,
                "preferredName": "David Bol",
                "firstName": "David",
                "lastName": "Bol"
            },
            {
                "id": 37268455200,
                "preferredName": "Denis Flandre",
                "firstName": "Denis",
                "lastName": "Flandre"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2845859",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8396274",
        "articleTitle": "A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation",
        "volume": "26",
        "issue": "10",
        "startPage": "2170",
        "endPage": "2174",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086447346,
                "preferredName": "Youngwoo Jo",
                "firstName": "Youngwoo",
                "lastName": "Jo"
            },
            {
                "id": 37089443088,
                "preferredName": "Hyojun Kim",
                "firstName": "Hyojun",
                "lastName": "Kim"
            },
            {
                "id": 37281326300,
                "preferredName": "Seonghwan Cho",
                "firstName": "Seonghwan",
                "lastName": "Cho"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2841058",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8374990",
        "articleTitle": "A 2-MHz BW 82-dB DR Continuous-Time Delta\u2013Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation",
        "volume": "26",
        "issue": "10",
        "startPage": "1999",
        "endPage": "2006",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37069777300,
                "preferredName": "Susie Kim",
                "firstName": "Susie",
                "lastName": "Kim"
            },
            {
                "id": 38542666600,
                "preferredName": "Seung-In Na",
                "firstName": "Seung-In",
                "lastName": "Na"
            },
            {
                "id": 37086018267,
                "preferredName": "Youngtae Yang",
                "firstName": "Youngtae",
                "lastName": "Yang"
            },
            {
                "id": 37279281600,
                "preferredName": "Suhwan Kim",
                "firstName": "Suhwan",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2821134",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8341809",
        "articleTitle": "A DfT Insertion Methodology to Scannable Q-Flop Elements",
        "volume": "26",
        "issue": "8",
        "startPage": "1609",
        "endPage": "1612",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085577703,
                "preferredName": "Leonardo R. Juracy",
                "firstName": "Leonardo R.",
                "lastName": "Juracy"
            },
            {
                "id": 38070554700,
                "preferredName": "Matheus T. Moreira",
                "firstName": "Matheus T.",
                "lastName": "Moreira"
            },
            {
                "id": 37085530919,
                "preferredName": "Felipe A. Kuentzer",
                "firstName": "Felipe A.",
                "lastName": "Kuentzer"
            },
            {
                "id": 37265070500,
                "preferredName": "Alexandre M. Amory",
                "firstName": "Alexandre M.",
                "lastName": "Amory"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2791528",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8269407",
        "articleTitle": "Current Optimized Coset Coding for Efficient RRAM Programming",
        "volume": "26",
        "issue": "5",
        "startPage": "1000",
        "endPage": "1004",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086076183,
                "preferredName": "Supriya Chakraborty",
                "firstName": "Supriya",
                "lastName": "Chakraborty"
            },
            {
                "id": 37086078981,
                "preferredName": "Tinish Bhattacharya",
                "firstName": "Tinish",
                "lastName": "Bhattacharya"
            },
            {
                "id": 37902980300,
                "preferredName": "Manan Suri",
                "firstName": "Manan",
                "lastName": "Suri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2852751",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8419736",
        "articleTitle": "Study on a Low-Complexity ECG Compression Scheme With Two-Tier Sensors",
        "volume": "26",
        "issue": "10",
        "startPage": "2155",
        "endPage": "2159",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37071786100,
                "preferredName": "Pengda Huang",
                "firstName": "Pengda",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2844728",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8392753",
        "articleTitle": "Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion",
        "volume": "26",
        "issue": "10",
        "startPage": "2165",
        "endPage": "2169",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37973336100,
                "preferredName": "Tejinder Singh Sandhu",
                "firstName": "Tejinder Singh",
                "lastName": "Sandhu"
            },
            {
                "id": 38356570700,
                "preferredName": "Kamal El-Sankary",
                "firstName": "Kamal",
                "lastName": "El-Sankary"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2776954",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8241447",
        "articleTitle": "Computing in Memory With Spin-Transfer Torque Magnetic RAM",
        "volume": "26",
        "issue": "3",
        "startPage": "470",
        "endPage": "483",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085786568,
                "preferredName": "Shubham Jain",
                "firstName": "Shubham",
                "lastName": "Jain"
            },
            {
                "id": 37085411667,
                "preferredName": "Ashish Ranjan",
                "firstName": "Ashish",
                "lastName": "Ranjan"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2815603",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8330049",
        "articleTitle": "Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA",
        "volume": "26",
        "issue": "7",
        "startPage": "1354",
        "endPage": "1367",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085632674,
                "preferredName": "Yufei Ma",
                "firstName": "Yufei",
                "lastName": "Ma"
            },
            {
                "id": 37277285000,
                "preferredName": "Yu Cao",
                "firstName": "Yu",
                "lastName": "Cao"
            },
            {
                "id": 37282528500,
                "preferredName": "Sarma Vrudhula",
                "firstName": "Sarma",
                "lastName": "Vrudhula"
            },
            {
                "id": 37085457143,
                "preferredName": "Jae-sun Seo",
                "firstName": "Jae-sun",
                "lastName": "Seo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2820999",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8338334",
        "articleTitle": "Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates",
        "volume": "26",
        "issue": "8",
        "startPage": "1481",
        "endPage": "1493",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086421376,
                "preferredName": "Hamed Naseri",
                "firstName": "Hamed",
                "lastName": "Naseri"
            },
            {
                "id": 37586783700,
                "preferredName": "Somayeh Timarchi",
                "firstName": "Somayeh",
                "lastName": "Timarchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2767858",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8105832",
        "articleTitle": "Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers",
        "volume": "26",
        "issue": "3",
        "startPage": "421",
        "endPage": "430",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086278407,
                "preferredName": "Vasileios Leon",
                "firstName": "Vasileios",
                "lastName": "Leon"
            },
            {
                "id": 37074666700,
                "preferredName": "Georgios Zervakis",
                "firstName": "Georgios",
                "lastName": "Zervakis"
            },
            {
                "id": 37271305000,
                "preferredName": "Dimitrios Soudris",
                "firstName": "Dimitrios",
                "lastName": "Soudris"
            },
            {
                "id": 37283956600,
                "preferredName": "Kiamal Pekmestzi",
                "firstName": "Kiamal",
                "lastName": "Pekmestzi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2819190",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8402126",
        "articleTitle": "ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration",
        "volume": "26",
        "issue": "12",
        "startPage": "2781",
        "endPage": "2794",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085888591,
                "preferredName": "Yun Long",
                "firstName": "Yun",
                "lastName": "Long"
            },
            {
                "id": 37085794534,
                "preferredName": "Taesik Na",
                "firstName": "Taesik",
                "lastName": "Na"
            },
            {
                "id": 37278557500,
                "preferredName": "Saibal Mukhopadhyay",
                "firstName": "Saibal",
                "lastName": "Mukhopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2784783",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8253829",
        "articleTitle": "A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design",
        "volume": "26",
        "issue": "4",
        "startPage": "792",
        "endPage": "802",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086170872,
                "preferredName": "Hakki Mert Torun",
                "firstName": "Hakki Mert",
                "lastName": "Torun"
            },
            {
                "id": 37275519500,
                "preferredName": "Madhavan Swaminathan",
                "firstName": "Madhavan",
                "lastName": "Swaminathan"
            },
            {
                "id": 37086350342,
                "preferredName": "Anto Kavungal Davis",
                "firstName": "Anto",
                "lastName": "Kavungal Davis"
            },
            {
                "id": 37086045025,
                "preferredName": "Mohamed Lamine Faycal Bellaredj",
                "firstName": "Mohamed Lamine Faycal",
                "lastName": "Bellaredj"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2825145",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8392465",
        "articleTitle": "Accelerating Convolutional Neural Network With FFT on Embedded Hardware",
        "volume": "26",
        "issue": "9",
        "startPage": "1737",
        "endPage": "1749",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072528200,
                "preferredName": "Tahmid Abtahi",
                "firstName": "Tahmid",
                "lastName": "Abtahi"
            },
            {
                "id": 38468540900,
                "preferredName": "Colin Shea",
                "firstName": "Colin",
                "lastName": "Shea"
            },
            {
                "id": 37085531629,
                "preferredName": "Amey Kulkarni",
                "firstName": "Amey",
                "lastName": "Kulkarni"
            },
            {
                "id": 37392295000,
                "preferredName": "Tinoosh Mohsenin",
                "firstName": "Tinoosh",
                "lastName": "Mohsenin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2833037",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8360153",
        "articleTitle": "A Low-Power High-Speed Comparator for Precise Applications",
        "volume": "26",
        "issue": "10",
        "startPage": "2038",
        "endPage": "2049",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37946421900,
                "preferredName": "Ata Khorami",
                "firstName": "Ata",
                "lastName": "Khorami"
            },
            {
                "id": 37273251200,
                "preferredName": "Mohammad Sharifkhani",
                "firstName": "Mohammad",
                "lastName": "Sharifkhani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2797019",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8290974",
        "articleTitle": "Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test",
        "volume": "26",
        "issue": "5",
        "startPage": "818",
        "endPage": "830",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38075528400,
                "preferredName": "Ujjwal Guin",
                "firstName": "Ujjwal",
                "lastName": "Guin"
            },
            {
                "id": 37086187105,
                "preferredName": "Ziqi Zhou",
                "firstName": "Ziqi",
                "lastName": "Zhou"
            },
            {
                "id": 37276142100,
                "preferredName": "Adit Singh",
                "firstName": "Adit",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2763171",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8091016",
        "articleTitle": "A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar",
        "volume": "26",
        "issue": "2",
        "startPage": "355",
        "endPage": "366",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086107591,
                "preferredName": "Rahul Gharpinde",
                "firstName": "Rahul",
                "lastName": "Gharpinde"
            },
            {
                "id": 37086105722,
                "preferredName": "Phrangboklang Lynton Thangkhiew",
                "firstName": "Phrangboklang Lynton",
                "lastName": "Thangkhiew"
            },
            {
                "id": 37393685400,
                "preferredName": "Kamalika Datta",
                "firstName": "Kamalika",
                "lastName": "Datta"
            },
            {
                "id": 37269313300,
                "preferredName": "Indranil Sengupta",
                "firstName": "Indranil",
                "lastName": "Sengupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2770163",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8120141",
        "articleTitle": "Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms",
        "volume": "26",
        "issue": "3",
        "startPage": "544",
        "endPage": "557",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086122788,
                "preferredName": "Ganapati Bhat",
                "firstName": "Ganapati",
                "lastName": "Bhat"
            },
            {
                "id": 37085382187,
                "preferredName": "Gaurav Singla",
                "firstName": "Gaurav",
                "lastName": "Singla"
            },
            {
                "id": 37085396289,
                "preferredName": "Ali K. Unver",
                "firstName": "Ali K.",
                "lastName": "Unver"
            },
            {
                "id": 37265874800,
                "preferredName": "Umit Y. Ogras",
                "firstName": "Umit Y.",
                "lastName": "Ogras"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2805470",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8306516",
        "articleTitle": "Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM",
        "volume": "26",
        "issue": "12",
        "startPage": "2599",
        "endPage": "2607",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37346759100,
                "preferredName": "Alessandro Grossi",
                "firstName": "Alessandro",
                "lastName": "Grossi"
            },
            {
                "id": 37296942800,
                "preferredName": "Elisa Vianello",
                "firstName": "Elisa",
                "lastName": "Vianello"
            },
            {
                "id": 37397410700,
                "preferredName": "Cristian Zambelli",
                "firstName": "Cristian",
                "lastName": "Zambelli"
            },
            {
                "id": 37085354196,
                "preferredName": "Pablo Royer",
                "firstName": "Pablo",
                "lastName": "Royer"
            },
            {
                "id": 37408065600,
                "preferredName": "Jean-Philippe Noel",
                "firstName": "Jean-Philippe",
                "lastName": "Noel"
            },
            {
                "id": 37408563300,
                "preferredName": "Bastien Giraud",
                "firstName": "Bastien",
                "lastName": "Giraud"
            },
            {
                "id": 37268200500,
                "preferredName": "Luca Perniola",
                "firstName": "Luca",
                "lastName": "Perniola"
            },
            {
                "id": 37282751100,
                "preferredName": "Piero Olivo",
                "firstName": "Piero",
                "lastName": "Olivo"
            },
            {
                "id": 37085784799,
                "preferredName": "Etienne Nowak",
                "firstName": "Etienne",
                "lastName": "Nowak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2766925",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8113527",
        "articleTitle": "A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing",
        "volume": "26",
        "issue": "2",
        "startPage": "329",
        "endPage": "340",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085659582,
                "preferredName": "Reza Ghanaatian",
                "firstName": "Reza",
                "lastName": "Ghanaatian"
            },
            {
                "id": 38491521100,
                "preferredName": "Alexios Balatsoukas-Stimming",
                "firstName": "Alexios",
                "lastName": "Balatsoukas-Stimming"
            },
            {
                "id": 37086046474,
                "preferredName": "Thomas Christoph M\u00fcller",
                "firstName": "Thomas Christoph",
                "lastName": "M\u00fcller"
            },
            {
                "id": 38244336200,
                "preferredName": "Michael Meidlinger",
                "firstName": "Michael",
                "lastName": "Meidlinger"
            },
            {
                "id": 37284513500,
                "preferredName": "Gerald Matz",
                "firstName": "Gerald",
                "lastName": "Matz"
            },
            {
                "id": 37569751900,
                "preferredName": "Adam Teman",
                "firstName": "Adam",
                "lastName": "Teman"
            },
            {
                "id": 37268709200,
                "preferredName": "Andreas Burg",
                "firstName": "Andreas",
                "lastName": "Burg"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2859939",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8438487",
        "articleTitle": "Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications",
        "volume": "26",
        "issue": "11",
        "startPage": "2530",
        "endPage": "2541",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086490004,
                "preferredName": "Masoud Pashaeifar",
                "firstName": "Masoud",
                "lastName": "Pashaeifar"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2767624",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8103902",
        "articleTitle": "An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks",
        "volume": "26",
        "issue": "2",
        "startPage": "280",
        "endPage": "293",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086294867,
                "preferredName": "Yizhi Wang",
                "firstName": "Yizhi",
                "lastName": "Wang"
            },
            {
                "id": 38247795900,
                "preferredName": "Jun Lin",
                "firstName": "Jun",
                "lastName": "Lin"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2812214",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8327916",
        "articleTitle": "Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences",
        "volume": "26",
        "issue": "7",
        "startPage": "1326",
        "endPage": "1339",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086121266,
                "preferredName": "Siting Liu",
                "firstName": "Siting",
                "lastName": "Liu"
            },
            {
                "id": 37556260600,
                "preferredName": "Jie Han",
                "firstName": "Jie",
                "lastName": "Han"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2822300",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8338366",
        "articleTitle": "Low-Cost Sorting Network Circuits Using Unary Processing",
        "volume": "26",
        "issue": "8",
        "startPage": "1471",
        "endPage": "1480",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085626291,
                "preferredName": "M. Hassan Najafi",
                "firstName": "M. Hassan",
                "lastName": "Najafi"
            },
            {
                "id": 37276950200,
                "preferredName": "David. J. Lilja",
                "firstName": "David. J.",
                "lastName": "Lilja"
            },
            {
                "id": 37346749600,
                "preferredName": "Marc D. Riedel",
                "firstName": "Marc D.",
                "lastName": "Riedel"
            },
            {
                "id": 38534813500,
                "preferredName": "Kia Bazargan",
                "firstName": "Kia",
                "lastName": "Bazargan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2834499",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8370238",
        "articleTitle": "Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review",
        "volume": "26",
        "issue": "10",
        "startPage": "2085",
        "endPage": "2098",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085683938,
                "preferredName": "Ahmad Hassan",
                "firstName": "Ahmad",
                "lastName": "Hassan"
            },
            {
                "id": 37276922900,
                "preferredName": "Yvon Savaria",
                "firstName": "Yvon",
                "lastName": "Savaria"
            },
            {
                "id": 37276702600,
                "preferredName": "Mohamad Sawan",
                "firstName": "Mohamad",
                "lastName": "Sawan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2803081",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8304599",
        "articleTitle": "A Simple Yet Efficient Accuracy-Configurable Adder Design",
        "volume": "26",
        "issue": "6",
        "startPage": "1112",
        "endPage": "1125",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086025114,
                "preferredName": "Wenbin Xu",
                "firstName": "Wenbin",
                "lastName": "Xu"
            },
            {
                "id": 37276061900,
                "preferredName": "Sachin S. Sapatnekar",
                "firstName": "Sachin S.",
                "lastName": "Sapatnekar"
            },
            {
                "id": 37278204300,
                "preferredName": "Jiang Hu",
                "firstName": "Jiang",
                "lastName": "Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2829918",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8355733",
        "articleTitle": "Neuromorphic Vision Hybrid RRAM-CMOS Architecture",
        "volume": "26",
        "issue": "12",
        "startPage": "2816",
        "endPage": "2829",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085814242,
                "preferredName": "Jason Kamran Eshraghian",
                "firstName": "Jason Kamran",
                "lastName": "Eshraghian"
            },
            {
                "id": 37279029100,
                "preferredName": "Kyoungrok Cho",
                "firstName": "Kyoungrok",
                "lastName": "Cho"
            },
            {
                "id": 37085579861,
                "preferredName": "Ciyan Zheng",
                "firstName": "Ciyan",
                "lastName": "Zheng"
            },
            {
                "id": 37085566477,
                "preferredName": "Minho Nam",
                "firstName": "Minho",
                "lastName": "Nam"
            },
            {
                "id": 37278163000,
                "preferredName": "Herbert Ho-Ching Iu",
                "firstName": "Herbert Ho-Ching",
                "lastName": "Iu"
            },
            {
                "id": 37085447555,
                "preferredName": "Wen Lei",
                "firstName": "Wen",
                "lastName": "Lei"
            },
            {
                "id": 37326970400,
                "preferredName": "Kamran Eshraghian",
                "firstName": "Kamran",
                "lastName": "Eshraghian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2837220",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8370138",
        "articleTitle": "Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications",
        "volume": "26",
        "issue": "10",
        "startPage": "2132",
        "endPage": "2142",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38273323300,
                "preferredName": "Joaqu\u00edn Gracia-Mor\u00e1n",
                "firstName": "Joaqu\u00edn",
                "lastName": "Gracia-Mor\u00e1n"
            },
            {
                "id": 38273697200,
                "preferredName": "Luis J. Saiz-Adalid",
                "firstName": "Luis J.",
                "lastName": "Saiz-Adalid"
            },
            {
                "id": 38272767100,
                "preferredName": "Daniel Gil-Tom\u00e1s",
                "firstName": "Daniel",
                "lastName": "Gil-Tom\u00e1s"
            },
            {
                "id": 38271837400,
                "preferredName": "Pedro J. Gil-Vicente",
                "firstName": "Pedro J.",
                "lastName": "Gil-Vicente"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2856362",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8423431",
        "articleTitle": "Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error",
        "volume": "26",
        "issue": "11",
        "startPage": "2572",
        "endPage": "2576",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085347230,
                "preferredName": "Vojtech Mrazek",
                "firstName": "Vojtech",
                "lastName": "Mrazek"
            },
            {
                "id": 37391766000,
                "preferredName": "Zdenek Vasicek",
                "firstName": "Zdenek",
                "lastName": "Vasicek"
            },
            {
                "id": 37272319600,
                "preferredName": "Lukas Sekanina",
                "firstName": "Lukas",
                "lastName": "Sekanina"
            },
            {
                "id": 37085812196,
                "preferredName": "Honglan Jiang",
                "firstName": "Honglan",
                "lastName": "Jiang"
            },
            {
                "id": 37556260600,
                "preferredName": "Jie Han",
                "firstName": "Jie",
                "lastName": "Han"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2863706",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8450627",
        "articleTitle": "A 0.9-nW, 101-Hz, and 46.3- $\\mu$ Vrms IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads",
        "volume": "26",
        "issue": "11",
        "startPage": "2290",
        "endPage": "2298",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299509800,
                "preferredName": "Chutham Sawigun",
                "firstName": "Chutham",
                "lastName": "Sawigun"
            },
            {
                "id": 37569909800,
                "preferredName": "Surachoke Thanapitak",
                "firstName": "Surachoke",
                "lastName": "Thanapitak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2787754",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8259507",
        "articleTitle": "The Cat and Mouse in Split Manufacturing",
        "volume": "26",
        "issue": "5",
        "startPage": "805",
        "endPage": "817",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086173541,
                "preferredName": "Yujie Wang",
                "firstName": "Yujie",
                "lastName": "Wang"
            },
            {
                "id": 37085842622,
                "preferredName": "Pu Chen",
                "firstName": "Pu",
                "lastName": "Chen"
            },
            {
                "id": 37278204300,
                "preferredName": "Jiang Hu",
                "firstName": "Jiang",
                "lastName": "Hu"
            },
            {
                "id": 37086045579,
                "preferredName": "Guofeng Li",
                "firstName": "Guofeng",
                "lastName": "Li"
            },
            {
                "id": 37542437600,
                "preferredName": "Jeyavijayan Rajendran",
                "firstName": "Jeyavijayan",
                "lastName": "Rajendran"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2800707",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8301538",
        "articleTitle": "Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method",
        "volume": "26",
        "issue": "5",
        "startPage": "969",
        "endPage": "980",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085838027,
                "preferredName": "Chase Cook",
                "firstName": "Chase",
                "lastName": "Cook"
            },
            {
                "id": 37085835987,
                "preferredName": "Zeyu Sun",
                "firstName": "Zeyu",
                "lastName": "Sun"
            },
            {
                "id": 37325362800,
                "preferredName": "Ertugrul Demircan",
                "firstName": "Ertugrul",
                "lastName": "Demircan"
            },
            {
                "id": 37086038248,
                "preferredName": "Mehul D. Shroff",
                "firstName": "Mehul D.",
                "lastName": "Shroff"
            },
            {
                "id": 37279974400,
                "preferredName": "Sheldon X.-D. Tan",
                "firstName": "Sheldon X.-D.",
                "lastName": "Tan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2766361",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8100640",
        "articleTitle": "Extending 3-bit Burst Error-Correction Codes With Quadruple Adjacent Error Correction",
        "volume": "26",
        "issue": "2",
        "startPage": "221",
        "endPage": "229",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085581802,
                "preferredName": "Jiaqiang Li",
                "firstName": "Jiaqiang",
                "lastName": "Li"
            },
            {
                "id": 37393409900,
                "preferredName": "Pedro Reviriego",
                "firstName": "Pedro",
                "lastName": "Reviriego"
            },
            {
                "id": 37539977500,
                "preferredName": "Liyi Xiao",
                "firstName": "Liyi",
                "lastName": "Xiao"
            },
            {
                "id": 37540626100,
                "preferredName": "Costas Argyrides",
                "firstName": "Costas",
                "lastName": "Argyrides"
            },
            {
                "id": 37085581770,
                "preferredName": "Jie Li",
                "firstName": "Jie",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2815025",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8330025",
        "articleTitle": "A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays",
        "volume": "26",
        "issue": "12",
        "startPage": "2795",
        "endPage": "2805",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085520087,
                "preferredName": "Jafar Shamsi",
                "firstName": "Jafar",
                "lastName": "Shamsi"
            },
            {
                "id": 37323703000,
                "preferredName": "Karim Mohammadi",
                "firstName": "Karim",
                "lastName": "Mohammadi"
            },
            {
                "id": 37393845400,
                "preferredName": "Shahriar B. Shokouhi",
                "firstName": "Shahriar B.",
                "lastName": "Shokouhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2845369",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8392773",
        "articleTitle": "A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices",
        "volume": "26",
        "issue": "10",
        "startPage": "2050",
        "endPage": "2060",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086063090,
                "preferredName": "Kyoohyun Noh",
                "firstName": "Kyoohyun",
                "lastName": "Noh"
            },
            {
                "id": 37085438545,
                "preferredName": "Judy Amanor-Boadu",
                "firstName": "Judy",
                "lastName": "Amanor-Boadu"
            },
            {
                "id": 37085491330,
                "preferredName": "Minglei Zhang",
                "firstName": "Minglei",
                "lastName": "Zhang"
            },
            {
                "id": 37269843200,
                "preferredName": "Edgar S\u00e1nchez-Sinencio",
                "firstName": "Edgar",
                "lastName": "S\u00e1nchez-Sinencio"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2830365",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8365129",
        "articleTitle": "A Highly Efficient Composite Class-AB\u2013AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads",
        "volume": "26",
        "issue": "10",
        "startPage": "2061",
        "endPage": "2072",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37541466700,
                "preferredName": "Shirin Pourashraf",
                "firstName": "Shirin",
                "lastName": "Pourashraf"
            },
            {
                "id": 38267435100,
                "preferredName": "Jaime Ramirez-Angulo",
                "firstName": "Jaime",
                "lastName": "Ramirez-Angulo"
            },
            {
                "id": 37270091500,
                "preferredName": "Antonio J. Lopez-Martin",
                "firstName": "Antonio J.",
                "lastName": "Lopez-Martin"
            },
            {
                "id": 38354296300,
                "preferredName": "Ramon Gonz\u00e1lez-Carvajal",
                "firstName": "Ramon",
                "lastName": "Gonz\u00e1lez-Carvajal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2806041",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8309367",
        "articleTitle": "A Reliable Strong PUF Based on Switched-Capacitor Circuit",
        "volume": "26",
        "issue": "6",
        "startPage": "1073",
        "endPage": "1083",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37536517200,
                "preferredName": "Zhangqing He",
                "firstName": "Zhangqing",
                "lastName": "He"
            },
            {
                "id": 37085487035,
                "preferredName": "Meilin Wan",
                "firstName": "Meilin",
                "lastName": "Wan"
            },
            {
                "id": 37086379875,
                "preferredName": "Jie Deng",
                "firstName": "Jie",
                "lastName": "Deng"
            },
            {
                "id": 37085744417,
                "preferredName": "Chuang Bai",
                "firstName": "Chuang",
                "lastName": "Bai"
            },
            {
                "id": 37085487138,
                "preferredName": "Kui Dai",
                "firstName": "Kui",
                "lastName": "Dai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2776561",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8207775",
        "articleTitle": "Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders",
        "volume": "26",
        "issue": "3",
        "startPage": "508",
        "endPage": "521",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085869095,
                "preferredName": "Thien Truong Nguyen-Ly",
                "firstName": "Thien Truong",
                "lastName": "Nguyen-Ly"
            },
            {
                "id": 37605871100,
                "preferredName": "Valentin Savin",
                "firstName": "Valentin",
                "lastName": "Savin"
            },
            {
                "id": 37085493961,
                "preferredName": "Khoa Le",
                "firstName": "Khoa",
                "lastName": "Le"
            },
            {
                "id": 37269103100,
                "preferredName": "David Declercq",
                "firstName": "David",
                "lastName": "Declercq"
            },
            {
                "id": 37564959200,
                "preferredName": "Fakhreddine Ghaffari",
                "firstName": "Fakhreddine",
                "lastName": "Ghaffari"
            },
            {
                "id": 37396354200,
                "preferredName": "Oana Boncalo",
                "firstName": "Oana",
                "lastName": "Boncalo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2823274",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8353834",
        "articleTitle": "CSRO-Based Reconfigurable True Random Number Generator Using RRAM",
        "volume": "26",
        "issue": "12",
        "startPage": "2661",
        "endPage": "2670",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085743164,
                "preferredName": "Rekha Govindaraj",
                "firstName": "Rekha",
                "lastName": "Govindaraj"
            },
            {
                "id": 37273380600,
                "preferredName": "Swaroop Ghosh",
                "firstName": "Swaroop",
                "lastName": "Ghosh"
            },
            {
                "id": 37273481300,
                "preferredName": "Srinivas Katkoori",
                "firstName": "Srinivas",
                "lastName": "Katkoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2835572",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8374986",
        "articleTitle": "Memristor-Based Hardware Accelerator for Image Compression",
        "volume": "26",
        "issue": "12",
        "startPage": "2749",
        "endPage": "2758",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085544769,
                "preferredName": "Yasmin Halawani",
                "firstName": "Yasmin",
                "lastName": "Halawani"
            },
            {
                "id": 37574033300,
                "preferredName": "Baker Mohammad",
                "firstName": "Baker",
                "lastName": "Mohammad"
            },
            {
                "id": 37266039000,
                "preferredName": "Mahmoud Al-Qutayri",
                "firstName": "Mahmoud",
                "lastName": "Al-Qutayri"
            },
            {
                "id": 38273305800,
                "preferredName": "Said F. Al-Sarawi",
                "firstName": "Said F.",
                "lastName": "Al-Sarawi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2796088",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8286924",
        "articleTitle": "A New Fast-Response Current-Mode Buck Converter With Improved  $I^{2}$ -Controlled Techniques",
        "volume": "26",
        "issue": "5",
        "startPage": "903",
        "endPage": "911",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280667500,
                "preferredName": "Jiann-Jong Chen",
                "firstName": "Jiann-Jong",
                "lastName": "Chen"
            },
            {
                "id": 37275285800,
                "preferredName": "Yuh-Shyan Hwang",
                "firstName": "Yuh-Shyan",
                "lastName": "Hwang"
            },
            {
                "id": 37086367301,
                "preferredName": "Jian-Han Chen",
                "firstName": "Jian-Han",
                "lastName": "Chen"
            },
            {
                "id": 37085350872,
                "preferredName": "Yi-Tsen Ku",
                "firstName": "Yi-Tsen",
                "lastName": "Ku"
            },
            {
                "id": 38468567700,
                "preferredName": "Cheng-Chieh Yu",
                "firstName": "Cheng-Chieh",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2752086",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8052499",
        "articleTitle": "A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications",
        "volume": "26",
        "issue": "1",
        "startPage": "182",
        "endPage": "195",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37589701600,
                "preferredName": "Ioannis Tsatsaragkos",
                "firstName": "Ioannis",
                "lastName": "Tsatsaragkos"
            },
            {
                "id": 37271413400,
                "preferredName": "Vassilis Paliouras",
                "firstName": "Vassilis",
                "lastName": "Paliouras"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2762630",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8097013",
        "articleTitle": "The Low Area Probing Detector as a Countermeasure Against Invasive Attacks",
        "volume": "26",
        "issue": "2",
        "startPage": "392",
        "endPage": "403",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086275336,
                "preferredName": "Michael Weiner",
                "firstName": "Michael",
                "lastName": "Weiner"
            },
            {
                "id": 37329907400,
                "preferredName": "Salvador Manich",
                "firstName": "Salvador",
                "lastName": "Manich"
            },
            {
                "id": 38276190200,
                "preferredName": "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s",
                "firstName": "Rosa",
                "lastName": "Rodr\u00edguez-Monta\u00f1\u00e9s"
            },
            {
                "id": 37389947600,
                "preferredName": "Georg Sigl",
                "firstName": "Georg",
                "lastName": "Sigl"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2820016",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8344561",
        "articleTitle": "Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method",
        "volume": "26",
        "issue": "8",
        "startPage": "1575",
        "endPage": "1579",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37290889900,
                "preferredName": "Qiang Liu",
                "firstName": "Qiang",
                "lastName": "Liu"
            },
            {
                "id": 37086419608,
                "preferredName": "Jia Liu",
                "firstName": "Jia",
                "lastName": "Liu"
            },
            {
                "id": 37085835265,
                "preferredName": "Ruoyu Sang",
                "firstName": "Ruoyu",
                "lastName": "Sang"
            },
            {
                "id": 37086419884,
                "preferredName": "Jiajun Li",
                "firstName": "Jiajun",
                "lastName": "Li"
            },
            {
                "id": 37089732828,
                "preferredName": "Tao Zhang",
                "firstName": "Tao",
                "lastName": "Zhang"
            },
            {
                "id": 37275873300,
                "preferredName": "Qijun Zhang",
                "firstName": "Qijun",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2838591",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8385174",
        "articleTitle": "A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS",
        "volume": "26",
        "issue": "10",
        "startPage": "1908",
        "endPage": "1921",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086167167,
                "preferredName": "Mario Milicevic",
                "firstName": "Mario",
                "lastName": "Milicevic"
            },
            {
                "id": 37445101500,
                "preferredName": "P. Glenn Gulak",
                "firstName": "P. Glenn",
                "lastName": "Gulak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2816914",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8327903",
        "articleTitle": "Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks",
        "volume": "26",
        "issue": "7",
        "startPage": "1368",
        "endPage": "1376",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085838604,
                "preferredName": "Davide Bellizia",
                "firstName": "Davide",
                "lastName": "Bellizia"
            },
            {
                "id": 37074321800,
                "preferredName": "Simone Bongiovanni",
                "firstName": "Simone",
                "lastName": "Bongiovanni"
            },
            {
                "id": 37423439400,
                "preferredName": "Pietro Monsurr\u00f2",
                "firstName": "Pietro",
                "lastName": "Monsurr\u00f2"
            },
            {
                "id": 37271531600,
                "preferredName": "Giuseppe Scotti",
                "firstName": "Giuseppe",
                "lastName": "Scotti"
            },
            {
                "id": 37271530500,
                "preferredName": "Alessandro Trifiletti",
                "firstName": "Alessandro",
                "lastName": "Trifiletti"
            },
            {
                "id": 38202912200,
                "preferredName": "Francesco Bruno Trotta",
                "firstName": "Francesco Bruno",
                "lastName": "Trotta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2804220",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8304653",
        "articleTitle": "A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells",
        "volume": "26",
        "issue": "6",
        "startPage": "1126",
        "endPage": "1138",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085481883,
                "preferredName": "Jun Liu",
                "firstName": "Jun",
                "lastName": "Liu"
            },
            {
                "id": 37086379798,
                "preferredName": "Beomsoo Park",
                "firstName": "Beomsoo",
                "lastName": "Park"
            },
            {
                "id": 37086379516,
                "preferredName": "Marino Guzman",
                "firstName": "Marino",
                "lastName": "Guzman"
            },
            {
                "id": 37085587486,
                "preferredName": "Ahmed Fahmy",
                "firstName": "Ahmed",
                "lastName": "Fahmy"
            },
            {
                "id": 37085499657,
                "preferredName": "Taewook Kim",
                "firstName": "Taewook",
                "lastName": "Kim"
            },
            {
                "id": 37269787500,
                "preferredName": "Nima Maghari",
                "firstName": "Nima",
                "lastName": "Maghari"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2777788",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8247273",
        "articleTitle": "Sense-Amplifier-Based Flip-Flop With Transition Completion Detection for Low-Voltage Operation",
        "volume": "26",
        "issue": "4",
        "startPage": "609",
        "endPage": "620",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38475670800,
                "preferredName": "Hanwool Jeong",
                "firstName": "Hanwool",
                "lastName": "Jeong"
            },
            {
                "id": 37085877546,
                "preferredName": "Tae Woo Oh",
                "firstName": "Tae Woo",
                "lastName": "Oh"
            },
            {
                "id": 37289035500,
                "preferredName": "Seung Chul Song",
                "firstName": "Seung Chul",
                "lastName": "Song"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2864269",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8520898",
        "articleTitle": "Approximating Beyond the Processor: Exploring Full-System Energy-Accuracy Tradeoffs in a Smart Camera System",
        "volume": "26",
        "issue": "12",
        "startPage": "2884",
        "endPage": "2897",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38232267200,
                "preferredName": "Arnab Raha",
                "firstName": "Arnab",
                "lastName": "Raha"
            },
            {
                "id": 37271022500,
                "preferredName": "Vijay Raghunathan",
                "firstName": "Vijay",
                "lastName": "Raghunathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2866188",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8463626",
        "articleTitle": "Inkjet-Printed EGFET-Based Physical Unclonable Function\u2014Design, Evaluation, and Fabrication",
        "volume": "26",
        "issue": "12",
        "startPage": "2935",
        "endPage": "2946",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37061463600,
                "preferredName": "Ahmet Turan Erozan",
                "firstName": "Ahmet Turan",
                "lastName": "Erozan"
            },
            {
                "id": 37086146418,
                "preferredName": "Gabriel Cadilha Marques",
                "firstName": "Gabriel Cadilha",
                "lastName": "Marques"
            },
            {
                "id": 37085455709,
                "preferredName": "Mohammad Saber Golanbari",
                "firstName": "Mohammad Saber",
                "lastName": "Golanbari"
            },
            {
                "id": 37085431012,
                "preferredName": "Rajendra Bishnoi",
                "firstName": "Rajendra",
                "lastName": "Bishnoi"
            },
            {
                "id": 37086143782,
                "preferredName": "Simone Dehm",
                "firstName": "Simone",
                "lastName": "Dehm"
            },
            {
                "id": 37085556435,
                "preferredName": "Jasmin Aghassi-Hagmann",
                "firstName": "Jasmin",
                "lastName": "Aghassi-Hagmann"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2822120",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8338335",
        "articleTitle": "An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\\mu$ W Peak Output Power for Health Monitoring Applications",
        "volume": "26",
        "issue": "8",
        "startPage": "1565",
        "endPage": "1574",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085866487,
                "preferredName": "Zemin Liu",
                "firstName": "Zemin",
                "lastName": "Liu"
            },
            {
                "id": 37085865642,
                "preferredName": "Yu-Pin Hsu",
                "firstName": "Yu-Pin",
                "lastName": "Hsu"
            },
            {
                "id": 38279356100,
                "preferredName": "Bassem Fahs",
                "firstName": "Bassem",
                "lastName": "Fahs"
            },
            {
                "id": 37428210600,
                "preferredName": "Mona Mostafa Hella",
                "firstName": "Mona Mostafa",
                "lastName": "Hella"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2846688",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8402124",
        "articleTitle": "A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition",
        "volume": "26",
        "issue": "10",
        "startPage": "1953",
        "endPage": "1966",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37403964500,
                "preferredName": "Xiaowen Chen",
                "firstName": "Xiaowen",
                "lastName": "Chen"
            },
            {
                "id": 37654275500,
                "preferredName": "Yuanwu Lei",
                "firstName": "Yuanwu",
                "lastName": "Lei"
            },
            {
                "id": 37308609800,
                "preferredName": "Zhonghai Lu",
                "firstName": "Zhonghai",
                "lastName": "Lu"
            },
            {
                "id": 37403389300,
                "preferredName": "Shuming Chen",
                "firstName": "Shuming",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2787562",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8259503",
        "articleTitle": "Compact 3-D-SRAM Memory With Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration",
        "volume": "26",
        "issue": "4",
        "startPage": "671",
        "endPage": "683",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085903000,
                "preferredName": "Srivatsa Srinivasa",
                "firstName": "Srivatsa",
                "lastName": "Srinivasa"
            },
            {
                "id": 37085343534,
                "preferredName": "Xueqing Li",
                "firstName": "Xueqing",
                "lastName": "Li"
            },
            {
                "id": 37420875800,
                "preferredName": "Meng-Fan Chang",
                "firstName": "Meng-Fan",
                "lastName": "Chang"
            },
            {
                "id": 37420427300,
                "preferredName": "John Sampson",
                "firstName": "John",
                "lastName": "Sampson"
            },
            {
                "id": 37279067800,
                "preferredName": "Sumeet Kumar Gupta",
                "firstName": "Sumeet Kumar",
                "lastName": "Gupta"
            },
            {
                "id": 37273383200,
                "preferredName": "Vijaykrishnan Narayanan",
                "firstName": "Vijaykrishnan",
                "lastName": "Narayanan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2797280",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8288673",
        "articleTitle": "A 0.9\u20132.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique",
        "volume": "26",
        "issue": "5",
        "startPage": "933",
        "endPage": "944",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085545463,
                "preferredName": "Zhao Zhang",
                "firstName": "Zhao",
                "lastName": "Zhang"
            },
            {
                "id": 37085813377,
                "preferredName": "Jincheng Yang",
                "firstName": "Jincheng",
                "lastName": "Yang"
            },
            {
                "id": 37085745851,
                "preferredName": "Liyuan Liu",
                "firstName": "Liyuan",
                "lastName": "Liu"
            },
            {
                "id": 37530367800,
                "preferredName": "Peng Feng",
                "firstName": "Peng",
                "lastName": "Feng"
            },
            {
                "id": 37085851169,
                "preferredName": "Jian Liu",
                "firstName": "Jian",
                "lastName": "Liu"
            },
            {
                "id": 37286754000,
                "preferredName": "Nanjian Wu",
                "firstName": "Nanjian",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2858014",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8430608",
        "articleTitle": "Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation",
        "volume": "26",
        "issue": "11",
        "startPage": "2518",
        "endPage": "2529",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085497587,
                "preferredName": "Wai-Kong Lee",
                "firstName": "Wai-Kong",
                "lastName": "Lee"
            },
            {
                "id": 37276460100,
                "preferredName": "Ramachandra Achar",
                "firstName": "Ramachandra",
                "lastName": "Achar"
            },
            {
                "id": 37276462100,
                "preferredName": "Michel S. Nakhla",
                "firstName": "Michel S.",
                "lastName": "Nakhla"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2758807",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8082787",
        "articleTitle": "An FPGA-Based Phase Measurement System",
        "volume": "26",
        "issue": "1",
        "startPage": "133",
        "endPage": "142",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085807087,
                "preferredName": "Jubin Mitra",
                "firstName": "Jubin",
                "lastName": "Mitra"
            },
            {
                "id": 37085809515,
                "preferredName": "Tapan K. Nayak",
                "firstName": "Tapan K.",
                "lastName": "Nayak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2848460",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8410585",
        "articleTitle": "An Experimental Evaluation and Analysis of Transient Voltage Fluctuations in FPGAs",
        "volume": "26",
        "issue": "10",
        "startPage": "1817",
        "endPage": "1830",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085436860,
                "preferredName": "Dennis R. E. Gnad",
                "firstName": "Dennis R. E.",
                "lastName": "Gnad"
            },
            {
                "id": 38234718900,
                "preferredName": "Fabian Oboril",
                "firstName": "Fabian",
                "lastName": "Oboril"
            },
            {
                "id": 37541746100,
                "preferredName": "Saman Kiamehr",
                "firstName": "Saman",
                "lastName": "Kiamehr"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2818978",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8347149",
        "articleTitle": "A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP)",
        "volume": "26",
        "issue": "12",
        "startPage": "2806",
        "endPage": "2815",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085644452,
                "preferredName": "Valerio Milo",
                "firstName": "Valerio",
                "lastName": "Milo"
            },
            {
                "id": 37086045915,
                "preferredName": "Giacomo Pedretti",
                "firstName": "Giacomo",
                "lastName": "Pedretti"
            },
            {
                "id": 37085644824,
                "preferredName": "Roberto Carboni",
                "firstName": "Roberto",
                "lastName": "Carboni"
            },
            {
                "id": 37396467500,
                "preferredName": "Alessandro Calderoni",
                "firstName": "Alessandro",
                "lastName": "Calderoni"
            },
            {
                "id": 37698211400,
                "preferredName": "Nirmal Ramaswamy",
                "firstName": "Nirmal",
                "lastName": "Ramaswamy"
            },
            {
                "id": 38246430500,
                "preferredName": "Stefano Ambrogio",
                "firstName": "Stefano",
                "lastName": "Ambrogio"
            },
            {
                "id": 37275690700,
                "preferredName": "Daniele Ielmini",
                "firstName": "Daniele",
                "lastName": "Ielmini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2804938",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8307465",
        "articleTitle": "Performance and Energy-Efficient Design of STT-RAM Last-Level Cache",
        "volume": "26",
        "issue": "6",
        "startPage": "1059",
        "endPage": "1072",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38062375700,
                "preferredName": "Fazal Hameed",
                "firstName": "Fazal",
                "lastName": "Hameed"
            },
            {
                "id": 37086379976,
                "preferredName": "Asif Ali Khan",
                "firstName": "Asif Ali",
                "lastName": "Khan"
            },
            {
                "id": 37392054300,
                "preferredName": "Jeronimo Castrillon",
                "firstName": "Jeronimo",
                "lastName": "Castrillon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2787664",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8275039",
        "articleTitle": "Energy- and Area-Efficient Spin\u2013Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture",
        "volume": "26",
        "issue": "4",
        "startPage": "630",
        "endPage": "638",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086035716,
                "preferredName": "Karim Ali",
                "firstName": "Karim",
                "lastName": "Ali"
            },
            {
                "id": 37086033886,
                "preferredName": "Fei Li",
                "firstName": "Fei",
                "lastName": "Li"
            },
            {
                "id": 37395049900,
                "preferredName": "Sunny Y. H. Lua",
                "firstName": "Sunny Y. H.",
                "lastName": "Lua"
            },
            {
                "id": 37273015300,
                "preferredName": "Chun-Huat Heng",
                "firstName": "Chun-Huat",
                "lastName": "Heng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2797600",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8290568",
        "articleTitle": "Stream Processing Dual-Track CGRA for Object Inference",
        "volume": "26",
        "issue": "6",
        "startPage": "1098",
        "endPage": "1111",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085824438,
                "preferredName": "Xitian Fan",
                "firstName": "Xitian",
                "lastName": "Fan"
            },
            {
                "id": 37086379319,
                "preferredName": "Di Wu",
                "firstName": "Di",
                "lastName": "Wu"
            },
            {
                "id": 37596371400,
                "preferredName": "Wei Cao",
                "firstName": "Wei",
                "lastName": "Cao"
            },
            {
                "id": 37272281200,
                "preferredName": "Wayne Luk",
                "firstName": "Wayne",
                "lastName": "Luk"
            },
            {
                "id": 37600175900,
                "preferredName": "Lingli Wang",
                "firstName": "Lingli",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2765677",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8100638",
        "articleTitle": "The Implementation of the Improved OMP for AIC Reconstruction Based on Parallel Index Selection",
        "volume": "26",
        "issue": "2",
        "startPage": "319",
        "endPage": "328",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37406047200,
                "preferredName": "Sujuan Liu",
                "firstName": "Sujuan",
                "lastName": "Liu"
            },
            {
                "id": 37086264884,
                "preferredName": "Ning Lyu",
                "firstName": "Ning",
                "lastName": "Lyu"
            },
            {
                "id": 37086283527,
                "preferredName": "Haojiang Wang",
                "firstName": "Haojiang",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2791442",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8293707",
        "articleTitle": "Performance Evaluation and Optimization of HBM-Enabled GPU for Data-Intensive Applications",
        "volume": "26",
        "issue": "5",
        "startPage": "831",
        "endPage": "840",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086183785,
                "preferredName": "Maohua Zhu",
                "firstName": "Maohua",
                "lastName": "Zhu"
            },
            {
                "id": 37086186826,
                "preferredName": "Youwei Zhuo",
                "firstName": "Youwei",
                "lastName": "Zhuo"
            },
            {
                "id": 37676580400,
                "preferredName": "Chao Wang",
                "firstName": "Chao",
                "lastName": "Wang"
            },
            {
                "id": 37279191300,
                "preferredName": "Wenguang Chen",
                "firstName": "Wenguang",
                "lastName": "Chen"
            },
            {
                "id": 37275778900,
                "preferredName": "Yuan Xie",
                "firstName": "Yuan",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2754192",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8060603",
        "articleTitle": "Efficient Analog Circuits for Boolean Satisfiability",
        "volume": "26",
        "issue": "1",
        "startPage": "155",
        "endPage": "167",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085776453,
                "preferredName": "Xunzhao Yin",
                "firstName": "Xunzhao",
                "lastName": "Yin"
            },
            {
                "id": 37294764900,
                "preferredName": "Behnam Sedighi",
                "firstName": "Behnam",
                "lastName": "Sedighi"
            },
            {
                "id": 37086268707,
                "preferredName": "Melinda Varga",
                "firstName": "Melinda",
                "lastName": "Varga"
            },
            {
                "id": 38279213200,
                "preferredName": "M\u00e1ria Ercsey-Ravasz",
                "firstName": "M\u00e1ria",
                "lastName": "Ercsey-Ravasz"
            },
            {
                "id": 37086266438,
                "preferredName": "Zolt\u00e1n Toroczkai",
                "firstName": "Zolt\u00e1n",
                "lastName": "Toroczkai"
            },
            {
                "id": 37280709800,
                "preferredName": "Xiaobo Sharon Hu",
                "firstName": "Xiaobo Sharon",
                "lastName": "Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2759731",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8074790",
        "articleTitle": "A Combined Optimization-Theoretic and Side- Channel Approach for Attacking Strong Physical Unclonable Functions",
        "volume": "26",
        "issue": "1",
        "startPage": "73",
        "endPage": "81",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086109093,
                "preferredName": "Yuntao Liu",
                "firstName": "Yuntao",
                "lastName": "Liu"
            },
            {
                "id": 37085492427,
                "preferredName": "Yang Xie",
                "firstName": "Yang",
                "lastName": "Xie"
            },
            {
                "id": 37085491295,
                "preferredName": "Chongxi Bao",
                "firstName": "Chongxi",
                "lastName": "Bao"
            },
            {
                "id": 37278954800,
                "preferredName": "Ankur Srivastava",
                "firstName": "Ankur",
                "lastName": "Srivastava"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2816023",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8327842",
        "articleTitle": "On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses",
        "volume": "26",
        "issue": "12",
        "startPage": "2842",
        "endPage": "2852",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086536596,
                "preferredName": "Hsin-Pei Wang",
                "firstName": "Hsin-Pei",
                "lastName": "Wang"
            },
            {
                "id": 37086166914,
                "preferredName": "Chia-Chun Lin",
                "firstName": "Chia-Chun",
                "lastName": "Lin"
            },
            {
                "id": 37086040066,
                "preferredName": "Chia-Cheng Wu",
                "firstName": "Chia-Cheng",
                "lastName": "Wu"
            },
            {
                "id": 37539667000,
                "preferredName": "Yung-Chih Chen",
                "firstName": "Yung-Chih",
                "lastName": "Chen"
            },
            {
                "id": 37280017100,
                "preferredName": "Chun-Yao Wang",
                "firstName": "Chun-Yao",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2849008",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8402141",
        "articleTitle": "A 12-bit 40-MS/s SAR ADC With a Fast-Binary-Window DAC Switching Scheme",
        "volume": "26",
        "issue": "10",
        "startPage": "1989",
        "endPage": "1998",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37060918100,
                "preferredName": "Yung-Hui Chung",
                "firstName": "Yung-Hui",
                "lastName": "Chung"
            },
            {
                "id": 37085860065,
                "preferredName": "Chia-Wei Yen",
                "firstName": "Chia-Wei",
                "lastName": "Yen"
            },
            {
                "id": 37086464370,
                "preferredName": "Pei-Kang Tsai",
                "firstName": "Pei-Kang",
                "lastName": "Tsai"
            },
            {
                "id": 38559864200,
                "preferredName": "Bo-Wei Chen",
                "firstName": "Bo-Wei",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2767033",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8125591",
        "articleTitle": "Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM",
        "volume": "26",
        "issue": "2",
        "startPage": "294",
        "endPage": "307",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38232267200,
                "preferredName": "Arnab Raha",
                "firstName": "Arnab",
                "lastName": "Raha"
            },
            {
                "id": 37085771158,
                "preferredName": "Akhilesh Jaiswal",
                "firstName": "Akhilesh",
                "lastName": "Jaiswal"
            },
            {
                "id": 37085747160,
                "preferredName": "Syed Shakib Sarwar",
                "firstName": "Syed Shakib",
                "lastName": "Sarwar"
            },
            {
                "id": 37085493424,
                "preferredName": "Hrishikesh Jayakumar",
                "firstName": "Hrishikesh",
                "lastName": "Jayakumar"
            },
            {
                "id": 37271022500,
                "preferredName": "Vijay Raghunathan",
                "firstName": "Vijay",
                "lastName": "Raghunathan"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2839709",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8392758",
        "articleTitle": "A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology",
        "volume": "26",
        "issue": "10",
        "startPage": "2073",
        "endPage": "2084",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37846500200,
                "preferredName": "Shila Shamsadini",
                "firstName": "Shila",
                "lastName": "Shamsadini"
            },
            {
                "id": 37270033500,
                "preferredName": "Igor M. Filanovsky",
                "firstName": "Igor M.",
                "lastName": "Filanovsky"
            },
            {
                "id": 38306809400,
                "preferredName": "Pedram Mousavi",
                "firstName": "Pedram",
                "lastName": "Mousavi"
            },
            {
                "id": 37530742500,
                "preferredName": "Kambiz Moez",
                "firstName": "Kambiz",
                "lastName": "Moez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2749967",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8039439",
        "articleTitle": "HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs",
        "volume": "26",
        "issue": "1",
        "startPage": "168",
        "endPage": "181",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085338014,
                "preferredName": "Sai Vineel Reddy Chittamuru",
                "firstName": "Sai Vineel Reddy",
                "lastName": "Chittamuru"
            },
            {
                "id": 37085375333,
                "preferredName": "Ishan G. Thakkar",
                "firstName": "Ishan G.",
                "lastName": "Thakkar"
            },
            {
                "id": 37265205600,
                "preferredName": "Sudeep Pasricha",
                "firstName": "Sudeep",
                "lastName": "Pasricha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2780522",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8247255",
        "articleTitle": "An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs",
        "volume": "26",
        "issue": "3",
        "startPage": "484",
        "endPage": "495",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086036710,
                "preferredName": "Linuo Xue",
                "firstName": "Linuo",
                "lastName": "Xue"
            },
            {
                "id": 37085475392,
                "preferredName": "Bi Wu",
                "firstName": "Bi",
                "lastName": "Wu"
            },
            {
                "id": 37086272167,
                "preferredName": "Beibei Zhang",
                "firstName": "Beibei",
                "lastName": "Zhang"
            },
            {
                "id": 37085377171,
                "preferredName": "Yuanqing Cheng",
                "firstName": "Yuanqing",
                "lastName": "Cheng"
            },
            {
                "id": 38025779900,
                "preferredName": "Peiyuan Wang",
                "firstName": "Peiyuan",
                "lastName": "Wang"
            },
            {
                "id": 37085705347,
                "preferredName": "Chando Park",
                "firstName": "Chando",
                "lastName": "Park"
            },
            {
                "id": 38191908200,
                "preferredName": "Jimmy Kan",
                "firstName": "Jimmy",
                "lastName": "Kan"
            },
            {
                "id": 37402168200,
                "preferredName": "Seung H. Kang",
                "firstName": "Seung H.",
                "lastName": "Kang"
            },
            {
                "id": 37275778900,
                "preferredName": "Yuan Xie",
                "firstName": "Yuan",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2809644",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8320535",
        "articleTitle": "High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing",
        "volume": "26",
        "issue": "12",
        "startPage": "2759",
        "endPage": "2772",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38529297900,
                "preferredName": "Advait Madhavan",
                "firstName": "Advait",
                "lastName": "Madhavan"
            },
            {
                "id": 37283546900,
                "preferredName": "Tim Sherwood",
                "firstName": "Tim",
                "lastName": "Sherwood"
            },
            {
                "id": 37295154200,
                "preferredName": "Dmitri B. Strukov",
                "firstName": "Dmitri B.",
                "lastName": "Strukov"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2753843",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8052567",
        "articleTitle": "Memory-Based Architecture for Multicharacter Aho\u2013Corasick String Matching",
        "volume": "26",
        "issue": "1",
        "startPage": "143",
        "endPage": "154",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37601054200,
                "preferredName": "Xing Wang",
                "firstName": "Xing",
                "lastName": "Wang"
            },
            {
                "id": 37275105300,
                "preferredName": "Derek Pao",
                "firstName": "Derek",
                "lastName": "Pao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2819896",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8331126",
        "articleTitle": "Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy",
        "volume": "26",
        "issue": "8",
        "startPage": "1585",
        "endPage": "1589",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072587200,
                "preferredName": "Yan Li",
                "firstName": "Yan",
                "lastName": "Li"
            },
            {
                "id": 37086420444,
                "preferredName": "Yufeng Li",
                "firstName": "Yufeng",
                "lastName": "Li"
            },
            {
                "id": 37086421617,
                "preferredName": "Han Jie",
                "firstName": "Han",
                "lastName": "Jie"
            },
            {
                "id": 37366051200,
                "preferredName": "Jianhao Hu",
                "firstName": "Jianhao",
                "lastName": "Hu"
            },
            {
                "id": 38184260900,
                "preferredName": "Fan Yang",
                "firstName": "Fan",
                "lastName": "Yang"
            },
            {
                "id": 37272246100,
                "preferredName": "Xuan Zeng",
                "firstName": "Xuan",
                "lastName": "Zeng"
            },
            {
                "id": 37272651800,
                "preferredName": "Bruce Cockburn",
                "firstName": "Bruce",
                "lastName": "Cockburn"
            },
            {
                "id": 37280671700,
                "preferredName": "Jie Chen",
                "firstName": "Jie",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2846746",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8402100",
        "articleTitle": "A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS",
        "volume": "26",
        "issue": "10",
        "startPage": "1980",
        "endPage": "1988",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086343588,
                "preferredName": "Jian Luo",
                "firstName": "Jian",
                "lastName": "Luo"
            },
            {
                "id": 38008055800,
                "preferredName": "Jing Li",
                "firstName": "Jing",
                "lastName": "Li"
            },
            {
                "id": 37408472900,
                "preferredName": "Ning Ning",
                "firstName": "Ning",
                "lastName": "Ning"
            },
            {
                "id": 37073212500,
                "preferredName": "Yang Liu",
                "firstName": "Yang",
                "lastName": "Liu"
            },
            {
                "id": 37421561500,
                "preferredName": "Qi Yu",
                "firstName": "Qi",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2837908",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8374046",
        "articleTitle": "Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks",
        "volume": "26",
        "issue": "12",
        "startPage": "2684",
        "endPage": "2695",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086530450,
                "preferredName": "Mohsen Nourazar",
                "firstName": "Mohsen",
                "lastName": "Nourazar"
            },
            {
                "id": 37567784700,
                "preferredName": "Vahid Rashtchi",
                "firstName": "Vahid",
                "lastName": "Rashtchi"
            },
            {
                "id": 37400306000,
                "preferredName": "Ali Azarpeyvand",
                "firstName": "Ali",
                "lastName": "Azarpeyvand"
            },
            {
                "id": 38276265500,
                "preferredName": "Farshad Merrikh-Bayat",
                "firstName": "Farshad",
                "lastName": "Merrikh-Bayat"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2865404",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8463579",
        "articleTitle": "A Hybrid Design Automation Tool for SAR ADCs in IoT",
        "volume": "26",
        "issue": "12",
        "startPage": "2853",
        "endPage": "2862",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38466700100,
                "preferredName": "Ming Ding",
                "firstName": "Ming",
                "lastName": "Ding"
            },
            {
                "id": 37299089900,
                "preferredName": "Pieter Harpe",
                "firstName": "Pieter",
                "lastName": "Harpe"
            },
            {
                "id": 37086371887,
                "preferredName": "Guibin Chen",
                "firstName": "Guibin",
                "lastName": "Chen"
            },
            {
                "id": 38494824900,
                "preferredName": "Benjamin Busze",
                "firstName": "Benjamin",
                "lastName": "Busze"
            },
            {
                "id": 37695323400,
                "preferredName": "Yao-Hong Liu",
                "firstName": "Yao-Hong",
                "lastName": "Liu"
            },
            {
                "id": 37529238700,
                "preferredName": "Christian Bachmann",
                "firstName": "Christian",
                "lastName": "Bachmann"
            },
            {
                "id": 37275489300,
                "preferredName": "Kathleen Philips",
                "firstName": "Kathleen",
                "lastName": "Philips"
            },
            {
                "id": 37275492800,
                "preferredName": "Arthur van Roermund",
                "firstName": "Arthur",
                "lastName": "van Roermund"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2801302",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8301582",
        "articleTitle": "Symmetric 2-D-Memory Access to Multidimensional Data",
        "volume": "26",
        "issue": "6",
        "startPage": "1040",
        "endPage": "1050",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085846206,
                "preferredName": "Sumitha George",
                "firstName": "Sumitha",
                "lastName": "George"
            },
            {
                "id": 37085343534,
                "preferredName": "Xueqing Li",
                "firstName": "Xueqing",
                "lastName": "Li"
            },
            {
                "id": 37086379827,
                "preferredName": "Minli Julie Liao",
                "firstName": "Minli Julie",
                "lastName": "Liao"
            },
            {
                "id": 37085341005,
                "preferredName": "Kaisheng Ma",
                "firstName": "Kaisheng",
                "lastName": "Ma"
            },
            {
                "id": 37085903000,
                "preferredName": "Srivatsa Srinivasa",
                "firstName": "Srivatsa",
                "lastName": "Srinivasa"
            },
            {
                "id": 37085785435,
                "preferredName": "Karthik Mohan",
                "firstName": "Karthik",
                "lastName": "Mohan"
            },
            {
                "id": 37085589751,
                "preferredName": "Ahmedullah Aziz",
                "firstName": "Ahmedullah",
                "lastName": "Aziz"
            },
            {
                "id": 37420427300,
                "preferredName": "John Sampson",
                "firstName": "John",
                "lastName": "Sampson"
            },
            {
                "id": 37279067800,
                "preferredName": "Sumeet Kumar Gupta",
                "firstName": "Sumeet Kumar",
                "lastName": "Gupta"
            },
            {
                "id": 37273383200,
                "preferredName": "Vijaykrishnan Narayanan",
                "firstName": "Vijaykrishnan",
                "lastName": "Narayanan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2775646",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8171205",
        "articleTitle": "Basic-Set Trellis Min\u2013Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields",
        "volume": "26",
        "issue": "3",
        "startPage": "496",
        "endPage": "507",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086319916,
                "preferredName": "Huyen Pham Thi",
                "firstName": "Huyen",
                "lastName": "Pham Thi"
            },
            {
                "id": 37280126500,
                "preferredName": "Hanho Lee",
                "firstName": "Hanho",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2828165",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8352130",
        "articleTitle": "Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification",
        "volume": "26",
        "issue": "9",
        "startPage": "1750",
        "endPage": "1762",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085997060,
                "preferredName": "Subrahmanyam Mula",
                "firstName": "Subrahmanyam",
                "lastName": "Mula"
            },
            {
                "id": 37085414574,
                "preferredName": "Vinay Chakravarthi Gogineni",
                "firstName": "Vinay Chakravarthi",
                "lastName": "Gogineni"
            },
            {
                "id": 37265601900,
                "preferredName": "Anindya Sundar Dhar",
                "firstName": "Anindya Sundar",
                "lastName": "Dhar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2753139",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8052534",
        "articleTitle": "Sparse Regression Driven Mixture Importance Sampling for Memory Design",
        "volume": "26",
        "issue": "1",
        "startPage": "63",
        "endPage": "72",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468662900,
                "preferredName": "Maria Malik",
                "firstName": "Maria",
                "lastName": "Malik"
            },
            {
                "id": 37273934800,
                "preferredName": "Rajiv V. Joshi",
                "firstName": "Rajiv V.",
                "lastName": "Joshi"
            },
            {
                "id": 37282284500,
                "preferredName": "Rouwaida Kanj",
                "firstName": "Rouwaida",
                "lastName": "Kanj"
            },
            {
                "id": 38514441300,
                "preferredName": "Shupeng Sun",
                "firstName": "Shupeng",
                "lastName": "Sun"
            },
            {
                "id": 37398927100,
                "preferredName": "Houman Homayoun",
                "firstName": "Houman",
                "lastName": "Homayoun"
            },
            {
                "id": 38240540300,
                "preferredName": "Tong Li",
                "firstName": "Tong",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2861820",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8434239",
        "articleTitle": "Lifetime Reliability-Aware Digital Synthesis",
        "volume": "26",
        "issue": "11",
        "startPage": "2205",
        "endPage": "2216",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086106178,
                "preferredName": "Shengyu Duan",
                "firstName": "Shengyu",
                "lastName": "Duan"
            },
            {
                "id": 37270830700,
                "preferredName": "Mark Zwolinski",
                "firstName": "Mark",
                "lastName": "Zwolinski"
            },
            {
                "id": 37601831900,
                "preferredName": "Basel Halak",
                "firstName": "Basel",
                "lastName": "Halak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2819702",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8330041",
        "articleTitle": "A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With  $I/Q$  Mismatch Calibration in 65-nm CMOS",
        "volume": "26",
        "issue": "8",
        "startPage": "1554",
        "endPage": "1564",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085350461,
                "preferredName": "Shunli Ma",
                "firstName": "Shunli",
                "lastName": "Ma"
            },
            {
                "id": 37068214300,
                "preferredName": "Ning Li",
                "firstName": "Ning",
                "lastName": "Li"
            },
            {
                "id": 37288701600,
                "preferredName": "Junyan Ren",
                "firstName": "Junyan",
                "lastName": "Ren"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2821107",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8338338",
        "articleTitle": "Parallel and Serial Computation in Nanomagnet Logic: An Overview",
        "volume": "26",
        "issue": "8",
        "startPage": "1427",
        "endPage": "1437",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085896333,
                "preferredName": "Davide Giri",
                "firstName": "Davide",
                "lastName": "Giri"
            },
            {
                "id": 37085346368,
                "preferredName": "Giovanni Causapruno",
                "firstName": "Giovanni",
                "lastName": "Causapruno"
            },
            {
                "id": 38489902200,
                "preferredName": "Fabrizio Riente",
                "firstName": "Fabrizio",
                "lastName": "Riente"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2827385",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8362958",
        "articleTitle": "Single-Chip Design for Intelligent Surveillance System",
        "volume": "26",
        "issue": "9",
        "startPage": "1637",
        "endPage": "1646",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271381400,
                "preferredName": "Tsung-Han Tsai",
                "firstName": "Tsung-Han",
                "lastName": "Tsai"
            },
            {
                "id": 37085833044,
                "preferredName": "Shih-Wei Chen",
                "firstName": "Shih-Wei",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2850044",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8412606",
        "articleTitle": "Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP",
        "volume": "26",
        "issue": "11",
        "startPage": "2504",
        "endPage": "2517",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086196257,
                "preferredName": "Xingquan Li",
                "firstName": "Xingquan",
                "lastName": "Li"
            },
            {
                "id": 38238142500,
                "preferredName": "Bei Yu",
                "firstName": "Bei",
                "lastName": "Yu"
            },
            {
                "id": 37086010345,
                "preferredName": "Jiaojiao Ou",
                "firstName": "Jiaojiao",
                "lastName": "Ou"
            },
            {
                "id": 37539228800,
                "preferredName": "Jianli Chen",
                "firstName": "Jianli",
                "lastName": "Chen"
            },
            {
                "id": 37287715900,
                "preferredName": "David Z. Pan",
                "firstName": "David Z.",
                "lastName": "Pan"
            },
            {
                "id": 37534530200,
                "preferredName": "Wenxing Zhu",
                "firstName": "Wenxing",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2856087",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8429245",
        "articleTitle": "On-Chip Power Supply Noise Suppression Through Hyperabrupt Junction Varactors",
        "volume": "26",
        "issue": "11",
        "startPage": "2230",
        "endPage": "2240",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085372145,
                "preferredName": "Divya Pathak",
                "firstName": "Divya",
                "lastName": "Pathak"
            },
            {
                "id": 37589561600,
                "preferredName": "Ioannis Savidis",
                "firstName": "Ioannis",
                "lastName": "Savidis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2812700",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8322451",
        "articleTitle": "Design Considerations for Energy-Efficient and Variation-Tolerant Nonvolatile Logic",
        "volume": "26",
        "issue": "12",
        "startPage": "2628",
        "endPage": "2640",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085374903,
                "preferredName": "Jinghua Yang",
                "firstName": "Jinghua",
                "lastName": "Yang"
            },
            {
                "id": 38556542500,
                "preferredName": "Aykut Dengi",
                "firstName": "Aykut",
                "lastName": "Dengi"
            },
            {
                "id": 37282528500,
                "preferredName": "Sarma Vrudhula",
                "firstName": "Sarma",
                "lastName": "Vrudhula"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2766362",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8100637",
        "articleTitle": "On Coding for Endurance Enhancement and Error Control of Phase Change Memories With Write Latency Reduction",
        "volume": "26",
        "issue": "2",
        "startPage": "230",
        "endPage": "238",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37323293400,
                "preferredName": "Kazuteru Namba",
                "firstName": "Kazuteru",
                "lastName": "Namba"
            },
            {
                "id": 37279999000,
                "preferredName": "Fabrizio Lombardi",
                "firstName": "Fabrizio",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2788882",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8262662",
        "articleTitle": "Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs",
        "volume": "26",
        "issue": "4",
        "startPage": "653",
        "endPage": "662",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37593691900,
                "preferredName": "Pawan Agarwal",
                "firstName": "Pawan",
                "lastName": "Agarwal"
            },
            {
                "id": 37085528710,
                "preferredName": "Jong-Hoon Kim",
                "firstName": "Jong-Hoon",
                "lastName": "Kim"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            },
            {
                "id": 37278448100,
                "preferredName": "Deukhyoun Heo",
                "firstName": "Deukhyoun",
                "lastName": "Heo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2854704",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8419290",
        "articleTitle": "Observation Points on State Variables for the Compaction of Multicycle Tests",
        "volume": "26",
        "issue": "11",
        "startPage": "2567",
        "endPage": "2571",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2817564",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8338370",
        "articleTitle": "SiMT-DSP: A Massively Multithreaded DSP Architecture",
        "volume": "26",
        "issue": "8",
        "startPage": "1413",
        "endPage": "1426",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086418508,
                "preferredName": "Ben Perach",
                "firstName": "Ben",
                "lastName": "Perach"
            },
            {
                "id": 37276935300,
                "preferredName": "Shlomo Weiss",
                "firstName": "Shlomo",
                "lastName": "Weiss"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2789467",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8260960",
        "articleTitle": "A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications",
        "volume": "26",
        "issue": "5",
        "startPage": "924",
        "endPage": "932",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072197600,
                "preferredName": "Thinh Hung Pham",
                "firstName": "Thinh Hung",
                "lastName": "Pham"
            },
            {
                "id": 38253064300,
                "preferredName": "Vinod A. Prasad",
                "firstName": "Vinod A.",
                "lastName": "Prasad"
            },
            {
                "id": 37278807500,
                "preferredName": "A. S. Madhukumar",
                "firstName": "A. S.",
                "lastName": "Madhukumar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2789520",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8260852",
        "articleTitle": "RAMON: Region-Aware Memory Controller",
        "volume": "26",
        "issue": "4",
        "startPage": "697",
        "endPage": "710",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37328845100,
                "preferredName": "Mario D. Marino",
                "firstName": "Mario D.",
                "lastName": "Marino"
            },
            {
                "id": 37420633400,
                "preferredName": "Kuan-Ching Li",
                "firstName": "Kuan-Ching",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2769125",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8113503",
        "articleTitle": "Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design",
        "volume": "26",
        "issue": "3",
        "startPage": "445",
        "endPage": "456",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37569429100,
                "preferredName": "Alok Prakash",
                "firstName": "Alok",
                "lastName": "Prakash"
            },
            {
                "id": 37359287400,
                "preferredName": "Christopher T. Clarke",
                "firstName": "Christopher T.",
                "lastName": "Clarke"
            },
            {
                "id": 37332707100,
                "preferredName": "Siew-Kei Lam",
                "firstName": "Siew-Kei",
                "lastName": "Lam"
            },
            {
                "id": 37266928200,
                "preferredName": "Thambipillai Srikanthan",
                "firstName": "Thambipillai",
                "lastName": "Srikanthan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2862154",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8438514",
        "articleTitle": "Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving",
        "volume": "26",
        "issue": "11",
        "startPage": "2217",
        "endPage": "2229",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085638769,
                "preferredName": "Yutaka Masuda",
                "firstName": "Yutaka",
                "lastName": "Masuda"
            },
            {
                "id": 37270881600,
                "preferredName": "Takao Onoye",
                "firstName": "Takao",
                "lastName": "Onoye"
            },
            {
                "id": 37268990900,
                "preferredName": "Masanori Hashimoto",
                "firstName": "Masanori",
                "lastName": "Hashimoto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2753242",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8054714",
        "articleTitle": "Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule",
        "volume": "26",
        "issue": "1",
        "startPage": "11",
        "endPage": "22",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086326697,
                "preferredName": "Laura Rozo",
                "firstName": "Laura",
                "lastName": "Rozo"
            },
            {
                "id": 37392876600,
                "preferredName": "Aaron Myles Landwehr",
                "firstName": "Aaron Myles",
                "lastName": "Landwehr"
            },
            {
                "id": 37086326970,
                "preferredName": "Yan Zheng",
                "firstName": "Yan",
                "lastName": "Zheng"
            },
            {
                "id": 37597788000,
                "preferredName": "Chengmo Yang",
                "firstName": "Chengmo",
                "lastName": "Yang"
            },
            {
                "id": 37334741200,
                "preferredName": "Guang Gao",
                "firstName": "Guang",
                "lastName": "Gao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2856080",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8423428",
        "articleTitle": "A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash",
        "volume": "26",
        "issue": "11",
        "startPage": "2322",
        "endPage": "2334",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085595584,
                "preferredName": "Shuo-Han Chen",
                "firstName": "Shuo-Han",
                "lastName": "Chen"
            },
            {
                "id": 37539666600,
                "preferredName": "Yen-Ting Chen",
                "firstName": "Yen-Ting",
                "lastName": "Chen"
            },
            {
                "id": 37537830500,
                "preferredName": "Yuan-Hao Chang",
                "firstName": "Yuan-Hao",
                "lastName": "Chang"
            },
            {
                "id": 37560315300,
                "preferredName": "Hsin-Wen Wei",
                "firstName": "Hsin-Wen",
                "lastName": "Wei"
            },
            {
                "id": 37282746600,
                "preferredName": "Wei-Kuan Shih",
                "firstName": "Wei-Kuan",
                "lastName": "Shih"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2794763",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8279489",
        "articleTitle": "An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits",
        "volume": "26",
        "issue": "5",
        "startPage": "958",
        "endPage": "968",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085664207,
                "preferredName": "Dong Wang",
                "firstName": "Dong",
                "lastName": "Wang"
            },
            {
                "id": 37273877300,
                "preferredName": "Pak Kwong Chan",
                "firstName": "Pak Kwong",
                "lastName": "Chan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2794498",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8278258",
        "articleTitle": "Adaptive Precision Cellular Nonlinear Network",
        "volume": "26",
        "issue": "5",
        "startPage": "841",
        "endPage": "854",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085349274,
                "preferredName": "Jaeha Kung",
                "firstName": "Jaeha",
                "lastName": "Kung"
            },
            {
                "id": 37085342980,
                "preferredName": "Duckhwan Kim",
                "firstName": "Duckhwan",
                "lastName": "Kim"
            },
            {
                "id": 37278557500,
                "preferredName": "Saibal Mukhopadhyay",
                "firstName": "Saibal",
                "lastName": "Mukhopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2817177",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8330053",
        "articleTitle": "On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques",
        "volume": "26",
        "issue": "7",
        "startPage": "1377",
        "endPage": "1390",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276569100,
                "preferredName": "Claude Thibeault",
                "firstName": "Claude",
                "lastName": "Thibeault"
            },
            {
                "id": 37276746500,
                "preferredName": "Ghyslain Gagnon",
                "firstName": "Ghyslain",
                "lastName": "Gagnon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2778750",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8255631",
        "articleTitle": "Identifying Single-Event Transient Location Based on Compressed Sensing",
        "volume": "26",
        "issue": "4",
        "startPage": "768",
        "endPage": "777",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085468259,
                "preferredName": "Cuiping Shao",
                "firstName": "Cuiping",
                "lastName": "Shao"
            },
            {
                "id": 37657277200,
                "preferredName": "Huiyun Li",
                "firstName": "Huiyun",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2774813",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8126827",
        "articleTitle": "Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS",
        "volume": "26",
        "issue": "3",
        "startPage": "431",
        "endPage": "444",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086102073,
                "preferredName": "Aiwen Luo",
                "firstName": "Aiwen",
                "lastName": "Luo"
            },
            {
                "id": 38235502500,
                "preferredName": "Fengwei An",
                "firstName": "Fengwei",
                "lastName": "An"
            },
            {
                "id": 37085836690,
                "preferredName": "Xiangyu Zhang",
                "firstName": "Xiangyu",
                "lastName": "Zhang"
            },
            {
                "id": 37085589660,
                "preferredName": "Lei Chen",
                "firstName": "Lei",
                "lastName": "Chen"
            },
            {
                "id": 37269154600,
                "preferredName": "Hans J\u00fcrgen Mattausch",
                "firstName": "Hans J\u00fcrgen",
                "lastName": "Mattausch"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2855959",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8421282",
        "articleTitle": "A Search Algorithm for the Worst Operation Scenario of a Cross-Point Phase-Change Memory Utilizing Particle Swarm Optimization",
        "volume": "26",
        "issue": "12",
        "startPage": "2591",
        "endPage": "2598",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085626406,
                "preferredName": "Kwangmin Kim",
                "firstName": "Kwangmin",
                "lastName": "Kim"
            },
            {
                "id": 37085499010,
                "preferredName": "Seokjoon Kang",
                "firstName": "Seokjoon",
                "lastName": "Kang"
            },
            {
                "id": 37287288800,
                "preferredName": "Jae-Yoon Sim",
                "firstName": "Jae-Yoon",
                "lastName": "Sim"
            },
            {
                "id": 37277119400,
                "preferredName": "Hong-June Park",
                "firstName": "Hong-June",
                "lastName": "Park"
            },
            {
                "id": 38570570300,
                "preferredName": "Byungsub Kim",
                "firstName": "Byungsub",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2865595",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8467341",
        "articleTitle": "Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area",
        "volume": "26",
        "issue": "11",
        "startPage": "2279",
        "endPage": "2289",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086226399,
                "preferredName": "Guan Cheng Wang",
                "firstName": "Guan Cheng",
                "lastName": "Wang"
            },
            {
                "id": 37406127300,
                "preferredName": "Yan Zhu",
                "firstName": "Yan",
                "lastName": "Zhu"
            },
            {
                "id": 37406799000,
                "preferredName": "Chi-Hang Chan",
                "firstName": "Chi-Hang",
                "lastName": "Chan"
            },
            {
                "id": 37274142800,
                "preferredName": "Seng-Pan U",
                "firstName": "Seng-Pan",
                "lastName": "U"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui P. Martins",
                "firstName": "Rui P.",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2828301",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8352760",
        "articleTitle": "Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing",
        "volume": "26",
        "issue": "9",
        "startPage": "1788",
        "endPage": "1801",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085465649,
                "preferredName": "Moataz Abdelfattah",
                "firstName": "Moataz",
                "lastName": "Abdelfattah"
            },
            {
                "id": 37269787700,
                "preferredName": "Gordon Roberts",
                "firstName": "Gordon",
                "lastName": "Roberts"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2791351",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8269335",
        "articleTitle": "Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals",
        "volume": "26",
        "issue": "5",
        "startPage": "867",
        "endPage": "877",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085508880,
                "preferredName": "Mohammad Fardad",
                "firstName": "Mohammad",
                "lastName": "Fardad"
            },
            {
                "id": 37540779400,
                "preferredName": "Sayed Masoud Sayedi",
                "firstName": "Sayed Masoud",
                "lastName": "Sayedi"
            },
            {
                "id": 37828475900,
                "preferredName": "Ehsan Yazdian",
                "firstName": "Ehsan",
                "lastName": "Yazdian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2803525",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8304604",
        "articleTitle": "A 128-Tap Highly Tunable CMOS IF Finite Impulse Response Filter for Pulsed Radar Applications",
        "volume": "26",
        "issue": "6",
        "startPage": "1192",
        "endPage": "1203",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086050998,
                "preferredName": "John S. Mincey",
                "firstName": "John S.",
                "lastName": "Mincey"
            },
            {
                "id": 37086379717,
                "preferredName": "Eric C. Su",
                "firstName": "Eric C.",
                "lastName": "Su"
            },
            {
                "id": 38273670600,
                "preferredName": "Jose Silva-Martinez",
                "firstName": "Jose",
                "lastName": "Silva-Martinez"
            },
            {
                "id": 37278792800,
                "preferredName": "Christopher T. Rodenbeck",
                "firstName": "Christopher T.",
                "lastName": "Rodenbeck"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2856527",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8423443",
        "articleTitle": "A Repair-for-Diagnosis Methodology for Logic Circuits",
        "volume": "26",
        "issue": "11",
        "startPage": "2254",
        "endPage": "2267",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085391939,
                "preferredName": "Cheng-Hung Wu",
                "firstName": "Cheng-Hung",
                "lastName": "Wu"
            },
            {
                "id": 37086093397,
                "preferredName": "Sheng-Lin Lin",
                "firstName": "Sheng-Lin",
                "lastName": "Lin"
            },
            {
                "id": 37281497100,
                "preferredName": "Kuen-Jong Lee",
                "firstName": "Kuen-Jong",
                "lastName": "Lee"
            },
            {
                "id": 37276068300,
                "preferredName": "Sudhakar M. Reddy",
                "firstName": "Sudhakar M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2773642",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8171210",
        "articleTitle": "A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique",
        "volume": "26",
        "issue": "3",
        "startPage": "522",
        "endPage": "530",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086053248,
                "preferredName": "Jahoon Jin",
                "firstName": "Jahoon",
                "lastName": "Jin"
            },
            {
                "id": 37898351900,
                "preferredName": "Seok Kim",
                "firstName": "Seok",
                "lastName": "Kim"
            },
            {
                "id": 38498552400,
                "preferredName": "Xuefan Jin",
                "firstName": "Xuefan",
                "lastName": "Jin"
            },
            {
                "id": 37085878609,
                "preferredName": "Sang-Hoon Kim",
                "firstName": "Sang-Hoon",
                "lastName": "Kim"
            },
            {
                "id": 37272877300,
                "preferredName": "Jung-Hoon Chun",
                "firstName": "Jung-Hoon",
                "lastName": "Chun"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2759219",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8113546",
        "articleTitle": "ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling",
        "volume": "26",
        "issue": "2",
        "startPage": "249",
        "endPage": "261",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085799226,
                "preferredName": "Mohammad Khavari Tavana",
                "firstName": "Mohammad",
                "lastName": "Khavari Tavana"
            },
            {
                "id": 37973123500,
                "preferredName": "Mohammad Hossein Hajkazemi",
                "firstName": "Mohammad Hossein",
                "lastName": "Hajkazemi"
            },
            {
                "id": 37085372145,
                "preferredName": "Divya Pathak",
                "firstName": "Divya",
                "lastName": "Pathak"
            },
            {
                "id": 37589561600,
                "preferredName": "Ioannis Savidis",
                "firstName": "Ioannis",
                "lastName": "Savidis"
            },
            {
                "id": 37398927100,
                "preferredName": "Houman Homayoun",
                "firstName": "Houman",
                "lastName": "Homayoun"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2861818",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8471115",
        "articleTitle": "Phase Noise Analysis of Bipolar Class-C VCOs With Delay in Oscillator Loop",
        "volume": "26",
        "issue": "12",
        "startPage": "2873",
        "endPage": "2883",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086261250,
                "preferredName": "Arpan Thakkar",
                "firstName": "Arpan",
                "lastName": "Thakkar"
            },
            {
                "id": 37086261108,
                "preferredName": "Srinivas Theertham",
                "firstName": "Srinivas",
                "lastName": "Theertham"
            },
            {
                "id": 37270157300,
                "preferredName": "Sankaran Aniruddhan",
                "firstName": "Sankaran",
                "lastName": "Aniruddhan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2785222",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8252763",
        "articleTitle": "A Reconfigurable Cache for Efficient Use of Tag RAM as Scratch-Pad Memory",
        "volume": "26",
        "issue": "4",
        "startPage": "663",
        "endPage": "670",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37295865300,
                "preferredName": "Ing-Jer Huang",
                "firstName": "Ing-Jer",
                "lastName": "Huang"
            },
            {
                "id": 37593478600,
                "preferredName": "Chun-Hung Lai",
                "firstName": "Chun-Hung",
                "lastName": "Lai"
            },
            {
                "id": 37061838800,
                "preferredName": "Yun-Chung Yang",
                "firstName": "Yun-Chung",
                "lastName": "Yang"
            },
            {
                "id": 37085518455,
                "preferredName": "Hsu-Kang Dow",
                "firstName": "Hsu-Kang",
                "lastName": "Dow"
            },
            {
                "id": 37086350092,
                "preferredName": "Hung-Lun Chen",
                "firstName": "Hung-Lun",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2799225",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8290574",
        "articleTitle": "A Concurrent Dual-Band and Dual-Mode Frequency Synthesizer for Radar Systems",
        "volume": "26",
        "issue": "5",
        "startPage": "945",
        "endPage": "957",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089271356,
                "preferredName": "Yu-Kai Tsai",
                "firstName": "Yu-Kai",
                "lastName": "Tsai"
            },
            {
                "id": 37894295000,
                "preferredName": "Yi-Keng Hsieh",
                "firstName": "Yi-Keng",
                "lastName": "Hsieh"
            },
            {
                "id": 37085664089,
                "preferredName": "Hung-Yu Tsai",
                "firstName": "Hung-Yu",
                "lastName": "Tsai"
            },
            {
                "id": 37407250400,
                "preferredName": "Huan-Sheng Chen",
                "firstName": "Huan-Sheng",
                "lastName": "Chen"
            },
            {
                "id": 37292645400,
                "preferredName": "Liang-Hung Lu",
                "firstName": "Liang-Hung",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2866290",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8463602",
        "articleTitle": "Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs",
        "volume": "26",
        "issue": "12",
        "startPage": "2907",
        "endPage": "2920",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38540951600,
                "preferredName": "Sravan K. Marella",
                "firstName": "Sravan K.",
                "lastName": "Marella"
            },
            {
                "id": 37276061900,
                "preferredName": "Sachin S. Sapatnekar",
                "firstName": "Sachin S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2861328",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8438897",
        "articleTitle": "Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs",
        "volume": "26",
        "issue": "11",
        "startPage": "2431",
        "endPage": "2442",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37078074900,
                "preferredName": "Xiaolin Xu",
                "firstName": "Xiaolin",
                "lastName": "Xu"
            },
            {
                "id": 37085566797,
                "preferredName": "Shahrzad Keshavarz",
                "firstName": "Shahrzad",
                "lastName": "Keshavarz"
            },
            {
                "id": 37722751400,
                "preferredName": "Domenic J. Forte",
                "firstName": "Domenic J.",
                "lastName": "Forte"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark M. Tehranipoor",
                "firstName": "Mark M.",
                "lastName": "Tehranipoor"
            },
            {
                "id": 37871282100,
                "preferredName": "Daniel E. Holcomb",
                "firstName": "Daniel E.",
                "lastName": "Holcomb"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2800700",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8301013",
        "articleTitle": "Aging Management Using a Reconfigurable Switch Network for Arrays of Nonideal Power Cells",
        "volume": "26",
        "issue": "5",
        "startPage": "855",
        "endPage": "866",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076820900,
                "preferredName": "Jaemin Kim",
                "firstName": "Jaemin",
                "lastName": "Kim"
            },
            {
                "id": 37400984600,
                "preferredName": "Donghwa Shin",
                "firstName": "Donghwa",
                "lastName": "Shin"
            },
            {
                "id": 37286042400,
                "preferredName": "Nam Ik Cho",
                "firstName": "Nam Ik",
                "lastName": "Cho"
            },
            {
                "id": 37086366779,
                "preferredName": "Byunghee Kang",
                "firstName": "Byunghee",
                "lastName": "Kang"
            },
            {
                "id": 37278041200,
                "preferredName": "Naehyuck Chang",
                "firstName": "Naehyuck",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2761850",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8091015",
        "articleTitle": "Provably Good Max\u2013Min- $m$ -Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication",
        "volume": "26",
        "issue": "2",
        "startPage": "378",
        "endPage": "391",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085619099,
                "preferredName": "Zhi-Wen Lin",
                "firstName": "Zhi-Wen",
                "lastName": "Lin"
            },
            {
                "id": 37085517274,
                "preferredName": "Shao-Yun Fang",
                "firstName": "Shao-Yun",
                "lastName": "Fang"
            },
            {
                "id": 37279580700,
                "preferredName": "Yao-Wen Chang",
                "firstName": "Yao-Wen",
                "lastName": "Chang"
            },
            {
                "id": 37085709782,
                "preferredName": "Wei-Cheng Rao",
                "firstName": "Wei-Cheng",
                "lastName": "Rao"
            },
            {
                "id": 37267410700,
                "preferredName": "Chieh-Hsiung Kuan",
                "firstName": "Chieh-Hsiung",
                "lastName": "Kuan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2862348",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8434257",
        "articleTitle": "Efficient Low-Power Digital Baseband Transceiver for IEEE 802.15.6 Narrowband Physical Layer",
        "volume": "26",
        "issue": "11",
        "startPage": "2372",
        "endPage": "2385",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085813654,
                "preferredName": "Awny M. El-Mohandes",
                "firstName": "Awny M.",
                "lastName": "El-Mohandes"
            },
            {
                "id": 38282998900,
                "preferredName": "Ahmed Shalaby",
                "firstName": "Ahmed",
                "lastName": "Shalaby"
            },
            {
                "id": 37265515000,
                "preferredName": "Mohammed S. Sayed",
                "firstName": "Mohammed S.",
                "lastName": "Sayed"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2862388",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8445709",
        "articleTitle": "Bit-Level Disturbance-Aware Memory Partitioning for Parallel Data Access for MLC STT-RAM",
        "volume": "26",
        "issue": "11",
        "startPage": "2345",
        "endPage": "2357",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37400289900,
                "preferredName": "Shouyi Yin",
                "firstName": "Shouyi",
                "lastName": "Yin"
            },
            {
                "id": 37086034796,
                "preferredName": "Tianyi Lu",
                "firstName": "Tianyi",
                "lastName": "Lu"
            },
            {
                "id": 37086080164,
                "preferredName": "Zhicong Xie",
                "firstName": "Zhicong",
                "lastName": "Xie"
            },
            {
                "id": 37280777600,
                "preferredName": "Leibo Liu",
                "firstName": "Leibo",
                "lastName": "Liu"
            },
            {
                "id": 37404117300,
                "preferredName": "Shaojun Wei",
                "firstName": "Shaojun",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2816246",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8327898",
        "articleTitle": "A Changing-Reference Parasitic-Matching Sensing Circuit for 3-D Vertical RRAM",
        "volume": "26",
        "issue": "7",
        "startPage": "1268",
        "endPage": "1276",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086354129,
                "preferredName": "Yu Lei",
                "firstName": "Yu",
                "lastName": "Lei"
            },
            {
                "id": 37600755500,
                "preferredName": "Houpeng Chen",
                "firstName": "Houpeng",
                "lastName": "Chen"
            },
            {
                "id": 37086355129,
                "preferredName": "Xiaoyun Li",
                "firstName": "Xiaoyun",
                "lastName": "Li"
            },
            {
                "id": 38240919300,
                "preferredName": "Xi Li",
                "firstName": "Xi",
                "lastName": "Li"
            },
            {
                "id": 38239041400,
                "preferredName": "Qian Wang",
                "firstName": "Qian",
                "lastName": "Wang"
            },
            {
                "id": 37086398955,
                "preferredName": "Qi Zhang",
                "firstName": "Qi",
                "lastName": "Zhang"
            },
            {
                "id": 37086400030,
                "preferredName": "Jie Miao",
                "firstName": "Jie",
                "lastName": "Miao"
            },
            {
                "id": 37271222300,
                "preferredName": "Zhitang Song",
                "firstName": "Zhitang",
                "lastName": "Song"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2761554",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8081850",
        "articleTitle": "A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers",
        "volume": "26",
        "issue": "2",
        "startPage": "341",
        "endPage": "354",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38276958800,
                "preferredName": "Aryan Tavakkoli",
                "firstName": "Aryan",
                "lastName": "Tavakkoli"
            },
            {
                "id": 37289926400,
                "preferredName": "David B. Thomas",
                "firstName": "David B.",
                "lastName": "Thomas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2817159",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8333763",
        "articleTitle": "Data Reuse Buffer Synthesis Using the Polyhedral Model",
        "volume": "26",
        "issue": "7",
        "startPage": "1340",
        "endPage": "1353",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37402201900,
                "preferredName": "Wim Meeus",
                "firstName": "Wim",
                "lastName": "Meeus"
            },
            {
                "id": 37347522100,
                "preferredName": "Dirk Stroobandt",
                "firstName": "Dirk",
                "lastName": "Stroobandt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2791625",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8269364",
        "articleTitle": "Configurable Logic Operations Using Hybrid CRS-CMOS Cells",
        "volume": "26",
        "issue": "12",
        "startPage": "2641",
        "endPage": "2647",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38067860000,
                "preferredName": "Xiaoping Wang",
                "firstName": "Xiaoping",
                "lastName": "Wang"
            },
            {
                "id": 37086281613,
                "preferredName": "Shuai Li",
                "firstName": "Shuai",
                "lastName": "Li"
            },
            {
                "id": 37274114100,
                "preferredName": "Zhigang Zeng",
                "firstName": "Zhigang",
                "lastName": "Zeng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2846298",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8401856",
        "articleTitle": "A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing",
        "volume": "26",
        "issue": "10",
        "startPage": "2143",
        "endPage": "2154",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086315670,
                "preferredName": "Lizheng Liu",
                "firstName": "Lizheng",
                "lastName": "Liu"
            },
            {
                "id": 37086243692,
                "preferredName": "Yi Jin",
                "firstName": "Yi",
                "lastName": "Jin"
            },
            {
                "id": 37086319067,
                "preferredName": "Yi Liu",
                "firstName": "Yi",
                "lastName": "Liu"
            },
            {
                "id": 37670405900,
                "preferredName": "Ning Ma",
                "firstName": "Ning",
                "lastName": "Ma"
            },
            {
                "id": 37085696843,
                "preferredName": "Yuxiang Huan",
                "firstName": "Yuxiang",
                "lastName": "Huan"
            },
            {
                "id": 37590307500,
                "preferredName": "Zhuo Zou",
                "firstName": "Zhuo",
                "lastName": "Zou"
            },
            {
                "id": 37276915800,
                "preferredName": "Lirong Zheng",
                "firstName": "Lirong",
                "lastName": "Zheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2773481",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8126845",
        "articleTitle": "Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC",
        "volume": "26",
        "issue": "3",
        "startPage": "594",
        "endPage": "598",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085394484,
                "preferredName": "Xuan Dong",
                "firstName": "Xuan",
                "lastName": "Dong"
            },
            {
                "id": 37280170400,
                "preferredName": "Lihong Zhang",
                "firstName": "Lihong",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2851943",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8419772",
        "articleTitle": "Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM",
        "volume": "26",
        "issue": "12",
        "startPage": "2584",
        "endPage": "2590",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38466236900,
                "preferredName": "Jaeyoung Park",
                "firstName": "Jaeyoung",
                "lastName": "Park"
            },
            {
                "id": 37086532161,
                "preferredName": "Young Uk Yim",
                "firstName": "Young Uk",
                "lastName": "Yim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2863954",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8445708",
        "articleTitle": "Trident: Comprehensive Choke Error Mitigation in NTC Systems",
        "volume": "26",
        "issue": "11",
        "startPage": "2195",
        "endPage": "2204",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085428861,
                "preferredName": "Aatreyi Bal",
                "firstName": "Aatreyi",
                "lastName": "Bal"
            },
            {
                "id": 37274779900,
                "preferredName": "Sanghamitra Roy",
                "firstName": "Sanghamitra",
                "lastName": "Roy"
            },
            {
                "id": 37392890500,
                "preferredName": "Koushik Chakraborty",
                "firstName": "Koushik",
                "lastName": "Chakraborty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2821004",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8341830",
        "articleTitle": "Architectural Impacts of RFiop: RF to Address I/O Pad and Memory Controller Scalability",
        "volume": "26",
        "issue": "8",
        "startPage": "1494",
        "endPage": "1507",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37328845100,
                "preferredName": "Mario Donato Marino",
                "firstName": "Mario Donato",
                "lastName": "Marino"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2752963",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8055436",
        "articleTitle": "Dynamic Choke Sensing for Timing Error Resilience in NTC Systems",
        "volume": "26",
        "issue": "1",
        "startPage": "1",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085428861,
                "preferredName": "Aatreyi Bal",
                "firstName": "Aatreyi",
                "lastName": "Bal"
            },
            {
                "id": 37085853781,
                "preferredName": "Shamik Saha",
                "firstName": "Shamik",
                "lastName": "Saha"
            },
            {
                "id": 37274779900,
                "preferredName": "Sanghamitra Roy",
                "firstName": "Sanghamitra",
                "lastName": "Roy"
            },
            {
                "id": 37392890500,
                "preferredName": "Koushik Chakraborty",
                "firstName": "Koushik",
                "lastName": "Chakraborty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2858561",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8428622",
        "articleTitle": "A Simplified Yield Model for SRAM Repair in Advanced Technology",
        "volume": "26",
        "issue": "11",
        "startPage": "2494",
        "endPage": "2503",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086489654,
                "preferredName": "Xiaoyuan Qi",
                "firstName": "Xiaoyuan",
                "lastName": "Qi"
            },
            {
                "id": 37373739600,
                "preferredName": "Raymond J. Rosner",
                "firstName": "Raymond J.",
                "lastName": "Rosner"
            },
            {
                "id": 37086490136,
                "preferredName": "John Hopkins",
                "firstName": "John",
                "lastName": "Hopkins"
            },
            {
                "id": 37354360100,
                "preferredName": "Jack M. Higman",
                "firstName": "Jack M.",
                "lastName": "Higman"
            },
            {
                "id": 37086490779,
                "preferredName": "Rick Mewhirter",
                "firstName": "Rick",
                "lastName": "Mewhirter"
            },
            {
                "id": 37086491241,
                "preferredName": "Aaron Sinnott",
                "firstName": "Aaron",
                "lastName": "Sinnott"
            },
            {
                "id": 37086491249,
                "preferredName": "Binod Kumar G. Nair",
                "firstName": "Binod Kumar G.",
                "lastName": "Nair"
            },
            {
                "id": 37293756700,
                "preferredName": "Ishtiaq Ahsan",
                "firstName": "Ishtiaq",
                "lastName": "Ahsan"
            },
            {
                "id": 37086331851,
                "preferredName": "Mark Lagus",
                "firstName": "Mark",
                "lastName": "Lagus"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2842067",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8388874",
        "articleTitle": "Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits",
        "volume": "26",
        "issue": "10",
        "startPage": "1922",
        "endPage": "1929",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085342438,
                "preferredName": "Tian Wang",
                "firstName": "Tian",
                "lastName": "Wang"
            },
            {
                "id": 37286684300,
                "preferredName": "Xiaoxin Cui",
                "firstName": "Xiaoxin",
                "lastName": "Cui"
            },
            {
                "id": 37085868280,
                "preferredName": "Yewen Ni",
                "firstName": "Yewen",
                "lastName": "Ni"
            },
            {
                "id": 37290255400,
                "preferredName": "Dunshan Yu",
                "firstName": "Dunshan",
                "lastName": "Yu"
            },
            {
                "id": 37286684400,
                "preferredName": "Xiaole Cui",
                "firstName": "Xiaole",
                "lastName": "Cui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2821696",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8338363",
        "articleTitle": "ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition",
        "volume": "26",
        "issue": "8",
        "startPage": "1590",
        "endPage": "1594",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085640629,
                "preferredName": "Mehdi Safarpour",
                "firstName": "Mehdi",
                "lastName": "Safarpour"
            },
            {
                "id": 37086418214,
                "preferredName": "Reza Inanlou",
                "firstName": "Reza",
                "lastName": "Inanlou"
            },
            {
                "id": 37085462115,
                "preferredName": "Mostafa Charmi",
                "firstName": "Mostafa",
                "lastName": "Charmi"
            },
            {
                "id": 37273887600,
                "preferredName": "Omid Shoaei",
                "firstName": "Omid",
                "lastName": "Shoaei"
            },
            {
                "id": 37267339700,
                "preferredName": "Olli Silv\u00e9n",
                "firstName": "Olli",
                "lastName": "Silv\u00e9n"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2762006",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8101312",
        "articleTitle": "Automatic Correction of Dynamic Power Management Architecture in Modern Processors",
        "volume": "26",
        "issue": "2",
        "startPage": "308",
        "endPage": "318",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085351317,
                "preferredName": "Reza Sharafinejad",
                "firstName": "Reza",
                "lastName": "Sharafinejad"
            },
            {
                "id": 37268305600,
                "preferredName": "Bijan Alizadeh",
                "firstName": "Bijan",
                "lastName": "Alizadeh"
            },
            {
                "id": 37268302500,
                "preferredName": "Zainalabedin Navabi",
                "firstName": "Zainalabedin",
                "lastName": "Navabi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2837681",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8370240",
        "articleTitle": "DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis",
        "volume": "26",
        "issue": "10",
        "startPage": "2108",
        "endPage": "2117",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37529933300,
                "preferredName": "Riadul Islam",
                "firstName": "Riadul",
                "lastName": "Islam"
            },
            {
                "id": 37085410297,
                "preferredName": "Hany A. Fahmy",
                "firstName": "Hany A.",
                "lastName": "Fahmy"
            },
            {
                "id": 37085423289,
                "preferredName": "Ping Y. Lin",
                "firstName": "Ping Y.",
                "lastName": "Lin"
            },
            {
                "id": 37400047600,
                "preferredName": "Matthew R. Guthaus",
                "firstName": "Matthew R.",
                "lastName": "Guthaus"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2824818",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8344560",
        "articleTitle": "ICS: Interrupt-Based Channel Sneaking for Maximally Exploiting Die-Level Parallelism of NAND Flash-Based Storage Devices",
        "volume": "26",
        "issue": "9",
        "startPage": "1802",
        "endPage": "1806",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086043092,
                "preferredName": "Juhyung Hong",
                "firstName": "Juhyung",
                "lastName": "Hong"
            },
            {
                "id": 37086039859,
                "preferredName": "Sangwoo Han",
                "firstName": "Sangwoo",
                "lastName": "Han"
            },
            {
                "id": 37086241196,
                "preferredName": "Young Min Park",
                "firstName": "Young Min",
                "lastName": "Park"
            },
            {
                "id": 37286237800,
                "preferredName": "Eui-Young Chung",
                "firstName": "Eui-Young",
                "lastName": "Chung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2784807",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8252727",
        "articleTitle": "Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add",
        "volume": "26",
        "issue": "4",
        "startPage": "639",
        "endPage": "652",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37061106100,
                "preferredName": "Ivan Ratkovi\u0107",
                "firstName": "Ivan",
                "lastName": "Ratkovi\u0107"
            },
            {
                "id": 37400104000,
                "preferredName": "Oscar Palomar",
                "firstName": "Oscar",
                "lastName": "Palomar"
            },
            {
                "id": 37061110800,
                "preferredName": "Milan Stani\u0107",
                "firstName": "Milan",
                "lastName": "Stani\u0107"
            },
            {
                "id": 37328602200,
                "preferredName": "Osman Sabri \u00dcnsal",
                "firstName": "Osman Sabri",
                "lastName": "\u00dcnsal"
            },
            {
                "id": 37282406300,
                "preferredName": "Adrian Cristal",
                "firstName": "Adrian",
                "lastName": "Cristal"
            },
            {
                "id": 37265842600,
                "preferredName": "Mateo Valero",
                "firstName": "Mateo",
                "lastName": "Valero"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2856083",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8423678",
        "articleTitle": "A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture",
        "volume": "26",
        "issue": "11",
        "startPage": "2268",
        "endPage": "2278",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37074030000,
                "preferredName": "Hamed Zandevakili",
                "firstName": "Hamed",
                "lastName": "Zandevakili"
            },
            {
                "id": 37644921900,
                "preferredName": "Ali Mahani",
                "firstName": "Ali",
                "lastName": "Mahani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2864316",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8454508",
        "articleTitle": "Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits",
        "volume": "26",
        "issue": "11",
        "startPage": "2395",
        "endPage": "2405",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085847144,
                "preferredName": "Dimo Martev",
                "firstName": "Dimo",
                "lastName": "Martev"
            },
            {
                "id": 37085847369,
                "preferredName": "Sven Hampel",
                "firstName": "Sven",
                "lastName": "Hampel"
            },
            {
                "id": 37265854500,
                "preferredName": "Ulf Schlichtmann",
                "firstName": "Ulf",
                "lastName": "Schlichtmann"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2818021",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8334406",
        "articleTitle": "Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance",
        "volume": "26",
        "issue": "8",
        "startPage": "1438",
        "endPage": "1451",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38072374200,
                "preferredName": "Thierry Bonnoit",
                "firstName": "Thierry",
                "lastName": "Bonnoit"
            },
            {
                "id": 37329042700,
                "preferredName": "Nacer-Eddine Zergainoh",
                "firstName": "Nacer-Eddine",
                "lastName": "Zergainoh"
            },
            {
                "id": 37332469200,
                "preferredName": "Michael Nicolaidis",
                "firstName": "Michael",
                "lastName": "Nicolaidis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2809961",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8327893",
        "articleTitle": "A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory",
        "volume": "26",
        "issue": "7",
        "startPage": "1277",
        "endPage": "1289",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089777974,
                "preferredName": "Xiaowei Chen",
                "firstName": "Xiaowei",
                "lastName": "Chen"
            },
            {
                "id": 37085613906,
                "preferredName": "Seyed Alireza Pourbakhsh",
                "firstName": "Seyed Alireza",
                "lastName": "Pourbakhsh"
            },
            {
                "id": 37085490625,
                "preferredName": "Jingyan Fu",
                "firstName": "Jingyan",
                "lastName": "Fu"
            },
            {
                "id": 37392894300,
                "preferredName": "Na Gong",
                "firstName": "Na",
                "lastName": "Gong"
            },
            {
                "id": 37406494400,
                "preferredName": "Jinhui Wang",
                "firstName": "Jinhui",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2773468",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8125732",
        "articleTitle": "A DC-to-1-GHz Continuously Tunable Bandpass ADC",
        "volume": "26",
        "issue": "3",
        "startPage": "558",
        "endPage": "571",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37409444100,
                "preferredName": "Vineeth Sarma",
                "firstName": "Vineeth",
                "lastName": "Sarma"
            },
            {
                "id": 37085558661,
                "preferredName": "Rahul Thottathil",
                "firstName": "Rahul",
                "lastName": "Thottathil"
            },
            {
                "id": 37887365400,
                "preferredName": "Bibhu Datta Sahoo",
                "firstName": "Bibhu Datta",
                "lastName": "Sahoo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2830810",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8357515",
        "articleTitle": "Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions",
        "volume": "26",
        "issue": "9",
        "startPage": "1685",
        "endPage": "1698",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38560810300,
                "preferredName": "Nguyen Van Toan",
                "firstName": "Nguyen",
                "lastName": "Van Toan"
            },
            {
                "id": 37086443208,
                "preferredName": "Dam Minh Tung",
                "firstName": "Dam",
                "lastName": "Minh Tung"
            },
            {
                "id": 37280310600,
                "preferredName": "Jeong-Gun Lee",
                "firstName": "Jeong-Gun",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2849972",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8418476",
        "articleTitle": "Selecting Functional Test Sequences for Defect Diagnosis",
        "volume": "26",
        "issue": "10",
        "startPage": "2160",
        "endPage": "2164",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2834827",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8368092",
        "articleTitle": "Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design",
        "volume": "26",
        "issue": "12",
        "startPage": "2648",
        "endPage": "2660",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086171177,
                "preferredName": "Shuyu Kong",
                "firstName": "Shuyu",
                "lastName": "Kong"
            },
            {
                "id": 37279561700,
                "preferredName": "Hai Zhou",
                "firstName": "Hai",
                "lastName": "Zhou"
            },
            {
                "id": 37085592395,
                "preferredName": "Jie Gu",
                "firstName": "Jie",
                "lastName": "Gu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2814627",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8331268",
        "articleTitle": "High-Performance Architecture Using Fast Dynamic Reconfigurable Accelerators",
        "volume": "26",
        "issue": "7",
        "startPage": "1209",
        "endPage": "1222",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085654908,
                "preferredName": "Ping-Lin Yang",
                "firstName": "Ping-Lin",
                "lastName": "Yang"
            },
            {
                "id": 37274844200,
                "preferredName": "Malgorzata Marek-Sadowska",
                "firstName": "Malgorzata",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2805850",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8306508",
        "articleTitle": "Contactless Testing for Prebond Interposers",
        "volume": "26",
        "issue": "6",
        "startPage": "1005",
        "endPage": "1014",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086379990,
                "preferredName": "Kai-Hsiang Hsu",
                "firstName": "Kai-Hsiang",
                "lastName": "Hsu"
            },
            {
                "id": 37539667000,
                "preferredName": "Yung-Chih Chen",
                "firstName": "Yung-Chih",
                "lastName": "Chen"
            },
            {
                "id": 37085816048,
                "preferredName": "You-Luen Lee",
                "firstName": "You-Luen",
                "lastName": "Lee"
            },
            {
                "id": 37281063400,
                "preferredName": "Shih-Chieh Chang",
                "firstName": "Shih-Chieh",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2849438",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8450637",
        "articleTitle": "Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine",
        "volume": "26",
        "issue": "11",
        "startPage": "2553",
        "endPage": "2566",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468627500,
                "preferredName": "Yu-Hsuan Lee",
                "firstName": "Yu-Hsuan",
                "lastName": "Lee"
            },
            {
                "id": 37086489171,
                "preferredName": "Meng-Ren Huang",
                "firstName": "Meng-Ren",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2835833",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8368095",
        "articleTitle": "Scalable Symbolic Simulation-Based Automatic Correction of Modern Processors",
        "volume": "26",
        "issue": "10",
        "startPage": "1845",
        "endPage": "1853",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37645303600,
                "preferredName": "Fatemeh Refan",
                "firstName": "Fatemeh",
                "lastName": "Refan"
            },
            {
                "id": 37268305600,
                "preferredName": "Bijan Alizadeh",
                "firstName": "Bijan",
                "lastName": "Alizadeh"
            },
            {
                "id": 37268302500,
                "preferredName": "Zainalabedin Navabi",
                "firstName": "Zainalabedin",
                "lastName": "Navabi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2788437",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8267118",
        "articleTitle": "Fast and Accurate Emissivity and Absolute Temperature Maps Measurement for Integrated Circuits",
        "volume": "26",
        "issue": "5",
        "startPage": "912",
        "endPage": "923",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085451489,
                "preferredName": "Hsueh-Ling Yu",
                "firstName": "Hsueh-Ling",
                "lastName": "Yu"
            },
            {
                "id": 37292398500,
                "preferredName": "Yih-Lang Li",
                "firstName": "Yih-Lang",
                "lastName": "Li"
            },
            {
                "id": 37085430096,
                "preferredName": "Tzu-Yi Liao",
                "firstName": "Tzu-Yi",
                "lastName": "Liao"
            },
            {
                "id": 37085737221,
                "preferredName": "Tianchen Wang",
                "firstName": "Tianchen",
                "lastName": "Wang"
            },
            {
                "id": 37598480600,
                "preferredName": "Shu-Fei Tsai",
                "firstName": "Shu-Fei",
                "lastName": "Tsai"
            },
            {
                "id": 37595375200,
                "preferredName": "Yiyu Shi",
                "firstName": "Yiyu",
                "lastName": "Shi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2828603",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8360950",
        "articleTitle": "Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization",
        "volume": "26",
        "issue": "9",
        "startPage": "1613",
        "endPage": "1626",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086128240,
                "preferredName": "Ye Zhang",
                "firstName": "Ye",
                "lastName": "Zhang"
            },
            {
                "id": 37086374254,
                "preferredName": "Wenlong Lyu",
                "firstName": "Wenlong",
                "lastName": "Lyu"
            },
            {
                "id": 37288016200,
                "preferredName": "Wai-Shing Luk",
                "firstName": "Wai-Shing",
                "lastName": "Luk"
            },
            {
                "id": 38184260900,
                "preferredName": "Fan Yang",
                "firstName": "Fan",
                "lastName": "Yang"
            },
            {
                "id": 37279561700,
                "preferredName": "Hai Zhou",
                "firstName": "Hai",
                "lastName": "Zhou"
            },
            {
                "id": 37277316800,
                "preferredName": "Dian Zhou",
                "firstName": "Dian",
                "lastName": "Zhou"
            },
            {
                "id": 37287715900,
                "preferredName": "David Z. Pan",
                "firstName": "David Z.",
                "lastName": "Pan"
            },
            {
                "id": 37272246100,
                "preferredName": "Xuan Zeng",
                "firstName": "Xuan",
                "lastName": "Zeng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2810241",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8320825",
        "articleTitle": "An Adaptive Mechanism for Designing Efficient Snoop Filters",
        "volume": "26",
        "issue": "7",
        "startPage": "1233",
        "endPage": "1240",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38559865200,
                "preferredName": "Cheng-Hung Lin",
                "firstName": "Cheng-Hung",
                "lastName": "Lin"
            },
            {
                "id": 37086397850,
                "preferredName": "Sze-Chen Cho",
                "firstName": "Sze-Chen",
                "lastName": "Cho"
            },
            {
                "id": 37281063400,
                "preferredName": "Shih-Chieh Chang",
                "firstName": "Shih-Chieh",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2859563",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8444867",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "9",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2852883",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8419054",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "8",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2813500",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8320403",
        "articleTitle": "Search for Editor-In-Chief of the IEEE Transactions on Very Large Scale INtegration (VLSI) Systems",
        "volume": "26",
        "issue": "4",
        "startPage": "803",
        "endPage": "803",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2791783",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8263420",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "2",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2874369",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8502898",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "11",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2820863",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8345610",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "5",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2870719",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8472234",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "10",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2842843",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8396233",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "7",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2882707",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8554341",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "12",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2804086",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8300663",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "3",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2782504",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8240829",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "1",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2804088",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8300665",
        "articleTitle": "IEEE Access",
        "volume": "26",
        "issue": "3",
        "startPage": "608",
        "endPage": "608",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2816159",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8320392",
        "articleTitle": "Introducing IEEE Collabratec",
        "volume": "26",
        "issue": "4",
        "startPage": "804",
        "endPage": "804",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2880895",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8554349",
        "articleTitle": "Erratum to \u201cDesign Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint\u201d [DOI: 10.1109/TVLSI.2018.2818079]",
        "volume": "26",
        "issue": "12",
        "startPage": "2956",
        "endPage": "2956",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2814757",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8320394",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "4",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2832683",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8362773",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "6",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2878679",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8554356",
        "articleTitle": "Guest Editorial Memristive-Device-Based Computing",
        "volume": "26",
        "issue": "12",
        "startPage": "2581",
        "endPage": "2583",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273368500,
                "preferredName": "Said Hamdioui",
                "firstName": "Said",
                "lastName": "Hamdioui"
            },
            {
                "id": 37399788600,
                "preferredName": "Pierre-Emmanuel Gaillardon",
                "firstName": "Pierre-Emmanuel",
                "lastName": "Gaillardon"
            },
            {
                "id": 37267107800,
                "preferredName": "Dietmar Fey",
                "firstName": "Dietmar",
                "lastName": "Fey"
            },
            {
                "id": 37086448541,
                "preferredName": "Tajana \u0160imuni\u0107 Rosing",
                "firstName": "Tajana",
                "lastName": "\u0160imuni\u0107 Rosing"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2881850",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8554360",
        "articleTitle": "Editorial",
        "volume": "26",
        "issue": "12",
        "startPage": "2579",
        "endPage": "2580",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2842839",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8396232",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "7",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2875295",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8502892",
        "articleTitle": "Special issue on: Security Challenges and Solutions with Emerging Computing Technologies",
        "volume": "26",
        "issue": "11",
        "startPage": "2577",
        "endPage": "2577",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2820859",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8345377",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "5",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2842841",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8396238",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "7",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2804084",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8300664",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "3",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2814755",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8320393",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "4",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2791779",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8263509",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "2",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2852881",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8419051",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "8",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2804082",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8300458",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "3",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2820861",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8345643",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "5",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2782500",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8240813",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "1",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2832681",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8362778",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "6",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2859561",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8444873",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "9",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2814753",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8320404",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "4",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2832679",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8362641",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "6",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2791781",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8263421",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "2",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2875293",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8502887",
        "articleTitle": "Special Issue on Machine Intelligence for Security and Privacy Analytics",
        "volume": "26",
        "issue": "11",
        "startPage": "2578",
        "endPage": "2578",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2782502",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8240835",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "1",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2882264",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8554357",
        "articleTitle": "In Memoriam",
        "volume": "26",
        "issue": "12",
        "startPage": "2955",
        "endPage": "2955",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2870635",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8472199",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "10",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2874365",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8502776",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "11",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2882703",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8554338",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "12",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2852879",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8419047",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "8",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2859559",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8444871",
        "articleTitle": "Table of contents",
        "volume": "26",
        "issue": "9",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2882705",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8554345",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "12",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2874367",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8502897",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "11",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2870637",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8472223",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "26",
        "issue": "10",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2892312",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8610337",
        "articleTitle": "2018 IndexIEEE Transactions on Very Large Scale Integration (VLSI) SystemsVol. 26",
        "volume": "26",
        "issue": "12",
        "startPage": "1",
        "endPage": "42",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2850807",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8421273",
        "articleTitle": "An On-Chip Dynamically Obfuscated Wrapper for Protecting Supply Chain Against IP and IC Piracies",
        "volume": "26",
        "issue": "11",
        "startPage": "2456",
        "endPage": "2469",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085777953,
                "preferredName": "Dongrong Zhang",
                "firstName": "Dongrong",
                "lastName": "Zhang"
            },
            {
                "id": 37407482200,
                "preferredName": "Xiaoxiao Wang",
                "firstName": "Xiaoxiao",
                "lastName": "Wang"
            },
            {
                "id": 37085352164,
                "preferredName": "Md. Tauhidur Rahman",
                "firstName": "Md. Tauhidur",
                "lastName": "Rahman"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2861358",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8438484",
        "articleTitle": "Postvoiding FEM Analysis for Electromigration Failure Characterization",
        "volume": "26",
        "issue": "11",
        "startPage": "2483",
        "endPage": "2493",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085730608,
                "preferredName": "Hengyang Zhao",
                "firstName": "Hengyang",
                "lastName": "Zhao"
            },
            {
                "id": 37279974400,
                "preferredName": "Sheldon X.-D. Tan",
                "firstName": "Sheldon X.-D.",
                "lastName": "Tan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2777262",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8237209",
        "articleTitle": "SCARe: An SRAM-Based Countermeasure Against IC Recycling",
        "volume": "26",
        "issue": "4",
        "startPage": "744",
        "endPage": "755",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085821587,
                "preferredName": "Zimu Guo",
                "firstName": "Zimu",
                "lastName": "Guo"
            },
            {
                "id": 37078074900,
                "preferredName": "Xiaolin Xu",
                "firstName": "Xiaolin",
                "lastName": "Xu"
            },
            {
                "id": 37085352164,
                "preferredName": "Md. Tauhidur Rahman",
                "firstName": "Md. Tauhidur",
                "lastName": "Rahman"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark M. Tehranipoor",
                "firstName": "Mark M.",
                "lastName": "Tehranipoor"
            },
            {
                "id": 37722751400,
                "preferredName": "Domenic Forte",
                "firstName": "Domenic",
                "lastName": "Forte"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2804258",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8309408",
        "articleTitle": "DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System",
        "volume": "26",
        "issue": "6",
        "startPage": "1084",
        "endPage": "1097",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085636408,
                "preferredName": "Fatemeh Tehranipoor",
                "firstName": "Fatemeh",
                "lastName": "Tehranipoor"
            },
            {
                "id": 38252436500,
                "preferredName": "Paul Wortman",
                "firstName": "Paul",
                "lastName": "Wortman"
            },
            {
                "id": 37085646006,
                "preferredName": "Nima Karimian",
                "firstName": "Nima",
                "lastName": "Karimian"
            },
            {
                "id": 37085742079,
                "preferredName": "Wei Yan",
                "firstName": "Wei",
                "lastName": "Yan"
            },
            {
                "id": 37265493600,
                "preferredName": "John A. Chandy",
                "firstName": "John A.",
                "lastName": "Chandy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2842179",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8388869",
        "articleTitle": "A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K",
        "volume": "26",
        "issue": "10",
        "startPage": "1930",
        "endPage": "1938",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272745300,
                "preferredName": "Takayuki Onishi",
                "firstName": "Takayuki",
                "lastName": "Onishi"
            },
            {
                "id": 37399983300,
                "preferredName": "Takashi Sano",
                "firstName": "Takashi",
                "lastName": "Sano"
            },
            {
                "id": 37067993600,
                "preferredName": "Yukikuni Nishida",
                "firstName": "Yukikuni",
                "lastName": "Nishida"
            },
            {
                "id": 38235057000,
                "preferredName": "Kazuya Yokohari",
                "firstName": "Kazuya",
                "lastName": "Yokohari"
            },
            {
                "id": 37275401100,
                "preferredName": "Ken Nakamura",
                "firstName": "Ken",
                "lastName": "Nakamura"
            },
            {
                "id": 37361166900,
                "preferredName": "Koyo Nitta",
                "firstName": "Koyo",
                "lastName": "Nitta"
            },
            {
                "id": 37085436026,
                "preferredName": "Kimiko Kawashima",
                "firstName": "Kimiko",
                "lastName": "Kawashima"
            },
            {
                "id": 37273301800,
                "preferredName": "Jun Okamoto",
                "firstName": "Jun",
                "lastName": "Okamoto"
            },
            {
                "id": 37351308200,
                "preferredName": "Naoki Ono",
                "firstName": "Naoki",
                "lastName": "Ono"
            },
            {
                "id": 37352492500,
                "preferredName": "Atsushi Sagata",
                "firstName": "Atsushi",
                "lastName": "Sagata"
            },
            {
                "id": 37365530500,
                "preferredName": "Hiroe Iwasaki",
                "firstName": "Hiroe",
                "lastName": "Iwasaki"
            },
            {
                "id": 37273904100,
                "preferredName": "Mitsuo Ikeda",
                "firstName": "Mitsuo",
                "lastName": "Ikeda"
            },
            {
                "id": 38184298400,
                "preferredName": "Atsushi Shimizu",
                "firstName": "Atsushi",
                "lastName": "Shimizu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2799951",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8291823",
        "articleTitle": "A 2M1M Crossbar Architecture: Memory",
        "volume": "26",
        "issue": "12",
        "startPage": "2608",
        "endPage": "2618",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085430147,
                "preferredName": "Mehri Teimoori",
                "firstName": "Mehri",
                "lastName": "Teimoori"
            },
            {
                "id": 38243713900,
                "preferredName": "Amirali Amirsoleimani",
                "firstName": "Amirali",
                "lastName": "Amirsoleimani"
            },
            {
                "id": 38522809600,
                "preferredName": "Arash Ahmadi",
                "firstName": "Arash",
                "lastName": "Ahmadi"
            },
            {
                "id": 37276374600,
                "preferredName": "Majid Ahmadi",
                "firstName": "Majid",
                "lastName": "Ahmadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2865133",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8458222",
        "articleTitle": "Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation",
        "volume": "26",
        "issue": "11",
        "startPage": "2443",
        "endPage": "2455",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085362996,
                "preferredName": "Mimi Xie",
                "firstName": "Mimi",
                "lastName": "Xie"
            },
            {
                "id": 37537866000,
                "preferredName": "Shuangchen Li",
                "firstName": "Shuangchen",
                "lastName": "Li"
            },
            {
                "id": 37086298735,
                "preferredName": "Alvin Oliver Glova",
                "firstName": "Alvin Oliver",
                "lastName": "Glova"
            },
            {
                "id": 37089685183,
                "preferredName": "Jingtong Hu",
                "firstName": "Jingtong",
                "lastName": "Hu"
            },
            {
                "id": 37275778900,
                "preferredName": "Yuan Xie",
                "firstName": "Yuan",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2780272",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8241442",
        "articleTitle": "A Continuous-Time MASH 1-1-1 Delta\u2013Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS",
        "volume": "26",
        "issue": "4",
        "startPage": "756",
        "endPage": "767",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085706918,
                "preferredName": "Qiyuan Liu",
                "firstName": "Qiyuan",
                "lastName": "Liu"
            },
            {
                "id": 37085758684,
                "preferredName": "Alexander Edward",
                "firstName": "Alexander",
                "lastName": "Edward"
            },
            {
                "id": 37086009587,
                "preferredName": "Dadian Zhou",
                "firstName": "Dadian",
                "lastName": "Zhou"
            },
            {
                "id": 38273670600,
                "preferredName": "Jose Silva-Martinez",
                "firstName": "Jose",
                "lastName": "Silva-Martinez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2771811",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8125743",
        "articleTitle": "A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS",
        "volume": "26",
        "issue": "3",
        "startPage": "572",
        "endPage": "583",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085470184,
                "preferredName": "Lei Qiu",
                "firstName": "Lei",
                "lastName": "Qiu"
            },
            {
                "id": 37085392330,
                "preferredName": "Kai Tang",
                "firstName": "Kai",
                "lastName": "Tang"
            },
            {
                "id": 37281046000,
                "preferredName": "Yuanjin Zheng",
                "firstName": "Yuanjin",
                "lastName": "Zheng"
            },
            {
                "id": 37372622900,
                "preferredName": "Liter Siek",
                "firstName": "Liter",
                "lastName": "Siek"
            },
            {
                "id": 37406127300,
                "preferredName": "Yan Zhu",
                "firstName": "Yan",
                "lastName": "Zhu"
            },
            {
                "id": 37274142800,
                "preferredName": "Seng-Pan U",
                "firstName": "Seng-Pan",
                "lastName": "U"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2754272",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8063379",
        "articleTitle": "An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications",
        "volume": "26",
        "issue": "1",
        "startPage": "96",
        "endPage": "109",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085531629,
                "preferredName": "Adwaya Kulkarni",
                "firstName": "Adwaya",
                "lastName": "Kulkarni"
            },
            {
                "id": 37072003500,
                "preferredName": "Adam Page",
                "firstName": "Adam",
                "lastName": "Page"
            },
            {
                "id": 37085502186,
                "preferredName": "Nasrin Attaran",
                "firstName": "Nasrin",
                "lastName": "Attaran"
            },
            {
                "id": 37085622965,
                "preferredName": "Ali Jafari",
                "firstName": "Ali",
                "lastName": "Jafari"
            },
            {
                "id": 38468662900,
                "preferredName": "Maria Malik",
                "firstName": "Maria",
                "lastName": "Malik"
            },
            {
                "id": 37398927100,
                "preferredName": "Houman Homayoun",
                "firstName": "Houman",
                "lastName": "Homayoun"
            },
            {
                "id": 37392295000,
                "preferredName": "Tinoosh Mohsenin",
                "firstName": "Tinoosh",
                "lastName": "Mohsenin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2814544",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8327856",
        "articleTitle": "Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System",
        "volume": "26",
        "issue": "7",
        "startPage": "1290",
        "endPage": "1300",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085515569,
                "preferredName": "Manqing Mao",
                "firstName": "Manqing",
                "lastName": "Mao"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            },
            {
                "id": 37271330900,
                "preferredName": "Chaitali Chakrabarti",
                "firstName": "Chaitali",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2806624",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8310931",
        "articleTitle": "Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators",
        "volume": "26",
        "issue": "6",
        "startPage": "1183",
        "endPage": "1191",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38552943500,
                "preferredName": "Shanker Shreejith",
                "firstName": "Shanker",
                "lastName": "Shreejith"
            },
            {
                "id": 37085474052,
                "preferredName": "Libin K. Mathew",
                "firstName": "Libin K.",
                "lastName": "Mathew"
            },
            {
                "id": 38253064300,
                "preferredName": "Vinod A. Prasad",
                "firstName": "Vinod A.",
                "lastName": "Prasad"
            },
            {
                "id": 38555679800,
                "preferredName": "Suhaib A. Fahmy",
                "firstName": "Suhaib A.",
                "lastName": "Fahmy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2808140",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8315492",
        "articleTitle": "Offset-Compensated High-Speed Sense Amplifier for STT-MRAMs",
        "volume": "26",
        "issue": "6",
        "startPage": "1051",
        "endPage": "1058",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37074665500,
                "preferredName": "Leila Bagheriye",
                "firstName": "Leila",
                "lastName": "Bagheriye"
            },
            {
                "id": 38016027600,
                "preferredName": "Siroos Toofan",
                "firstName": "Siroos",
                "lastName": "Toofan"
            },
            {
                "id": 37686686700,
                "preferredName": "Roghayeh Saeidi",
                "firstName": "Roghayeh",
                "lastName": "Saeidi"
            },
            {
                "id": 37408663500,
                "preferredName": "Farshad Moradi",
                "firstName": "Farshad",
                "lastName": "Moradi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2861769",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8438509",
        "articleTitle": "A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology",
        "volume": "26",
        "issue": "11",
        "startPage": "2470",
        "endPage": "2482",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085535787,
                "preferredName": "Kexin Yang",
                "firstName": "Kexin",
                "lastName": "Yang"
            },
            {
                "id": 37085436076,
                "preferredName": "Taizhi Liu",
                "firstName": "Taizhi",
                "lastName": "Liu"
            },
            {
                "id": 37086429351,
                "preferredName": "Rui Zhang",
                "firstName": "Rui",
                "lastName": "Zhang"
            },
            {
                "id": 37344775200,
                "preferredName": "Linda Milor",
                "firstName": "Linda",
                "lastName": "Milor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2806928",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8309386",
        "articleTitle": "Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes",
        "volume": "26",
        "issue": "6",
        "startPage": "1139",
        "endPage": "1150",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085368356,
                "preferredName": "Chung-Shiang Wu",
                "firstName": "Chung-Shiang",
                "lastName": "Wu"
            },
            {
                "id": 37282760800,
                "preferredName": "Makoto Takamiya",
                "firstName": "Makoto",
                "lastName": "Takamiya"
            },
            {
                "id": 37275966400,
                "preferredName": "Takayasu Sakurai",
                "firstName": "Takayasu",
                "lastName": "Sakurai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2812914",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8325430",
        "articleTitle": "Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars",
        "volume": "26",
        "issue": "12",
        "startPage": "2723",
        "endPage": "2736",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37300847300,
                "preferredName": "Hiroyuki Ochi",
                "firstName": "Hiroyuki",
                "lastName": "Ochi"
            },
            {
                "id": 37088723784,
                "preferredName": "Kosei Yamaguchi",
                "firstName": "Kosei",
                "lastName": "Yamaguchi"
            },
            {
                "id": 37088739414,
                "preferredName": "Tetsuaki Fujimoto",
                "firstName": "Tetsuaki",
                "lastName": "Fujimoto"
            },
            {
                "id": 37085823863,
                "preferredName": "Junshi Hotate",
                "firstName": "Junshi",
                "lastName": "Hotate"
            },
            {
                "id": 37086529970,
                "preferredName": "Takashi Kishimoto",
                "firstName": "Takashi",
                "lastName": "Kishimoto"
            },
            {
                "id": 37085805523,
                "preferredName": "Toshiki Higashi",
                "firstName": "Toshiki",
                "lastName": "Higashi"
            },
            {
                "id": 38071093400,
                "preferredName": "Takashi Imagawa",
                "firstName": "Takashi",
                "lastName": "Imagawa"
            },
            {
                "id": 37085824164,
                "preferredName": "Ryutaro Doi",
                "firstName": "Ryutaro",
                "lastName": "Doi"
            },
            {
                "id": 37272858100,
                "preferredName": "Munehiro Tada",
                "firstName": "Munehiro",
                "lastName": "Tada"
            },
            {
                "id": 37300124900,
                "preferredName": "Tadahiko Sugibayashi",
                "firstName": "Tadahiko",
                "lastName": "Sugibayashi"
            },
            {
                "id": 37088722209,
                "preferredName": "Wataru Takahashi",
                "firstName": "Wataru",
                "lastName": "Takahashi"
            },
            {
                "id": 37265562900,
                "preferredName": "Kazutoshi Wakabayashi",
                "firstName": "Kazutoshi",
                "lastName": "Wakabayashi"
            },
            {
                "id": 37267032100,
                "preferredName": "Hidetoshi Onodera",
                "firstName": "Hidetoshi",
                "lastName": "Onodera"
            },
            {
                "id": 37270885300,
                "preferredName": "Yukio Mitsuyama",
                "firstName": "Yukio",
                "lastName": "Mitsuyama"
            },
            {
                "id": 37075435000,
                "preferredName": "Jaehoon Yu",
                "firstName": "Jaehoon",
                "lastName": "Yu"
            },
            {
                "id": 37268990900,
                "preferredName": "Masanori Hashimoto",
                "firstName": "Masanori",
                "lastName": "Hashimoto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2829539",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8354942",
        "articleTitle": "Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption",
        "volume": "26",
        "issue": "9",
        "startPage": "1727",
        "endPage": "1736",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37667302900,
                "preferredName": "Jheng-Hao Ye",
                "firstName": "Jheng-Hao",
                "lastName": "Ye"
            },
            {
                "id": 37266682200,
                "preferredName": "Ming-Der Shieh",
                "firstName": "Ming-Der",
                "lastName": "Shieh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2827238",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8365151",
        "articleTitle": "Duty-Cycle-Based Controlled Physical Unclonable Function",
        "volume": "26",
        "issue": "9",
        "startPage": "1647",
        "endPage": "1658",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085423646,
                "preferredName": "Mahmood J. Azhar",
                "firstName": "Mahmood J.",
                "lastName": "Azhar"
            },
            {
                "id": 37085654848,
                "preferredName": "Fathi Amsaad",
                "firstName": "Fathi",
                "lastName": "Amsaad"
            },
            {
                "id": 37543079700,
                "preferredName": "Sel\u00e7uk K\u00f6se",
                "firstName": "Sel\u00e7uk",
                "lastName": "K\u00f6se"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2785740",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8255625",
        "articleTitle": "Energy-Efficient Write Scheme for Nonvolatile Resistive Crossbar Arrays With Selectors",
        "volume": "26",
        "issue": "4",
        "startPage": "711",
        "endPage": "719",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085834379,
                "preferredName": "Albert Ciprut",
                "firstName": "Albert",
                "lastName": "Ciprut"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2825605",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8347152",
        "articleTitle": "PATH: Performance-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors",
        "volume": "26",
        "issue": "9",
        "startPage": "1671",
        "endPage": "1684",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085417204,
                "preferredName": "Jinyang Li",
                "firstName": "Jinyang",
                "lastName": "Li"
            },
            {
                "id": 37292036600,
                "preferredName": "Yongpan Liu",
                "firstName": "Yongpan",
                "lastName": "Liu"
            },
            {
                "id": 37085382986,
                "preferredName": "Hehe Li",
                "firstName": "Hehe",
                "lastName": "Li"
            },
            {
                "id": 37085742848,
                "preferredName": "Zhe Yuan",
                "firstName": "Zhe",
                "lastName": "Yuan"
            },
            {
                "id": 37071989400,
                "preferredName": "Chenchen Fu",
                "firstName": "Chenchen",
                "lastName": "Fu"
            },
            {
                "id": 37085863395,
                "preferredName": "Jinshan Yue",
                "firstName": "Jinshan",
                "lastName": "Yue"
            },
            {
                "id": 37086441566,
                "preferredName": "Xiaoyu Feng",
                "firstName": "Xiaoyu",
                "lastName": "Feng"
            },
            {
                "id": 37265504000,
                "preferredName": "Chun Jason Xue",
                "firstName": "Chun Jason",
                "lastName": "Xue"
            },
            {
                "id": 37089685183,
                "preferredName": "Jingtong Hu",
                "firstName": "Jingtong",
                "lastName": "Hu"
            },
            {
                "id": 37291236500,
                "preferredName": "Huazhong Yang",
                "firstName": "Huazhong",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2757064",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8070392",
        "articleTitle": "Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information",
        "volume": "26",
        "issue": "1",
        "startPage": "82",
        "endPage": "95",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38667666600,
                "preferredName": "Itamar Levi",
                "firstName": "Itamar",
                "lastName": "Levi"
            },
            {
                "id": 37268457100,
                "preferredName": "Alexander Fish",
                "firstName": "Alexander",
                "lastName": "Fish"
            },
            {
                "id": 37371363900,
                "preferredName": "Osnat Keren",
                "firstName": "Osnat",
                "lastName": "Keren"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2806348",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8306312",
        "articleTitle": "A Balunless Frequency Multiplier With Differential Output by Current Flow Manipulation",
        "volume": "26",
        "issue": "7",
        "startPage": "1391",
        "endPage": "1402",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37403923200,
                "preferredName": "Chun-Hsing Li",
                "firstName": "Chun-Hsing",
                "lastName": "Li"
            },
            {
                "id": 37087047838,
                "preferredName": "Wei-Min Wu",
                "firstName": "Wei-Min",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2827262",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8352128",
        "articleTitle": "A Two-Dimensional Associative Processor",
        "volume": "26",
        "issue": "9",
        "startPage": "1659",
        "endPage": "1670",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076597700,
                "preferredName": "Hasan Erdem Yant\u0131r",
                "firstName": "Hasan Erdem",
                "lastName": "Yant\u0131r"
            },
            {
                "id": 37266114500,
                "preferredName": "Ahmed M. Eltawil",
                "firstName": "Ahmed M.",
                "lastName": "Eltawil"
            },
            {
                "id": 37267909800,
                "preferredName": "Fadi J. Kurdahi",
                "firstName": "Fadi J.",
                "lastName": "Kurdahi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2760010",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8088362",
        "articleTitle": "Fast Analysis of Time Interval Error in Current-Mode Drivers",
        "volume": "26",
        "issue": "2",
        "startPage": "367",
        "endPage": "377",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37682080400,
                "preferredName": "Jai Narayan Tripathi",
                "firstName": "Jai Narayan",
                "lastName": "Tripathi"
            },
            {
                "id": 37276460100,
                "preferredName": "Ramachandra Achar",
                "firstName": "Ramachandra",
                "lastName": "Achar"
            },
            {
                "id": 37408404300,
                "preferredName": "Rakesh Malik",
                "firstName": "Rakesh",
                "lastName": "Malik"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2812893",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8323396",
        "articleTitle": "Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization",
        "volume": "26",
        "issue": "7",
        "startPage": "1254",
        "endPage": "1267",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085507613,
                "preferredName": "Hayate Okuhara",
                "firstName": "Hayate",
                "lastName": "Okuhara"
            },
            {
                "id": 37589896400,
                "preferredName": "Akram Ben Ahmed",
                "firstName": "Akram",
                "lastName": "Ben Ahmed"
            },
            {
                "id": 37085502126,
                "preferredName": "Johannes Maximilian K\u00fchn",
                "firstName": "Johannes Maximilian",
                "lastName": "K\u00fchn"
            },
            {
                "id": 37280731600,
                "preferredName": "Hideharu Amano",
                "firstName": "Hideharu",
                "lastName": "Amano"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2836156",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8374980",
        "articleTitle": "Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches",
        "volume": "26",
        "issue": "10",
        "startPage": "1881",
        "endPage": "1894",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086149830,
                "preferredName": "Sukarn Agarwal",
                "firstName": "Sukarn",
                "lastName": "Agarwal"
            },
            {
                "id": 37266891700,
                "preferredName": "Hemangee K. Kapoor",
                "firstName": "Hemangee K.",
                "lastName": "Kapoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2827928",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8354929",
        "articleTitle": "Reusing Trace Buffers as Victim Caches",
        "volume": "26",
        "issue": "9",
        "startPage": "1699",
        "endPage": "1712",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086091134,
                "preferredName": "Neetu Jindal",
                "firstName": "Neetu",
                "lastName": "Jindal"
            },
            {
                "id": 37337867200,
                "preferredName": "Preeti Ranjan Panda",
                "firstName": "Preeti Ranjan",
                "lastName": "Panda"
            },
            {
                "id": 38553959500,
                "preferredName": "Smruti R. Sarangi",
                "firstName": "Smruti R.",
                "lastName": "Sarangi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2822678",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8340180",
        "articleTitle": "A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique",
        "volume": "26",
        "issue": "8",
        "startPage": "1545",
        "endPage": "1553",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086379547,
                "preferredName": "Daiguo Xu",
                "firstName": "Daiguo",
                "lastName": "Xu"
            },
            {
                "id": 37085470184,
                "preferredName": "Lei Qiu",
                "firstName": "Lei",
                "lastName": "Qiu"
            },
            {
                "id": 37086456696,
                "preferredName": "Zhengping Zhang",
                "firstName": "Zhengping",
                "lastName": "Zhang"
            },
            {
                "id": 37086418765,
                "preferredName": "Tao Liu",
                "firstName": "Tao",
                "lastName": "Liu"
            },
            {
                "id": 37086421883,
                "preferredName": "Lu Liu",
                "firstName": "Lu",
                "lastName": "Liu"
            },
            {
                "id": 37383605600,
                "preferredName": "Kairang Chen",
                "firstName": "Kairang",
                "lastName": "Chen"
            },
            {
                "id": 37086379663,
                "preferredName": "Shiliu Xu",
                "firstName": "Shiliu",
                "lastName": "Xu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2803478",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8306305",
        "articleTitle": "Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks",
        "volume": "26",
        "issue": "6",
        "startPage": "1026",
        "endPage": "1039",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085389061,
                "preferredName": "Biswajit Bhowmik",
                "firstName": "Biswajit",
                "lastName": "Bhowmik"
            },
            {
                "id": 37274963900,
                "preferredName": "Santosh Biswas",
                "firstName": "Santosh",
                "lastName": "Biswas"
            },
            {
                "id": 37372163100,
                "preferredName": "Jatindra Kumar Deka",
                "firstName": "Jatindra Kumar",
                "lastName": "Deka"
            },
            {
                "id": 37270419600,
                "preferredName": "Bhargab B. Bhattacharya",
                "firstName": "Bhargab B.",
                "lastName": "Bhattacharya"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2810954",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8329206",
        "articleTitle": "Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring",
        "volume": "26",
        "issue": "7",
        "startPage": "1223",
        "endPage": "1232",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085872610,
                "preferredName": "Govinda Sannena",
                "firstName": "Govinda",
                "lastName": "Sannena"
            },
            {
                "id": 37594087200,
                "preferredName": "Bishnu Prasad Das",
                "firstName": "Bishnu Prasad",
                "lastName": "Das"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2757511",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8067533",
        "articleTitle": "Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation",
        "volume": "26",
        "issue": "1",
        "startPage": "37",
        "endPage": "49",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085803458,
                "preferredName": "Jongho Kim",
                "firstName": "Jongho",
                "lastName": "Kim"
            },
            {
                "id": 37277046400,
                "preferredName": "Kiyoung Choi",
                "firstName": "Kiyoung",
                "lastName": "Choi"
            },
            {
                "id": 37657138300,
                "preferredName": "Yonghwan Kim",
                "firstName": "Yonghwan",
                "lastName": "Kim"
            },
            {
                "id": 37404034900,
                "preferredName": "Wook Kim",
                "firstName": "Wook",
                "lastName": "Kim"
            },
            {
                "id": 37702114800,
                "preferredName": "Kyungtae Do",
                "firstName": "Kyungtae",
                "lastName": "Do"
            },
            {
                "id": 38184322000,
                "preferredName": "Jungyun Choi",
                "firstName": "Jungyun",
                "lastName": "Choi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2864922",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8454898",
        "articleTitle": "Automatic Mode-Selected Energy Harvesting Interface With >80% Power Efficiency Over 200 nW to 10 mW",
        "volume": "26",
        "issue": "12",
        "startPage": "2898",
        "endPage": "2906",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085344773,
                "preferredName": "Po-Hung Chen",
                "firstName": "Po-Hung",
                "lastName": "Chen"
            },
            {
                "id": 37086035943,
                "preferredName": "Hao-Chung Cheng",
                "firstName": "Hao-Chung",
                "lastName": "Cheng"
            },
            {
                "id": 37086534448,
                "preferredName": "Yi-An Ai",
                "firstName": "Yi-An",
                "lastName": "Ai"
            },
            {
                "id": 37086530677,
                "preferredName": "Wang-Ting Chung",
                "firstName": "Wang-Ting",
                "lastName": "Chung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2818758",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8334404",
        "articleTitle": "Thermal Management of Batteries Using Supercapacitor Hybrid Architecture With Idle Period Insertion Strategy",
        "volume": "26",
        "issue": "6",
        "startPage": "1159",
        "endPage": "1170",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37400984600,
                "preferredName": "Donghwa Shin",
                "firstName": "Donghwa",
                "lastName": "Shin"
            },
            {
                "id": 37274445600,
                "preferredName": "Massimo Poncino",
                "firstName": "Massimo",
                "lastName": "Poncino"
            },
            {
                "id": 37267985100,
                "preferredName": "Enrico Macii",
                "firstName": "Enrico",
                "lastName": "Macii"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2812705",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8330046",
        "articleTitle": "Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations",
        "volume": "26",
        "issue": "7",
        "startPage": "1241",
        "endPage": "1253",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076820900,
                "preferredName": "Jaemin Kim",
                "firstName": "Jaemin",
                "lastName": "Kim"
            },
            {
                "id": 37085436024,
                "preferredName": "Donkyu Baek",
                "firstName": "Donkyu",
                "lastName": "Baek"
            },
            {
                "id": 37085664380,
                "preferredName": "Caiwen Ding",
                "firstName": "Caiwen",
                "lastName": "Ding"
            },
            {
                "id": 37402312700,
                "preferredName": "Sheng Lin",
                "firstName": "Sheng",
                "lastName": "Lin"
            },
            {
                "id": 37400984600,
                "preferredName": "Donghwa Shin",
                "firstName": "Donghwa",
                "lastName": "Shin"
            },
            {
                "id": 38237315300,
                "preferredName": "Xue Lin",
                "firstName": "Xue",
                "lastName": "Lin"
            },
            {
                "id": 37966617700,
                "preferredName": "Yanzhi Wang",
                "firstName": "Yanzhi",
                "lastName": "Wang"
            },
            {
                "id": 37087390156,
                "preferredName": "Young Hoo Cho",
                "firstName": "Young Hoo",
                "lastName": "Cho"
            },
            {
                "id": 37088728248,
                "preferredName": "Sang Hyun Park",
                "firstName": "Sang Hyun",
                "lastName": "Park"
            },
            {
                "id": 37278041200,
                "preferredName": "Naehyuck Chang",
                "firstName": "Naehyuck",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2827943",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8350409",
        "articleTitle": "A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC",
        "volume": "26",
        "issue": "9",
        "startPage": "1777",
        "endPage": "1787",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283937200,
                "preferredName": "Kenichi Ohhata",
                "firstName": "Kenichi",
                "lastName": "Ohhata"
            },
            {
                "id": 37086084035,
                "preferredName": "Daiki Hayakawa",
                "firstName": "Daiki",
                "lastName": "Hayakawa"
            },
            {
                "id": 37086081436,
                "preferredName": "Kenji Sewaki",
                "firstName": "Kenji",
                "lastName": "Sewaki"
            },
            {
                "id": 37086077122,
                "preferredName": "Kento Imayanagida",
                "firstName": "Kento",
                "lastName": "Imayanagida"
            },
            {
                "id": 37086083070,
                "preferredName": "Kouki Ueno",
                "firstName": "Kouki",
                "lastName": "Ueno"
            },
            {
                "id": 37086082151,
                "preferredName": "Yuuki Sonoda",
                "firstName": "Yuuki",
                "lastName": "Sonoda"
            },
            {
                "id": 37086081302,
                "preferredName": "Kenichiro Muroya",
                "firstName": "Kenichiro",
                "lastName": "Muroya"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2834373",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8362707",
        "articleTitle": "From Design to Test: A High-Speed PRBS",
        "volume": "26",
        "issue": "10",
        "startPage": "2099",
        "endPage": "2107",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37070011400,
                "preferredName": "Kehan Zhu",
                "firstName": "Kehan",
                "lastName": "Zhu"
            },
            {
                "id": 37545035700,
                "preferredName": "Vishal Saxena",
                "firstName": "Vishal",
                "lastName": "Saxena"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2812800",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8322443",
        "articleTitle": "Stateful Memristor-Based Search Architecture",
        "volume": "26",
        "issue": "12",
        "startPage": "2773",
        "endPage": "2780",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085544769,
                "preferredName": "Yasmin Halawani",
                "firstName": "Yasmin",
                "lastName": "Halawani"
            },
            {
                "id": 37086131429,
                "preferredName": "Muath Abu Lebdeh",
                "firstName": "Muath",
                "lastName": "Abu Lebdeh"
            },
            {
                "id": 37574033300,
                "preferredName": "Baker Mohammad",
                "firstName": "Baker",
                "lastName": "Mohammad"
            },
            {
                "id": 37266039000,
                "preferredName": "Mahmoud Al-Qutayri",
                "firstName": "Mahmoud",
                "lastName": "Al-Qutayri"
            },
            {
                "id": 38273305800,
                "preferredName": "Said F. Al-Sarawi",
                "firstName": "Said F.",
                "lastName": "Al-Sarawi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2852802",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8424475",
        "articleTitle": "A Study on Bandgap Reference Circuit With Leakage-Based PTAT Generation",
        "volume": "26",
        "issue": "11",
        "startPage": "2310",
        "endPage": "2321",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086070723,
                "preferredName": "Youngwoo Ji",
                "firstName": "Youngwoo",
                "lastName": "Ji"
            },
            {
                "id": 38570570300,
                "preferredName": "Byungsub Kim",
                "firstName": "Byungsub",
                "lastName": "Kim"
            },
            {
                "id": 37277119400,
                "preferredName": "Hong-June Park",
                "firstName": "Hong-June",
                "lastName": "Park"
            },
            {
                "id": 37287288800,
                "preferredName": "Jae-Yoon Sim",
                "firstName": "Jae-Yoon",
                "lastName": "Sim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2781423",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8240973",
        "articleTitle": "LMDet: A \u201cNaturalness\u201d Statistical Method for Hardware Trojan Detection",
        "volume": "26",
        "issue": "4",
        "startPage": "720",
        "endPage": "732",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086083749,
                "preferredName": "Haihua Shen",
                "firstName": "Haihua",
                "lastName": "Shen"
            },
            {
                "id": 37086097186,
                "preferredName": "Huazhe Tan",
                "firstName": "Huazhe",
                "lastName": "Tan"
            },
            {
                "id": 37281090900,
                "preferredName": "Huawei Li",
                "firstName": "Huawei",
                "lastName": "Li"
            },
            {
                "id": 37578598500,
                "preferredName": "Feng Zhang",
                "firstName": "Feng",
                "lastName": "Zhang"
            },
            {
                "id": 37280862300,
                "preferredName": "Xiaowei Li",
                "firstName": "Xiaowei",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2839698",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8378047",
        "articleTitle": "Electromigration- and Parasitic-Aware ILP-Based Analog Router",
        "volume": "26",
        "issue": "10",
        "startPage": "1854",
        "endPage": "1867",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089677662,
                "preferredName": "Mohammad Torabi",
                "firstName": "Mohammad",
                "lastName": "Torabi"
            },
            {
                "id": 37280170400,
                "preferredName": "Lihong Zhang",
                "firstName": "Lihong",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2781421",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8252728",
        "articleTitle": "A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution",
        "volume": "26",
        "issue": "4",
        "startPage": "621",
        "endPage": "629",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37310114400,
                "preferredName": "Jen-Chieh Liu",
                "firstName": "Jen-Chieh",
                "lastName": "Liu"
            },
            {
                "id": 37085341954,
                "preferredName": "Chao-Jen Huang",
                "firstName": "Chao-Jen",
                "lastName": "Huang"
            },
            {
                "id": 37085385373,
                "preferredName": "Pei-Ying Lee",
                "firstName": "Pei-Ying",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2808417",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8318687",
        "articleTitle": "A 1-Gb/s 6\u201310-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation",
        "volume": "26",
        "issue": "6",
        "startPage": "1171",
        "endPage": "1182",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086380023,
                "preferredName": "Yutong Ying",
                "firstName": "Yutong",
                "lastName": "Ying"
            },
            {
                "id": 37592488500,
                "preferredName": "Xuefei Bai",
                "firstName": "Xuefei",
                "lastName": "Bai"
            },
            {
                "id": 37288118800,
                "preferredName": "Fujiang Lin",
                "firstName": "Fujiang",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2850746",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8412572",
        "articleTitle": "Low-Power SDR Design on an FPGA for Intersatellite Communications",
        "volume": "26",
        "issue": "11",
        "startPage": "2419",
        "endPage": "2430",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076614900,
                "preferredName": "Xin Cai",
                "firstName": "Xin",
                "lastName": "Cai"
            },
            {
                "id": 37086052955,
                "preferredName": "Mingda Zhou",
                "firstName": "Mingda",
                "lastName": "Zhou"
            },
            {
                "id": 37277156700,
                "preferredName": "Tian Xia",
                "firstName": "Tian",
                "lastName": "Xia"
            },
            {
                "id": 37408569800,
                "preferredName": "Wai H. Fong",
                "firstName": "Wai H.",
                "lastName": "Fong"
            },
            {
                "id": 37086491396,
                "preferredName": "Wing-Tsz Lee",
                "firstName": "Wing-Tsz",
                "lastName": "Lee"
            },
            {
                "id": 37281303400,
                "preferredName": "Xinming Huang",
                "firstName": "Xinming",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2775586",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8169107",
        "articleTitle": "Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs",
        "volume": "26",
        "issue": "3",
        "startPage": "531",
        "endPage": "543",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085445028,
                "preferredName": "Shengcheng Wang",
                "firstName": "Shengcheng",
                "lastName": "Wang"
            },
            {
                "id": 37085534436,
                "preferredName": "Taeyoung Kim",
                "firstName": "Taeyoung",
                "lastName": "Kim"
            },
            {
                "id": 37085835987,
                "preferredName": "Zeyu Sun",
                "firstName": "Zeyu",
                "lastName": "Sun"
            },
            {
                "id": 37279974400,
                "preferredName": "Sheldon X.-D. Tan",
                "firstName": "Sheldon X.-D.",
                "lastName": "Tan"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2780800",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8262648",
        "articleTitle": "Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence",
        "volume": "26",
        "issue": "4",
        "startPage": "778",
        "endPage": "791",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468446600,
                "preferredName": "Katayoun Neshatpour",
                "firstName": "Katayoun",
                "lastName": "Neshatpour"
            },
            {
                "id": 37273906500,
                "preferredName": "Wayne Burleson",
                "firstName": "Wayne",
                "lastName": "Burleson"
            },
            {
                "id": 37541902200,
                "preferredName": "Amin Khajeh",
                "firstName": "Amin",
                "lastName": "Khajeh"
            },
            {
                "id": 37398927100,
                "preferredName": "Houman Homayoun",
                "firstName": "Houman",
                "lastName": "Homayoun"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2803202",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8302865",
        "articleTitle": "VOSsim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits",
        "volume": "26",
        "issue": "6",
        "startPage": "1204",
        "endPage": "1208",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37074666700,
                "preferredName": "Georgios Zervakis",
                "firstName": "Georgios",
                "lastName": "Zervakis"
            },
            {
                "id": 37086379693,
                "preferredName": "Fotios Ntouskas",
                "firstName": "Fotios",
                "lastName": "Ntouskas"
            },
            {
                "id": 37391631000,
                "preferredName": "Sotirios Xydis",
                "firstName": "Sotirios",
                "lastName": "Xydis"
            },
            {
                "id": 37271305000,
                "preferredName": "Dimitrios Soudris",
                "firstName": "Dimitrios",
                "lastName": "Soudris"
            },
            {
                "id": 37283956600,
                "preferredName": "Kiamal Pekmestzi",
                "firstName": "Kiamal",
                "lastName": "Pekmestzi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2808104",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8310932",
        "articleTitle": "Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression",
        "volume": "26",
        "issue": "7",
        "startPage": "1301",
        "endPage": "1311",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086399985,
                "preferredName": "Yinqi Tang",
                "firstName": "Yinqi",
                "lastName": "Tang"
            },
            {
                "id": 37399412400,
                "preferredName": "Naveen Verma",
                "firstName": "Naveen",
                "lastName": "Verma"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2850806",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8412548",
        "articleTitle": "A 100-MS/s\u20135-GS/s, 13\u20135-bit Nyquist-Rate Reconfigurable Time-Domain ADC",
        "volume": "26",
        "issue": "10",
        "startPage": "1967",
        "endPage": "1979",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085817987,
                "preferredName": "Waleed El-Halwagy",
                "firstName": "Waleed",
                "lastName": "El-Halwagy"
            },
            {
                "id": 38306809400,
                "preferredName": "Pedram Mousavi",
                "firstName": "Pedram",
                "lastName": "Mousavi"
            },
            {
                "id": 37085816267,
                "preferredName": "Masum Hossain",
                "firstName": "Masum",
                "lastName": "Hossain"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2858186",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8434241",
        "articleTitle": "Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories",
        "volume": "26",
        "issue": "11",
        "startPage": "2358",
        "endPage": "2371",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086227903,
                "preferredName": "Jiangwei Zhang",
                "firstName": "Jiangwei",
                "lastName": "Zhang"
            },
            {
                "id": 37085401552,
                "preferredName": "Donald Kline",
                "firstName": "Donald",
                "lastName": "Kline"
            },
            {
                "id": 37399318900,
                "preferredName": "Liang Fang",
                "firstName": "Liang",
                "lastName": "Fang"
            },
            {
                "id": 37273234900,
                "preferredName": "Rami Melhem",
                "firstName": "Rami",
                "lastName": "Melhem"
            },
            {
                "id": 37273142400,
                "preferredName": "Alex K. Jones",
                "firstName": "Alex K.",
                "lastName": "Jones"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2750074",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8048040",
        "articleTitle": "A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND\u2013XOR Structures",
        "volume": "26",
        "issue": "1",
        "startPage": "23",
        "endPage": "36",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086294054,
                "preferredName": "Muayad J. Aljafar",
                "firstName": "Muayad J.",
                "lastName": "Aljafar"
            },
            {
                "id": 37282422900,
                "preferredName": "Marek A. Perkowski",
                "firstName": "Marek A.",
                "lastName": "Perkowski"
            },
            {
                "id": 37332814200,
                "preferredName": "John M. Acken",
                "firstName": "John M.",
                "lastName": "Acken"
            },
            {
                "id": 37085859668,
                "preferredName": "Robin Tan",
                "firstName": "Robin",
                "lastName": "Tan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2832607",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8374061",
        "articleTitle": "Hybrid Monolithic 3-D IC Floorplanner",
        "volume": "26",
        "issue": "10",
        "startPage": "1868",
        "endPage": "1880",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086464214,
                "preferredName": "Abdullah Guler",
                "firstName": "Abdullah",
                "lastName": "Guler"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2801030",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8291824",
        "articleTitle": "All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate",
        "volume": "26",
        "issue": "6",
        "startPage": "1015",
        "endPage": "1025",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38183014300,
                "preferredName": "Dong-Hoon Jung",
                "firstName": "Dong-Hoon",
                "lastName": "Jung"
            },
            {
                "id": 37592197400,
                "preferredName": "Kyungho Ryu",
                "firstName": "Kyungho",
                "lastName": "Ryu"
            },
            {
                "id": 38510367600,
                "preferredName": "Jung-Hyun Park",
                "firstName": "Jung-Hyun",
                "lastName": "Park"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2844463",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8430568",
        "articleTitle": "SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask",
        "volume": "26",
        "issue": "12",
        "startPage": "2830",
        "endPage": "2841",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088434115,
                "preferredName": "Liuting Shang",
                "firstName": "Liuting",
                "lastName": "Shang"
            },
            {
                "id": 37840132000,
                "preferredName": "Shukai Duan",
                "firstName": "Shukai",
                "lastName": "Duan"
            },
            {
                "id": 37835957200,
                "preferredName": "Lidan Wang",
                "firstName": "Lidan",
                "lastName": "Wang"
            },
            {
                "id": 37534208200,
                "preferredName": "Tingwen Huang",
                "firstName": "Tingwen",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2757514",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8068957",
        "articleTitle": "An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop",
        "volume": "26",
        "issue": "1",
        "startPage": "122",
        "endPage": "132",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085658999,
                "preferredName": "Yujin Park",
                "firstName": "Yujin",
                "lastName": "Park"
            },
            {
                "id": 37086288929,
                "preferredName": "Junghee Yun",
                "firstName": "Junghee",
                "lastName": "Yun"
            },
            {
                "id": 37086289877,
                "preferredName": "Dongchul Park",
                "firstName": "Dongchul",
                "lastName": "Park"
            },
            {
                "id": 37086041936,
                "preferredName": "Sangwoo Kim",
                "firstName": "Sangwoo",
                "lastName": "Kim"
            },
            {
                "id": 37279281600,
                "preferredName": "Suhwan Kim",
                "firstName": "Suhwan",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2831665",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8391746",
        "articleTitle": "GPU NTC Process Variation Compensation With Voltage Stacking",
        "volume": "26",
        "issue": "9",
        "startPage": "1713",
        "endPage": "1726",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086443572,
                "preferredName": "Rafael Trapani Possignolo",
                "firstName": "Rafael",
                "lastName": "Trapani Possignolo"
            },
            {
                "id": 37071005700,
                "preferredName": "Elnaz Ebrahimi",
                "firstName": "Elnaz",
                "lastName": "Ebrahimi"
            },
            {
                "id": 37870627200,
                "preferredName": "Ehsan Khish Ardestani",
                "firstName": "Ehsan Khish",
                "lastName": "Ardestani"
            },
            {
                "id": 37076909300,
                "preferredName": "Alamelu Sankaranarayanan",
                "firstName": "Alamelu",
                "lastName": "Sankaranarayanan"
            },
            {
                "id": 37724686000,
                "preferredName": "Jose Luis Briz",
                "firstName": "Jose Luis",
                "lastName": "Briz"
            },
            {
                "id": 37328722100,
                "preferredName": "Jose Renau",
                "firstName": "Jose",
                "lastName": "Renau"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2792494",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8288818",
        "articleTitle": "A Single-Stage Direct-Conversion AC\u2013DC Converter for Inductively Powered Application",
        "volume": "26",
        "issue": "5",
        "startPage": "892",
        "endPage": "902",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085720478,
                "preferredName": "Qiong Wei Low",
                "firstName": "Qiong Wei",
                "lastName": "Low"
            },
            {
                "id": 37085739170,
                "preferredName": "Mi Zhou",
                "firstName": "Mi",
                "lastName": "Zhou"
            },
            {
                "id": 37372622900,
                "preferredName": "Liter Siek",
                "firstName": "Liter",
                "lastName": "Siek"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2856890",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8424424",
        "articleTitle": "A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip",
        "volume": "26",
        "issue": "11",
        "startPage": "2406",
        "endPage": "2418",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085525549,
                "preferredName": "Joe Baylon",
                "firstName": "Joe",
                "lastName": "Baylon"
            },
            {
                "id": 37539447700,
                "preferredName": "Xinmin Yu",
                "firstName": "Xinmin",
                "lastName": "Yu"
            },
            {
                "id": 37086081931,
                "preferredName": "Srinivasan Gopal",
                "firstName": "Srinivasan",
                "lastName": "Gopal"
            },
            {
                "id": 37421523900,
                "preferredName": "Reza Molavi",
                "firstName": "Reza",
                "lastName": "Molavi"
            },
            {
                "id": 37269465100,
                "preferredName": "Shahriar Mirabbasi",
                "firstName": "Shahriar",
                "lastName": "Mirabbasi"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            },
            {
                "id": 37278448100,
                "preferredName": "Deukhyoun Heo",
                "firstName": "Deukhyoun",
                "lastName": "Heo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2787043",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8269409",
        "articleTitle": "Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory",
        "volume": "26",
        "issue": "4",
        "startPage": "684",
        "endPage": "696",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085724733,
                "preferredName": "Dongliang Chen",
                "firstName": "Dongliang",
                "lastName": "Chen"
            },
            {
                "id": 37085857082,
                "preferredName": "Jonathon Edstrom",
                "firstName": "Jonathon",
                "lastName": "Edstrom"
            },
            {
                "id": 37086152332,
                "preferredName": "Yifu Gong",
                "firstName": "Yifu",
                "lastName": "Gong"
            },
            {
                "id": 37086350494,
                "preferredName": "Peng Gao",
                "firstName": "Peng",
                "lastName": "Gao"
            },
            {
                "id": 38468288400,
                "preferredName": "Lei Yang",
                "firstName": "Lei",
                "lastName": "Yang"
            },
            {
                "id": 37085859688,
                "preferredName": "Mark E. McCourt",
                "firstName": "Mark E.",
                "lastName": "McCourt"
            },
            {
                "id": 37406494400,
                "preferredName": "Jinhui Wang",
                "firstName": "Jinhui",
                "lastName": "Wang"
            },
            {
                "id": 37392894300,
                "preferredName": "Na Gong",
                "firstName": "Na",
                "lastName": "Gong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2806935",
        "publicationYear": "2018",
        "publicationDate": "June 2018",
        "articleNumber": "8306514",
        "articleTitle": "A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction",
        "volume": "26",
        "issue": "6",
        "startPage": "1151",
        "endPage": "1158",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37073143200,
                "preferredName": "Dong-Soo Lee",
                "firstName": "Dong-Soo",
                "lastName": "Lee"
            },
            {
                "id": 37085848277,
                "preferredName": "Sung-Jin Kim",
                "firstName": "Sung-Jin",
                "lastName": "Kim"
            },
            {
                "id": 37086379964,
                "preferredName": "Donggyu Kim",
                "firstName": "Donggyu",
                "lastName": "Kim"
            },
            {
                "id": 37394785300,
                "preferredName": "Younggun Pu",
                "firstName": "Younggun",
                "lastName": "Pu"
            },
            {
                "id": 37290947300,
                "preferredName": "Sang-Sun Yoo",
                "firstName": "Sang-Sun",
                "lastName": "Yoo"
            },
            {
                "id": 37085411956,
                "preferredName": "Minjae Lee",
                "firstName": "Minjae",
                "lastName": "Lee"
            },
            {
                "id": 37085432068,
                "preferredName": "Keum Cheol Hwang",
                "firstName": "Keum Cheol",
                "lastName": "Hwang"
            },
            {
                "id": 38200968600,
                "preferredName": "Youngoo Yang",
                "firstName": "Youngoo",
                "lastName": "Yang"
            },
            {
                "id": 37281499000,
                "preferredName": "Kang-Yoon Lee",
                "firstName": "Kang-Yoon",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2833291",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8360160",
        "articleTitle": "Taming Spatiotemporal Chaos in Forced Memristive Arrays",
        "volume": "26",
        "issue": "12",
        "startPage": "2947",
        "endPage": "2954",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37394186300,
                "preferredName": "Arturo Buscarino",
                "firstName": "Arturo",
                "lastName": "Buscarino"
            },
            {
                "id": 37085670136,
                "preferredName": "Claudia Corradino",
                "firstName": "Claudia",
                "lastName": "Corradino"
            },
            {
                "id": 37271792300,
                "preferredName": "Luigi Fortuna",
                "firstName": "Luigi",
                "lastName": "Fortuna"
            },
            {
                "id": 37270759200,
                "preferredName": "Leon O. Chua",
                "firstName": "Leon O.",
                "lastName": "Chua"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2811417",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8323408",
        "articleTitle": "Thermal Stress and Reliability Analysis of TSV-Based 3-D ICs With a Novel Adaptive Strategy Finite Element Method",
        "volume": "26",
        "issue": "7",
        "startPage": "1312",
        "endPage": "1325",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086345010,
                "preferredName": "Hao Zhou",
                "firstName": "Hao",
                "lastName": "Zhou"
            },
            {
                "id": 37289613700,
                "preferredName": "Hengliang Zhu",
                "firstName": "Hengliang",
                "lastName": "Zhu"
            },
            {
                "id": 37693334600,
                "preferredName": "Tao Cui",
                "firstName": "Tao",
                "lastName": "Cui"
            },
            {
                "id": 37287715900,
                "preferredName": "David Z. Pan",
                "firstName": "David Z.",
                "lastName": "Pan"
            },
            {
                "id": 37277316800,
                "preferredName": "Dian Zhou",
                "firstName": "Dian",
                "lastName": "Zhou"
            },
            {
                "id": 37272246100,
                "preferredName": "Xuan Zeng",
                "firstName": "Xuan",
                "lastName": "Zeng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2865704",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8454903",
        "articleTitle": "High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC",
        "volume": "26",
        "issue": "12",
        "startPage": "2921",
        "endPage": "2934",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086081931,
                "preferredName": "Srinivasan Gopal",
                "firstName": "Srinivasan",
                "lastName": "Gopal"
            },
            {
                "id": 37085692493,
                "preferredName": "Sourav Das",
                "firstName": "Sourav",
                "lastName": "Das"
            },
            {
                "id": 37593691900,
                "preferredName": "Pawan Agarwal",
                "firstName": "Pawan",
                "lastName": "Agarwal"
            },
            {
                "id": 37086021841,
                "preferredName": "Sheikh Nijam Ali",
                "firstName": "Sheikh Nijam",
                "lastName": "Ali"
            },
            {
                "id": 37278448100,
                "preferredName": "Deukhyoun Heo",
                "firstName": "Deukhyoun",
                "lastName": "Heo"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2840446",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8374978",
        "articleTitle": "Exploiting Memristors for Compressive Sampling of Sensory Signals",
        "volume": "26",
        "issue": "12",
        "startPage": "2737",
        "endPage": "2748",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085857870,
                "preferredName": "Fengyu Qian",
                "firstName": "Fengyu",
                "lastName": "Qian"
            },
            {
                "id": 37085860871,
                "preferredName": "Yanping Gong",
                "firstName": "Yanping",
                "lastName": "Gong"
            },
            {
                "id": 38547117000,
                "preferredName": "Guoxian Huang",
                "firstName": "Guoxian",
                "lastName": "Huang"
            },
            {
                "id": 37886326000,
                "preferredName": "Mehdi Anwar",
                "firstName": "Mehdi",
                "lastName": "Anwar"
            },
            {
                "id": 37293100600,
                "preferredName": "Lei Wang",
                "firstName": "Lei",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2764520",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8103882",
        "articleTitle": "Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes",
        "volume": "26",
        "issue": "1",
        "startPage": "50",
        "endPage": "62",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37970971300,
                "preferredName": "Ing-Chao Lin",
                "firstName": "Ing-Chao",
                "lastName": "Lin"
            },
            {
                "id": 37086065300,
                "preferredName": "Yun Kae Law",
                "firstName": "Yun Kae",
                "lastName": "Law"
            },
            {
                "id": 37275778900,
                "preferredName": "Yuan Xie",
                "firstName": "Yuan",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2808468",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8315514",
        "articleTitle": "Accelerating  $k$ -Medians Clustering Using a Novel 4T-4R RRAM Cell",
        "volume": "26",
        "issue": "12",
        "startPage": "2709",
        "endPage": "2722",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086242808,
                "preferredName": "Yomi Karthik Rupesh",
                "firstName": "Yomi Karthik",
                "lastName": "Rupesh"
            },
            {
                "id": 37089099782,
                "preferredName": "Payman Behnam",
                "firstName": "Payman",
                "lastName": "Behnam"
            },
            {
                "id": 37086530866,
                "preferredName": "Goverdhan Reddy Pandla",
                "firstName": "Goverdhan Reddy",
                "lastName": "Pandla"
            },
            {
                "id": 37086535959,
                "preferredName": "Manikanth Miryala",
                "firstName": "Manikanth",
                "lastName": "Miryala"
            },
            {
                "id": 37086531979,
                "preferredName": "Mahdi Nazm Bojnordi",
                "firstName": "Mahdi",
                "lastName": "Nazm Bojnordi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2819945",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8331852",
        "articleTitle": "Racetrack Queues for Extremely Low-Energy FIFOs",
        "volume": "26",
        "issue": "8",
        "startPage": "1531",
        "endPage": "1544",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085401552,
                "preferredName": "Donald Kline",
                "firstName": "Donald",
                "lastName": "Kline"
            },
            {
                "id": 37596362100,
                "preferredName": "Haifeng Xu",
                "firstName": "Haifeng",
                "lastName": "Xu"
            },
            {
                "id": 37273234900,
                "preferredName": "Rami Melhem",
                "firstName": "Rami",
                "lastName": "Melhem"
            },
            {
                "id": 37273142400,
                "preferredName": "Alex K. Jones",
                "firstName": "Alex K.",
                "lastName": "Jones"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2810831",
        "publicationYear": "2018",
        "publicationDate": "July 2018",
        "articleNumber": "8326740",
        "articleTitle": "A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator",
        "volume": "26",
        "issue": "7",
        "startPage": "1408",
        "endPage": "1412",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086328087,
                "preferredName": "Xiaobai Chen",
                "firstName": "Xiaobai",
                "lastName": "Chen"
            },
            {
                "id": 37535106400,
                "preferredName": "Zhiyi Yu",
                "firstName": "Zhiyi",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2864267",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8463584",
        "articleTitle": "A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures",
        "volume": "26",
        "issue": "11",
        "startPage": "2335",
        "endPage": "2344",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37300191200,
                "preferredName": "Makoto Yabuuchi",
                "firstName": "Makoto",
                "lastName": "Yabuuchi"
            },
            {
                "id": 37287308000,
                "preferredName": "Yasumasa Tsukamoto",
                "firstName": "Yasumasa",
                "lastName": "Tsukamoto"
            },
            {
                "id": 37532906000,
                "preferredName": "Hidehiro Fujiwara",
                "firstName": "Hidehiro",
                "lastName": "Fujiwara"
            },
            {
                "id": 37073121200,
                "preferredName": "Miki Tanaka",
                "firstName": "Miki",
                "lastName": "Tanaka"
            },
            {
                "id": 37087969935,
                "preferredName": "Shinji Tanaka",
                "firstName": "Shinji",
                "lastName": "Tanaka"
            },
            {
                "id": 37300187800,
                "preferredName": "Koji Nii",
                "firstName": "Koji",
                "lastName": "Nii"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2797078",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8290563",
        "articleTitle": "A Source and Channel Coding Approach for Improving Flash Memory Endurance",
        "volume": "26",
        "issue": "5",
        "startPage": "981",
        "endPage": "990",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269391900,
                "preferredName": "J\u00fcrgen Freudenberger",
                "firstName": "J\u00fcrgen",
                "lastName": "Freudenberger"
            },
            {
                "id": 37085735018,
                "preferredName": "Mohammed Rajab",
                "firstName": "Mohammed",
                "lastName": "Rajab"
            },
            {
                "id": 37268527900,
                "preferredName": "Sergo Shavgulidze",
                "firstName": "Sergo",
                "lastName": "Shavgulidze"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2840049",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8374983",
        "articleTitle": "SRAM Circuits for True Random Number Generation Using Intrinsic Bit Instability",
        "volume": "26",
        "issue": "10",
        "startPage": "2027",
        "endPage": "2037",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267227500,
                "preferredName": "Lawrence T. Clark",
                "firstName": "Lawrence T.",
                "lastName": "Clark"
            },
            {
                "id": 37086464217,
                "preferredName": "Sai Bharadwaj Medapuram",
                "firstName": "Sai Bharadwaj",
                "lastName": "Medapuram"
            },
            {
                "id": 37086464533,
                "preferredName": "Divya Kiran Kadiyala",
                "firstName": "Divya Kiran",
                "lastName": "Kadiyala"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2764880",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8107501",
        "articleTitle": "Physics-Based Compact TDDB Models for Low- $k$ BEOL Copper Interconnects With Time-Varying Voltage Stressing",
        "volume": "26",
        "issue": "2",
        "startPage": "239",
        "endPage": "248",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086280370,
                "preferredName": "Shaoyi Peng",
                "firstName": "Shaoyi",
                "lastName": "Peng"
            },
            {
                "id": 37086278040,
                "preferredName": "Han Zhou",
                "firstName": "Han",
                "lastName": "Zhou"
            },
            {
                "id": 37085534436,
                "preferredName": "Taeyoung Kim",
                "firstName": "Taeyoung",
                "lastName": "Kim"
            },
            {
                "id": 37085501196,
                "preferredName": "Hai-Bao Chen",
                "firstName": "Hai-Bao",
                "lastName": "Chen"
            },
            {
                "id": 37279974400,
                "preferredName": "Sheldon X.-D. Tan",
                "firstName": "Sheldon X.-D.",
                "lastName": "Tan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2836154",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8370241",
        "articleTitle": "Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery",
        "volume": "26",
        "issue": "10",
        "startPage": "2016",
        "endPage": "2026",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085853639,
                "preferredName": "Alec Roelke",
                "firstName": "Alec",
                "lastName": "Roelke"
            },
            {
                "id": 37272355600,
                "preferredName": "Mircea R. Stan",
                "firstName": "Mircea R.",
                "lastName": "Stan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2794445",
        "publicationYear": "2018",
        "publicationDate": "May 2018",
        "articleNumber": "8294053",
        "articleTitle": "Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator",
        "volume": "26",
        "issue": "5",
        "startPage": "878",
        "endPage": "891",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089271519,
                "preferredName": "Md. Hasanuzzaman",
                "firstName": "Md.",
                "lastName": "Hasanuzzaman"
            },
            {
                "id": 37085412386,
                "preferredName": "Bahareh G. Motlagh",
                "firstName": "Bahareh G.",
                "lastName": "Motlagh"
            },
            {
                "id": 37395378500,
                "preferredName": "Faycal Mounaim",
                "firstName": "Faycal",
                "lastName": "Mounaim"
            },
            {
                "id": 37085683938,
                "preferredName": "Ahmad Hassan",
                "firstName": "Ahmad",
                "lastName": "Hassan"
            },
            {
                "id": 37276705200,
                "preferredName": "Rabin Raut",
                "firstName": "Rabin",
                "lastName": "Raut"
            },
            {
                "id": 37276702600,
                "preferredName": "Mohamad Sawan",
                "firstName": "Mohamad",
                "lastName": "Sawan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2814041",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8374043",
        "articleTitle": "Transmission Coefficient Matrix Modeling of Spin-Torque-Based  $n$ -Qubit Architecture",
        "volume": "26",
        "issue": "8",
        "startPage": "1461",
        "endPage": "1470",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085902712,
                "preferredName": "Anant Kulkarni",
                "firstName": "Anant",
                "lastName": "Kulkarni"
            },
            {
                "id": 37086378152,
                "preferredName": "Sanjay Prajapati",
                "firstName": "Sanjay",
                "lastName": "Prajapati"
            },
            {
                "id": 37394845100,
                "preferredName": "Brajesh Kumar Kaushik",
                "firstName": "Brajesh Kumar",
                "lastName": "Kaushik"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2757477",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8067445",
        "articleTitle": "PhLock: A Cache Energy Saving Technique Using Phase-Based Cache Locking",
        "volume": "26",
        "issue": "1",
        "startPage": "110",
        "endPage": "121",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38529379700,
                "preferredName": "Tosiron Adegbija",
                "firstName": "Tosiron",
                "lastName": "Adegbija"
            },
            {
                "id": 38272665600,
                "preferredName": "Ann Gordon-Ross",
                "firstName": "Ann",
                "lastName": "Gordon-Ross"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2841318",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8400478",
        "articleTitle": "Novel Feature Selection Algorithm for Thermal Prediction Model",
        "volume": "26",
        "issue": "10",
        "startPage": "1831",
        "endPage": "1844",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086465002,
                "preferredName": "Javad Mohebbi Najm Abad",
                "firstName": "Javad Mohebbi Najm",
                "lastName": "Abad"
            },
            {
                "id": 37679938800,
                "preferredName": "Ali Soleimani",
                "firstName": "Ali",
                "lastName": "Soleimani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2810782",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8330020",
        "articleTitle": "Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic",
        "volume": "26",
        "issue": "12",
        "startPage": "2619",
        "endPage": "2627",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086310183,
                "preferredName": "Nahid Mirzaie",
                "firstName": "Nahid",
                "lastName": "Mirzaie"
            },
            {
                "id": 37086310403,
                "preferredName": "Ahmed Alzahmi",
                "firstName": "Ahmed",
                "lastName": "Alzahmi"
            },
            {
                "id": 37294942700,
                "preferredName": "Hossein Shamsi",
                "firstName": "Hossein",
                "lastName": "Shamsi"
            },
            {
                "id": 37429825000,
                "preferredName": "Gyung-Su Byun",
                "firstName": "Gyung-Su",
                "lastName": "Byun"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2820508",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8341831",
        "articleTitle": "Novel Magnetic Burn-In for Retention and Magnetic Tolerance Testing of STTRAM",
        "volume": "26",
        "issue": "8",
        "startPage": "1508",
        "endPage": "1517",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086371406,
                "preferredName": "Mohammad Nasim Imtiaz Khan",
                "firstName": "Mohammad Nasim Imtiaz",
                "lastName": "Khan"
            },
            {
                "id": 37085340456,
                "preferredName": "Anirudh S. Iyengar",
                "firstName": "Anirudh S.",
                "lastName": "Iyengar"
            },
            {
                "id": 37273380600,
                "preferredName": "Swaroop Ghosh",
                "firstName": "Swaroop",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2844180",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8399535",
        "articleTitle": "Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding",
        "volume": "26",
        "issue": "10",
        "startPage": "2007",
        "endPage": "2015",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086191078,
                "preferredName": "Travis E. Schulze",
                "firstName": "Travis E.",
                "lastName": "Schulze"
            },
            {
                "id": 37265524600,
                "preferredName": "Daryl G. Beetner",
                "firstName": "Daryl G.",
                "lastName": "Beetner"
            },
            {
                "id": 37595375200,
                "preferredName": "Yiyu Shi",
                "firstName": "Yiyu",
                "lastName": "Shi"
            },
            {
                "id": 37282220700,
                "preferredName": "Kevin A. Kwiat",
                "firstName": "Kevin A.",
                "lastName": "Kwiat"
            },
            {
                "id": 37704581200,
                "preferredName": "Charles A. Kamhoua",
                "firstName": "Charles A.",
                "lastName": "Kamhoua"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2843282",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8388875",
        "articleTitle": "Scalable Network-on-Chip Architectures for Brain\u2013Machine Interface Applications",
        "volume": "26",
        "issue": "10",
        "startPage": "1895",
        "endPage": "1907",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085417593,
                "preferredName": "Xian Li",
                "firstName": "Xian",
                "lastName": "Li"
            },
            {
                "id": 37085353151,
                "preferredName": "Karthi Duraisamy",
                "firstName": "Karthi",
                "lastName": "Duraisamy"
            },
            {
                "id": 37299894300,
                "preferredName": "Paul Bogdan",
                "firstName": "Paul",
                "lastName": "Bogdan"
            },
            {
                "id": 37085667286,
                "preferredName": "Janardhan Rao Doppa",
                "firstName": "Janardhan Rao",
                "lastName": "Doppa"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2764043",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8100641",
        "articleTitle": "VLSI Design of an ML-Based Power-Efficient Motion Estimation Controller for Intelligent Mobile Systems",
        "volume": "26",
        "issue": "2",
        "startPage": "262",
        "endPage": "271",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37890569000,
                "preferredName": "Jui-Hung Hsieh",
                "firstName": "Jui-Hung",
                "lastName": "Hsieh"
            },
            {
                "id": 37086289431,
                "preferredName": "Hung-Ren Wang",
                "firstName": "Hung-Ren",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2819210",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8337123",
        "articleTitle": "Boosting NVDIMM Performance With a Lightweight Caching Algorithm",
        "volume": "26",
        "issue": "8",
        "startPage": "1518",
        "endPage": "1530",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37071562400,
                "preferredName": "Che-Wei Tsao",
                "firstName": "Che-Wei",
                "lastName": "Tsao"
            },
            {
                "id": 37537830500,
                "preferredName": "Yuan-Hao Chang",
                "firstName": "Yuan-Hao",
                "lastName": "Chang"
            },
            {
                "id": 37276775300,
                "preferredName": "Tei-Wei Kuo",
                "firstName": "Tei-Wei",
                "lastName": "Kuo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2856528",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8423429",
        "articleTitle": " $In~Situ$  and In-Field Technique for Monitoring and Decelerating NBTI in 6T-SRAM Register Files",
        "volume": "26",
        "issue": "11",
        "startPage": "2241",
        "endPage": "2253",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072537900,
                "preferredName": "Teng Yang",
                "firstName": "Teng",
                "lastName": "Yang"
            },
            {
                "id": 37085630541,
                "preferredName": "Doyun Kim",
                "firstName": "Doyun",
                "lastName": "Kim"
            },
            {
                "id": 37085625041,
                "preferredName": "Jiangyi Li",
                "firstName": "Jiangyi",
                "lastName": "Li"
            },
            {
                "id": 37268120200,
                "preferredName": "Peter R. Kinget",
                "firstName": "Peter R.",
                "lastName": "Kinget"
            },
            {
                "id": 37541098600,
                "preferredName": "Mingoo Seok",
                "firstName": "Mingoo",
                "lastName": "Seok"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2851958",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8430564",
        "articleTitle": "Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic",
        "volume": "26",
        "issue": "11",
        "startPage": "2542",
        "endPage": "2552",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086185839,
                "preferredName": "Parham Hosseinzadeh Namin",
                "firstName": "Parham",
                "lastName": "Hosseinzadeh Namin"
            },
            {
                "id": 37086489948,
                "preferredName": "Crystal Roma",
                "firstName": "Crystal",
                "lastName": "Roma"
            },
            {
                "id": 37294787800,
                "preferredName": "Roberto Muscedere",
                "firstName": "Roberto",
                "lastName": "Muscedere"
            },
            {
                "id": 37276374600,
                "preferredName": "Majid Ahmadi",
                "firstName": "Majid",
                "lastName": "Ahmadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2823586",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8344514",
        "articleTitle": "A Voltage\u2013Time Model for Memristive Devices",
        "volume": "26",
        "issue": "8",
        "startPage": "1452",
        "endPage": "1460",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085868406,
                "preferredName": "Nicola Lupo",
                "firstName": "Nicola",
                "lastName": "Lupo"
            },
            {
                "id": 37270601100,
                "preferredName": "Edoardo Bonizzoni",
                "firstName": "Edoardo",
                "lastName": "Bonizzoni"
            },
            {
                "id": 37085697225,
                "preferredName": "Eduardo P\u00e9rez",
                "firstName": "Eduardo",
                "lastName": "P\u00e9rez"
            },
            {
                "id": 37316239800,
                "preferredName": "Christian Wenger",
                "firstName": "Christian",
                "lastName": "Wenger"
            },
            {
                "id": 37269864600,
                "preferredName": "Franco Maloberti",
                "firstName": "Franco",
                "lastName": "Maloberti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2823714",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8345331",
        "articleTitle": "Memristors for Secret Sharing-Based Lightweight Authentication",
        "volume": "26",
        "issue": "12",
        "startPage": "2671",
        "endPage": "2683",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38563842000,
                "preferredName": "Md Tanvir Arafin",
                "firstName": "Md Tanvir",
                "lastName": "Arafin"
            },
            {
                "id": 37269284700,
                "preferredName": "Gang Qu",
                "firstName": "Gang",
                "lastName": "Qu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2838044",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8374984",
        "articleTitle": "A Fast, Single-Instruction\u2013Multiple-Data, Scalable Priority Queue",
        "volume": "26",
        "issue": "10",
        "startPage": "1939",
        "endPage": "1952",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085473013,
                "preferredName": "Imad Benacer",
                "firstName": "Imad",
                "lastName": "Benacer"
            },
            {
                "id": 37276417000,
                "preferredName": "Fran\u00e7ois-Raymond Boyer",
                "firstName": "Fran\u00e7ois-Raymond",
                "lastName": "Boyer"
            },
            {
                "id": 37276922900,
                "preferredName": "Yvon Savaria",
                "firstName": "Yvon",
                "lastName": "Savaria"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2866515",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8463558",
        "articleTitle": "An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage",
        "volume": "26",
        "issue": "12",
        "startPage": "2863",
        "endPage": "2872",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085747549,
                "preferredName": "Zhongyi Fu",
                "firstName": "Zhongyi",
                "lastName": "Fu"
            },
            {
                "id": 37270102800,
                "preferredName": "Kong-Pang Pun",
                "firstName": "Kong-Pang",
                "lastName": "Pun"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2818079",
        "publicationYear": "2018",
        "publicationDate": "Aug. 2018",
        "articleNumber": "8331099",
        "articleTitle": "Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint",
        "volume": "26",
        "issue": "8",
        "startPage": "1580",
        "endPage": "1584",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085855933,
                "preferredName": "Xin Zhan",
                "firstName": "Xin",
                "lastName": "Zhan"
            },
            {
                "id": 37085594678,
                "preferredName": "Joseph Riad",
                "firstName": "Joseph",
                "lastName": "Riad"
            },
            {
                "id": 37276871700,
                "preferredName": "Peng Li",
                "firstName": "Peng",
                "lastName": "Li"
            },
            {
                "id": 37086420423,
                "preferredName": "Edgar S\u00e1nchez",
                "firstName": "Edgar",
                "lastName": "S\u00e1nchez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2763129",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8091299",
        "articleTitle": "Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs",
        "volume": "26",
        "issue": "2",
        "startPage": "404",
        "endPage": "415",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085956938,
                "preferredName": "Daniel O\u2019Hare",
                "firstName": "Daniel",
                "lastName": "O\u2019Hare"
            },
            {
                "id": 37295843400,
                "preferredName": "Anthony G. Scanlan",
                "firstName": "Anthony G.",
                "lastName": "Scanlan"
            },
            {
                "id": 37086319523,
                "preferredName": "Eric Thompson",
                "firstName": "Eric",
                "lastName": "Thompson"
            },
            {
                "id": 37320550600,
                "preferredName": "Brendan Mullane",
                "firstName": "Brendan",
                "lastName": "Mullane"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2766150",
        "publicationYear": "2018",
        "publicationDate": "Feb. 2018",
        "articleNumber": "8107724",
        "articleTitle": "A Dual-Data Line Read Scheme for High-Speed Low-Energy Resistive Nonvolatile Memories",
        "volume": "26",
        "issue": "2",
        "startPage": "272",
        "endPage": "279",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085432003,
                "preferredName": "Albert Lee",
                "firstName": "Albert",
                "lastName": "Lee"
            },
            {
                "id": 37085361723,
                "preferredName": "Hochul Lee",
                "firstName": "Hochul",
                "lastName": "Lee"
            },
            {
                "id": 37392937600,
                "preferredName": "Farbod Ebrahimi",
                "firstName": "Farbod",
                "lastName": "Ebrahimi"
            },
            {
                "id": 37071319600,
                "preferredName": "Bonnie Lam",
                "firstName": "Bonnie",
                "lastName": "Lam"
            },
            {
                "id": 37085743938,
                "preferredName": "Wei-Hao Chen",
                "firstName": "Wei-Hao",
                "lastName": "Chen"
            },
            {
                "id": 37420875800,
                "preferredName": "Meng-Fan Chang",
                "firstName": "Meng-Fan",
                "lastName": "Chang"
            },
            {
                "id": 37850072300,
                "preferredName": "Pedram Khalili Amiri",
                "firstName": "Pedram Khalili",
                "lastName": "Amiri"
            },
            {
                "id": 37276806100,
                "preferredName": "Kang-L. Wang",
                "firstName": "Kang-L.",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2767543",
        "publicationYear": "2018",
        "publicationDate": "March 2018",
        "articleNumber": "8100633",
        "articleTitle": "Fine-Grained Energy-Constrained Microprocessor Pipeline Design",
        "volume": "26",
        "issue": "3",
        "startPage": "457",
        "endPage": "469",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085360411,
                "preferredName": "Anteneh Gebregiorgis",
                "firstName": "Anteneh",
                "lastName": "Gebregiorgis"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2850919",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8418473",
        "articleTitle": "A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme",
        "volume": "26",
        "issue": "11",
        "startPage": "2299",
        "endPage": "2309",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38233325600,
                "preferredName": "Juanda",
                "firstName": null,
                "lastName": "Juanda"
            },
            {
                "id": 37292423700,
                "preferredName": "Wei Shu",
                "firstName": "Wei",
                "lastName": "Shu"
            },
            {
                "id": 37280551800,
                "preferredName": "Joseph S. Chang",
                "firstName": "Joseph S.",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2859827",
        "publicationYear": "2018",
        "publicationDate": "Nov. 2018",
        "articleNumber": "8430570",
        "articleTitle": "A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design",
        "volume": "26",
        "issue": "11",
        "startPage": "2386",
        "endPage": "2394",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085442738,
                "preferredName": "F\u00e1bio Passos",
                "firstName": "F\u00e1bio",
                "lastName": "Passos"
            },
            {
                "id": 38329001500,
                "preferredName": "Elisenda Roca",
                "firstName": "Elisenda",
                "lastName": "Roca"
            },
            {
                "id": 38271241500,
                "preferredName": "Rafael Castro-L\u00f3pez",
                "firstName": "Rafael",
                "lastName": "Castro-L\u00f3pez"
            },
            {
                "id": 37278724700,
                "preferredName": "Francisco V. Fern\u00e1ndez",
                "firstName": "Francisco V.",
                "lastName": "Fern\u00e1ndez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2828387",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8353357",
        "articleTitle": "Application and Product-Volume-Specific Customization of BEOL Metal Pitch",
        "volume": "26",
        "issue": "9",
        "startPage": "1627",
        "endPage": "1636",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38229172100,
                "preferredName": "Samuel N. Pagliarini",
                "firstName": "Samuel N.",
                "lastName": "Pagliarini"
            },
            {
                "id": 37086439109,
                "preferredName": "Mehmet Meric Isgenc",
                "firstName": "Mehmet Meric",
                "lastName": "Isgenc"
            },
            {
                "id": 37593331700,
                "preferredName": "Mayler G. A. Martins",
                "firstName": "Mayler G. A.",
                "lastName": "Martins"
            },
            {
                "id": 37273687500,
                "preferredName": "Lawrence Pileggi",
                "firstName": "Lawrence",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2755765",
        "publicationYear": "2018",
        "publicationDate": "Jan. 2018",
        "articleNumber": "8057794",
        "articleTitle": "An Efficient Fault-Tolerance Design for Integer Parallel Matrix\u2013Vector Multiplications",
        "volume": "26",
        "issue": "1",
        "startPage": "211",
        "endPage": "215",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37073332000,
                "preferredName": "Zhen Gao",
                "firstName": "Zhen",
                "lastName": "Gao"
            },
            {
                "id": 37086238982,
                "preferredName": "Qingqing Jing",
                "firstName": "Qingqing",
                "lastName": "Jing"
            },
            {
                "id": 37086335704,
                "preferredName": "Yumeng Li",
                "firstName": "Yumeng",
                "lastName": "Li"
            },
            {
                "id": 37393409900,
                "preferredName": "Pedro Reviriego",
                "firstName": "Pedro",
                "lastName": "Reviriego"
            },
            {
                "id": 37410622900,
                "preferredName": "Juan Antonio Maestro",
                "firstName": "Juan Antonio",
                "lastName": "Maestro"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2856458",
        "publicationYear": "2018",
        "publicationDate": "Dec. 2018",
        "articleNumber": "8428653",
        "articleTitle": "Networked Power-Gated MRAMs for Memory-Based Computing",
        "volume": "26",
        "issue": "12",
        "startPage": "2696",
        "endPage": "2708",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37294409400,
                "preferredName": "Jean-Philippe Diguet",
                "firstName": "Jean-Philippe",
                "lastName": "Diguet"
            },
            {
                "id": 37313173400,
                "preferredName": "Naoya Onizawa",
                "firstName": "Naoya",
                "lastName": "Onizawa"
            },
            {
                "id": 37085872230,
                "preferredName": "Mostafa Rizk",
                "firstName": "Mostafa",
                "lastName": "Rizk"
            },
            {
                "id": 38500290200,
                "preferredName": "Johanna Sepulveda",
                "firstName": "Johanna",
                "lastName": "Sepulveda"
            },
            {
                "id": 37276706200,
                "preferredName": "Amer Baghdadi",
                "firstName": "Amer",
                "lastName": "Baghdadi"
            },
            {
                "id": 37283370100,
                "preferredName": "Takahiro Hanyu",
                "firstName": "Takahiro",
                "lastName": "Hanyu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2847622",
        "publicationYear": "2018",
        "publicationDate": "Oct. 2018",
        "articleNumber": "8401340",
        "articleTitle": "A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design",
        "volume": "26",
        "issue": "10",
        "startPage": "2118",
        "endPage": "2131",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086464862,
                "preferredName": "Zhengyu Chen",
                "firstName": "Zhengyu",
                "lastName": "Chen"
            },
            {
                "id": 37086466247,
                "preferredName": "Huanyu Wang",
                "firstName": "Huanyu",
                "lastName": "Wang"
            },
            {
                "id": 37086465717,
                "preferredName": "Geng Xie",
                "firstName": "Geng",
                "lastName": "Xie"
            },
            {
                "id": 37085592395,
                "preferredName": "Jie Gu",
                "firstName": "Jie",
                "lastName": "Gu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2832472",
        "publicationYear": "2018",
        "publicationDate": "Sept. 2018",
        "articleNumber": "8361054",
        "articleTitle": "A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing",
        "volume": "26",
        "issue": "9",
        "startPage": "1763",
        "endPage": "1776",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37423402800,
                "preferredName": "Hong Zhang",
                "firstName": "Hong",
                "lastName": "Zhang"
            },
            {
                "id": 37086438841,
                "preferredName": "Junqiang Sun",
                "firstName": "Junqiang",
                "lastName": "Sun"
            },
            {
                "id": 37085630993,
                "preferredName": "Jie Zhang",
                "firstName": "Jie",
                "lastName": "Zhang"
            },
            {
                "id": 37592954900,
                "preferredName": "Ruizhi Zhang",
                "firstName": "Ruizhi",
                "lastName": "Zhang"
            },
            {
                "id": 37085453014,
                "preferredName": "Anthony Chan Carusone",
                "firstName": "Anthony",
                "lastName": "Chan Carusone"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2785270",
        "publicationYear": "2018",
        "publicationDate": "April 2018",
        "articleNumber": "8255640",
        "articleTitle": "Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF",
        "volume": "26",
        "issue": "4",
        "startPage": "733",
        "endPage": "743",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085375939,
                "preferredName": "Wenjie Che",
                "firstName": "Wenjie",
                "lastName": "Che"
            },
            {
                "id": 37085355452,
                "preferredName": "Fareena Saqib",
                "firstName": "Fareena",
                "lastName": "Saqib"
            },
            {
                "id": 37330239000,
                "preferredName": "Jim Plusquellic",
                "firstName": "Jim",
                "lastName": "Plusquellic"
            }
        ]
    }
]