Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: music_player.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "music_player.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "music_player"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : music_player
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/constants.vhd" in Library work.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/note_length_counter.vhd" in Library work.
Architecture behavioral of Entity note_length_counter is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/note_player.vhd" in Library work.
Architecture behavioral of Entity note_player is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/bin_to_dec.vhd" in Library work.
Architecture behavioral of Entity bin_to_dec is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/dpimref.vhd" in Library work.
Architecture behavioral of Entity dpimref is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/EPP_interface.vhd" in Library work.
Architecture behavioral of Entity epp_interface is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/block_ram.vhd" in Library work.
Architecture behavioral of Entity block_ram is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/seven_seg_display.vhd" in Library work.
Architecture behavioral of Entity seven_seg_display is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/main.vhd" in Library work.
Architecture behavioral of Entity music_player_v7 is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/music_player.vhd" in Library work.
Entity <music_player> compiled.
Entity <music_player> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <music_player> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EPP_interface> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <block_ram> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seven_seg_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <music_player_v7> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dpimref> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin_to_dec> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <note_length_counter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <note_player> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <music_player> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <is_slurred> in unit <music_player> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <is_staccato> in unit <music_player> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <is_square> in unit <music_player> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <twelfth_cc> in unit <music_player> has a constant value of 00000000000011000011010100000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <enable_music_player> in unit <music_player> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <music_player> analyzed. Unit <music_player> generated.

Analyzing Entity <EPP_interface> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <rst_round_counter> in unit <EPP_interface> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <EPP_interface> analyzed. Unit <EPP_interface> generated.

Analyzing Entity <dpimref> in library <work> (Architecture <behavioral>).
Entity <dpimref> analyzed. Unit <dpimref> generated.

Analyzing Entity <block_ram> in library <work> (Architecture <behavioral>).
INFO:Xst:1432 - Contents of array <ram> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <ram> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <ram> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <ram> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <block_ram> analyzed. Unit <block_ram> generated.

Analyzing Entity <seven_seg_display> in library <work> (Architecture <behavioral>).
Entity <seven_seg_display> analyzed. Unit <seven_seg_display> generated.

Analyzing Entity <bin_to_dec> in library <work> (Architecture <behavioral>).
Entity <bin_to_dec> analyzed. Unit <bin_to_dec> generated.

Analyzing Entity <music_player_v7> in library <work> (Architecture <behavioral>).
Entity <music_player_v7> analyzed. Unit <music_player_v7> generated.

Analyzing Entity <note_length_counter> in library <work> (Architecture <Behavioral>).
Entity <note_length_counter> analyzed. Unit <note_length_counter> generated.

Analyzing Entity <note_player> in library <work> (Architecture <Behavioral>).
Entity <note_player> analyzed. Unit <note_player> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <block_ram>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/block_ram.vhd".
WARNING:Xst:647 - Input <address<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:1439 - HDL ADVISOR - You may have used signed signal(s) to address this RAM. If that is the case, negative values being out of range, sign bits were ignored. As a result only the first half of the RAM is actually accessed. Please check your source code.
    Found 513x16-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 16-bit register for signal <data_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <block_ram> synthesized.


Synthesizing Unit <dpimref>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/dpimref.vhd".
    Register <regData1> equivalent to <data_output> has been removed
    Found finite state machine <FSM_0> for signal <stEppCur>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clkMain                   (rising_edge)        |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit tristate buffer for signal <DB>.
    Found 1-bit register for signal <ready>.
    Found 8-bit register for signal <data_output>.
    Found 8-bit register for signal <regData0>.
    Found 8-bit register for signal <regData2>.
    Found 8-bit register for signal <regData3>.
    Found 8-bit register for signal <regData4>.
    Found 8-bit register for signal <regData5>.
    Found 8-bit register for signal <regData6>.
    Found 8-bit register for signal <regData7>.
    Found 4-bit register for signal <regEppAdr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  69 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <dpimref> synthesized.


Synthesizing Unit <bin_to_dec>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/bin_to_dec.vhd".
    Found 16x7-bit ROM for signal <inv_outseg>.
    Summary:
	inferred   1 ROM(s).
Unit <bin_to_dec> synthesized.


Synthesizing Unit <note_length_counter>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/note_length_counter.vhd".
WARNING:Xst:643 - "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/note_length_counter.vhd" line 29: The result of a 22x7-bit multiplication is partially used. Only the 28 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit register for signal <is_new_note>.
    Found 1-bit register for signal <is_mute>.
    Found 28-bit adder for signal <articulation_cc>.
    Found 28-bit adder for signal <articulation_cc$addsub0000> created at line 31.
    Found 28-bit comparator equal for signal <is_mute$cmp_eq0000> created at line 45.
    Found 22x7-bit multiplier for signal <note_length_cc$mult0000> created at line 29.
    Found 28-bit up counter for signal <note_length_partial>.
    Found 29-bit subtractor for signal <note_length_partial$addsub0000> created at line 52.
    Found 29-bit comparator greatequal for signal <note_length_partial$cmp_ge0000> created at line 52.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <note_length_counter> synthesized.


Synthesizing Unit <note_player>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/note_player.vhd".
WARNING:Xst:647 - Input <is_square> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1701x8-bit ROM for signal <sin_table_array_value$rom0000> created at line 113.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$cmp_le0000          (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | up_0                                           |
    | Power Up State     | up_0                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/note_player.vhd" line 35: The result of a 9x4-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 13x22-bit ROM for signal <note$rom0000>.
    Found 1-bit register for signal <note_pulse>.
    Found 11-bit register for signal <base_index>.
    Found 9-bit register for signal <duty_cc>.
    Found 9-bit addsub for signal <duty_cc$addsub0000>.
    Found 8-bit adder for signal <duty_cc$sub0000> created at line 87.
    Found 8-bit register for signal <index>.
    Found 8-bit adder for signal <index$addsub0000> created at line 92.
    Found 4-bit register for signal <index_mult>.
    Found 1-of-4 decoder for signal <index_mult$mux0001> created at line 53.
    Found 11-bit adder for signal <next_sin_table_array_index>.
    Found 8-bit adder carry out for signal <next_sin_table_array_index$addsub0001> created at line 35.
    Found 9x4-bit multiplier for signal <next_sin_table_array_index$mult0000> created at line 35.
    Found 11-bit register for signal <overflow_index>.
    Found 1-bit register for signal <pwm_pulse>.
    Found 9-bit comparator equal for signal <pwm_pulse$cmp_eq0000> created at line 116.
    Found 9-bit up counter for signal <sample_rate_partial>.
    Found 8-bit register for signal <sin_table_array_value>.
    Found 9-bit comparator greater for signal <sin_table_array_value$cmp_gt0000> created at line 49.
    Found 11-bit comparator greatequal for signal <state$cmp_ge0000> created at line 76.
    Found 9-bit comparator lessequal for signal <state$cmp_le0000> created at line 49.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   1 Counter(s).
	inferred  53 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
	inferred   1 Decoder(s).
Unit <note_player> synthesized.


Synthesizing Unit <EPP_interface>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/EPP_interface.vhd".
WARNING:Xst:646 - Signal <rst_round_counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_ready>.
    Found 8-bit up counter for signal <debug_counter>.
    Found 8-bit register for signal <higher_data>.
    Found 8-bit register for signal <lower_data>.
    Found 16-bit register for signal <ram_address>.
    Found 16-bit up counter for signal <ram_address_counter>.
    Found 2-bit up counter for signal <round_counter>.
    Summary:
	inferred   3 Counter(s).
	inferred  33 D-type flip-flop(s).
Unit <EPP_interface> synthesized.


Synthesizing Unit <seven_seg_display>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/seven_seg_display.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <binary>.
    Found 32-bit up counter for signal <counter>.
    Found 2-bit up counter for signal <digit>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 Multiplexer(s).
Unit <seven_seg_display> synthesized.


Synthesizing Unit <music_player_v7>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/main.vhd".
WARNING:Xst:647 - Input <twelfth_cc<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <music_pitch_array_value<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <music_length_array_value<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit subtractor for signal <$sub0000> created at line 77.
    Found 6-bit up counter for signal <music_index>.
    Found 8-bit comparator equal for signal <music_index$cmp_eq0000> created at line 77.
    Found 8-bit register for signal <music_length_array_value>.
    Found 8-bit register for signal <music_pitch_array_value>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <music_player_v7> synthesized.


Synthesizing Unit <music_player>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/FPGA_interface/music_player.vhd".
WARNING:Xst:647 - Input <btn<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ram_address_int<15:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <music_counter<31>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <music_counter<30:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State debug_download_state is never reached in FSM <current_state>.
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | rest_state                                     |
    | Power Up State     | rest_state                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <b_we>.
    Found 10-bit register for signal <bram_address>.
    Found 10-bit adder for signal <bram_address$addsub0000> created at line 259.
    Found 16-bit register for signal <bram_data_in>.
    Found 8-bit register for signal <display_state>.
    Found 32-bit up counter for signal <download_counter>.
    Found 32-bit comparator greatequal for signal <download_finished$cmp_ge0000> created at line 180.
    Found 8-bit register for signal <music_length>.
    Found 8-bit register for signal <music_pitch>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <music_player> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 513x16-bit single-port RAM                            : 1
# ROMs                                                 : 3
 13x22-bit ROM                                         : 1
 16x7-bit ROM                                          : 1
 1701x8-bit ROM                                        : 1
# Multipliers                                          : 2
 22x7-bit multiplier                                   : 1
 9x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 28-bit adder                                          : 2
 29-bit subtractor                                     : 1
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 1
 9-bit addsub                                          : 1
# Counters                                             : 8
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 28-bit up counter                                     : 1
 32-bit up counter                                     : 2
 6-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 33
 1-bit register                                        : 7
 10-bit register                                       : 1
 11-bit register                                       : 2
 16-bit register                                       : 3
 4-bit register                                        : 2
 8-bit register                                        : 17
 9-bit register                                        : 1
# Comparators                                          : 8
 11-bit comparator greatequal                          : 1
 28-bit comparator equal                               : 1
 29-bit comparator greatequal                          : 1
 32-bit comparator greatequal                          : 1
 8-bit comparator equal                                : 1
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <current_state/FSM> on signal <current_state[1:2]> with sequential encoding.
----------------------------------
 State                | Encoding
----------------------------------
 rest_state           | 00
 download_state       | 01
 debug_download_state | unreached
 play_music_state     | 10
----------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <play_music/x_note_player/state/FSM> on signal <state[1:5]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 up_0   | 00001
 up_1   | 00010
 up_2   | 00100
 down_0 | 01000
 down_1 | 10000
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <download_from_epp/EPP/stEppCur/FSM> on signal <stEppCur[1:4]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 0000
 00010100 | 0001
 00110010 | 0011
 01011000 | 0010
 01110010 | 0110
 00100001 | 0111
 01000011 | 0101
 01100001 | 0100
 10000011 | 1100
----------------------
WARNING:Xst:1710 - FF/Latch <display_state_1> (without init value) has a constant value of 0 in block <music_player>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_state_3> (without init value) has a constant value of 0 in block <music_player>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_state_4> (without init value) has a constant value of 0 in block <music_player>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_state_5> (without init value) has a constant value of 0 in block <music_player>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_state_6> (without init value) has a constant value of 0 in block <music_player>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_state_7> (without init value) has a constant value of 0 in block <music_player>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ram_address_10> of sequential type is unconnected in block <download_from_epp>.
WARNING:Xst:2677 - Node <ram_address_11> of sequential type is unconnected in block <download_from_epp>.
WARNING:Xst:2677 - Node <ram_address_12> of sequential type is unconnected in block <download_from_epp>.
WARNING:Xst:2677 - Node <ram_address_13> of sequential type is unconnected in block <download_from_epp>.
WARNING:Xst:2677 - Node <ram_address_14> of sequential type is unconnected in block <download_from_epp>.
WARNING:Xst:2677 - Node <ram_address_15> of sequential type is unconnected in block <download_from_epp>.
WARNING:Xst:2677 - Node <music_pitch_array_value_6> of sequential type is unconnected in block <play_music>.
WARNING:Xst:2677 - Node <music_pitch_array_value_7> of sequential type is unconnected in block <play_music>.
WARNING:Xst:2677 - Node <music_length_array_value_7> of sequential type is unconnected in block <play_music>.
WARNING:Xst:2677 - Node <music_pitch_6> of sequential type is unconnected in block <music_player>.
WARNING:Xst:2677 - Node <music_pitch_7> of sequential type is unconnected in block <music_player>.
WARNING:Xst:2404 -  FFs/Latches <display_state<7:3>> (without init value) have a constant value of 0 in block <music_player>.

Synthesizing (advanced) Unit <music_player>.
INFO:Xst:3226 - The RAM <ram_management/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram_management/data_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 513-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <b_we>          | high     |
    |     addrA          | connected to signal <bram_address>  |          |
    |     diA            | connected to signal <bram_data_in>  |          |
    |     doA            | connected to signal <bram_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <music_player> synthesized (advanced).

Synthesizing (advanced) Unit <note_player>.
INFO:Xst:3044 - The ROM <Mrom_sin_table_array_value_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <sin_table_array_value>.
INFO:Xst:3225 - The RAM <Mrom_sin_table_array_value_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1701-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <sin_table_array_value_not0001> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <next_sin_table_array_index> |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <sin_table_array_value> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <note_player> synthesized (advanced).
WARNING:Xst:2677 - Node <music_length_array_value_7> of sequential type is unconnected in block <music_player_v7>.
WARNING:Xst:2677 - Node <music_pitch_array_value_6> of sequential type is unconnected in block <music_player_v7>.
WARNING:Xst:2677 - Node <music_pitch_array_value_7> of sequential type is unconnected in block <music_player_v7>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1701x8-bit single-port block RAM                      : 1
 513x16-bit single-port block RAM                      : 1
# ROMs                                                 : 2
 13x22-bit ROM                                         : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 2
 22x7-bit multiplier                                   : 1
 9x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 28-bit adder                                          : 2
 29-bit subtractor                                     : 1
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 1
 9-bit addsub                                          : 1
# Counters                                             : 8
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 28-bit up counter                                     : 1
 32-bit up counter                                     : 2
 6-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 219
 Flip-Flops                                            : 219
# Comparators                                          : 8
 11-bit comparator greatequal                          : 1
 28-bit comparator equal                               : 1
 29-bit comparator greatequal                          : 1
 32-bit comparator greatequal                          : 1
 8-bit comparator equal                                : 1
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <display_state_1> (without init value) has a constant value of 0 in block <music_player>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <download_from_epp/ram_address_15> of sequential type is unconnected in block <music_player>.
WARNING:Xst:2677 - Node <download_from_epp/ram_address_14> of sequential type is unconnected in block <music_player>.
WARNING:Xst:2677 - Node <download_from_epp/ram_address_13> of sequential type is unconnected in block <music_player>.
WARNING:Xst:2677 - Node <download_from_epp/ram_address_12> of sequential type is unconnected in block <music_player>.
WARNING:Xst:2677 - Node <download_from_epp/ram_address_11> of sequential type is unconnected in block <music_player>.
WARNING:Xst:2677 - Node <download_from_epp/ram_address_10> of sequential type is unconnected in block <music_player>.

Optimizing unit <music_player> ...

Optimizing unit <note_length_counter> ...

Optimizing unit <note_player> ...

Optimizing unit <seven_seg_display> ...

Optimizing unit <music_player_v7> ...
WARNING:Xst:2677 - Node <music_pitch_6> of sequential type is unconnected in block <music_player>.
WARNING:Xst:2677 - Node <music_pitch_7> of sequential type is unconnected in block <music_player>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block music_player, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 337
 Flip-Flops                                            : 337

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : music_player.ngr
Top Level Output File Name         : music_player
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 45

Cell Usage :
# BELS                             : 1161
#      GND                         : 3
#      INV                         : 39
#      LUT1                        : 117
#      LUT2                        : 98
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 95
#      LUT3_D                      : 4
#      LUT3_L                      : 4
#      LUT4                        : 253
#      LUT4_D                      : 4
#      LUT4_L                      : 15
#      MUXCY                       : 279
#      MUXF5                       : 41
#      VCC                         : 1
#      XORCY                       : 204
# FlipFlops/Latches                : 337
#      FD                          : 3
#      FDE                         : 166
#      FDR                         : 72
#      FDRE                        : 88
#      FDRS                        : 2
#      FDS                         : 1
#      FDSE                        : 5
# RAMS                             : 2
#      RAMB16                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 6
#      IOBUF                       : 8
#      OBUF                        : 21
# MULTs                            : 3
#      MULT18X18                   : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                      368  out of   3584    10%  
 Number of Slice Flip Flops:            337  out of   7168     4%  
 Number of 4 input LUTs:                633  out of   7168     8%  
 Number of IOs:                          45
 Number of bonded IOBs:                  36  out of    173    20%  
 Number of BRAMs:                         2  out of     16    12%  
 Number of MULT18X18s:                    3  out of     16    18%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 339   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 18.752ns (Maximum Frequency: 53.327MHz)
   Minimum input arrival time before clock: 7.747ns
   Maximum output required time after clock: 13.453ns
   Maximum combinational path delay: 12.560ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 18.752ns (frequency: 53.327MHz)
  Total number of paths / destination ports: 327140 / 666
-------------------------------------------------------------------------
Delay:               18.752ns (Levels of Logic = 13)
  Source:            play_music/music_length_array_value_6 (FF)
  Destination:       play_music/x_note_length_counter/note_length_partial_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: play_music/music_length_array_value_6 to play_music/x_note_length_counter/note_length_partial_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.720   0.877  play_music/music_length_array_value_6 (play_music/music_length_array_value_6)
     MULT18X18:B6->P23     1   4.285   0.996  play_music/x_note_length_counter/Mmult_note_length_cc_mult0000_submult_0 (play_music/x_note_length_counter/Mmult_note_length_cc_mult0000_submult_0_23)
     LUT2:I1->O            1   0.551   0.000  play_music/x_note_length_counter/Mmult_note_length_cc_mult0000_Madd_lut<23> (play_music/x_note_length_counter/Mmult_note_length_cc_mult0000_Madd_lut<23>)
     MUXCY:S->O            1   0.500   0.000  play_music/x_note_length_counter/Mmult_note_length_cc_mult0000_Madd_cy<23> (play_music/x_note_length_counter/Mmult_note_length_cc_mult0000_Madd_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  play_music/x_note_length_counter/Mmult_note_length_cc_mult0000_Madd_cy<24> (play_music/x_note_length_counter/Mmult_note_length_cc_mult0000_Madd_cy<24>)
     XORCY:CI->O           8   0.904   1.083  play_music/x_note_length_counter/Mmult_note_length_cc_mult0000_Madd_xor<25> (play_music/x_note_length_counter/note_length_cc<25>)
     INV:I->O              1   0.551   0.000  play_music/x_note_length_counter/Msub_note_length_partial_addsub0000_lut<25>_INV_0 (play_music/x_note_length_counter/Msub_note_length_partial_addsub0000_lut<25>)
     MUXCY:S->O            1   0.500   0.000  play_music/x_note_length_counter/Msub_note_length_partial_addsub0000_cy<25> (play_music/x_note_length_counter/Msub_note_length_partial_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  play_music/x_note_length_counter/Msub_note_length_partial_addsub0000_cy<26> (play_music/x_note_length_counter/Msub_note_length_partial_addsub0000_cy<26>)
     XORCY:CI->O           1   0.904   0.996  play_music/x_note_length_counter/Msub_note_length_partial_addsub0000_xor<27> (play_music/x_note_length_counter/note_length_partial_addsub0000<27>)
     LUT2:I1->O            1   0.551   0.000  play_music/x_note_length_counter/Mcompar_note_length_partial_cmp_ge0000_lut<27> (play_music/x_note_length_counter/Mcompar_note_length_partial_cmp_ge0000_lut<27>)
     MUXCY:S->O            1   0.500   0.000  play_music/x_note_length_counter/Mcompar_note_length_partial_cmp_ge0000_cy<27> (play_music/x_note_length_counter/Mcompar_note_length_partial_cmp_ge0000_cy<27>)
     MUXCY:CI->O           1   0.303   0.996  play_music/x_note_length_counter/Mcompar_note_length_partial_cmp_ge0000_cy<28> (play_music/x_note_length_counter/note_length_partial_cmp_ge0000)
     LUT2:I1->O           28   0.551   1.830  play_music/x_note_length_counter/note_length_partial_or00001 (play_music/x_note_length_counter/note_length_partial_or0000)
     FDR:R                     1.026          play_music/x_note_length_counter/note_length_partial_0
    ----------------------------------------
    Total                     18.752ns (11.974ns logic, 6.778ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 301 / 280
-------------------------------------------------------------------------
Offset:              7.747ns (Levels of Logic = 3)
  Source:            btn<0> (PAD)
  Destination:       play_music/x_note_player/base_index_0 (FF)
  Destination Clock: clk rising

  Data Path: btn<0> to play_music/x_note_player/base_index_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   0.821   2.301  btn_0_IBUF (btn_0_IBUF)
     LUT3:I0->O            3   0.551   1.102  play_music/x_note_player/base_index_not000111 (play_music/x_note_player/sin_table_array_value_not0001)
     LUT2:I1->O           26   0.551   1.819  play_music/x_note_player/base_index_not00011 (play_music/x_note_player/base_index_not0001)
     FDE:CE                    0.602          play_music/x_note_player/base_index_0
    ----------------------------------------
    Total                      7.747ns (2.525ns logic, 5.222ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 276 / 23
-------------------------------------------------------------------------
Offset:              13.453ns (Levels of Logic = 5)
  Source:            download_from_epp/EPP/regEppAdr_2 (FF)
  Destination:       PDB<2> (PAD)
  Source Clock:      clk rising

  Data Path: download_from_epp/EPP/regEppAdr_2 to PDB<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             39   0.720   2.232  download_from_epp/EPP/regEppAdr_2 (download_from_epp/EPP/regEppAdr_2)
     LUT3:I0->O            2   0.551   1.216  download_from_epp/EPP/busEppOut<2>134 (download_from_epp/EPP/busEppOut<2>134)
     LUT4:I0->O            1   0.551   0.000  download_from_epp/EPP/busEppOut<2>139_F (N200)
     MUXF5:I0->O           1   0.360   0.827  download_from_epp/EPP/busEppOut<2>139 (download_from_epp/EPP/busEppOut<2>139)
     LUT4:I3->O            1   0.551   0.801  download_from_epp/EPP/busEppOut<2>153 (download_from_epp/EPP/busEppOut<2>)
     IOBUF:I->IO               5.644          PDB_2_IOBUF (PDB<2>)
    ----------------------------------------
    Total                     13.453ns (8.377ns logic, 5.076ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Delay:               12.560ns (Levels of Logic = 6)
  Source:            EPPASTB (PAD)
  Destination:       PDB<2> (PAD)

  Data Path: EPPASTB to PDB<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.821   1.238  EPPASTB_IBUF (EPPASTB_IBUF)
     LUT3:I2->O            2   0.551   1.216  download_from_epp/EPP/busEppOut<2>134 (download_from_epp/EPP/busEppOut<2>134)
     LUT4:I0->O            1   0.551   0.000  download_from_epp/EPP/busEppOut<2>139_F (N200)
     MUXF5:I0->O           1   0.360   0.827  download_from_epp/EPP/busEppOut<2>139 (download_from_epp/EPP/busEppOut<2>139)
     LUT4:I3->O            1   0.551   0.801  download_from_epp/EPP/busEppOut<2>153 (download_from_epp/EPP/busEppOut<2>)
     IOBUF:I->IO               5.644          PDB_2_IOBUF (PDB<2>)
    ----------------------------------------
    Total                     12.560ns (8.478ns logic, 4.082ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.64 secs
 
--> 

Total memory usage is 215172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :   16 (   0 filtered)

