##############################################################################
## This file is part of 'LCLS2 Common Carrier Core'.
## It is subject to the license terms in the LICENSE.txt file found in the 
## top-level directory of this distribution and at: 
##    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. 
## No part of 'LCLS2 Common Carrier Core', including this file, 
## may be copied, modified, propagated, or distributed except according to 
## the terms contained in the LICENSE.txt file.
##############################################################################

################################
## Area/Placement Constraints ##
################################

# set_property LOC PLL_X0Y10 [get_cells {U_Core/U_AppMps/U_Clk/U_MpsSerdesPll}]

# set_property LOC BUFGCE_X0Y123 [get_cells {U_Core/U_AppMps/U_Clk/U_Bufg625}]
# set_property LOC BUFGCE_X0Y127 [get_cells {U_Core/U_AppMps/U_Clk/U_Bufg312}]
# set_property LOC BUFGCE_X0Y133 [get_cells {U_Core/U_AppMps/U_Clk/U_Bufg125}]
# set_property LOC BUFGCE_X0Y132 [get_cells {U_Core/U_AppMps/U_Clk/U_Bufg}]

# set_property LOC HPIOBDIFFOUTBUF_X0Y120 [get_cells {U_Core/U_AppMps/U_Salt/APP_SLOT.U_SaltUltraScale/TX_ONLY.U_SaltUltraScaleCore/U0/lvds_transceiver_mw/serdes_10_to_1_ser8_i/io_data_out}]
# set_property LOC BITSLICE_RX_TX_X0Y260  [get_cells {U_Core/U_AppMps/U_Salt/APP_SLOT.U_SaltUltraScale/TX_ONLY.U_SaltUltraScaleCore/U0/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m}]

# create_pblock MPS_RTL_GRP; add_cells_to_pblock [get_pblocks MPS_RTL_GRP] [get_cells [list U_Core/U_AppMps/U_Salt/APP_SLOT.U_SaltUltraScale]]
# resize_pblock [get_pblocks MPS_RTL_GRP] -add {CLOCKREGION_X2Y5:CLOCKREGION_X2Y5}

##########################
## Misc. Configurations ##
##########################

