#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 21 10:38:48 2020
# Process ID: 23604
# Current directory: F:/work/zynq_work2020/OV5640/OV5640
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24704 F:\work\zynq_work2020\OV5640\OV5640\vdma_hdmi_out.xpr
# Log file: F:/work/zynq_work2020/OV5640/OV5640/vivado.log
# Journal file: F:/work/zynq_work2020/OV5640/OV5640\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.xpr
INFO: [Project 1-313] Project file moved from 'E:/software/work/OV5640' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/work/zynq_work2020/OV5640/hdmi_output_test/repo', nor could it be found using path 'E:/software/work/hdmi_output_test/repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/work/zynq_work2020/OV5640/hdmi_output_test/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/work/zynq_work2020/OV5640/OV5640/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/program_software/Vivado/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_util_reduced_logic_0_0
design_1_axi_vdma_1_0
design_1_axi_vdma_0_1
design_1_xlconcat_0_1
design_1_v_tc_0_1
design_1_v_axi4s_vid_out_0_1
design_1_rst_ps7_0_100M_1
design_1_alinx_ov5640_0_0
design_1_ps7_0_axi_periph_1
design_1_axi_interconnect_0_0
design_1_xbar_1
design_1_proc_sys_reset_0_0
design_1_axis_subset_converter_0_0
design_1_xlconstant_0_0
design_1_axi_gpio_0_0
design_1_xbar_0
design_1_auto_pc_1
design_1_auto_pc_0

INFO: [Project 1-230] Project 'vdma_hdmi_out.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 817.715 ; gain = 198.031
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_axi_vdma_0_1 design_1_xlconstant_0_0 design_1_alinx_ov5640_0_0 design_1_rst_ps7_0_100M_1 design_1_axi_gpio_0_0 design_1_axi_interconnect_0_0 design_1_axi_vdma_1_0 design_1_v_tc_0_1 design_1_axis_subset_converter_0_0 design_1_ps7_0_axi_periph_1 design_1_util_reduced_logic_0_0 design_1_xlconcat_0_1 design_1_proc_sys_reset_0_0 design_1_v_axi4s_vid_out_0_1}] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:ax_pwm:1.0 - ax_pwm_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_150M
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - cmos_rstn
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_alinx_ov5640_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_0_0 (AXI GPIO 2.0) from revision 17 to revision 21
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 16 to revision 20
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_vdma_0_1 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 7
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_vdma_1_0 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 7
INFO: [IP_Flow 19-3422] Upgraded design_1_axis_subset_converter_0_0 (AXI4-Stream Subset Converter 1.1) from revision 15 to revision 19
INFO: [IP_Flow 19-3422] Upgraded design_1_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_1 (AXI Interconnect 2.1) from revision 16 to revision 20
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_100M_1 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded design_1_util_reduced_logic_0_0 (Utility Reduced Logic 2.0) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded design_1_v_axi4s_vid_out_0_1 (AXI4-Stream to Video Out 4.0) from revision 8 to revision 10
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fifo_read_level'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_v_axi4s_vid_out_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_v_tc_0_1 (Video Timing Controller 6.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconcat_0_1 (Concat 2.1) from revision 1 to revision 3
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_0 (Constant 1.1) from revision 3 to revision 6
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_v_axi4s_vid_out_0_1' has identified issues that may require user intervention. Please review the upgrade log 'f:/work/zynq_work2020/OV5640/OV5640/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\work\zynq_work2020\OV5640\OV5640\vdma_hdmi_out.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2124] The block design file <F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/work/zynq_work2020/OV5640/OV5640/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1289.688 ; gain = 25.129
export_ip_user_files -of_objects [get_ips {design_1_axi_vdma_0_1 design_1_xlconstant_0_0 design_1_alinx_ov5640_0_0 design_1_rst_ps7_0_100M_1 design_1_axi_gpio_0_0 design_1_axi_interconnect_0_0 design_1_axi_vdma_1_0 design_1_v_tc_0_1 design_1_axis_subset_converter_0_0 design_1_ps7_0_axi_periph_1 design_1_util_reduced_logic_0_0 design_1_xlconcat_0_1 design_1_proc_sys_reset_0_0 design_1_v_axi4s_vid_out_0_1}] -no_script -sync -force -quiet
generate_target all [get_files  F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_1_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK1 
Wrote  : <F:\work\zynq_work2020\OV5640\OV5640\vdma_hdmi_out.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_HP150M/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_HP150M/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_HP150M/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_HP150M/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ax_pwm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-3422] Upgraded ila_0 (ILA (Integrated Logic Analyzer) 6.2) from revision 5 to revision 9
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rstn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_HP150M/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph100GP/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_HP150M/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph100GP/s00_couplers/auto_pc .
Exporting to file F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1305.219 ; gain = 15.531
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_vdma_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dynclk_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_1] }
catch { config_ip_cache -export [get_ips -all design_1_ax_pwm_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_reduced_logic_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_vdma_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_axis_subset_converter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_alinx_ov5640_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_2] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_ax_pwm_0_0_synth_1 design_1_util_vector_logic_0_0_synth_1 design_1_axi_vdma_0_1_synth_1 design_1_v_tc_0_1_synth_1 design_1_v_axi4s_vid_out_0_1_synth_1 design_1_axi_dynclk_0_1_synth_1 design_1_rst_ps7_0_100M_1_synth_1 design_1_util_reduced_logic_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_axi_vdma_1_0_synth_1 design_1_axis_subset_converter_0_0_synth_1 design_1_alinx_ov5640_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_xbar_2_synth_1 design_1_xbar_3_synth_1 design_1_auto_pc_0_synth_1 design_1_auto_pc_1_synth_1}
[Sat Nov 21 10:45:39 2020] Launched design_1_processing_system7_0_0_synth_1, design_1_ax_pwm_0_0_synth_1, design_1_util_vector_logic_0_0_synth_1, design_1_axi_vdma_0_1_synth_1, design_1_v_tc_0_1_synth_1, design_1_v_axi4s_vid_out_0_1_synth_1, design_1_axi_dynclk_0_1_synth_1, design_1_rst_ps7_0_100M_1_synth_1, design_1_util_reduced_logic_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_axi_vdma_1_0_synth_1, design_1_axis_subset_converter_0_0_synth_1, design_1_alinx_ov5640_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_xbar_2_synth_1, design_1_xbar_3_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_ax_pwm_0_0_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_ax_pwm_0_0_synth_1/runme.log
design_1_util_vector_logic_0_0_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_util_vector_logic_0_0_synth_1/runme.log
design_1_axi_vdma_0_1_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_axi_vdma_0_1_synth_1/runme.log
design_1_v_tc_0_1_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_v_tc_0_1_synth_1/runme.log
design_1_v_axi4s_vid_out_0_1_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_v_axi4s_vid_out_0_1_synth_1/runme.log
design_1_axi_dynclk_0_1_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_axi_dynclk_0_1_synth_1/runme.log
design_1_rst_ps7_0_100M_1_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_rst_ps7_0_100M_1_synth_1/runme.log
design_1_util_reduced_logic_0_0_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_util_reduced_logic_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_axi_vdma_1_0_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_axi_vdma_1_0_synth_1/runme.log
design_1_axis_subset_converter_0_0_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_axis_subset_converter_0_0_synth_1/runme.log
design_1_alinx_ov5640_0_0_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_alinx_ov5640_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_xbar_2_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_xbar_2_synth_1/runme.log
design_1_xbar_3_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_xbar_3_synth_1/runme.log
design_1_auto_pc_0_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/design_1_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.ip_user_files/sim_scripts -ip_user_files_dir F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.ip_user_files -ipstatic_source_dir F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.cache/compile_simlib/modelsim} {questa=F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.cache/compile_simlib/questa} {riviera=F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.cache/compile_simlib/riviera} {activehdl=F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 21 10:58:19 2020] Launched synth_1...
Run output will be captured here: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/synth_1/runme.log
[Sat Nov 21 10:58:19 2020] Launched impl_1...
Run output will be captured here: F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/impl_1/runme.log
file copy -force F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.runs/impl_1/design_1_wrapper.sysdef F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.sdk -hwspec F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.sdk -hwspec F:/work/zynq_work2020/OV5640/OV5640/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 21 11:55:54 2020...
