{"vcs1":{"timestamp_begin":1731767466.551445934, "rt":1.73, "ut":0.36, "st":0.24}}
{"vcselab":{"timestamp_begin":1731767468.365855718, "rt":1.78, "ut":0.26, "st":0.17}}
{"link":{"timestamp_begin":1731767470.226092531, "rt":0.40, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731767465.910546129}
{"VCS_COMP_START_TIME": 1731767465.910546129}
{"VCS_COMP_END_TIME": 1731767473.037230851}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333860}}
{"stitch_vcselab": {"peak_mem": 223440}}
