[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920392 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920392 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920392 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13110073 heartbeat IPC: 0.9814 cumulative IPC: 0.9814 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22203197 heartbeat IPC: 1.1 cumulative IPC: 1.037 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30041980 heartbeat IPC: 1.276 cumulative IPC: 1.106 (Simulation time: 00 hr 03 min 03 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 36154072 cumulative IPC: 1.106 (Simulation time: 00 hr 03 min 55 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 36154072 cumulative IPC: 1.106 (Simulation time: 00 hr 03 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.106 instructions: 40000000 cycles: 36154072
CPU 0 Branch Prediction Accuracy: 94.18% MPKI: 12.94 Average ROB Occupancy at Mispredict: 38.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.15
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331484 HIT:     329936 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331484 HIT:     329936 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 324.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875253 HIT:     830951 MISS:      44302 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711584 HIT:     678543 MISS:      33041 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43572 HIT:      35445 MISS:       8127 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116879 HIT:     116768 MISS:        111 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        195 MISS:       3023 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4538526 HIT:    4124988 MISS:     413538 MSHR_MERGE:     106982
cpu0->cpu0_L1I LOAD         ACCESS:    4538526 HIT:    4124988 MISS:     413538 MSHR_MERGE:     106982
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.155 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14329036 HIT:   13717781 MISS:     611255 MSHR_MERGE:     159436
cpu0->cpu0_L1D LOAD         ACCESS:    7991826 HIT:    7499201 MISS:     492625 MSHR_MERGE:      87597
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333743 HIT:    6218339 MISS:     115404 MSHR_MERGE:      71831
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        241 MISS:       3226 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3978426 HIT:    3878486 MISS:      99940 MSHR_MERGE:      62872
cpu0->cpu0_ITLB LOAD         ACCESS:    3978426 HIT:    3878486 MISS:      99940 MSHR_MERGE:      62872
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13595837 HIT:   13218686 MISS:     377151 MSHR_MERGE:      82735
cpu0->cpu0_DTLB LOAD         ACCESS:   13595837 HIT:   13218686 MISS:     377151 MSHR_MERGE:      82735
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.612 cycles
cpu0->LLC TOTAL        ACCESS:      58462 HIT:      42566 MISS:      15896 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33041 HIT:      24150 MISS:       8891 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8127 HIT:       5341 MISS:       2786 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14271 HIT:      11460 MISS:       2811 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3023 HIT:       1615 MISS:       1408 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        662
  ROW_BUFFER_MISS:      12423
  AVG DBUS CONGESTED CYCLE: 16.52
Channel 0 WQ ROW_BUFFER_HIT:        391
  ROW_BUFFER_MISS:       2280
  FULL:          0
Channel 0 REFRESHES ISSUED:       3013
