INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Week1_22200034_KwakDohyun/Week1_22200034_KwakDohyun.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Week1_22200034_KwakDohyun/Week1_22200034_KwakDohyun.srcs/sim_1/new/tb_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
