WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528613 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 3 min 6 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528614 cumulative IPC: 3.95474 (Simulation time: 0 hr 3 min 6 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528614 (Simulation time: 0 hr 3 min 6 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 6123845 heartbeat IPC: 2.78147 cumulative IPC: 2.78147 (Simulation time: 0 hr 7 min 27 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8804989 heartbeat IPC: 3.72976 cumulative IPC: 3.18656 (Simulation time: 0 hr 11 min 13 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11499605 heartbeat IPC: 3.71111 cumulative IPC: 3.34412 (Simulation time: 0 hr 14 min 31 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 14200709 heartbeat IPC: 3.70219 cumulative IPC: 3.42698 (Simulation time: 0 hr 17 min 49 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 16929843 heartbeat IPC: 3.66417 cumulative IPC: 3.47193 (Simulation time: 0 hr 20 min 32 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 14401230 cumulative IPC: 3.47193 (Simulation time: 0 hr 20 min 32 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 14401230 (Simulation time: 0 hr 20 min 32 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.47193 instructions: 50000001 cycles: 14401230
CPU 0 Branch Prediction Accuracy: 99.5083% MPKI: 0.8321 Average ROB Occupancy at Mispredict: 143.605
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.10488
BRANCH_INDIRECT: 0.0134
BRANCH_CONDITIONAL: 0.67216
BRANCH_DIRECT_CALL: 0.00596
BRANCH_INDIRECT_CALL: 0.0036
BRANCH_RETURN: 0.0321

LLC TOTAL       ACCESS:     135912  HIT:     110639  MISS:      25273
LLC LOAD         ACCESS:      54496  HIT:      36755  MISS:      17741
LLC RFO          ACCESS:      34109  HIT:      26708  MISS:       7401
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      47072  HIT:      47072  MISS:          0
LLC TRANSLATION  ACCESS:        235  HIT:        104  MISS:        131
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 192.234 cycles
cpu0_DTLB TOTAL       ACCESS:   11975867  HIT:   11919924  MISS:      55943
cpu0_DTLB LOAD         ACCESS:   11975867  HIT:   11919924  MISS:      55943
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.42422 cycles
cpu0_ITLB TOTAL       ACCESS:    2285196  HIT:    2284372  MISS:        824
cpu0_ITLB LOAD         ACCESS:    2285196  HIT:    2284372  MISS:        824
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 18.1894 cycles
cpu0_L1D TOTAL       ACCESS:   14687375  HIT:   13544545  MISS:    1142830
cpu0_L1D LOAD         ACCESS:    7793337  HIT:    7279983  MISS:     513354
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6893153  HIT:    6264376  MISS:     628777
cpu0_L1D TRANSLATION  ACCESS:        885  HIT:        186  MISS:        699
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.48491 cycles
cpu0_L1I TOTAL       ACCESS:    2574881  HIT:    2550327  MISS:      24554
cpu0_L1I LOAD         ACCESS:    2574881  HIT:    2550327  MISS:      24554
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 11.3361 cycles
cpu0_L2C TOTAL       ACCESS:     302862  HIT:     214004  MISS:      88858
cpu0_L2C LOAD         ACCESS:     137769  HIT:      83273  MISS:      54496
cpu0_L2C RFO          ACCESS:      66284  HIT:      32175  MISS:      34109
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      98444  HIT:      98426  MISS:         18
cpu0_L2C TRANSLATION  ACCESS:        365  HIT:        130  MISS:        235
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 74.9856 cycles
cpu0_STLB TOTAL       ACCESS:      20476  HIT:      19926  MISS:        550
cpu0_STLB LOAD         ACCESS:      20476  HIT:      19926  MISS:        550
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 279.77 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19160
  ROW_BUFFER_MISS:       6113
 AVG DBUS CONGESTED CYCLE:     3.9565
 WQ ROW_BUFFER_HIT:          7
  ROW_BUFFER_MISS:        110  FULL:          0

