

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Mon Oct 28 18:21:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  17901|  264301|  17901|  264301|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+--------+------------+-----------+-----------+--------+----------+
        |                 |     Latency    |  Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min  |   max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+-------+--------+------------+-----------+-----------+--------+----------+
        |- Loop 1         |  17900|  264300| 179 ~ 2643 |          -|          -|     100|    no    |
        | + Loop 1.1      |    176|    2624|  44 ~ 164  |          -|          -| 4 ~ 16 |    no    |
        |  ++ Loop 1.1.1  |     40|     160|          10|          -|          -| 4 ~ 16 |    no    |
        | + Loop 1.2      |      4|      16|           1|          -|          -| 4 ~ 16 |    no    |
        +-----------------+-------+--------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    505|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      5|    414|    950|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    172|    -|
|Register         |        -|      -|    561|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      5|    975|   1627|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      6|      2|      9|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+
    |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1  |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel_fcmp_32ns_32ns_1_2_1_U3            |myFuncAccel_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U2   |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                          |                                            |        0|      5|  414|  950|    0|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln20_fu_254_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln26_fu_286_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln35_fu_319_p2                |     +    |      0|  0|  39|          32|          32|
    |i_fu_264_p2                       |     +    |      0|  0|  39|          32|           1|
    |k_fu_296_p2                       |     +    |      0|  0|  39|          32|           1|
    |l_2_fu_422_p2                     |     +    |      0|  0|  39|          32|           1|
    |l_fu_313_p2                       |     +    |      0|  0|  39|          32|           1|
    |and_ln43_1_fu_397_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln43_fu_391_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op121_write_state16  |    and   |      0|  0|   2|           1|           1|
    |r_fu_411_p2                       |    and   |      0|  0|  32|          32|          32|
    |icmp_ln20_fu_259_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln26_fu_291_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln33_fu_308_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln37_fu_330_p2               |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln43_1_fu_375_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln43_2_fu_345_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln43_3_fu_248_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln43_fu_369_p2               |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln46_fu_302_p2               |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln47_fu_417_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln49_fu_428_p2               |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state5                   |    or    |      0|  0|   2|           1|           1|
    |or_ln43_1_fu_387_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln43_fu_381_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln43_fu_403_p3             |  select  |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 505|         550|         278|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  85|         17|    1|         17|
    |data2_dataout     |  15|          3|   32|         96|
    |i_0_reg_132       |   9|          2|   32|         64|
    |k_0_reg_154       |   9|          2|   32|         64|
    |l_0_reg_190       |   9|          2|   32|         64|
    |l_1_reg_214       |   9|          2|   32|         64|
    |phi_mul1_reg_143  |   9|          2|   32|         64|
    |phi_mul_reg_178   |   9|          2|   32|         64|
    |r_0_reg_166       |   9|          2|   32|         64|
    |temp_0_reg_201    |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 172|         36|  289|        625|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln20_reg_465         |  32|   0|   32|          0|
    |add_ln26_reg_489         |  32|   0|   32|          0|
    |ap_CS_fsm                |  16|   0|   16|          0|
    |data1_addr_read_reg_519  |  32|   0|   32|          0|
    |data1_addr_reg_478       |  32|   0|   32|          0|
    |data2_addr_reg_484       |  32|   0|   32|          0|
    |i_0_reg_132              |  32|   0|   32|          0|
    |i_reg_473                |  32|   0|   32|          0|
    |icmp_ln46_reg_502        |   1|   0|    1|          0|
    |k_0_reg_154              |  32|   0|   32|          0|
    |k_reg_497                |  32|   0|   32|          0|
    |l_0_reg_190              |  32|   0|   32|          0|
    |l_1_reg_214              |  32|   0|   32|          0|
    |l_reg_509                |  32|   0|   32|          0|
    |phi_mul1_reg_143         |  32|   0|   32|          0|
    |phi_mul_reg_178          |  32|   0|   32|          0|
    |r_0_reg_166              |  32|   0|   32|          0|
    |temp_0_reg_201           |  32|   0|   32|          0|
    |tmp_2_reg_537            |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 561|   0|  561|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_done            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|size               |  in |   32|  ap_stable |     size     |    scalar    |
|dim                |  in |   32|  ap_stable |      dim     |    scalar    |
|threshold          |  in |   32|  ap_stable |   threshold  |    scalar    |
|data0_address0     | out |    4|  ap_stable |     data0    |     array    |
|data0_ce0          | out |    1|  ap_stable |     data0    |     array    |
|data0_q0           |  in |   32|  ap_stable |     data0    |     array    |
|data1_req_din      | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_full_n   |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_write    | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_empty_n  |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_read     | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_address      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_datain       |  in |   32|   ap_bus   |     data1    |    pointer   |
|data1_dataout      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_size         | out |   32|   ap_bus   |     data1    |    pointer   |
|data2_req_din      | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_full_n   |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_write    | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_empty_n  |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_read     | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_address      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_datain       |  in |   32|   ap_bus   |     data2    |    pointer   |
|data2_dataout      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_size         | out |   32|   ap_bus   |     data2    |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 16 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 5 
15 --> 3 
16 --> 16 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %data0) nounwind, !map !21"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%threshold_read = call float @_ssdm_op_Read.ap_stable.float(float %threshold) nounwind" [myIP.c:4]   --->   Operation 24 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dim_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %dim) nounwind" [myIP.c:4]   --->   Operation 25 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %size) nounwind" [myIP.c:4]   --->   Operation 26 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:8]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:9]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %threshold, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:10]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x float]* %data0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:11]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:14]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:15]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast float %threshold_read to i32" [myIP.c:43]   --->   Operation 33 'bitcast' 'bitcast_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43_1 to i23" [myIP.c:43]   --->   Operation 34 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.44ns)   --->   "%icmp_ln43_3 = icmp eq i23 %trunc_ln43, 0" [myIP.c:43]   --->   Operation 35 'icmp' 'icmp_ln43_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [myIP.c:20]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ 0, %0 ], [ %add_ln20, %hls_label_0_end ]" [myIP.c:20]   --->   Operation 38 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%add_ln20 = add i32 %phi_mul1, %dim_read" [myIP.c:20]   --->   Operation 39 'add' 'add_ln20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln20 = icmp eq i32 %i_0, %size_read" [myIP.c:20]   --->   Operation 40 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.55ns)   --->   "%i = add i32 %i_0, 1" [myIP.c:20]   --->   Operation 41 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %5, label %hls_label_0_begin" [myIP.c:20]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [myIP.c:20]   --->   Operation 43 'specregionbegin' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 100, i32 100, i32 100, [1 x i8]* @p_str1) nounwind" [myIP.c:21]   --->   Operation 44 'speclooptripcount' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i32 %phi_mul1 to i64" [myIP.c:37]   --->   Operation 45 'zext' 'zext_ln37' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %zext_ln37" [myIP.c:35]   --->   Operation 46 'getelementptr' 'data1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %zext_ln37" [myIP.c:37]   --->   Operation 47 'getelementptr' 'data2_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %2" [myIP.c:26]   --->   Operation 48 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [myIP.c:53]   --->   Operation 49 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%k_0 = phi i32 [ 0, %hls_label_0_begin ], [ %k, %hls_label_1_end1 ]"   --->   Operation 50 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%r_0 = phi i32 [ 1, %hls_label_0_begin ], [ %r, %hls_label_1_end1 ]"   --->   Operation 51 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %hls_label_0_begin ], [ %add_ln26, %hls_label_1_end1 ]" [myIP.c:26]   --->   Operation 52 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln26 = add i32 %phi_mul, %dim_read" [myIP.c:26]   --->   Operation 53 'add' 'add_ln26' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp eq i32 %k_0, %dim_read" [myIP.c:26]   --->   Operation 54 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (2.55ns)   --->   "%k = add i32 %k_0, 1" [myIP.c:26]   --->   Operation 55 'add' 'k' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %4, label %hls_label_1_begin" [myIP.c:26]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 %dim_read) nounwind" [myIP.c:35]   --->   Operation 57 'readreq' 'data1_addr_1_rd_req' <Predicate = (!icmp_ln26)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp eq i32 %r_0, 0" [myIP.c:46]   --->   Operation 58 'icmp' 'icmp_ln46' <Predicate = (icmp_ln26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %hls_label_0_end, label %.preheader.preheader" [myIP.c:46]   --->   Operation 59 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader" [myIP.c:47]   --->   Operation 60 'br' <Predicate = (icmp_ln26 & !icmp_ln46)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [myIP.c:26]   --->   Operation 61 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 16, i32 10, [1 x i8]* @p_str1) nounwind" [myIP.c:27]   --->   Operation 62 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 %dim_read) nounwind" [myIP.c:35]   --->   Operation 63 'readreq' 'data1_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 64 [1/1] (1.76ns)   --->   "br label %3" [myIP.c:33]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%l_0 = phi i32 [ 0, %hls_label_1_begin ], [ %l, %hls_label_2 ]"   --->   Operation 65 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%temp_0 = phi float [ 0.000000e+00, %hls_label_1_begin ], [ %temp, %hls_label_2 ]"   --->   Operation 66 'phi' 'temp_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp eq i32 %l_0, %dim_read" [myIP.c:33]   --->   Operation 67 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.55ns)   --->   "%l = add i32 %l_0, 1" [myIP.c:33]   --->   Operation 68 'add' 'l' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %hls_label_1_end, label %hls_label_2" [myIP.c:33]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %l_0, %phi_mul" [myIP.c:35]   --->   Operation 70 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i32 %add_ln35 to i64" [myIP.c:35]   --->   Operation 71 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr [16 x float]* %data0, i64 0, i64 %zext_ln35" [myIP.c:35]   --->   Operation 72 'getelementptr' 'data0_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.32ns)   --->   "%data0_load = load float* %data0_addr, align 4" [myIP.c:35]   --->   Operation 73 'load' 'data0_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 74 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [myIP.c:35]   --->   Operation 74 'read' 'data1_addr_read' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 75 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp eq i32 %k_0, 0" [myIP.c:37]   --->   Operation 75 'icmp' 'icmp_ln37' <Predicate = (icmp_ln33)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %burstWrReqBB, label %hls_label_1_end1" [myIP.c:37]   --->   Operation 76 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (8.75ns)   --->   "%data2_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 %dim_read) nounwind" [myIP.c:37]   --->   Operation 77 'writereq' 'data2_addr_2_wr_req' <Predicate = (icmp_ln33 & icmp_ln37)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %hls_label_1_end1"   --->   Operation 78 'br' <Predicate = (icmp_ln33 & icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %temp_0) nounwind" [myIP.c:37]   --->   Operation 79 'write' <Predicate = (icmp_ln33)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln43_1, i32 23, i32 30)" [myIP.c:43]   --->   Operation 80 'partselect' 'tmp_6' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln43_2 = icmp ne i8 %tmp_6, -1" [myIP.c:43]   --->   Operation 81 'icmp' 'icmp_ln43_2' <Predicate = (icmp_ln33)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %temp_0, %threshold_read" [myIP.c:43]   --->   Operation 82 'fcmp' 'tmp_7' <Predicate = (icmp_ln33)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.02>
ST_6 : Operation 83 [1/2] (2.32ns)   --->   "%data0_load = load float* %data0_addr, align 4" [myIP.c:35]   --->   Operation 83 'load' 'data0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 84 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_load, %data1_addr_read" [myIP.c:35]   --->   Operation 84 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 85 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_load, %data1_addr_read" [myIP.c:35]   --->   Operation 85 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 86 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_load, %data1_addr_read" [myIP.c:35]   --->   Operation 86 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 87 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_load, %data1_addr_read" [myIP.c:35]   --->   Operation 87 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 88 [5/5] (7.25ns)   --->   "%temp = fadd float %temp_0, %tmp_2" [myIP.c:35]   --->   Operation 88 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 89 [4/5] (7.25ns)   --->   "%temp = fadd float %temp_0, %tmp_2" [myIP.c:35]   --->   Operation 89 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 90 [3/5] (7.25ns)   --->   "%temp = fadd float %temp_0, %tmp_2" [myIP.c:35]   --->   Operation 90 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 91 [2/5] (7.25ns)   --->   "%temp = fadd float %temp_0, %tmp_2" [myIP.c:35]   --->   Operation 91 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [myIP.c:33]   --->   Operation 92 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 16, i32 10, [1 x i8]* @p_str1) nounwind" [myIP.c:34]   --->   Operation 93 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/5] (7.25ns)   --->   "%temp = fadd float %temp_0, %tmp_2" [myIP.c:35]   --->   Operation 94 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_5) nounwind" [myIP.c:36]   --->   Operation 95 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "br label %3" [myIP.c:33]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 6.42>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast float %temp_0 to i32" [myIP.c:43]   --->   Operation 97 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln43, i32 23, i32 30)" [myIP.c:43]   --->   Operation 98 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %bitcast_ln43 to i23" [myIP.c:43]   --->   Operation 99 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (1.55ns)   --->   "%icmp_ln43 = icmp ne i8 %tmp_1, -1" [myIP.c:43]   --->   Operation 100 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (2.44ns)   --->   "%icmp_ln43_1 = icmp eq i23 %trunc_ln43_1, 0" [myIP.c:43]   --->   Operation 101 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%or_ln43 = or i1 %icmp_ln43_1, %icmp_ln43" [myIP.c:43]   --->   Operation 102 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%or_ln43_1 = or i1 %icmp_ln43_3, %icmp_ln43_2" [myIP.c:43]   --->   Operation 103 'or' 'or_ln43_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%and_ln43 = and i1 %or_ln43, %or_ln43_1" [myIP.c:43]   --->   Operation 104 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %temp_0, %threshold_read" [myIP.c:43]   --->   Operation 105 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%and_ln43_1 = and i1 %and_ln43, %tmp_7" [myIP.c:43]   --->   Operation 106 'and' 'and_ln43_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%select_ln43 = select i1 %and_ln43_1, i32 -1, i32 0" [myIP.c:43]   --->   Operation 107 'select' 'select_ln43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.99ns) (out node of the LUT)   --->   "%r = and i32 %select_ln43, %r_0" [myIP.c:43]   --->   Operation 108 'and' 'r' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind" [myIP.c:44]   --->   Operation 109 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "br label %2" [myIP.c:26]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 8.75>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%l_1 = phi i32 [ %l_2, %hls_label_3_end ], [ 0, %.preheader.preheader ]"   --->   Operation 111 'phi' 'l_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp eq i32 %l_1, %dim_read" [myIP.c:47]   --->   Operation 112 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/1] (2.55ns)   --->   "%l_2 = add i32 %l_1, 1" [myIP.c:47]   --->   Operation 113 'add' 'l_2' <Predicate = (!icmp_ln46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %hls_label_0_end.loopexit, label %hls_label_3_begin" [myIP.c:47]   --->   Operation 114 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [myIP.c:47]   --->   Operation 115 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 16, i32 10, [1 x i8]* @p_str1) nounwind" [myIP.c:48]   --->   Operation 116 'speclooptripcount' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp eq i32 %l_1, 0" [myIP.c:49]   --->   Operation 117 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %burstWrReqBB4, label %hls_label_3_end" [myIP.c:49]   --->   Operation 118 'br' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (8.75ns)   --->   "%data2_addr_2_wr_req6 = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 %dim_read) nounwind" [myIP.c:47]   --->   Operation 119 'writereq' 'data2_addr_2_wr_req6' <Predicate = (!icmp_ln46 & !icmp_ln47 & icmp_ln49)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "br label %hls_label_3_end"   --->   Operation 120 'br' <Predicate = (!icmp_ln46 & !icmp_ln47 & icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [myIP.c:49]   --->   Operation 121 'write' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_4) nounwind" [myIP.c:50]   --->   Operation 122 'specregionend' 'empty_5' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader" [myIP.c:47]   --->   Operation 123 'br' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "br label %hls_label_0_end"   --->   Operation 124 'br' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp) nounwind" [myIP.c:52]   --->   Operation 125 'specregionend' 'empty_6' <Predicate = (icmp_ln47) | (icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "br label %1" [myIP.c:20]   --->   Operation 126 'br' <Predicate = (icmp_ln47) | (icmp_ln46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 00000000000000000]
threshold_read         (read             ) [ 00111111111111111]
dim_read               (read             ) [ 00111111111111111]
size_read              (read             ) [ 00111111111111111]
specinterface_ln8      (specinterface    ) [ 00000000000000000]
specinterface_ln9      (specinterface    ) [ 00000000000000000]
specinterface_ln10     (specinterface    ) [ 00000000000000000]
specinterface_ln11     (specinterface    ) [ 00000000000000000]
specinterface_ln14     (specinterface    ) [ 00000000000000000]
specinterface_ln15     (specinterface    ) [ 00000000000000000]
bitcast_ln43_1         (bitcast          ) [ 00111111111111111]
trunc_ln43             (trunc            ) [ 00000000000000000]
icmp_ln43_3            (icmp             ) [ 00111111111111111]
br_ln20                (br               ) [ 01111111111111111]
i_0                    (phi              ) [ 00100000000000000]
phi_mul1               (phi              ) [ 00100000000000000]
add_ln20               (add              ) [ 01111111111111111]
icmp_ln20              (icmp             ) [ 00111111111111111]
i                      (add              ) [ 01111111111111111]
br_ln20                (br               ) [ 00000000000000000]
tmp                    (specregionbegin  ) [ 00011111111111111]
speclooptripcount_ln21 (speclooptripcount) [ 00000000000000000]
zext_ln37              (zext             ) [ 00000000000000000]
data1_addr             (getelementptr    ) [ 00011111111111110]
data2_addr             (getelementptr    ) [ 00011111111111111]
br_ln26                (br               ) [ 00111111111111111]
ret_ln53               (ret              ) [ 00000000000000000]
k_0                    (phi              ) [ 00011111111111100]
r_0                    (phi              ) [ 00011111111111110]
phi_mul                (phi              ) [ 00011111111111100]
add_ln26               (add              ) [ 00111111111111111]
icmp_ln26              (icmp             ) [ 00111111111111111]
k                      (add              ) [ 00111111111111111]
br_ln26                (br               ) [ 00000000000000000]
icmp_ln46              (icmp             ) [ 00111111111111111]
br_ln46                (br               ) [ 00000000000000000]
br_ln47                (br               ) [ 00111111111111111]
tmp_3                  (specregionbegin  ) [ 00000111111111110]
speclooptripcount_ln27 (speclooptripcount) [ 00000000000000000]
data1_addr_1_rd_req    (readreq          ) [ 00000000000000000]
br_ln33                (br               ) [ 00111111111111111]
l_0                    (phi              ) [ 00000100000000000]
temp_0                 (phi              ) [ 00000111111111110]
icmp_ln33              (icmp             ) [ 00111111111111111]
l                      (add              ) [ 00111111111111111]
br_ln33                (br               ) [ 00000000000000000]
add_ln35               (add              ) [ 00000000000000000]
zext_ln35              (zext             ) [ 00000000000000000]
data0_addr             (getelementptr    ) [ 00000010000000000]
data1_addr_read        (read             ) [ 00000011110000000]
icmp_ln37              (icmp             ) [ 00111111111111111]
br_ln37                (br               ) [ 00000000000000000]
data2_addr_2_wr_req    (writereq         ) [ 00000000000000000]
br_ln0                 (br               ) [ 00000000000000000]
write_ln37             (write            ) [ 00000000000000000]
tmp_6                  (partselect       ) [ 00000000000000000]
icmp_ln43_2            (icmp             ) [ 00000000000000010]
data0_load             (load             ) [ 00000001110000000]
tmp_2                  (fmul             ) [ 00000000001111100]
tmp_5                  (specregionbegin  ) [ 00000000000000000]
speclooptripcount_ln34 (speclooptripcount) [ 00000000000000000]
temp                   (fadd             ) [ 00111111111111111]
empty                  (specregionend    ) [ 00000000000000000]
br_ln33                (br               ) [ 00111111111111111]
bitcast_ln43           (bitcast          ) [ 00000000000000000]
tmp_1                  (partselect       ) [ 00000000000000000]
trunc_ln43_1           (trunc            ) [ 00000000000000000]
icmp_ln43              (icmp             ) [ 00000000000000000]
icmp_ln43_1            (icmp             ) [ 00000000000000000]
or_ln43                (or               ) [ 00000000000000000]
or_ln43_1              (or               ) [ 00000000000000000]
and_ln43               (and              ) [ 00000000000000000]
tmp_7                  (fcmp             ) [ 00000000000000000]
and_ln43_1             (and              ) [ 00000000000000000]
select_ln43            (select           ) [ 00000000000000000]
r                      (and              ) [ 00111111111111111]
empty_4                (specregionend    ) [ 00000000000000000]
br_ln26                (br               ) [ 00111111111111111]
l_1                    (phi              ) [ 00000000000000001]
icmp_ln47              (icmp             ) [ 00111111111111111]
l_2                    (add              ) [ 00111111111111111]
br_ln47                (br               ) [ 00000000000000000]
tmp_4                  (specregionbegin  ) [ 00000000000000000]
speclooptripcount_ln48 (speclooptripcount) [ 00000000000000000]
icmp_ln49              (icmp             ) [ 00111111111111111]
br_ln49                (br               ) [ 00000000000000000]
data2_addr_2_wr_req6   (writereq         ) [ 00000000000000000]
br_ln0                 (br               ) [ 00000000000000000]
write_ln49             (write            ) [ 00000000000000000]
empty_5                (specregionend    ) [ 00000000000000000]
br_ln47                (br               ) [ 00111111111111111]
br_ln0                 (br               ) [ 00000000000000000]
empty_6                (specregionend    ) [ 00000000000000000]
br_ln20                (br               ) [ 01111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myFuncAccel_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="threshold_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="dim_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="size_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_readreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="0" index="2" bw="32" slack="2"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data1_addr_1_rd_req/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="data1_addr_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="3"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_addr_read/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) " fcode="write"/>
<opset="data2_addr_2_wr_req/5 write_ln37/5 data2_addr_2_wr_req6/16 write_ln49/16 "/>
</bind>
</comp>

<comp id="119" class="1004" name="data0_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data0_addr/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data0_load/5 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_0_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="phi_mul1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="phi_mul1_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="k_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="k_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="r_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="r_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="32" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="phi_mul_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="phi_mul_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="l_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="l_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="temp_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="temp_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_0/5 "/>
</bind>
</comp>

<comp id="214" class="1005" name="l_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_1 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="l_1_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_1/16 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="5"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="4"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="bitcast_ln43_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln43_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln43_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="23" slack="0"/>
<pin id="250" dir="0" index="1" bw="23" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_3/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln20_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln20_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln37_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="data1_addr_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_addr/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="data2_addr_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln26_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln26_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="k_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln46_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln33_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="4"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="l_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln35_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="2"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln35_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln37_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="4"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln43_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_2/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="bitcast_ln43_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/15 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="0" index="3" bw="6" slack="0"/>
<pin id="360" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln43_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/15 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln43_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/15 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln43_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="23" slack="0"/>
<pin id="377" dir="0" index="1" bw="23" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/15 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln43_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/15 "/>
</bind>
</comp>

<comp id="387" class="1004" name="or_ln43_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="5"/>
<pin id="389" dir="0" index="1" bw="1" slack="1"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_1/15 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln43_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/15 "/>
</bind>
</comp>

<comp id="397" class="1004" name="and_ln43_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_1/15 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln43_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="32" slack="0"/>
<pin id="407" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/15 "/>
</bind>
</comp>

<comp id="411" class="1004" name="r_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="3"/>
<pin id="414" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r/15 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln47_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="3"/>
<pin id="420" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/16 "/>
</bind>
</comp>

<comp id="422" class="1004" name="l_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_2/16 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln49_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/16 "/>
</bind>
</comp>

<comp id="434" class="1005" name="threshold_read_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="4"/>
<pin id="436" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="threshold_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="dim_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="450" class="1005" name="size_read_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="455" class="1005" name="bitcast_ln43_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="4"/>
<pin id="457" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="bitcast_ln43_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="icmp_ln43_3_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="5"/>
<pin id="462" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln43_3 "/>
</bind>
</comp>

<comp id="465" class="1005" name="add_ln20_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="473" class="1005" name="i_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="478" class="1005" name="data1_addr_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="data2_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2"/>
<pin id="486" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data2_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="add_ln26_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="497" class="1005" name="k_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="502" class="1005" name="icmp_ln46_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="509" class="1005" name="l_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="514" class="1005" name="data0_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data0_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="data1_addr_read_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr_read "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln43_2_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43_2 "/>
</bind>
</comp>

<comp id="532" class="1005" name="data0_load_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="temp_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="547" class="1005" name="r_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="555" class="1005" name="l_2_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="62" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="64" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="56" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="111" pin=2"/></net>

<net id="213"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="201" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="126" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="205" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="82" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="147" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="136" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="136" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="147" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="8" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="270" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="182" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="158" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="158" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="170" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="194" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="194" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="194" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="178" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="334"><net_src comp="154" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="66" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="70" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="336" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="201" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="66" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="68" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="70" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="368"><net_src comp="351" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="355" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="72" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="365" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="369" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="395"><net_src comp="381" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="235" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="78" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="26" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="166" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="218" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="218" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="36" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="218" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="26" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="82" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="442"><net_src comp="88" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="453"><net_src comp="94" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="458"><net_src comp="240" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="463"><net_src comp="248" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="468"><net_src comp="254" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="476"><net_src comp="264" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="481"><net_src comp="274" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="487"><net_src comp="280" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="492"><net_src comp="286" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="500"><net_src comp="296" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="505"><net_src comp="302" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="313" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="517"><net_src comp="119" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="522"><net_src comp="106" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="530"><net_src comp="345" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="535"><net_src comp="126" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="540"><net_src comp="230" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="545"><net_src comp="225" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="550"><net_src comp="411" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="558"><net_src comp="422" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="218" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data2 | {5 16 }
 - Input state : 
	Port: myFuncAccel : size | {1 }
	Port: myFuncAccel : dim | {1 }
	Port: myFuncAccel : threshold | {1 }
	Port: myFuncAccel : data0 | {5 6 }
	Port: myFuncAccel : data1 | {3 4 5 }
  - Chain level:
	State 1
		trunc_ln43 : 1
		icmp_ln43_3 : 2
	State 2
		add_ln20 : 1
		icmp_ln20 : 1
		i : 1
		br_ln20 : 2
		zext_ln37 : 1
		data1_addr : 2
		data2_addr : 2
	State 3
		add_ln26 : 1
		icmp_ln26 : 1
		k : 1
		br_ln26 : 2
		icmp_ln46 : 1
		br_ln46 : 2
	State 4
	State 5
		icmp_ln33 : 1
		l : 1
		br_ln33 : 2
		add_ln35 : 1
		zext_ln35 : 2
		data0_addr : 3
		data0_load : 4
		br_ln37 : 1
		write_ln37 : 1
		icmp_ln43_2 : 1
		tmp_7 : 1
	State 6
		tmp_2 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		empty : 1
	State 15
		tmp_1 : 1
		trunc_ln43_1 : 1
		icmp_ln43 : 2
		icmp_ln43_1 : 2
		or_ln43 : 3
		and_ln43 : 3
		and_ln43_1 : 3
		select_ln43 : 3
		r : 4
	State 16
		icmp_ln47 : 1
		l_2 : 1
		br_ln47 : 2
		icmp_ln49 : 1
		br_ln49 : 2
		empty_5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_225         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_230         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_235         |    0    |    66   |   239   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln20_fu_254       |    0    |    0    |    39   |
|          |           i_fu_264          |    0    |    0    |    39   |
|          |       add_ln26_fu_286       |    0    |    0    |    39   |
|    add   |           k_fu_296          |    0    |    0    |    39   |
|          |           l_fu_313          |    0    |    0    |    39   |
|          |       add_ln35_fu_319       |    0    |    0    |    39   |
|          |          l_2_fu_422         |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln43_3_fu_248     |    0    |    0    |    18   |
|          |       icmp_ln20_fu_259      |    0    |    0    |    18   |
|          |       icmp_ln26_fu_291      |    0    |    0    |    18   |
|          |       icmp_ln46_fu_302      |    0    |    0    |    18   |
|          |       icmp_ln33_fu_308      |    0    |    0    |    18   |
|   icmp   |       icmp_ln37_fu_330      |    0    |    0    |    18   |
|          |      icmp_ln43_2_fu_345     |    0    |    0    |    11   |
|          |       icmp_ln43_fu_369      |    0    |    0    |    11   |
|          |      icmp_ln43_1_fu_375     |    0    |    0    |    18   |
|          |       icmp_ln47_fu_417      |    0    |    0    |    18   |
|          |       icmp_ln49_fu_428      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln43_fu_391       |    0    |    0    |    2    |
|    and   |      and_ln43_1_fu_397      |    0    |    0    |    2    |
|          |           r_fu_411          |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln43_fu_403     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln43_fu_381       |    0    |    0    |    2    |
|          |       or_ln43_1_fu_387      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |  threshold_read_read_fu_82  |    0    |    0    |    0    |
|   read   |     dim_read_read_fu_88     |    0    |    0    |    0    |
|          |     size_read_read_fu_94    |    0    |    0    |    0    |
|          | data1_addr_read_read_fu_106 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_100     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_111      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln43_fu_244      |    0    |    0    |    0    |
|          |     trunc_ln43_1_fu_365     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln37_fu_270      |    0    |    0    |    0    |
|          |       zext_ln35_fu_325      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_6_fu_336        |    0    |    0    |    0    |
|          |         tmp_1_fu_355        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   414   |   1479  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln20_reg_465   |   32   |
|    add_ln26_reg_489   |   32   |
| bitcast_ln43_1_reg_455|   32   |
|   data0_addr_reg_514  |    4   |
|   data0_load_reg_532  |   32   |
|data1_addr_read_reg_519|   32   |
|   data1_addr_reg_478  |   32   |
|   data2_addr_reg_484  |   32   |
|    dim_read_reg_439   |   32   |
|      i_0_reg_132      |   32   |
|       i_reg_473       |   32   |
|  icmp_ln43_2_reg_527  |    1   |
|  icmp_ln43_3_reg_460  |    1   |
|   icmp_ln46_reg_502   |    1   |
|      k_0_reg_154      |   32   |
|       k_reg_497       |   32   |
|      l_0_reg_190      |   32   |
|      l_1_reg_214      |   32   |
|      l_2_reg_555      |   32   |
|       l_reg_509       |   32   |
|    phi_mul1_reg_143   |   32   |
|    phi_mul_reg_178    |   32   |
|      r_0_reg_166      |   32   |
|       r_reg_547       |   32   |
|   size_read_reg_450   |   32   |
|     temp_0_reg_201    |   32   |
|      temp_reg_542     |   32   |
| threshold_read_reg_434|   32   |
|     tmp_2_reg_537     |   32   |
+-----------------------+--------+
|         Total         |   807  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_111 |  p0  |   2  |   1  |    2   |
|  grp_write_fu_111 |  p2  |   3  |  32  |   96   ||    15   |
| grp_access_fu_126 |  p0  |   2  |   4  |    8   ||    9    |
|    k_0_reg_154    |  p0  |   2  |  32  |   64   ||    9    |
|    r_0_reg_166    |  p0  |   2  |  32  |   64   ||    9    |
|  phi_mul_reg_178  |  p0  |   2  |  32  |   64   ||    9    |
|   temp_0_reg_201  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_230    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   426  || 14.1977 ||    69   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1479  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   69   |
|  Register |    -   |    -   |   807  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   14   |  1221  |  1548  |
+-----------+--------+--------+--------+--------+
