* VHDL FPPA PDK simulation model 

This project aims to provide a fully functional, timing accurate VHDL model for
simulating PAKAUK FPPA microcontrollers.

It is still a work in progress.

Current cores implemented:

	PDK14

Current chips supported:

	PFS154

