Loading plugins phase: Elapsed time ==> 0s.085ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\CDCEndEdition.cyprj -d CY8C4548AZI-S485 -s C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.715ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.019ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CDCEndEdition.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\CDCEndEdition.cyprj -dcpsoc3 CDCEndEdition.v -verilog
======================================================================

======================================================================
Compiling:  CDCEndEdition.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\CDCEndEdition.cyprj -dcpsoc3 CDCEndEdition.v -verilog
======================================================================

======================================================================
Compiling:  CDCEndEdition.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\CDCEndEdition.cyprj -dcpsoc3 -verilog CDCEndEdition.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Aug 14 13:42:35 2025


======================================================================
Compiling:  CDCEndEdition.v
Program  :   vpp
Options  :    -yv2 -q10 CDCEndEdition.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Aug 14 13:42:35 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CDCEndEdition.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  CDCEndEdition.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\CDCEndEdition.cyprj -dcpsoc3 -verilog CDCEndEdition.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Aug 14 13:42:35 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\codegentemp\CDCEndEdition.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\codegentemp\CDCEndEdition.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  CDCEndEdition.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\CDCEndEdition.cyprj -dcpsoc3 -verilog CDCEndEdition.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Aug 14 13:42:35 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\codegentemp\CDCEndEdition.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\codegentemp\CDCEndEdition.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_42
	Net_43
	Net_44
	Net_45
	Net_46
	Net_47
	Net_48
	Net_51
	Net_52
	Net_59
	\I2C_Master:Net_1257\
	\I2C_Master:uncfg_rx_irq\
	\I2C_Master:Net_1099\
	\I2C_Master:Net_1258\
	Net_107
	Net_108
	Net_109
	Net_110
	Net_111
	Net_112
	Net_113
	Net_116
	Net_117
	Net_124


Deleted 28 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_STEP:Net_66\ to \PWM_STEP:Net_75\
Aliasing \PWM_STEP:Net_82\ to \PWM_STEP:Net_75\
Aliasing \PWM_STEP:Net_72\ to \PWM_STEP:Net_75\
Aliasing \PWM_Servo:Net_75\ to \PWM_STEP:Net_75\
Aliasing \PWM_Servo:Net_69\ to \PWM_STEP:Net_69\
Aliasing \PWM_Servo:Net_66\ to \PWM_STEP:Net_75\
Aliasing \PWM_Servo:Net_82\ to \PWM_STEP:Net_75\
Aliasing \PWM_Servo:Net_72\ to \PWM_STEP:Net_75\
Aliasing tmpOE__Pin_STEP_net_0 to \PWM_STEP:Net_69\
Aliasing zero to \PWM_STEP:Net_75\
Aliasing one to \PWM_STEP:Net_69\
Aliasing tmpOE__Pin_DIR_net_0 to \PWM_STEP:Net_69\
Aliasing tmpOE__Pin_ENABLE_net_0 to \PWM_STEP:Net_69\
Aliasing tmpOE__Pin_Servo_net_0 to \PWM_STEP:Net_69\
Aliasing \UART:select_s_wire\ to \PWM_STEP:Net_75\
Aliasing \UART:sclk_s_wire\ to \PWM_STEP:Net_75\
Aliasing \UART:mosi_s_wire\ to \PWM_STEP:Net_75\
Aliasing \UART:miso_m_wire\ to \PWM_STEP:Net_75\
Aliasing \UART:tmpOE__tx_net_0\ to \PWM_STEP:Net_69\
Aliasing \UART:tmpOE__rx_net_0\ to \PWM_STEP:Net_69\
Aliasing \UART:cts_wire\ to \PWM_STEP:Net_75\
Aliasing \Timer_1us:Net_75\ to \PWM_STEP:Net_75\
Aliasing \Timer_1us:Net_69\ to \PWM_STEP:Net_69\
Aliasing \Timer_1us:Net_66\ to \PWM_STEP:Net_75\
Aliasing \Timer_1us:Net_82\ to \PWM_STEP:Net_75\
Aliasing \Timer_1us:Net_72\ to \PWM_STEP:Net_75\
Aliasing tmpOE__OneWire_Pin_net_0 to \PWM_STEP:Net_69\
Aliasing \I2C_Master:select_s_wire\ to \PWM_STEP:Net_75\
Aliasing \I2C_Master:rx_wire\ to \PWM_STEP:Net_75\
Aliasing \I2C_Master:sclk_s_wire\ to \PWM_STEP:Net_75\
Aliasing \I2C_Master:mosi_s_wire\ to \PWM_STEP:Net_75\
Aliasing \I2C_Master:miso_m_wire\ to \PWM_STEP:Net_75\
Aliasing \I2C_Master:tmpOE__sda_net_0\ to \PWM_STEP:Net_69\
Aliasing \I2C_Master:tmpOE__scl_net_0\ to \PWM_STEP:Net_69\
Aliasing \I2C_Master:cts_wire\ to \PWM_STEP:Net_75\
Removing Lhs of wire \PWM_STEP:Net_81\[1] = Net_3[13]
Removing Lhs of wire \PWM_STEP:Net_66\[4] = \PWM_STEP:Net_75\[2]
Removing Lhs of wire \PWM_STEP:Net_82\[5] = \PWM_STEP:Net_75\[2]
Removing Lhs of wire \PWM_STEP:Net_72\[6] = \PWM_STEP:Net_75\[2]
Removing Lhs of wire \PWM_Servo:Net_81\[15] = Net_15[27]
Removing Lhs of wire \PWM_Servo:Net_75\[16] = \PWM_STEP:Net_75\[2]
Removing Lhs of wire \PWM_Servo:Net_69\[17] = \PWM_STEP:Net_69\[3]
Removing Lhs of wire \PWM_Servo:Net_66\[18] = \PWM_STEP:Net_75\[2]
Removing Lhs of wire \PWM_Servo:Net_82\[19] = \PWM_STEP:Net_75\[2]
Removing Lhs of wire \PWM_Servo:Net_72\[20] = \PWM_STEP:Net_75\[2]
Removing Rhs of wire tmpOE__Pin_STEP_net_0[31] = \PWM_STEP:Net_69\[3]
Removing Rhs of wire zero[32] = \PWM_STEP:Net_75\[2]
Removing Lhs of wire one[36] = tmpOE__Pin_STEP_net_0[31]
Removing Lhs of wire tmpOE__Pin_DIR_net_0[39] = tmpOE__Pin_STEP_net_0[31]
Removing Lhs of wire tmpOE__Pin_ENABLE_net_0[45] = tmpOE__Pin_STEP_net_0[31]
Removing Lhs of wire tmpOE__Pin_Servo_net_0[51] = tmpOE__Pin_STEP_net_0[31]
Removing Lhs of wire \UART:select_s_wire\[59] = zero[32]
Removing Rhs of wire \UART:rx_wire\[60] = \UART:Net_1268\[61]
Removing Lhs of wire \UART:Net_1170\[64] = \UART:Net_847\[58]
Removing Lhs of wire \UART:sclk_s_wire\[65] = zero[32]
Removing Lhs of wire \UART:mosi_s_wire\[66] = zero[32]
Removing Lhs of wire \UART:miso_m_wire\[67] = zero[32]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[69] = tmpOE__Pin_STEP_net_0[31]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[78] = tmpOE__Pin_STEP_net_0[31]
Removing Lhs of wire \UART:cts_wire\[82] = zero[32]
Removing Lhs of wire \Timer_1us:Net_81\[109] = Net_62[121]
Removing Lhs of wire \Timer_1us:Net_75\[110] = zero[32]
Removing Lhs of wire \Timer_1us:Net_69\[111] = tmpOE__Pin_STEP_net_0[31]
Removing Lhs of wire \Timer_1us:Net_66\[112] = zero[32]
Removing Lhs of wire \Timer_1us:Net_82\[113] = zero[32]
Removing Lhs of wire \Timer_1us:Net_72\[114] = zero[32]
Removing Lhs of wire tmpOE__OneWire_Pin_net_0[123] = tmpOE__Pin_STEP_net_0[31]
Removing Lhs of wire \I2C_Master:select_s_wire\[131] = zero[32]
Removing Lhs of wire \I2C_Master:rx_wire\[132] = zero[32]
Removing Lhs of wire \I2C_Master:Net_1170\[135] = \I2C_Master:Net_847\[130]
Removing Lhs of wire \I2C_Master:sclk_s_wire\[136] = zero[32]
Removing Lhs of wire \I2C_Master:mosi_s_wire\[137] = zero[32]
Removing Lhs of wire \I2C_Master:miso_m_wire\[138] = zero[32]
Removing Lhs of wire \I2C_Master:tmpOE__sda_net_0\[140] = tmpOE__Pin_STEP_net_0[31]
Removing Lhs of wire \I2C_Master:tmpOE__scl_net_0\[146] = tmpOE__Pin_STEP_net_0[31]
Removing Lhs of wire \I2C_Master:cts_wire\[155] = zero[32]

------------------------------------------------------
Aliased 0 equations, 41 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\CDCEndEdition.cyprj -dcpsoc3 CDCEndEdition.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.183ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 14 August 2025 13:42:35
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\12548\Studies_Works\IP\CDCEndEdition\Workspace01\CDCEndEdition.cydsn\CDCEndEdition.cyprj -d CY8C4548AZI-S485 CDCEndEdition.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'Clock_3'. Signal=Net_62_ff6
    Fixed Function Clock 0: Automatic-assigning  clock 'I2C_Master_SCBCLK'. Signal=\I2C_Master:Net_847_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff1\
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_1'. Signal=Net_3_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_Servo'. Signal=Net_15_ff8
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 8 pin(s) will be assigned a location by the fitter: \I2C_Master:sda(0)\, \UART:rx(0)\, \UART:tx(0)\, OneWire_Pin(0), Pin_DIR(0), Pin_ENABLE(0), Pin_Servo(0), Pin_STEP(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_STEP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_STEP(0)__PA ,
            pad => Pin_STEP(0)_PAD );

    Pin : Name = Pin_DIR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DIR(0)__PA ,
            pad => Pin_DIR(0)_PAD );

    Pin : Name = Pin_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ENABLE(0)__PA ,
            pad => Pin_ENABLE(0)_PAD );

    Pin : Name = Pin_Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Servo(0)__PA ,
            pin_input => Net_18 ,
            pad => Pin_Servo(0)_PAD );

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );

    Pin : Name = OneWire_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => OneWire_Pin(0)__PA ,
            pad => OneWire_Pin(0)_PAD );

    Pin : Name = \I2C_Master:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Master:sda(0)\__PA ,
            fb => Net_122 ,
            pad => \I2C_Master:sda(0)_PAD\ );

    Pin : Name = \I2C_Master:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Master:scl(0)\__PA ,
            fb => Net_121 ,
            pad => \I2C_Master:scl(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_STEP
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_Master:SCB_IRQ\
        PORT MAP (
            interrupt => Net_105 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    2 :   27 :   29 :  6.90 %
IO                            :   11 :   42 :   53 : 20.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    2 :    3 :    5 : 40.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    3 :    5 :    8 : 37.50 %
Smart IO Ports                :    0 :    2 :    2 :  0.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.013ms
Tech Mapping phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\I2C_Master:scl(0)\                 : [IOP=(1)][IoId=(0)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\I2C_Master:SCB\                    : SCB_[FFB(SCB,0)]                   
\I2C_Master:sda(0)\                 : [IOP=(1)][IoId=(1)]                
\UART:SCB\                          : SCB_[FFB(SCB,1)]                   
\UART:tx(0)\                        : [IOP=(0)][IoId=(5)]                
\UART:rx(0)\                        : [IOP=(0)][IoId=(4)]                
\PWM_STEP:cy_m0s8_tcpwm_1\          : TCPWM_[FFB(TCPWM,0)]               
\PWM_Servo:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,1)]               
Pin_Servo(0)                        : [IOP=(2)][IoId=(6)]                
\Timer_1us:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,2)]               
Pin_STEP(0)                         : [IOP=(0)][IoId=(0)]                
Pin_DIR(0)                          : [IOP=(0)][IoId=(1)]                
Pin_ENABLE(0)                       : [IOP=(0)][IoId=(2)]                
OneWire_Pin(0)                      : [IOP=(0)][IoId=(3)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1020060s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.194ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0003462 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\I2C_Master:SCB_IRQ\
        PORT MAP (
            interrupt => Net_105 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(20)] 
    interrupt: Name =isr_STEP
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = OneWire_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => OneWire_Pin(0)__PA ,
        pad => OneWire_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_STEP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_STEP(0)__PA ,
        pad => Pin_STEP(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_DIR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DIR(0)__PA ,
        pad => Pin_DIR(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ENABLE(0)__PA ,
        pad => Pin_ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_Master:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Master:scl(0)\__PA ,
        fb => Net_121 ,
        pad => \I2C_Master:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C_Master:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Master:sda(0)\__PA ,
        fb => Net_122 ,
        pad => \I2C_Master:sda(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Servo(0)__PA ,
        pin_input => Net_18 ,
        pad => Pin_Servo(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 7 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            ff_div_6 => Net_62_ff6 ,
            ff_div_0 => \I2C_Master:Net_847_ff0\ ,
            ff_div_1 => \UART:Net_847_ff1\ ,
            ff_div_7 => Net_3_ff7 ,
            ff_div_8 => Net_15_ff8 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
Vref group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2C_Master:SCB\
        PORT MAP (
            clock => \I2C_Master:Net_847_ff0\ ,
            interrupt => Net_105 ,
            uart_tx => \I2C_Master:tx_wire\ ,
            uart_rts => \I2C_Master:rts_wire\ ,
            mosi_m => \I2C_Master:mosi_m_wire\ ,
            select_m_3 => \I2C_Master:select_m_wire_3\ ,
            select_m_2 => \I2C_Master:select_m_wire_2\ ,
            select_m_1 => \I2C_Master:select_m_wire_1\ ,
            select_m_0 => \I2C_Master:select_m_wire_0\ ,
            sclk_m => \I2C_Master:sclk_m_wire\ ,
            miso_s => \I2C_Master:miso_s_wire\ ,
            i2c_scl => Net_121 ,
            i2c_sda => Net_122 ,
            tr_tx_req => Net_123 ,
            tr_rx_req => Net_114 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff1\ ,
            interrupt => Net_40 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_58 ,
            tr_rx_req => Net_49 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_1us:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_62_ff6 ,
            capture => zero ,
            count => tmpOE__Pin_STEP_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_71 ,
            tr_overflow => Net_67 ,
            tr_compare_match => Net_61 ,
            line => Net_65 ,
            line_compl => Net_66 ,
            interrupt => Net_64 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWM_Servo:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_15_ff8 ,
            capture => zero ,
            count => tmpOE__Pin_STEP_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_24 ,
            tr_overflow => Net_20 ,
            tr_compare_match => Net_14 ,
            line => Net_18 ,
            line_compl => Net_19 ,
            interrupt => Net_17 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_STEP:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_3_ff7 ,
            capture => zero ,
            count => tmpOE__Pin_STEP_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_12 ,
            tr_overflow => Net_8 ,
            tr_compare_match => Net_2 ,
            line => Net_6 ,
            line_compl => Net_7 ,
            interrupt => Net_5 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+-------------------
   0 |   0 |       |      NONE |    OPEN_DRAIN_LO |      OneWire_Pin(0) | 
     |   1 |       |      NONE |         CMOS_OUT |         Pin_STEP(0) | 
     |   2 |       |      NONE |         CMOS_OUT |          Pin_DIR(0) | 
     |   3 |       |      NONE |         CMOS_OUT |       Pin_ENABLE(0) | 
     |   4 |       |      NONE |     HI_Z_DIGITAL |        \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   5 |       |      NONE |         CMOS_OUT |        \UART:tx(0)\ | In(\UART:tx_wire\)
-----+-----+-------+-----------+------------------+---------------------+-------------------
   1 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \I2C_Master:scl(0)\ | FB(Net_121)
     |   1 |       |      NONE |    OPEN_DRAIN_LO | \I2C_Master:sda(0)\ | FB(Net_122)
-----+-----+-------+-----------+------------------+---------------------+-------------------
   2 |   6 |       |      NONE |         CMOS_OUT |        Pin_Servo(0) | In(Net_18)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.009ms
Digital Placement phase: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/25/route_arch-rrg.cydata" --vh2-path "CDCEndEdition_r.vh2" --pcf-path "CDCEndEdition.pco" --des-name "CDCEndEdition" --dsf-path "CDCEndEdition.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.143ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4548AZI-S485
Static timing analysis phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.589ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.590ms
API generation phase: Elapsed time ==> 0s.838ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.000ms
