SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/radix2_div.sv
TOPLEVEL        = radix2_div
MODULE          = test_radix2_div
PYTHONPATH      = /src
HASH            = new_branch_fix
