// Seed: 3374094884
module module_0 (
    input id_0
);
  assign id_1 = id_1;
  assign id_2[1] = 1;
  type_7(
      id_1, "", id_0
  );
  reg   id_3;
  logic id_4;
  reg   id_5;
  logic id_6;
  assign id_5 = id_3;
  always @* id_3 <= 1'b0;
endmodule
