###############################################################################
CLASS 1: bic #1, r3
###############################################################################

rrc r10
1|0|0
rrc #0x01
1|0|0
rra r10
1|0|0
rra #0x01
1|0|0
swpb r10
1|0|0
swpb #0x01
1|0|0
sxt r10
1|0|0
sxt #0x01
1|0|0
rrc r10
1|0|0
rra r10
1|0|0
swpb r10
1|0|0
sxt r10
1|0|0
mov r10, r10
1|0|0
mov #0x01, r10
1|0|0
add r10, r10
1|0|0
add #0x01, r10
1|0|0
addc r10, r10
1|0|0
addc #0x01, r10
1|0|0
sub r10, r10
1|0|0
sub #0x01, r10
1|0|0
subc r10, r10
1|0|0
subc #0x01, r10
1|0|0
cmp r10, r10
1|0|0
cmp #0x01, r10
1|0|0
dadd r10, r10
1|0|0
dadd #0x01, r10
1|0|0
bit r10, r10
1|0|0
bit #0x01, r10
1|0|0
bic r10, r10
1|0|0
bic #0x01, r10
1|0|0
bis r10, r10
1|0|0
bis #0x01, r10
1|0|0
xor r10, r10
1|0|0
xor #0x01, r10
1|0|0
and r10, r10
1|0|0
and #0x01, r10
1|0|0

###############################################################################
CLASS 2: bic #42, r3
###############################################################################

jeq end_of_test
11|00|00
jne end_of_test
11|00|00
jc end_of_test
11|00|00
jnc end_of_test
11|00|00
jn end_of_test
11|00|00
jge end_of_test
11|00|00
jl end_of_test
11|00|00
jmp end_of_test
11|00|00
mov @r7, r10
11|00|00
mov @r7+, r10
11|00|00
mov #0x42, r10
11|00|00
add @r7, r10
11|00|00
add @r7+, r10
11|00|00
add #0x42, r10
11|00|00
addc @r7, r10
11|00|00
addc @r7+, r10
11|00|00
addc #0x42, r10
11|00|00
sub @r7, r10
11|00|00
sub @r7+, r10
11|00|00
sub #0x42, r10
11|00|00
subc @r7, r10
11|00|00
subc @r7+, r10
11|00|00
subc #0x42, r10
11|00|00
cmp @r7, r10
11|00|00
cmp @r7+, r10
11|00|00
cmp #0x42, r10
11|00|00
dadd @r7, r10
11|00|00
dadd @r7+, r10
11|00|00
dadd #0x42, r10
11|00|00
bit @r7, r10
11|00|00
bit @r7+, r10
11|00|00
bit #0x42, r10
11|00|00
bic @r7, r10
11|00|00
bic @r7+, r10
11|00|00
bic #0x42, r10
11|00|00
bis @r7, r10
11|00|00
bis @r7+, r10
11|00|00
bis #0x42, r10
11|00|00
xor @r7, r10
11|00|00
xor @r7+, r10
11|00|00
xor #0x42, r10
11|00|00
and @r7, r10
11|00|00
and @r7+, r10
11|00|00
and #0x42, r10
11|00|00

###############################################################################
CLASS 3: bic DMEM_ADDR, r3
###############################################################################

mov 1(r7), r10
111|000|000
mov 42(r7), r10
111|000|000
mov MMIO_ADDR, r10
111|000|000
mov DMEM_ADDR, r10
111|000|000
mov PMEM_ADDR, r10
111|000|000
mov &PMEM_ADDR, r10
111|000|000
add 1(r7), r10
111|000|000
add 42(r7), r10
111|000|000
add MMIO_ADDR, r10
111|000|000
add DMEM_ADDR, r10
111|000|000
add PMEM_ADDR, r10
111|000|000
add &PMEM_ADDR, r10
111|000|000
addc 1(r7), r10
111|000|000
addc 42(r7), r10
111|000|000
addc MMIO_ADDR, r10
111|000|000
addc DMEM_ADDR, r10
111|000|000
addc PMEM_ADDR, r10
111|000|000
addc &PMEM_ADDR, r10
111|000|000
sub 1(r7), r10
111|000|000
sub 42(r7), r10
111|000|000
sub MMIO_ADDR, r10
111|000|000
sub DMEM_ADDR, r10
111|000|000
sub PMEM_ADDR, r10
111|000|000
sub &PMEM_ADDR, r10
111|000|000
subc 1(r7), r10
111|000|000
subc 42(r7), r10
111|000|000
subc MMIO_ADDR, r10
111|000|000
subc DMEM_ADDR, r10
111|000|000
subc PMEM_ADDR, r10
111|000|000
subc &PMEM_ADDR, r10
111|000|000
cmp 1(r7), r10
111|000|000
cmp 42(r7), r10
111|000|000
cmp MMIO_ADDR, r10
111|000|000
cmp DMEM_ADDR, r10
111|000|000
cmp PMEM_ADDR, r10
111|000|000
cmp &PMEM_ADDR, r10
111|000|000
dadd 1(r7), r10
111|000|000
dadd 42(r7), r10
111|000|000
dadd MMIO_ADDR, r10
111|000|000
dadd DMEM_ADDR, r10
111|000|000
dadd PMEM_ADDR, r10
111|000|000
dadd &PMEM_ADDR, r10
111|000|000
bit 1(r7), r10
111|000|000
bit 42(r7), r10
111|000|000
bit MMIO_ADDR, r10
111|000|000
bit DMEM_ADDR, r10
111|000|000
bit PMEM_ADDR, r10
111|000|000
bit &PMEM_ADDR, r10
111|000|000
bic 1(r7), r10
111|000|000
bic 42(r7), r10
111|000|000
bic MMIO_ADDR, r10
111|000|000
bic DMEM_ADDR, r10
111|000|000
bic PMEM_ADDR, r10
111|000|000
bic &PMEM_ADDR, r10
111|000|000
bis 1(r7), r10
111|000|000
bis 42(r7), r10
111|000|000
bis MMIO_ADDR, r10
111|000|000
bis DMEM_ADDR, r10
111|000|000
bis PMEM_ADDR, r10
111|000|000
bis &PMEM_ADDR, r10
111|000|000
xor 1(r7), r10
111|000|000
xor 42(r7), r10
111|000|000
xor MMIO_ADDR, r10
111|000|000
xor DMEM_ADDR, r10
111|000|000
xor PMEM_ADDR, r10
111|000|000
xor &PMEM_ADDR, r10
111|000|000
and 1(r7), r10
111|000|000
and 42(r7), r10
111|000|000
and MMIO_ADDR, r10
111|000|000
and DMEM_ADDR, r10
111|000|000
and PMEM_ADDR, r10
111|000|000
and &PMEM_ADDR, r10
111|000|000

###############################################################################
CLASS 4: writes to program memory, should not happen in well-behaved sensitive
         regions
###############################################################################

cmp 1(r7), 1(r7)
111101|000000|000000
cmp 1(r7), 42(r7)
111101|000000|000000
cmp 1(r7), MMIO_ADDR
111101|000000|000000
cmp 1(r7), DMEM_ADDR
111101|000000|000000
cmp 1(r7), PMEM_ADDR
111101|000000|000000
cmp 1(r7), &PMEM_ADDR
111101|000000|000000
cmp 42(r7), 1(r7)
111101|000000|000000
cmp 42(r7), 42(r7)
111101|000000|000000
cmp 42(r7), MMIO_ADDR
111101|000000|000000
cmp 42(r7), DMEM_ADDR
111101|000000|000000
cmp 42(r7), PMEM_ADDR
111101|000000|000000
cmp 42(r7), &PMEM_ADDR
111101|000000|000000
cmp MMIO_ADDR, 1(r7)
111101|000000|000000
cmp MMIO_ADDR, 42(r7)
111101|000000|000000
cmp MMIO_ADDR, MMIO_ADDR
111101|000000|000000
cmp MMIO_ADDR, DMEM_ADDR
111101|000000|000000
cmp MMIO_ADDR, PMEM_ADDR
111101|000000|000000
cmp MMIO_ADDR, &PMEM_ADDR
111101|000000|000000
cmp DMEM_ADDR, 1(r7)
111101|000000|000000
cmp DMEM_ADDR, 42(r7)
111101|000000|000000
cmp DMEM_ADDR, MMIO_ADDR
111101|000000|000000
cmp DMEM_ADDR, DMEM_ADDR
111101|000000|000000
cmp DMEM_ADDR, PMEM_ADDR
111101|000000|000000
cmp DMEM_ADDR, &PMEM_ADDR
111101|000000|000000
cmp PMEM_ADDR, 1(r7)
111101|000000|000000
cmp PMEM_ADDR, 42(r7)
111101|000000|000000
cmp PMEM_ADDR, MMIO_ADDR
111101|000000|000000
cmp PMEM_ADDR, DMEM_ADDR
111101|000000|000000
cmp PMEM_ADDR, PMEM_ADDR
111101|000000|000000
cmp PMEM_ADDR, &PMEM_ADDR
111101|000000|000000
cmp &PMEM_ADDR, 1(r7)
111101|000000|000000
cmp &PMEM_ADDR, 42(r7)
111101|000000|000000
cmp &PMEM_ADDR, MMIO_ADDR
111101|000000|000000
cmp &PMEM_ADDR, DMEM_ADDR
111101|000000|000000
cmp &PMEM_ADDR, PMEM_ADDR
111101|000000|000000
cmp &PMEM_ADDR, &PMEM_ADDR
111101|000000|000000
bit 1(r7), 1(r7)
111101|000000|000000
bit 1(r7), 42(r7)
111101|000000|000000
bit 1(r7), MMIO_ADDR
111101|000000|000000
bit 1(r7), DMEM_ADDR
111101|000000|000000
bit 1(r7), PMEM_ADDR
111101|000000|000000
bit 1(r7), &PMEM_ADDR
111101|000000|000000
bit 42(r7), 1(r7)
111101|000000|000000
bit 42(r7), 42(r7)
111101|000000|000000
bit 42(r7), MMIO_ADDR
111101|000000|000000
bit 42(r7), DMEM_ADDR
111101|000000|000000
bit 42(r7), PMEM_ADDR
111101|000000|000000
bit 42(r7), &PMEM_ADDR
111101|000000|000000
bit MMIO_ADDR, 1(r7)
111101|000000|000000
bit MMIO_ADDR, 42(r7)
111101|000000|000000
bit MMIO_ADDR, MMIO_ADDR
111101|000000|000000
bit MMIO_ADDR, DMEM_ADDR
111101|000000|000000
bit MMIO_ADDR, PMEM_ADDR
111101|000000|000000
bit MMIO_ADDR, &PMEM_ADDR
111101|000000|000000
bit DMEM_ADDR, 1(r7)
111101|000000|000000
bit DMEM_ADDR, 42(r7)
111101|000000|000000
bit DMEM_ADDR, MMIO_ADDR
111101|000000|000000
bit DMEM_ADDR, DMEM_ADDR
111101|000000|000000
bit DMEM_ADDR, PMEM_ADDR
111101|000000|000000
bit DMEM_ADDR, &PMEM_ADDR
111101|000000|000000
bit PMEM_ADDR, 1(r7)
111101|000000|000000
bit PMEM_ADDR, 42(r7)
111101|000000|000000
bit PMEM_ADDR, MMIO_ADDR
111101|000000|000000
bit PMEM_ADDR, DMEM_ADDR
111101|000000|000000
bit PMEM_ADDR, PMEM_ADDR
111101|000000|000000
bit PMEM_ADDR, &PMEM_ADDR
111101|000000|000000
bit &PMEM_ADDR, 1(r7)
111101|000000|000000
bit &PMEM_ADDR, 42(r7)
111101|000000|000000
bit &PMEM_ADDR, MMIO_ADDR
111101|000000|000000
bit &PMEM_ADDR, DMEM_ADDR
111101|000000|000000
bit &PMEM_ADDR, PMEM_ADDR
111101|000000|000000
bit &PMEM_ADDR, &PMEM_ADDR
111101|000000|000000

###############################################################################
CLASS 5: writes to program memory, should not happen in well-behaved sensitive
         regions
###############################################################################

add 1(r7), 1(r7)
1111011|0000000|0000000
add 1(r7), 42(r7)
1111011|0000000|0000000
add 1(r7), MMIO_ADDR
1111011|0000000|0000000
add 1(r7), DMEM_ADDR
1111011|0000000|0000000
add 1(r7), PMEM_ADDR
1111011|0000000|0000000
add 1(r7), &PMEM_ADDR
1111011|0000000|0000000
add 42(r7), 1(r7)
1111011|0000000|0000000
add 42(r7), 42(r7)
1111011|0000000|0000000
add 42(r7), MMIO_ADDR
1111011|0000000|0000000
add 42(r7), DMEM_ADDR
1111011|0000000|0000000
add 42(r7), PMEM_ADDR
1111011|0000000|0000000
add 42(r7), &PMEM_ADDR
1111011|0000000|0000000
add MMIO_ADDR, 1(r7)
1111011|0000000|0000000
add MMIO_ADDR, 42(r7)
1111011|0000000|0000000
add MMIO_ADDR, MMIO_ADDR
1111011|0000000|0000000
add MMIO_ADDR, DMEM_ADDR
1111011|0000000|0000000
add MMIO_ADDR, PMEM_ADDR
1111011|0000000|0000000
add MMIO_ADDR, &PMEM_ADDR
1111011|0000000|0000000
add DMEM_ADDR, 1(r7)
1111011|0000000|0000000
add DMEM_ADDR, 42(r7)
1111011|0000000|0000000
add DMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
add DMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
add DMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
add DMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
add PMEM_ADDR, 1(r7)
1111011|0000000|0000000
add PMEM_ADDR, 42(r7)
1111011|0000000|0000000
add PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
add PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
add PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
add PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
add &PMEM_ADDR, 1(r7)
1111011|0000000|0000000
add &PMEM_ADDR, 42(r7)
1111011|0000000|0000000
add &PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
add &PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
add &PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
add &PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
addc 1(r7), 1(r7)
1111011|0000000|0000000
addc 1(r7), 42(r7)
1111011|0000000|0000000
addc 1(r7), MMIO_ADDR
1111011|0000000|0000000
addc 1(r7), DMEM_ADDR
1111011|0000000|0000000
addc 1(r7), PMEM_ADDR
1111011|0000000|0000000
addc 1(r7), &PMEM_ADDR
1111011|0000000|0000000
addc 42(r7), 1(r7)
1111011|0000000|0000000
addc 42(r7), 42(r7)
1111011|0000000|0000000
addc 42(r7), MMIO_ADDR
1111011|0000000|0000000
addc 42(r7), DMEM_ADDR
1111011|0000000|0000000
addc 42(r7), PMEM_ADDR
1111011|0000000|0000000
addc 42(r7), &PMEM_ADDR
1111011|0000000|0000000
addc MMIO_ADDR, 1(r7)
1111011|0000000|0000000
addc MMIO_ADDR, 42(r7)
1111011|0000000|0000000
addc MMIO_ADDR, MMIO_ADDR
1111011|0000000|0000000
addc MMIO_ADDR, DMEM_ADDR
1111011|0000000|0000000
addc MMIO_ADDR, PMEM_ADDR
1111011|0000000|0000000
addc MMIO_ADDR, &PMEM_ADDR
1111011|0000000|0000000
addc DMEM_ADDR, 1(r7)
1111011|0000000|0000000
addc DMEM_ADDR, 42(r7)
1111011|0000000|0000000
addc DMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
addc DMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
addc DMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
addc DMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
addc PMEM_ADDR, 1(r7)
1111011|0000000|0000000
addc PMEM_ADDR, 42(r7)
1111011|0000000|0000000
addc PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
addc PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
addc PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
addc PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
addc &PMEM_ADDR, 1(r7)
1111011|0000000|0000000
addc &PMEM_ADDR, 42(r7)
1111011|0000000|0000000
addc &PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
addc &PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
addc &PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
addc &PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
sub 1(r7), 1(r7)
1111011|0000000|0000000
sub 1(r7), 42(r7)
1111011|0000000|0000000
sub 1(r7), MMIO_ADDR
1111011|0000000|0000000
sub 1(r7), DMEM_ADDR
1111011|0000000|0000000
sub 1(r7), PMEM_ADDR
1111011|0000000|0000000
sub 1(r7), &PMEM_ADDR
1111011|0000000|0000000
sub 42(r7), 1(r7)
1111011|0000000|0000000
sub 42(r7), 42(r7)
1111011|0000000|0000000
sub 42(r7), MMIO_ADDR
1111011|0000000|0000000
sub 42(r7), DMEM_ADDR
1111011|0000000|0000000
sub 42(r7), PMEM_ADDR
1111011|0000000|0000000
sub 42(r7), &PMEM_ADDR
1111011|0000000|0000000
sub MMIO_ADDR, 1(r7)
1111011|0000000|0000000
sub MMIO_ADDR, 42(r7)
1111011|0000000|0000000
sub MMIO_ADDR, MMIO_ADDR
1111011|0000000|0000000
sub MMIO_ADDR, DMEM_ADDR
1111011|0000000|0000000
sub MMIO_ADDR, PMEM_ADDR
1111011|0000000|0000000
sub MMIO_ADDR, &PMEM_ADDR
1111011|0000000|0000000
sub DMEM_ADDR, 1(r7)
1111011|0000000|0000000
sub DMEM_ADDR, 42(r7)
1111011|0000000|0000000
sub DMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
sub DMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
sub DMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
sub DMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
sub PMEM_ADDR, 1(r7)
1111011|0000000|0000000
sub PMEM_ADDR, 42(r7)
1111011|0000000|0000000
sub PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
sub PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
sub PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
sub PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
sub &PMEM_ADDR, 1(r7)
1111011|0000000|0000000
sub &PMEM_ADDR, 42(r7)
1111011|0000000|0000000
sub &PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
sub &PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
sub &PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
sub &PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
subc 1(r7), 1(r7)
1111011|0000000|0000000
subc 1(r7), 42(r7)
1111011|0000000|0000000
subc 1(r7), MMIO_ADDR
1111011|0000000|0000000
subc 1(r7), DMEM_ADDR
1111011|0000000|0000000
subc 1(r7), PMEM_ADDR
1111011|0000000|0000000
subc 1(r7), &PMEM_ADDR
1111011|0000000|0000000
subc 42(r7), 1(r7)
1111011|0000000|0000000
subc 42(r7), 42(r7)
1111011|0000000|0000000
subc 42(r7), MMIO_ADDR
1111011|0000000|0000000
subc 42(r7), DMEM_ADDR
1111011|0000000|0000000
subc 42(r7), PMEM_ADDR
1111011|0000000|0000000
subc 42(r7), &PMEM_ADDR
1111011|0000000|0000000
subc MMIO_ADDR, 1(r7)
1111011|0000000|0000000
subc MMIO_ADDR, 42(r7)
1111011|0000000|0000000
subc MMIO_ADDR, MMIO_ADDR
1111011|0000000|0000000
subc MMIO_ADDR, DMEM_ADDR
1111011|0000000|0000000
subc MMIO_ADDR, PMEM_ADDR
1111011|0000000|0000000
subc MMIO_ADDR, &PMEM_ADDR
1111011|0000000|0000000
subc DMEM_ADDR, 1(r7)
1111011|0000000|0000000
subc DMEM_ADDR, 42(r7)
1111011|0000000|0000000
subc DMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
subc DMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
subc DMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
subc DMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
subc PMEM_ADDR, 1(r7)
1111011|0000000|0000000
subc PMEM_ADDR, 42(r7)
1111011|0000000|0000000
subc PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
subc PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
subc PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
subc PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
subc &PMEM_ADDR, 1(r7)
1111011|0000000|0000000
subc &PMEM_ADDR, 42(r7)
1111011|0000000|0000000
subc &PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
subc &PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
subc &PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
subc &PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
dadd 1(r7), 1(r7)
1111011|0000000|0000000
dadd 1(r7), 42(r7)
1111011|0000000|0000000
dadd 1(r7), MMIO_ADDR
1111011|0000000|0000000
dadd 1(r7), DMEM_ADDR
1111011|0000000|0000000
dadd 1(r7), PMEM_ADDR
1111011|0000000|0000000
dadd 1(r7), &PMEM_ADDR
1111011|0000000|0000000
dadd 42(r7), 1(r7)
1111011|0000000|0000000
dadd 42(r7), 42(r7)
1111011|0000000|0000000
dadd 42(r7), MMIO_ADDR
1111011|0000000|0000000
dadd 42(r7), DMEM_ADDR
1111011|0000000|0000000
dadd 42(r7), PMEM_ADDR
1111011|0000000|0000000
dadd 42(r7), &PMEM_ADDR
1111011|0000000|0000000
dadd MMIO_ADDR, 1(r7)
1111011|0000000|0000000
dadd MMIO_ADDR, 42(r7)
1111011|0000000|0000000
dadd MMIO_ADDR, MMIO_ADDR
1111011|0000000|0000000
dadd MMIO_ADDR, DMEM_ADDR
1111011|0000000|0000000
dadd MMIO_ADDR, PMEM_ADDR
1111011|0000000|0000000
dadd MMIO_ADDR, &PMEM_ADDR
1111011|0000000|0000000
dadd DMEM_ADDR, 1(r7)
1111011|0000000|0000000
dadd DMEM_ADDR, 42(r7)
1111011|0000000|0000000
dadd DMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
dadd DMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
dadd DMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
dadd DMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
dadd PMEM_ADDR, 1(r7)
1111011|0000000|0000000
dadd PMEM_ADDR, 42(r7)
1111011|0000000|0000000
dadd PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
dadd PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
dadd PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
dadd PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
dadd &PMEM_ADDR, 1(r7)
1111011|0000000|0000000
dadd &PMEM_ADDR, 42(r7)
1111011|0000000|0000000
dadd &PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
dadd &PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
dadd &PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
dadd &PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
bic 1(r7), 1(r7)
1111011|0000000|0000000
bic 1(r7), 42(r7)
1111011|0000000|0000000
bic 1(r7), MMIO_ADDR
1111011|0000000|0000000
bic 1(r7), DMEM_ADDR
1111011|0000000|0000000
bic 1(r7), PMEM_ADDR
1111011|0000000|0000000
bic 1(r7), &PMEM_ADDR
1111011|0000000|0000000
bic 42(r7), 1(r7)
1111011|0000000|0000000
bic 42(r7), 42(r7)
1111011|0000000|0000000
bic 42(r7), MMIO_ADDR
1111011|0000000|0000000
bic 42(r7), DMEM_ADDR
1111011|0000000|0000000
bic 42(r7), PMEM_ADDR
1111011|0000000|0000000
bic 42(r7), &PMEM_ADDR
1111011|0000000|0000000
bic MMIO_ADDR, 1(r7)
1111011|0000000|0000000
bic MMIO_ADDR, 42(r7)
1111011|0000000|0000000
bic MMIO_ADDR, MMIO_ADDR
1111011|0000000|0000000
bic MMIO_ADDR, DMEM_ADDR
1111011|0000000|0000000
bic MMIO_ADDR, PMEM_ADDR
1111011|0000000|0000000
bic MMIO_ADDR, &PMEM_ADDR
1111011|0000000|0000000
bic DMEM_ADDR, 1(r7)
1111011|0000000|0000000
bic DMEM_ADDR, 42(r7)
1111011|0000000|0000000
bic DMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
bic DMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
bic DMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
bic DMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
bic PMEM_ADDR, 1(r7)
1111011|0000000|0000000
bic PMEM_ADDR, 42(r7)
1111011|0000000|0000000
bic PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
bic PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
bic PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
bic PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
bic &PMEM_ADDR, 1(r7)
1111011|0000000|0000000
bic &PMEM_ADDR, 42(r7)
1111011|0000000|0000000
bic &PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
bic &PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
bic &PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
bic &PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
bis 1(r7), 1(r7)
1111011|0000000|0000000
bis 1(r7), 42(r7)
1111011|0000000|0000000
bis 1(r7), MMIO_ADDR
1111011|0000000|0000000
bis 1(r7), DMEM_ADDR
1111011|0000000|0000000
bis 1(r7), PMEM_ADDR
1111011|0000000|0000000
bis 1(r7), &PMEM_ADDR
1111011|0000000|0000000
bis 42(r7), 1(r7)
1111011|0000000|0000000
bis 42(r7), 42(r7)
1111011|0000000|0000000
bis 42(r7), MMIO_ADDR
1111011|0000000|0000000
bis 42(r7), DMEM_ADDR
1111011|0000000|0000000
bis 42(r7), PMEM_ADDR
1111011|0000000|0000000
bis 42(r7), &PMEM_ADDR
1111011|0000000|0000000
bis MMIO_ADDR, 1(r7)
1111011|0000000|0000000
bis MMIO_ADDR, 42(r7)
1111011|0000000|0000000
bis MMIO_ADDR, MMIO_ADDR
1111011|0000000|0000000
bis MMIO_ADDR, DMEM_ADDR
1111011|0000000|0000000
bis MMIO_ADDR, PMEM_ADDR
1111011|0000000|0000000
bis MMIO_ADDR, &PMEM_ADDR
1111011|0000000|0000000
bis DMEM_ADDR, 1(r7)
1111011|0000000|0000000
bis DMEM_ADDR, 42(r7)
1111011|0000000|0000000
bis DMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
bis DMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
bis DMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
bis DMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
bis PMEM_ADDR, 1(r7)
1111011|0000000|0000000
bis PMEM_ADDR, 42(r7)
1111011|0000000|0000000
bis PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
bis PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
bis PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
bis PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
bis &PMEM_ADDR, 1(r7)
1111011|0000000|0000000
bis &PMEM_ADDR, 42(r7)
1111011|0000000|0000000
bis &PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
bis &PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
bis &PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
bis &PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
xor 1(r7), 1(r7)
1111011|0000000|0000000
xor 1(r7), 42(r7)
1111011|0000000|0000000
xor 1(r7), MMIO_ADDR
1111011|0000000|0000000
xor 1(r7), DMEM_ADDR
1111011|0000000|0000000
xor 1(r7), PMEM_ADDR
1111011|0000000|0000000
xor 1(r7), &PMEM_ADDR
1111011|0000000|0000000
xor 42(r7), 1(r7)
1111011|0000000|0000000
xor 42(r7), 42(r7)
1111011|0000000|0000000
xor 42(r7), MMIO_ADDR
1111011|0000000|0000000
xor 42(r7), DMEM_ADDR
1111011|0000000|0000000
xor 42(r7), PMEM_ADDR
1111011|0000000|0000000
xor 42(r7), &PMEM_ADDR
1111011|0000000|0000000
xor MMIO_ADDR, 1(r7)
1111011|0000000|0000000
xor MMIO_ADDR, 42(r7)
1111011|0000000|0000000
xor MMIO_ADDR, MMIO_ADDR
1111011|0000000|0000000
xor MMIO_ADDR, DMEM_ADDR
1111011|0000000|0000000
xor MMIO_ADDR, PMEM_ADDR
1111011|0000000|0000000
xor MMIO_ADDR, &PMEM_ADDR
1111011|0000000|0000000
xor DMEM_ADDR, 1(r7)
1111011|0000000|0000000
xor DMEM_ADDR, 42(r7)
1111011|0000000|0000000
xor DMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
xor DMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
xor DMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
xor DMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
xor PMEM_ADDR, 1(r7)
1111011|0000000|0000000
xor PMEM_ADDR, 42(r7)
1111011|0000000|0000000
xor PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
xor PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
xor PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
xor PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
xor &PMEM_ADDR, 1(r7)
1111011|0000000|0000000
xor &PMEM_ADDR, 42(r7)
1111011|0000000|0000000
xor &PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
xor &PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
xor &PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
xor &PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
and 1(r7), 1(r7)
1111011|0000000|0000000
and 1(r7), 42(r7)
1111011|0000000|0000000
and 1(r7), MMIO_ADDR
1111011|0000000|0000000
and 1(r7), DMEM_ADDR
1111011|0000000|0000000
and 1(r7), PMEM_ADDR
1111011|0000000|0000000
and 1(r7), &PMEM_ADDR
1111011|0000000|0000000
and 42(r7), 1(r7)
1111011|0000000|0000000
and 42(r7), 42(r7)
1111011|0000000|0000000
and 42(r7), MMIO_ADDR
1111011|0000000|0000000
and 42(r7), DMEM_ADDR
1111011|0000000|0000000
and 42(r7), PMEM_ADDR
1111011|0000000|0000000
and 42(r7), &PMEM_ADDR
1111011|0000000|0000000
and MMIO_ADDR, 1(r7)
1111011|0000000|0000000
and MMIO_ADDR, 42(r7)
1111011|0000000|0000000
and MMIO_ADDR, MMIO_ADDR
1111011|0000000|0000000
and MMIO_ADDR, DMEM_ADDR
1111011|0000000|0000000
and MMIO_ADDR, PMEM_ADDR
1111011|0000000|0000000
and MMIO_ADDR, &PMEM_ADDR
1111011|0000000|0000000
and DMEM_ADDR, 1(r7)
1111011|0000000|0000000
and DMEM_ADDR, 42(r7)
1111011|0000000|0000000
and DMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
and DMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
and DMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
and DMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
and PMEM_ADDR, 1(r7)
1111011|0000000|0000000
and PMEM_ADDR, 42(r7)
1111011|0000000|0000000
and PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
and PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
and PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
and PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000
and &PMEM_ADDR, 1(r7)
1111011|0000000|0000000
and &PMEM_ADDR, 42(r7)
1111011|0000000|0000000
and &PMEM_ADDR, MMIO_ADDR
1111011|0000000|0000000
and &PMEM_ADDR, DMEM_ADDR
1111011|0000000|0000000
and &PMEM_ADDR, PMEM_ADDR
1111011|0000000|0000000
and &PMEM_ADDR, &PMEM_ADDR
1111011|0000000|0000000

###############################################################################
CLASS 6: writes to program memory, should not happen in well-behaved sensitive
         regions
###############################################################################

cmp @r7, 1(r7)
11101|00000|00000
cmp @r7, 42(r7)
11101|00000|00000
cmp @r7, MMIO_ADDR
11101|00000|00000
cmp @r7, DMEM_ADDR
11101|00000|00000
cmp @r7, PMEM_ADDR
11101|00000|00000
cmp @r7, &PMEM_ADDR
11101|00000|00000
cmp @r7+, 1(r7)
11101|00000|00000
cmp @r7+, 42(r7)
11101|00000|00000
cmp @r7+, MMIO_ADDR
11101|00000|00000
cmp @r7+, DMEM_ADDR
11101|00000|00000
cmp @r7+, PMEM_ADDR
11101|00000|00000
cmp @r7+, &PMEM_ADDR
11101|00000|00000
cmp #0x42, 1(r7)
11101|00000|00000
cmp #0x42, 42(r7)
11101|00000|00000
cmp #0x42, MMIO_ADDR
11101|00000|00000
cmp #0x42, DMEM_ADDR
11101|00000|00000
cmp #0x42, PMEM_ADDR
11101|00000|00000
cmp #0x42, &PMEM_ADDR
11101|00000|00000
bit @r7, 1(r7)
11101|00000|00000
bit @r7, 42(r7)
11101|00000|00000
bit @r7, MMIO_ADDR
11101|00000|00000
bit @r7, DMEM_ADDR
11101|00000|00000
bit @r7, PMEM_ADDR
11101|00000|00000
bit @r7, &PMEM_ADDR
11101|00000|00000
bit @r7+, 1(r7)
11101|00000|00000
bit @r7+, 42(r7)
11101|00000|00000
bit @r7+, MMIO_ADDR
11101|00000|00000
bit @r7+, DMEM_ADDR
11101|00000|00000
bit @r7+, PMEM_ADDR
11101|00000|00000
bit @r7+, &PMEM_ADDR
11101|00000|00000
bit #0x42, 1(r7)
11101|00000|00000
bit #0x42, 42(r7)
11101|00000|00000
bit #0x42, MMIO_ADDR
11101|00000|00000
bit #0x42, DMEM_ADDR
11101|00000|00000
bit #0x42, PMEM_ADDR
11101|00000|00000
bit #0x42, &PMEM_ADDR
11101|00000|00000

###############################################################################
CLASS 7: writes to program memory, should not happen in well-behaved sensitive
         regions
###############################################################################

add @r7, 1(r7)
111011|000000|000000
add @r7, 42(r7)
111011|000000|000000
add @r7, MMIO_ADDR
111011|000000|000000
add @r7, DMEM_ADDR
111011|000000|000000
add @r7, PMEM_ADDR
111011|000000|000000
add @r7, &PMEM_ADDR
111011|000000|000000
add @r7+, 1(r7)
111011|000000|000000
add @r7+, 42(r7)
111011|000000|000000
add @r7+, MMIO_ADDR
111011|000000|000000
add @r7+, DMEM_ADDR
111011|000000|000000
add @r7+, PMEM_ADDR
111011|000000|000000
add @r7+, &PMEM_ADDR
111011|000000|000000
add #0x42, 1(r7)
111011|000000|000000
add #0x42, 42(r7)
111011|000000|000000
add #0x42, MMIO_ADDR
111011|000000|000000
add #0x42, DMEM_ADDR
111011|000000|000000
add #0x42, PMEM_ADDR
111011|000000|000000
add #0x42, &PMEM_ADDR
111011|000000|000000
addc @r7, 1(r7)
111011|000000|000000
addc @r7, 42(r7)
111011|000000|000000
addc @r7, MMIO_ADDR
111011|000000|000000
addc @r7, DMEM_ADDR
111011|000000|000000
addc @r7, PMEM_ADDR
111011|000000|000000
addc @r7, &PMEM_ADDR
111011|000000|000000
addc @r7+, 1(r7)
111011|000000|000000
addc @r7+, 42(r7)
111011|000000|000000
addc @r7+, MMIO_ADDR
111011|000000|000000
addc @r7+, DMEM_ADDR
111011|000000|000000
addc @r7+, PMEM_ADDR
111011|000000|000000
addc @r7+, &PMEM_ADDR
111011|000000|000000
addc #0x42, 1(r7)
111011|000000|000000
addc #0x42, 42(r7)
111011|000000|000000
addc #0x42, MMIO_ADDR
111011|000000|000000
addc #0x42, DMEM_ADDR
111011|000000|000000
addc #0x42, PMEM_ADDR
111011|000000|000000
addc #0x42, &PMEM_ADDR
111011|000000|000000
sub @r7, 1(r7)
111011|000000|000000
sub @r7, 42(r7)
111011|000000|000000
sub @r7, MMIO_ADDR
111011|000000|000000
sub @r7, DMEM_ADDR
111011|000000|000000
sub @r7, PMEM_ADDR
111011|000000|000000
sub @r7, &PMEM_ADDR
111011|000000|000000
sub @r7+, 1(r7)
111011|000000|000000
sub @r7+, 42(r7)
111011|000000|000000
sub @r7+, MMIO_ADDR
111011|000000|000000
sub @r7+, DMEM_ADDR
111011|000000|000000
sub @r7+, PMEM_ADDR
111011|000000|000000
sub @r7+, &PMEM_ADDR
111011|000000|000000
sub #0x42, 1(r7)
111011|000000|000000
sub #0x42, 42(r7)
111011|000000|000000
sub #0x42, MMIO_ADDR
111011|000000|000000
sub #0x42, DMEM_ADDR
111011|000000|000000
sub #0x42, PMEM_ADDR
111011|000000|000000
sub #0x42, &PMEM_ADDR
111011|000000|000000
subc @r7, 1(r7)
111011|000000|000000
subc @r7, 42(r7)
111011|000000|000000
subc @r7, MMIO_ADDR
111011|000000|000000
subc @r7, DMEM_ADDR
111011|000000|000000
subc @r7, PMEM_ADDR
111011|000000|000000
subc @r7, &PMEM_ADDR
111011|000000|000000
subc @r7+, 1(r7)
111011|000000|000000
subc @r7+, 42(r7)
111011|000000|000000
subc @r7+, MMIO_ADDR
111011|000000|000000
subc @r7+, DMEM_ADDR
111011|000000|000000
subc @r7+, PMEM_ADDR
111011|000000|000000
subc @r7+, &PMEM_ADDR
111011|000000|000000
subc #0x42, 1(r7)
111011|000000|000000
subc #0x42, 42(r7)
111011|000000|000000
subc #0x42, MMIO_ADDR
111011|000000|000000
subc #0x42, DMEM_ADDR
111011|000000|000000
subc #0x42, PMEM_ADDR
111011|000000|000000
subc #0x42, &PMEM_ADDR
111011|000000|000000
dadd @r7, 1(r7)
111011|000000|000000
dadd @r7, 42(r7)
111011|000000|000000
dadd @r7, MMIO_ADDR
111011|000000|000000
dadd @r7, DMEM_ADDR
111011|000000|000000
dadd @r7, PMEM_ADDR
111011|000000|000000
dadd @r7, &PMEM_ADDR
111011|000000|000000
dadd @r7+, 1(r7)
111011|000000|000000
dadd @r7+, 42(r7)
111011|000000|000000
dadd @r7+, MMIO_ADDR
111011|000000|000000
dadd @r7+, DMEM_ADDR
111011|000000|000000
dadd @r7+, PMEM_ADDR
111011|000000|000000
dadd @r7+, &PMEM_ADDR
111011|000000|000000
dadd #0x42, 1(r7)
111011|000000|000000
dadd #0x42, 42(r7)
111011|000000|000000
dadd #0x42, MMIO_ADDR
111011|000000|000000
dadd #0x42, DMEM_ADDR
111011|000000|000000
dadd #0x42, PMEM_ADDR
111011|000000|000000
dadd #0x42, &PMEM_ADDR
111011|000000|000000
bic @r7, 1(r7)
111011|000000|000000
bic @r7, 42(r7)
111011|000000|000000
bic @r7, MMIO_ADDR
111011|000000|000000
bic @r7, DMEM_ADDR
111011|000000|000000
bic @r7, PMEM_ADDR
111011|000000|000000
bic @r7, &PMEM_ADDR
111011|000000|000000
bic @r7+, 1(r7)
111011|000000|000000
bic @r7+, 42(r7)
111011|000000|000000
bic @r7+, MMIO_ADDR
111011|000000|000000
bic @r7+, DMEM_ADDR
111011|000000|000000
bic @r7+, PMEM_ADDR
111011|000000|000000
bic @r7+, &PMEM_ADDR
111011|000000|000000
bic #0x42, 1(r7)
111011|000000|000000
bic #0x42, 42(r7)
111011|000000|000000
bic #0x42, MMIO_ADDR
111011|000000|000000
bic #0x42, DMEM_ADDR
111011|000000|000000
bic #0x42, PMEM_ADDR
111011|000000|000000
bic #0x42, &PMEM_ADDR
111011|000000|000000
bis @r7, 1(r7)
111011|000000|000000
bis @r7, 42(r7)
111011|000000|000000
bis @r7, MMIO_ADDR
111011|000000|000000
bis @r7, DMEM_ADDR
111011|000000|000000
bis @r7, PMEM_ADDR
111011|000000|000000
bis @r7, &PMEM_ADDR
111011|000000|000000
bis @r7+, 1(r7)
111011|000000|000000
bis @r7+, 42(r7)
111011|000000|000000
bis @r7+, MMIO_ADDR
111011|000000|000000
bis @r7+, DMEM_ADDR
111011|000000|000000
bis @r7+, PMEM_ADDR
111011|000000|000000
bis @r7+, &PMEM_ADDR
111011|000000|000000
bis #0x42, 1(r7)
111011|000000|000000
bis #0x42, 42(r7)
111011|000000|000000
bis #0x42, MMIO_ADDR
111011|000000|000000
bis #0x42, DMEM_ADDR
111011|000000|000000
bis #0x42, PMEM_ADDR
111011|000000|000000
bis #0x42, &PMEM_ADDR
111011|000000|000000
xor @r7, 1(r7)
111011|000000|000000
xor @r7, 42(r7)
111011|000000|000000
xor @r7, MMIO_ADDR
111011|000000|000000
xor @r7, DMEM_ADDR
111011|000000|000000
xor @r7, PMEM_ADDR
111011|000000|000000
xor @r7, &PMEM_ADDR
111011|000000|000000
xor @r7+, 1(r7)
111011|000000|000000
xor @r7+, 42(r7)
111011|000000|000000
xor @r7+, MMIO_ADDR
111011|000000|000000
xor @r7+, DMEM_ADDR
111011|000000|000000
xor @r7+, PMEM_ADDR
111011|000000|000000
xor @r7+, &PMEM_ADDR
111011|000000|000000
xor #0x42, 1(r7)
111011|000000|000000
xor #0x42, 42(r7)
111011|000000|000000
xor #0x42, MMIO_ADDR
111011|000000|000000
xor #0x42, DMEM_ADDR
111011|000000|000000
xor #0x42, PMEM_ADDR
111011|000000|000000
xor #0x42, &PMEM_ADDR
111011|000000|000000
and @r7, 1(r7)
111011|000000|000000
and @r7, 42(r7)
111011|000000|000000
and @r7, MMIO_ADDR
111011|000000|000000
and @r7, DMEM_ADDR
111011|000000|000000
and @r7, PMEM_ADDR
111011|000000|000000
and @r7, &PMEM_ADDR
111011|000000|000000
and @r7+, 1(r7)
111011|000000|000000
and @r7+, 42(r7)
111011|000000|000000
and @r7+, MMIO_ADDR
111011|000000|000000
and @r7+, DMEM_ADDR
111011|000000|000000
and @r7+, PMEM_ADDR
111011|000000|000000
and @r7+, &PMEM_ADDR
111011|000000|000000
and #0x42, 1(r7)
111011|000000|000000
and #0x42, 42(r7)
111011|000000|000000
and #0x42, MMIO_ADDR
111011|000000|000000
and #0x42, DMEM_ADDR
111011|000000|000000
and #0x42, PMEM_ADDR
111011|000000|000000

###############################################################################
CLASS 8: bic 1(r7), &DMEM_ADDR
###############################################################################

add 1(r7), 1(r6)
111001|000101|000000
add 1(r7), 42(r6)
111001|000101|000000
add 1(r7), &DMEM_ADDR
111001|000101|000000
add 42(r7), 1(r6)
111001|000101|000000
add 42(r7), 42(r6)
111001|000101|000000
add 42(r7), &DMEM_ADDR
111001|000101|000000
add MMIO_ADDR, 1(r6)
111001|000101|000000
add MMIO_ADDR, 42(r6)
111001|000101|000000
add MMIO_ADDR, &DMEM_ADDR
111001|000101|000000
add DMEM_ADDR, 1(r6)
111001|000101|000000
add DMEM_ADDR, 42(r6)
111001|000101|000000
add DMEM_ADDR, &DMEM_ADDR
111001|000101|000000
add PMEM_ADDR, 1(r6)
111001|000101|000000
add PMEM_ADDR, 42(r6)
111001|000101|000000
add PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
add &PMEM_ADDR, 1(r6)
111001|000101|000000
add &PMEM_ADDR, 42(r6)
111001|000101|000000
add &PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
addc 1(r7), 1(r6)
111001|000101|000000
addc 1(r7), 42(r6)
111001|000101|000000
addc 1(r7), &DMEM_ADDR
111001|000101|000000
addc 42(r7), 1(r6)
111001|000101|000000
addc 42(r7), 42(r6)
111001|000101|000000
addc 42(r7), &DMEM_ADDR
111001|000101|000000
addc MMIO_ADDR, 1(r6)
111001|000101|000000
addc MMIO_ADDR, 42(r6)
111001|000101|000000
addc MMIO_ADDR, &DMEM_ADDR
111001|000101|000000
addc DMEM_ADDR, 1(r6)
111001|000101|000000
addc DMEM_ADDR, 42(r6)
111001|000101|000000
addc DMEM_ADDR, &DMEM_ADDR
111001|000101|000000
addc PMEM_ADDR, 1(r6)
111001|000101|000000
addc PMEM_ADDR, 42(r6)
111001|000101|000000
addc PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
addc &PMEM_ADDR, 1(r6)
111001|000101|000000
addc &PMEM_ADDR, 42(r6)
111001|000101|000000
addc &PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
sub 1(r7), 1(r6)
111001|000101|000000
sub 1(r7), 42(r6)
111001|000101|000000
sub 1(r7), &DMEM_ADDR
111001|000101|000000
sub 42(r7), 1(r6)
111001|000101|000000
sub 42(r7), 42(r6)
111001|000101|000000
sub 42(r7), &DMEM_ADDR
111001|000101|000000
sub MMIO_ADDR, 1(r6)
111001|000101|000000
sub MMIO_ADDR, 42(r6)
111001|000101|000000
sub MMIO_ADDR, &DMEM_ADDR
111001|000101|000000
sub DMEM_ADDR, 1(r6)
111001|000101|000000
sub DMEM_ADDR, 42(r6)
111001|000101|000000
sub DMEM_ADDR, &DMEM_ADDR
111001|000101|000000
sub PMEM_ADDR, 1(r6)
111001|000101|000000
sub PMEM_ADDR, 42(r6)
111001|000101|000000
sub PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
sub &PMEM_ADDR, 1(r6)
111001|000101|000000
sub &PMEM_ADDR, 42(r6)
111001|000101|000000
sub &PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
subc 1(r7), 1(r6)
111001|000101|000000
subc 1(r7), 42(r6)
111001|000101|000000
subc 1(r7), &DMEM_ADDR
111001|000101|000000
subc 42(r7), 1(r6)
111001|000101|000000
subc 42(r7), 42(r6)
111001|000101|000000
subc 42(r7), &DMEM_ADDR
111001|000101|000000
subc MMIO_ADDR, 1(r6)
111001|000101|000000
subc MMIO_ADDR, 42(r6)
111001|000101|000000
subc MMIO_ADDR, &DMEM_ADDR
111001|000101|000000
subc DMEM_ADDR, 1(r6)
111001|000101|000000
subc DMEM_ADDR, 42(r6)
111001|000101|000000
subc DMEM_ADDR, &DMEM_ADDR
111001|000101|000000
subc PMEM_ADDR, 1(r6)
111001|000101|000000
subc PMEM_ADDR, 42(r6)
111001|000101|000000
subc PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
subc &PMEM_ADDR, 1(r6)
111001|000101|000000
subc &PMEM_ADDR, 42(r6)
111001|000101|000000
subc &PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
cmp 1(r7), 1(r6)
111001|000101|000000
cmp 1(r7), 42(r6)
111001|000101|000000
cmp 1(r7), &DMEM_ADDR
111001|000101|000000
cmp 42(r7), 1(r6)
111001|000101|000000
cmp 42(r7), 42(r6)
111001|000101|000000
cmp 42(r7), &DMEM_ADDR
111001|000101|000000
cmp MMIO_ADDR, 1(r6)
111001|000101|000000
cmp MMIO_ADDR, 42(r6)
111001|000101|000000
cmp MMIO_ADDR, &DMEM_ADDR
111001|000101|000000
cmp DMEM_ADDR, 1(r6)
111001|000101|000000
cmp DMEM_ADDR, 42(r6)
111001|000101|000000
cmp DMEM_ADDR, &DMEM_ADDR
111001|000101|000000
cmp PMEM_ADDR, 1(r6)
111001|000101|000000
cmp PMEM_ADDR, 42(r6)
111001|000101|000000
cmp PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
cmp &PMEM_ADDR, 1(r6)
111001|000101|000000
cmp &PMEM_ADDR, 42(r6)
111001|000101|000000
cmp &PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
dadd 1(r7), 1(r6)
111001|000101|000000
dadd 1(r7), 42(r6)
111001|000101|000000
dadd 1(r7), &DMEM_ADDR
111001|000101|000000
dadd 42(r7), 1(r6)
111001|000101|000000
dadd 42(r7), 42(r6)
111001|000101|000000
dadd 42(r7), &DMEM_ADDR
111001|000101|000000
dadd MMIO_ADDR, 1(r6)
111001|000101|000000
dadd MMIO_ADDR, 42(r6)
111001|000101|000000
dadd MMIO_ADDR, &DMEM_ADDR
111001|000101|000000
dadd DMEM_ADDR, 1(r6)
111001|000101|000000
dadd DMEM_ADDR, 42(r6)
111001|000101|000000
dadd DMEM_ADDR, &DMEM_ADDR
111001|000101|000000
dadd PMEM_ADDR, 1(r6)
111001|000101|000000
dadd PMEM_ADDR, 42(r6)
111001|000101|000000
dadd PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
dadd &PMEM_ADDR, 1(r6)
111001|000101|000000
dadd &PMEM_ADDR, 42(r6)
111001|000101|000000
dadd &PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
bit 1(r7), 1(r6)
111001|000101|000000
bit 1(r7), 42(r6)
111001|000101|000000
bit 1(r7), &DMEM_ADDR
111001|000101|000000
bit 42(r7), 1(r6)
111001|000101|000000
bit 42(r7), 42(r6)
111001|000101|000000
bit 42(r7), &DMEM_ADDR
111001|000101|000000
bit MMIO_ADDR, 1(r6)
111001|000101|000000
bit MMIO_ADDR, 42(r6)
111001|000101|000000
bit MMIO_ADDR, &DMEM_ADDR
111001|000101|000000
bit DMEM_ADDR, 1(r6)
111001|000101|000000
bit DMEM_ADDR, 42(r6)
111001|000101|000000
bit DMEM_ADDR, &DMEM_ADDR
111001|000101|000000
bit PMEM_ADDR, 1(r6)
111001|000101|000000
bit PMEM_ADDR, 42(r6)
111001|000101|000000
bit PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
bit &PMEM_ADDR, 1(r6)
111001|000101|000000
bit &PMEM_ADDR, 42(r6)
111001|000101|000000
bit &PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
bic 1(r7), 1(r6)
111001|000101|000000
bic 1(r7), 42(r6)
111001|000101|000000
bic 1(r7), &DMEM_ADDR
111001|000101|000000
bic 42(r7), 1(r6)
111001|000101|000000
bic 42(r7), 42(r6)
111001|000101|000000
bic 42(r7), &DMEM_ADDR
111001|000101|000000
bic MMIO_ADDR, 1(r6)
111001|000101|000000
bic MMIO_ADDR, 42(r6)
111001|000101|000000
bic MMIO_ADDR, &DMEM_ADDR
111001|000101|000000
bic DMEM_ADDR, 1(r6)
111001|000101|000000
bic DMEM_ADDR, 42(r6)
111001|000101|000000
bic DMEM_ADDR, &DMEM_ADDR
111001|000101|000000
bic PMEM_ADDR, 1(r6)
111001|000101|000000
bic PMEM_ADDR, 42(r6)
111001|000101|000000
bic PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
bic &PMEM_ADDR, 1(r6)
111001|000101|000000
bic &PMEM_ADDR, 42(r6)
111001|000101|000000
bic &PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
bis 1(r7), 1(r6)
111001|000101|000000
bis 1(r7), 42(r6)
111001|000101|000000
bis 1(r7), &DMEM_ADDR
111001|000101|000000
bis 42(r7), 1(r6)
111001|000101|000000
bis 42(r7), 42(r6)
111001|000101|000000
bis 42(r7), &DMEM_ADDR
111001|000101|000000
bis MMIO_ADDR, 1(r6)
111001|000101|000000
bis MMIO_ADDR, 42(r6)
111001|000101|000000
bis MMIO_ADDR, &DMEM_ADDR
111001|000101|000000
bis DMEM_ADDR, 1(r6)
111001|000101|000000
bis DMEM_ADDR, 42(r6)
111001|000101|000000
bis DMEM_ADDR, &DMEM_ADDR
111001|000101|000000
bis PMEM_ADDR, 1(r6)
111001|000101|000000
bis PMEM_ADDR, 42(r6)
111001|000101|000000
bis PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
bis &PMEM_ADDR, 1(r6)
111001|000101|000000
bis &PMEM_ADDR, 42(r6)
111001|000101|000000
bis &PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
xor 1(r7), 1(r6)
111001|000101|000000
xor 1(r7), 42(r6)
111001|000101|000000
xor 1(r7), &DMEM_ADDR
111001|000101|000000
xor 42(r7), 1(r6)
111001|000101|000000
xor 42(r7), 42(r6)
111001|000101|000000
xor 42(r7), &DMEM_ADDR
111001|000101|000000
xor MMIO_ADDR, 1(r6)
111001|000101|000000
xor MMIO_ADDR, 42(r6)
111001|000101|000000
xor MMIO_ADDR, &DMEM_ADDR
111001|000101|000000
xor DMEM_ADDR, 1(r6)
111001|000101|000000
xor DMEM_ADDR, 42(r6)
111001|000101|000000
xor DMEM_ADDR, &DMEM_ADDR
111001|000101|000000
xor PMEM_ADDR, 1(r6)
111001|000101|000000
xor PMEM_ADDR, 42(r6)
111001|000101|000000
xor PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
xor &PMEM_ADDR, 1(r6)
111001|000101|000000
xor &PMEM_ADDR, 42(r6)
111001|000101|000000
xor &PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
and 1(r7), 1(r6)
111001|000101|000000
and 1(r7), 42(r6)
111001|000101|000000
and 1(r7), &DMEM_ADDR
111001|000101|000000
and 42(r7), 1(r6)
111001|000101|000000
and 42(r7), 42(r6)
111001|000101|000000
and 42(r7), &DMEM_ADDR
111001|000101|000000
and MMIO_ADDR, 1(r6)
111001|000101|000000
and MMIO_ADDR, 42(r6)
111001|000101|000000
and MMIO_ADDR, &DMEM_ADDR
111001|000101|000000
and DMEM_ADDR, 1(r6)
111001|000101|000000
and DMEM_ADDR, 42(r6)
111001|000101|000000
and DMEM_ADDR, &DMEM_ADDR
111001|000101|000000
and PMEM_ADDR, 1(r6)
111001|000101|000000
and PMEM_ADDR, 42(r6)
111001|000101|000000
and PMEM_ADDR, &DMEM_ADDR
111001|000101|000000
and &PMEM_ADDR, 1(r6)
111001|000101|000000
and &PMEM_ADDR, 42(r6)
111001|000101|000000
and &PMEM_ADDR, &DMEM_ADDR
111001|000101|000000

###############################################################################
CLASS 9: mov &PMEM_ADDR, &DMEM_DUMMY_ADDR
###############################################################################

mov 1(r7), 1(r6)
111001|000001|000000
mov 1(r7), 42(r6)
111001|000001|000000
mov 1(r7), &DMEM_ADDR
111001|000001|000000
mov 42(r7), 1(r6)
111001|000001|000000
mov 42(r7), 42(r6)
111001|000001|000000
mov 42(r7), &DMEM_ADDR
111001|000001|000000
mov MMIO_ADDR, 1(r6)
111001|000001|000000
mov MMIO_ADDR, 42(r6)
111001|000001|000000
mov MMIO_ADDR, &DMEM_ADDR
111001|000001|000000
mov DMEM_ADDR, 1(r6)
111001|000001|000000
mov DMEM_ADDR, 42(r6)
111001|000001|000000
mov DMEM_ADDR, &DMEM_ADDR
111001|000001|000000
mov PMEM_ADDR, 1(r6)
111001|000001|000000
mov PMEM_ADDR, 42(r6)
111001|000001|000000
mov PMEM_ADDR, &DMEM_ADDR
111001|000001|000000
mov &PMEM_ADDR, 1(r6)
111001|000001|000000
mov &PMEM_ADDR, 42(r6)
111001|000001|000000
mov &PMEM_ADDR, &DMEM_ADDR
111001|000001|000000

###############################################################################
CLASS 10: writes to mmio, should not happen in well-behaved sensitive regions
###############################################################################

add 1(r7), 1(r5)
111001|000000|000101
add 1(r7), 42(r5)
111001|000000|000101
add 1(r7), &MMIO_ADDR
111001|000000|000101
add 42(r7), 1(r5)
111001|000000|000101
add 42(r7), 42(r5)
111001|000000|000101
add 42(r7), &MMIO_ADDR
111001|000000|000101
add MMIO_ADDR, 1(r5)
111001|000000|000101
add MMIO_ADDR, 42(r5)
111001|000000|000101
add MMIO_ADDR, &MMIO_ADDR
111001|000000|000101
add DMEM_ADDR, 1(r5)
111001|000000|000101
add DMEM_ADDR, 42(r5)
111001|000000|000101
add DMEM_ADDR, &MMIO_ADDR
111001|000000|000101
add PMEM_ADDR, 1(r5)
111001|000000|000101
add PMEM_ADDR, 42(r5)
111001|000000|000101
add PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
add &PMEM_ADDR, 1(r5)
111001|000000|000101
add &PMEM_ADDR, 42(r5)
111001|000000|000101
add &PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
addc 1(r7), 1(r5)
111001|000000|000101
addc 1(r7), 42(r5)
111001|000000|000101
addc 1(r7), &MMIO_ADDR
111001|000000|000101
addc 42(r7), 1(r5)
111001|000000|000101
addc 42(r7), 42(r5)
111001|000000|000101
addc 42(r7), &MMIO_ADDR
111001|000000|000101
addc MMIO_ADDR, 1(r5)
111001|000000|000101
addc MMIO_ADDR, 42(r5)
111001|000000|000101
addc MMIO_ADDR, &MMIO_ADDR
111001|000000|000101
addc DMEM_ADDR, 1(r5)
111001|000000|000101
addc DMEM_ADDR, 42(r5)
111001|000000|000101
addc DMEM_ADDR, &MMIO_ADDR
111001|000000|000101
addc PMEM_ADDR, 1(r5)
111001|000000|000101
addc PMEM_ADDR, 42(r5)
111001|000000|000101
addc PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
addc &PMEM_ADDR, 1(r5)
111001|000000|000101
addc &PMEM_ADDR, 42(r5)
111001|000000|000101
addc &PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
sub 1(r7), 1(r5)
111001|000000|000101
sub 1(r7), 42(r5)
111001|000000|000101
sub 1(r7), &MMIO_ADDR
111001|000000|000101
sub 42(r7), 1(r5)
111001|000000|000101
sub 42(r7), 42(r5)
111001|000000|000101
sub 42(r7), &MMIO_ADDR
111001|000000|000101
sub MMIO_ADDR, 1(r5)
111001|000000|000101
sub MMIO_ADDR, 42(r5)
111001|000000|000101
sub MMIO_ADDR, &MMIO_ADDR
111001|000000|000101
sub DMEM_ADDR, 1(r5)
111001|000000|000101
sub DMEM_ADDR, 42(r5)
111001|000000|000101
sub DMEM_ADDR, &MMIO_ADDR
111001|000000|000101
sub PMEM_ADDR, 1(r5)
111001|000000|000101
sub PMEM_ADDR, 42(r5)
111001|000000|000101
sub PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
sub &PMEM_ADDR, 1(r5)
111001|000000|000101
sub &PMEM_ADDR, 42(r5)
111001|000000|000101
sub &PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
subc 1(r7), 1(r5)
111001|000000|000101
subc 1(r7), 42(r5)
111001|000000|000101
subc 1(r7), &MMIO_ADDR
111001|000000|000101
subc 42(r7), 1(r5)
111001|000000|000101
subc 42(r7), 42(r5)
111001|000000|000101
subc 42(r7), &MMIO_ADDR
111001|000000|000101
subc MMIO_ADDR, 1(r5)
111001|000000|000101
subc MMIO_ADDR, 42(r5)
111001|000000|000101
subc MMIO_ADDR, &MMIO_ADDR
111001|000000|000101
subc DMEM_ADDR, 1(r5)
111001|000000|000101
subc DMEM_ADDR, 42(r5)
111001|000000|000101
subc DMEM_ADDR, &MMIO_ADDR
111001|000000|000101
subc PMEM_ADDR, 1(r5)
111001|000000|000101
subc PMEM_ADDR, 42(r5)
111001|000000|000101
subc PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
subc &PMEM_ADDR, 1(r5)
111001|000000|000101
subc &PMEM_ADDR, 42(r5)
111001|000000|000101
subc &PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
cmp 1(r7), 1(r5)
111001|000000|000101
cmp 1(r7), 42(r5)
111001|000000|000101
cmp 1(r7), &MMIO_ADDR
111001|000000|000101
cmp 42(r7), 1(r5)
111001|000000|000101
cmp 42(r7), 42(r5)
111001|000000|000101
cmp 42(r7), &MMIO_ADDR
111001|000000|000101
cmp MMIO_ADDR, 1(r5)
111001|000000|000101
cmp MMIO_ADDR, 42(r5)
111001|000000|000101
cmp MMIO_ADDR, &MMIO_ADDR
111001|000000|000101
cmp DMEM_ADDR, 1(r5)
111001|000000|000101
cmp DMEM_ADDR, 42(r5)
111001|000000|000101
cmp DMEM_ADDR, &MMIO_ADDR
111001|000000|000101
cmp PMEM_ADDR, 1(r5)
111001|000000|000101
cmp PMEM_ADDR, 42(r5)
111001|000000|000101
cmp PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
cmp &PMEM_ADDR, 1(r5)
111001|000000|000101
cmp &PMEM_ADDR, 42(r5)
111001|000000|000101
cmp &PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
dadd 1(r7), 1(r5)
111001|000000|000101
dadd 1(r7), 42(r5)
111001|000000|000101
dadd 1(r7), &MMIO_ADDR
111001|000000|000101
dadd 42(r7), 1(r5)
111001|000000|000101
dadd 42(r7), 42(r5)
111001|000000|000101
dadd 42(r7), &MMIO_ADDR
111001|000000|000101
dadd MMIO_ADDR, 1(r5)
111001|000000|000101
dadd MMIO_ADDR, 42(r5)
111001|000000|000101
dadd MMIO_ADDR, &MMIO_ADDR
111001|000000|000101
dadd DMEM_ADDR, 1(r5)
111001|000000|000101
dadd DMEM_ADDR, 42(r5)
111001|000000|000101
dadd DMEM_ADDR, &MMIO_ADDR
111001|000000|000101
dadd PMEM_ADDR, 1(r5)
111001|000000|000101
dadd PMEM_ADDR, 42(r5)
111001|000000|000101
dadd PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
dadd &PMEM_ADDR, 1(r5)
111001|000000|000101
dadd &PMEM_ADDR, 42(r5)
111001|000000|000101
dadd &PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
bit 1(r7), 1(r5)
111001|000000|000101
bit 1(r7), 42(r5)
111001|000000|000101
bit 1(r7), &MMIO_ADDR
111001|000000|000101
bit 42(r7), 1(r5)
111001|000000|000101
bit 42(r7), 42(r5)
111001|000000|000101
bit 42(r7), &MMIO_ADDR
111001|000000|000101
bit MMIO_ADDR, 1(r5)
111001|000000|000101
bit MMIO_ADDR, 42(r5)
111001|000000|000101
bit MMIO_ADDR, &MMIO_ADDR
111001|000000|000101
bit DMEM_ADDR, 1(r5)
111001|000000|000101
bit DMEM_ADDR, 42(r5)
111001|000000|000101
bit DMEM_ADDR, &MMIO_ADDR
111001|000000|000101
bit PMEM_ADDR, 1(r5)
111001|000000|000101
bit PMEM_ADDR, 42(r5)
111001|000000|000101
bit PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
bit &PMEM_ADDR, 1(r5)
111001|000000|000101
bit &PMEM_ADDR, 42(r5)
111001|000000|000101
bit &PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
bic 1(r7), 1(r5)
111001|000000|000101
bic 1(r7), 42(r5)
111001|000000|000101
bic 1(r7), &MMIO_ADDR
111001|000000|000101
bic 42(r7), 1(r5)
111001|000000|000101
bic 42(r7), 42(r5)
111001|000000|000101
bic 42(r7), &MMIO_ADDR
111001|000000|000101
bic MMIO_ADDR, 1(r5)
111001|000000|000101
bic MMIO_ADDR, 42(r5)
111001|000000|000101
bic MMIO_ADDR, &MMIO_ADDR
111001|000000|000101
bic DMEM_ADDR, 1(r5)
111001|000000|000101
bic DMEM_ADDR, 42(r5)
111001|000000|000101
bic DMEM_ADDR, &MMIO_ADDR
111001|000000|000101
bic PMEM_ADDR, 1(r5)
111001|000000|000101
bic PMEM_ADDR, 42(r5)
111001|000000|000101
bic PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
bic &PMEM_ADDR, 1(r5)
111001|000000|000101
bic &PMEM_ADDR, 42(r5)
111001|000000|000101
bic &PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
bis 1(r7), 1(r5)
111001|000000|000101
bis 1(r7), 42(r5)
111001|000000|000101
bis 1(r7), &MMIO_ADDR
111001|000000|000101
bis 42(r7), 1(r5)
111001|000000|000101
bis 42(r7), 42(r5)
111001|000000|000101
bis 42(r7), &MMIO_ADDR
111001|000000|000101
bis MMIO_ADDR, 1(r5)
111001|000000|000101
bis MMIO_ADDR, 42(r5)
111001|000000|000101
bis MMIO_ADDR, &MMIO_ADDR
111001|000000|000101
bis DMEM_ADDR, 1(r5)
111001|000000|000101
bis DMEM_ADDR, 42(r5)
111001|000000|000101
bis DMEM_ADDR, &MMIO_ADDR
111001|000000|000101
bis PMEM_ADDR, 1(r5)
111001|000000|000101
bis PMEM_ADDR, 42(r5)
111001|000000|000101
bis PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
bis &PMEM_ADDR, 1(r5)
111001|000000|000101
bis &PMEM_ADDR, 42(r5)
111001|000000|000101
bis &PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
xor 1(r7), 1(r5)
111001|000000|000101
xor 1(r7), 42(r5)
111001|000000|000101
xor 1(r7), &MMIO_ADDR
111001|000000|000101
xor 42(r7), 1(r5)
111001|000000|000101
xor 42(r7), 42(r5)
111001|000000|000101
xor 42(r7), &MMIO_ADDR
111001|000000|000101
xor MMIO_ADDR, 1(r5)
111001|000000|000101
xor MMIO_ADDR, 42(r5)
111001|000000|000101
xor MMIO_ADDR, &MMIO_ADDR
111001|000000|000101
xor DMEM_ADDR, 1(r5)
111001|000000|000101
xor DMEM_ADDR, 42(r5)
111001|000000|000101
xor DMEM_ADDR, &MMIO_ADDR
111001|000000|000101
xor PMEM_ADDR, 1(r5)
111001|000000|000101
xor PMEM_ADDR, 42(r5)
111001|000000|000101
xor PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
xor &PMEM_ADDR, 1(r5)
111001|000000|000101
xor &PMEM_ADDR, 42(r5)
111001|000000|000101
xor &PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
and 1(r7), 1(r5)
111001|000000|000101
and 1(r7), 42(r5)
111001|000000|000101
and 1(r7), &MMIO_ADDR
111001|000000|000101
and 42(r7), 1(r5)
111001|000000|000101
and 42(r7), 42(r5)
111001|000000|000101
and 42(r7), &MMIO_ADDR
111001|000000|000101
and MMIO_ADDR, 1(r5)
111001|000000|000101
and MMIO_ADDR, 42(r5)
111001|000000|000101
and MMIO_ADDR, &MMIO_ADDR
111001|000000|000101
and DMEM_ADDR, 1(r5)
111001|000000|000101
and DMEM_ADDR, 42(r5)
111001|000000|000101
and DMEM_ADDR, &MMIO_ADDR
111001|000000|000101
and PMEM_ADDR, 1(r5)
111001|000000|000101
and PMEM_ADDR, 42(r5)
111001|000000|000101
and PMEM_ADDR, &MMIO_ADDR
111001|000000|000101
and &PMEM_ADDR, 1(r5)
111001|000000|000101
and &PMEM_ADDR, 42(r5)
111001|000000|000101
and &PMEM_ADDR, &MMIO_ADDR
111001|000000|000101

###############################################################################
CLASS 11: writes to mmio memory, should not happen in well-behaved sensitive
          regions
###############################################################################

mov 1(r7), 1(r5)
111001|000000|000001
mov 1(r7), 42(r5)
111001|000000|000001
mov 1(r7), &MMIO_ADDR
111001|000000|000001
mov 42(r7), 1(r5)
111001|000000|000001
mov 42(r7), 42(r5)
111001|000000|000001
mov 42(r7), &MMIO_ADDR
111001|000000|000001
mov MMIO_ADDR, 1(r5)
111001|000000|000001
mov MMIO_ADDR, 42(r5)
111001|000000|000001
mov MMIO_ADDR, &MMIO_ADDR
111001|000000|000001
mov DMEM_ADDR, 1(r5)
111001|000000|000001
mov DMEM_ADDR, 42(r5)
111001|000000|000001
mov DMEM_ADDR, &MMIO_ADDR
111001|000000|000001
mov PMEM_ADDR, 1(r5)
111001|000000|000001
mov PMEM_ADDR, 42(r5)
111001|000000|000001
mov PMEM_ADDR, &MMIO_ADDR
111001|000000|000001
mov &PMEM_ADDR, 1(r5)
111001|000000|000001
mov &PMEM_ADDR, 42(r5)
111001|000000|000001
mov &PMEM_ADDR, &MMIO_ADDR
111001|000000|000001

###############################################################################
CLASS 12: writes to program memory, should not happen in well-behaved sensitive
          regions
###############################################################################

mov 1(r7), 1(r7)
1110011|0000000|0000000
mov 1(r7), 42(r7)
1110011|0000000|0000000
mov 1(r7), MMIO_ADDR
1110011|0000000|0000000
mov 1(r7), DMEM_ADDR
1110011|0000000|0000000
mov 1(r7), PMEM_ADDR
1110011|0000000|0000000
mov 1(r7), &PMEM_ADDR
1110011|0000000|0000000
mov 42(r7), 1(r7)
1110011|0000000|0000000
mov 42(r7), 42(r7)
1110011|0000000|0000000
mov 42(r7), MMIO_ADDR
1110011|0000000|0000000
mov 42(r7), DMEM_ADDR
1110011|0000000|0000000
mov 42(r7), PMEM_ADDR
1110011|0000000|0000000
mov 42(r7), &PMEM_ADDR
1110011|0000000|0000000
mov MMIO_ADDR, 1(r7)
1110011|0000000|0000000
mov MMIO_ADDR, 42(r7)
1110011|0000000|0000000
mov MMIO_ADDR, MMIO_ADDR
1110011|0000000|0000000
mov MMIO_ADDR, DMEM_ADDR
1110011|0000000|0000000
mov MMIO_ADDR, PMEM_ADDR
1110011|0000000|0000000
mov MMIO_ADDR, &PMEM_ADDR
1110011|0000000|0000000
mov DMEM_ADDR, 1(r7)
1110011|0000000|0000000
mov DMEM_ADDR, 42(r7)
1110011|0000000|0000000
mov DMEM_ADDR, MMIO_ADDR
1110011|0000000|0000000
mov DMEM_ADDR, DMEM_ADDR
1110011|0000000|0000000
mov DMEM_ADDR, PMEM_ADDR
1110011|0000000|0000000
mov DMEM_ADDR, &PMEM_ADDR
1110011|0000000|0000000
mov PMEM_ADDR, 1(r7)
1110011|0000000|0000000
mov PMEM_ADDR, 42(r7)
1110011|0000000|0000000
mov PMEM_ADDR, MMIO_ADDR
1110011|0000000|0000000
mov PMEM_ADDR, DMEM_ADDR
1110011|0000000|0000000
mov PMEM_ADDR, PMEM_ADDR
1110011|0000000|0000000
mov PMEM_ADDR, &PMEM_ADDR
1110011|0000000|0000000
mov &PMEM_ADDR, 1(r7)
1110011|0000000|0000000
mov &PMEM_ADDR, 42(r7)
1110011|0000000|0000000
mov &PMEM_ADDR, MMIO_ADDR
1110011|0000000|0000000
mov &PMEM_ADDR, DMEM_ADDR
1110011|0000000|0000000
mov &PMEM_ADDR, PMEM_ADDR
1110011|0000000|0000000
mov &PMEM_ADDR, &PMEM_ADDR
1110011|0000000|0000000

###############################################################################
CLASS 13: writes to program memory, should not happen in well-behaved sensitive
          regions
###############################################################################

rrc 1(r7)
1101|0000|0000
rrc 42(r7)
1101|0000|0000
rrc MMIO_ADDR
1101|0000|0000
rrc DMEM_ADDR
1101|0000|0000
rrc PMEM_ADDR
1101|0000|0000
rrc &PMEM_ADDR
1101|0000|0000
rra 1(r7)
1101|0000|0000
rra 42(r7)
1101|0000|0000
rra MMIO_ADDR
1101|0000|0000
rra DMEM_ADDR
1101|0000|0000
rra PMEM_ADDR
1101|0000|0000
rra &PMEM_ADDR
1101|0000|0000
swpb 1(r7)
1101|0000|0000
swpb 42(r7)
1101|0000|0000
swpb MMIO_ADDR
1101|0000|0000
swpb DMEM_ADDR
1101|0000|0000
swpb PMEM_ADDR
1101|0000|0000
swpb &PMEM_ADDR
1101|0000|0000
sxt 1(r7)
1101|0000|0000
sxt 42(r7)
1101|0000|0000
sxt MMIO_ADDR
1101|0000|0000
sxt DMEM_ADDR
1101|0000|0000
sxt PMEM_ADDR
1101|0000|0000
sxt &PMEM_ADDR
1101|0000|0000
rrc 1(r7)
1101|0000|0000
rrc 42(r7)
1101|0000|0000
rrc MMIO_ADDR
1101|0000|0000
rrc DMEM_ADDR
1101|0000|0000
rrc PMEM_ADDR
1101|0000|0000
rrc &PMEM_ADDR
1101|0000|0000
rra 1(r7)
1101|0000|0000
rra 42(r7)
1101|0000|0000
rra MMIO_ADDR
1101|0000|0000
rra DMEM_ADDR
1101|0000|0000
rra PMEM_ADDR
1101|0000|0000
rra &PMEM_ADDR
1101|0000|0000
swpb 1(r7)
1101|0000|0000
swpb 42(r7)
1101|0000|0000
swpb MMIO_ADDR
1101|0000|0000
swpb DMEM_ADDR
1101|0000|0000
swpb PMEM_ADDR
1101|0000|0000
swpb &PMEM_ADDR
1101|0000|0000
sxt 1(r7)
1101|0000|0000
sxt 42(r7)
1101|0000|0000
sxt MMIO_ADDR
1101|0000|0000
sxt DMEM_ADDR
1101|0000|0000
sxt PMEM_ADDR
1101|0000|0000
sxt &PMEM_ADDR
1101|0000|0000
cmp r10, 1(r7)
1101|0000|0000
cmp r10, 42(r7)
1101|0000|0000
cmp r10, MMIO_ADDR
1101|0000|0000
cmp r10, DMEM_ADDR
1101|0000|0000
cmp r10, PMEM_ADDR
1101|0000|0000
cmp r10, &PMEM_ADDR
1101|0000|0000
cmp #0x01, 1(r7)
1101|0000|0000
cmp #0x01, 42(r7)
1101|0000|0000
cmp #0x01, MMIO_ADDR
1101|0000|0000
cmp #0x01, DMEM_ADDR
1101|0000|0000
cmp #0x01, PMEM_ADDR
1101|0000|0000
cmp #0x01, &PMEM_ADDR
1101|0000|0000
bit r10, 1(r7)
1101|0000|0000
bit r10, 42(r7)
1101|0000|0000
bit r10, MMIO_ADDR
1101|0000|0000
bit r10, DMEM_ADDR
1101|0000|0000
bit r10, PMEM_ADDR
1101|0000|0000
bit r10, &PMEM_ADDR
1101|0000|0000
bit #0x01, 1(r7)
1101|0000|0000
bit #0x01, 42(r7)
1101|0000|0000
bit #0x01, MMIO_ADDR
1101|0000|0000
bit #0x01, DMEM_ADDR
1101|0000|0000
bit #0x01, PMEM_ADDR
1101|0000|0000
bit #0x01, &PMEM_ADDR
1101|0000|0000

###############################################################################
CLASS 14: writes to program memory, should not happen in well-behaved sensitive
          regions
###############################################################################

add r10, 1(r7)
11011|00000|00000
add r10, 42(r7)
11011|00000|00000
add r10, MMIO_ADDR
11011|00000|00000
add r10, DMEM_ADDR
11011|00000|00000
add r10, PMEM_ADDR
11011|00000|00000
add r10, &PMEM_ADDR
11011|00000|00000
add #0x01, 1(r7)
11011|00000|00000
add #0x01, 42(r7)
11011|00000|00000
add #0x01, MMIO_ADDR
11011|00000|00000
add #0x01, DMEM_ADDR
11011|00000|00000
add #0x01, PMEM_ADDR
11011|00000|00000
add #0x01, &PMEM_ADDR
11011|00000|00000
addc r10, 1(r7)
11011|00000|00000
addc r10, 42(r7)
11011|00000|00000
addc r10, MMIO_ADDR
11011|00000|00000
addc r10, DMEM_ADDR
11011|00000|00000
addc r10, PMEM_ADDR
11011|00000|00000
addc r10, &PMEM_ADDR
11011|00000|00000
addc #0x01, 1(r7)
11011|00000|00000
addc #0x01, 42(r7)
11011|00000|00000
addc #0x01, MMIO_ADDR
11011|00000|00000
addc #0x01, DMEM_ADDR
11011|00000|00000
addc #0x01, PMEM_ADDR
11011|00000|00000
addc #0x01, &PMEM_ADDR
11011|00000|00000
sub r10, 1(r7)
11011|00000|00000
sub r10, 42(r7)
11011|00000|00000
sub r10, MMIO_ADDR
11011|00000|00000
sub r10, DMEM_ADDR
11011|00000|00000
sub r10, PMEM_ADDR
11011|00000|00000
sub r10, &PMEM_ADDR
11011|00000|00000
sub #0x01, 1(r7)
11011|00000|00000
sub #0x01, 42(r7)
11011|00000|00000
sub #0x01, MMIO_ADDR
11011|00000|00000
sub #0x01, DMEM_ADDR
11011|00000|00000
sub #0x01, PMEM_ADDR
11011|00000|00000
sub #0x01, &PMEM_ADDR
11011|00000|00000
subc r10, 1(r7)
11011|00000|00000
subc r10, 42(r7)
11011|00000|00000
subc r10, MMIO_ADDR
11011|00000|00000
subc r10, DMEM_ADDR
11011|00000|00000
subc r10, PMEM_ADDR
11011|00000|00000
subc r10, &PMEM_ADDR
11011|00000|00000
subc #0x01, 1(r7)
11011|00000|00000
subc #0x01, 42(r7)
11011|00000|00000
subc #0x01, MMIO_ADDR
11011|00000|00000
subc #0x01, DMEM_ADDR
11011|00000|00000
subc #0x01, PMEM_ADDR
11011|00000|00000
subc #0x01, &PMEM_ADDR
11011|00000|00000
dadd r10, 1(r7)
11011|00000|00000
dadd r10, 42(r7)
11011|00000|00000
dadd r10, MMIO_ADDR
11011|00000|00000
dadd r10, DMEM_ADDR
11011|00000|00000
dadd r10, PMEM_ADDR
11011|00000|00000
dadd r10, &PMEM_ADDR
11011|00000|00000
dadd #0x01, 1(r7)
11011|00000|00000
dadd #0x01, 42(r7)
11011|00000|00000
dadd #0x01, MMIO_ADDR
11011|00000|00000
dadd #0x01, DMEM_ADDR
11011|00000|00000
dadd #0x01, PMEM_ADDR
11011|00000|00000
dadd #0x01, &PMEM_ADDR
11011|00000|00000
bic r10, 1(r7)
11011|00000|00000
bic r10, 42(r7)
11011|00000|00000
bic r10, MMIO_ADDR
11011|00000|00000
bic r10, DMEM_ADDR
11011|00000|00000
bic r10, PMEM_ADDR
11011|00000|00000
bic r10, &PMEM_ADDR
11011|00000|00000
bic #0x01, 1(r7)
11011|00000|00000
bic #0x01, 42(r7)
11011|00000|00000
bic #0x01, MMIO_ADDR
11011|00000|00000
bic #0x01, DMEM_ADDR
11011|00000|00000
bic #0x01, PMEM_ADDR
11011|00000|00000
bic #0x01, &PMEM_ADDR
11011|00000|00000
bis r10, 1(r7)
11011|00000|00000
bis r10, 42(r7)
11011|00000|00000
bis r10, MMIO_ADDR
11011|00000|00000
bis r10, DMEM_ADDR
11011|00000|00000
bis r10, PMEM_ADDR
11011|00000|00000
bis r10, &PMEM_ADDR
11011|00000|00000
bis #0x01, 1(r7)
11011|00000|00000
bis #0x01, 42(r7)
11011|00000|00000
bis #0x01, MMIO_ADDR
11011|00000|00000
bis #0x01, DMEM_ADDR
11011|00000|00000
bis #0x01, PMEM_ADDR
11011|00000|00000
bis #0x01, &PMEM_ADDR
11011|00000|00000
xor r10, 1(r7)
11011|00000|00000
xor r10, 42(r7)
11011|00000|00000
xor r10, MMIO_ADDR
11011|00000|00000
xor r10, DMEM_ADDR
11011|00000|00000
xor r10, PMEM_ADDR
11011|00000|00000
xor r10, &PMEM_ADDR
11011|00000|00000
xor #0x01, 1(r7)
11011|00000|00000
xor #0x01, 42(r7)
11011|00000|00000
xor #0x01, MMIO_ADDR
11011|00000|00000
xor #0x01, DMEM_ADDR
11011|00000|00000
xor #0x01, PMEM_ADDR
11011|00000|00000
xor #0x01, &PMEM_ADDR
11011|00000|00000
and r10, 1(r7)
11011|00000|00000
and r10, 42(r7)
11011|00000|00000
and r10, MMIO_ADDR
11011|00000|00000
and r10, DMEM_ADDR
11011|00000|00000
and r10, PMEM_ADDR
11011|00000|00000
and r10, &PMEM_ADDR
11011|00000|00000
and #0x01, 1(r7)
11011|00000|00000
and #0x01, 42(r7)
11011|00000|00000
and #0x01, MMIO_ADDR
11011|00000|00000
and #0x01, DMEM_ADDR
11011|00000|00000
and #0x01, PMEM_ADDR
11011|00000|00000
and #0x01, &PMEM_ADDR
11011|00000|00000

###############################################################################
CLASS 15: writes to program memory, should not happen in well-behaved sensitive
          regions
###############################################################################

cmp 1(r6), 1(r7)
110101|010000|000000
cmp 1(r6), 42(r7)
110101|010000|000000
cmp 1(r6), MMIO_ADDR
110101|010000|000000
cmp 1(r6), DMEM_ADDR
110101|010000|000000
cmp 1(r6), PMEM_ADDR
110101|010000|000000
cmp 1(r6), &PMEM_ADDR
110101|010000|000000
cmp 42(r6), 1(r7)
110101|010000|000000
cmp 42(r6), 42(r7)
110101|010000|000000
cmp 42(r6), MMIO_ADDR
110101|010000|000000
cmp 42(r6), DMEM_ADDR
110101|010000|000000
cmp 42(r6), PMEM_ADDR
110101|010000|000000
cmp 42(r6), &PMEM_ADDR
110101|010000|000000
cmp &DMEM_ADDR, 1(r7)
110101|010000|000000
cmp &DMEM_ADDR, 42(r7)
110101|010000|000000
cmp &DMEM_ADDR, MMIO_ADDR
110101|010000|000000
cmp &DMEM_ADDR, DMEM_ADDR
110101|010000|000000
cmp &DMEM_ADDR, PMEM_ADDR
110101|010000|000000
cmp &DMEM_ADDR, &PMEM_ADDR
110101|010000|000000
bit 1(r6), 1(r7)
110101|010000|000000
bit 1(r6), 42(r7)
110101|010000|000000
bit 1(r6), MMIO_ADDR
110101|010000|000000
bit 1(r6), DMEM_ADDR
110101|010000|000000
bit 1(r6), PMEM_ADDR
110101|010000|000000
bit 1(r6), &PMEM_ADDR
110101|010000|000000
bit 42(r6), 1(r7)
110101|010000|000000
bit 42(r6), 42(r7)
110101|010000|000000
bit 42(r6), MMIO_ADDR
110101|010000|000000
bit 42(r6), DMEM_ADDR
110101|010000|000000
bit 42(r6), PMEM_ADDR
110101|010000|000000
bit 42(r6), &PMEM_ADDR
110101|010000|000000
bit &DMEM_ADDR, 1(r7)
110101|010000|000000
bit &DMEM_ADDR, 42(r7)
110101|010000|000000
bit &DMEM_ADDR, MMIO_ADDR
110101|010000|000000
bit &DMEM_ADDR, DMEM_ADDR
110101|010000|000000
bit &DMEM_ADDR, PMEM_ADDR
110101|010000|000000
bit &DMEM_ADDR, &PMEM_ADDR
110101|010000|000000

###############################################################################
CLASS 16: writes to program memory, should not happen in well-behaved sensitive
          regions
###############################################################################

cmp 1(r5), 1(r7)
110101|000000|010000
cmp 1(r5), 42(r7)
110101|000000|010000
cmp 1(r5), MMIO_ADDR
110101|000000|010000
cmp 1(r5), DMEM_ADDR
110101|000000|010000
cmp 1(r5), PMEM_ADDR
110101|000000|010000
cmp 1(r5), &PMEM_ADDR
110101|000000|010000
cmp 42(r5), 1(r7)
110101|000000|010000
cmp 42(r5), 42(r7)
110101|000000|010000
cmp 42(r5), MMIO_ADDR
110101|000000|010000
cmp 42(r5), DMEM_ADDR
110101|000000|010000
cmp 42(r5), PMEM_ADDR
110101|000000|010000
cmp 42(r5), &PMEM_ADDR
110101|000000|010000
cmp &MMIO_ADDR, 1(r7)
110101|000000|010000
cmp &MMIO_ADDR, 42(r7)
110101|000000|010000
cmp &MMIO_ADDR, MMIO_ADDR
110101|000000|010000
cmp &MMIO_ADDR, DMEM_ADDR
110101|000000|010000
cmp &MMIO_ADDR, PMEM_ADDR
110101|000000|010000
cmp &MMIO_ADDR, &PMEM_ADDR
110101|000000|010000
bit 1(r5), 1(r7)
110101|000000|010000
bit 1(r5), 42(r7)
110101|000000|010000
bit 1(r5), MMIO_ADDR
110101|000000|010000
bit 1(r5), DMEM_ADDR
110101|000000|010000
bit 1(r5), PMEM_ADDR
110101|000000|010000
bit 1(r5), &PMEM_ADDR
110101|000000|010000
bit 42(r5), 1(r7)
110101|000000|010000
bit 42(r5), 42(r7)
110101|000000|010000
bit 42(r5), MMIO_ADDR
110101|000000|010000
bit 42(r5), DMEM_ADDR
110101|000000|010000
bit 42(r5), PMEM_ADDR
110101|000000|010000
bit 42(r5), &PMEM_ADDR
110101|000000|010000
bit &MMIO_ADDR, 1(r7)
110101|000000|010000
bit &MMIO_ADDR, 42(r7)
110101|000000|010000
bit &MMIO_ADDR, MMIO_ADDR
110101|000000|010000
bit &MMIO_ADDR, DMEM_ADDR
110101|000000|010000
bit &MMIO_ADDR, PMEM_ADDR
110101|000000|010000
bit &MMIO_ADDR, &PMEM_ADDR
110101|000000|010000

###############################################################################
CLASS 17: writes to program memory, should not happen in well-behaved sensitive
          regions
###############################################################################

add 1(r6), 1(r7)
1101011|0100000|0000000
add 1(r6), 42(r7)
1101011|0100000|0000000
add 1(r6), MMIO_ADDR
1101011|0100000|0000000
add 1(r6), DMEM_ADDR
1101011|0100000|0000000
add 1(r6), PMEM_ADDR
1101011|0100000|0000000
add 1(r6), &PMEM_ADDR
1101011|0100000|0000000
add 42(r6), 1(r7)
1101011|0100000|0000000
add 42(r6), 42(r7)
1101011|0100000|0000000
add 42(r6), MMIO_ADDR
1101011|0100000|0000000
add 42(r6), DMEM_ADDR
1101011|0100000|0000000
add 42(r6), PMEM_ADDR
1101011|0100000|0000000
add 42(r6), &PMEM_ADDR
1101011|0100000|0000000
add &DMEM_ADDR, 1(r7)
1101011|0100000|0000000
add &DMEM_ADDR, 42(r7)
1101011|0100000|0000000
add &DMEM_ADDR, MMIO_ADDR
1101011|0100000|0000000
add &DMEM_ADDR, DMEM_ADDR
1101011|0100000|0000000
add &DMEM_ADDR, PMEM_ADDR
1101011|0100000|0000000
add &DMEM_ADDR, &PMEM_ADDR
1101011|0100000|0000000
addc 1(r6), 1(r7)
1101011|0100000|0000000
addc 1(r6), 42(r7)
1101011|0100000|0000000
addc 1(r6), MMIO_ADDR
1101011|0100000|0000000
addc 1(r6), DMEM_ADDR
1101011|0100000|0000000
addc 1(r6), PMEM_ADDR
1101011|0100000|0000000
addc 1(r6), &PMEM_ADDR
1101011|0100000|0000000
addc 42(r6), 1(r7)
1101011|0100000|0000000
addc 42(r6), 42(r7)
1101011|0100000|0000000
addc 42(r6), MMIO_ADDR
1101011|0100000|0000000
addc 42(r6), DMEM_ADDR
1101011|0100000|0000000
addc 42(r6), PMEM_ADDR
1101011|0100000|0000000
addc 42(r6), &PMEM_ADDR
1101011|0100000|0000000
addc &DMEM_ADDR, 1(r7)
1101011|0100000|0000000
addc &DMEM_ADDR, 42(r7)
1101011|0100000|0000000
addc &DMEM_ADDR, MMIO_ADDR
1101011|0100000|0000000
addc &DMEM_ADDR, DMEM_ADDR
1101011|0100000|0000000
addc &DMEM_ADDR, PMEM_ADDR
1101011|0100000|0000000
addc &DMEM_ADDR, &PMEM_ADDR
1101011|0100000|0000000
sub 1(r6), 1(r7)
1101011|0100000|0000000
sub 1(r6), 42(r7)
1101011|0100000|0000000
sub 1(r6), MMIO_ADDR
1101011|0100000|0000000
sub 1(r6), DMEM_ADDR
1101011|0100000|0000000
sub 1(r6), PMEM_ADDR
1101011|0100000|0000000
sub 1(r6), &PMEM_ADDR
1101011|0100000|0000000
sub 42(r6), 1(r7)
1101011|0100000|0000000
sub 42(r6), 42(r7)
1101011|0100000|0000000
sub 42(r6), MMIO_ADDR
1101011|0100000|0000000
sub 42(r6), DMEM_ADDR
1101011|0100000|0000000
sub 42(r6), PMEM_ADDR
1101011|0100000|0000000
sub 42(r6), &PMEM_ADDR
1101011|0100000|0000000
sub &DMEM_ADDR, 1(r7)
1101011|0100000|0000000
sub &DMEM_ADDR, 42(r7)
1101011|0100000|0000000
sub &DMEM_ADDR, MMIO_ADDR
1101011|0100000|0000000
sub &DMEM_ADDR, DMEM_ADDR
1101011|0100000|0000000
sub &DMEM_ADDR, PMEM_ADDR
1101011|0100000|0000000
sub &DMEM_ADDR, &PMEM_ADDR
1101011|0100000|0000000
subc 1(r6), 1(r7)
1101011|0100000|0000000
subc 1(r6), 42(r7)
1101011|0100000|0000000
subc 1(r6), MMIO_ADDR
1101011|0100000|0000000
subc 1(r6), DMEM_ADDR
1101011|0100000|0000000
subc 1(r6), PMEM_ADDR
1101011|0100000|0000000
subc 1(r6), &PMEM_ADDR
1101011|0100000|0000000
subc 42(r6), 1(r7)
1101011|0100000|0000000
subc 42(r6), 42(r7)
1101011|0100000|0000000
subc 42(r6), MMIO_ADDR
1101011|0100000|0000000
subc 42(r6), DMEM_ADDR
1101011|0100000|0000000
subc 42(r6), PMEM_ADDR
1101011|0100000|0000000
subc 42(r6), &PMEM_ADDR
1101011|0100000|0000000
subc &DMEM_ADDR, 1(r7)
1101011|0100000|0000000
subc &DMEM_ADDR, 42(r7)
1101011|0100000|0000000
subc &DMEM_ADDR, MMIO_ADDR
1101011|0100000|0000000
subc &DMEM_ADDR, DMEM_ADDR
1101011|0100000|0000000
subc &DMEM_ADDR, PMEM_ADDR
1101011|0100000|0000000
subc &DMEM_ADDR, &PMEM_ADDR
1101011|0100000|0000000
dadd 1(r6), 1(r7)
1101011|0100000|0000000
dadd 1(r6), 42(r7)
1101011|0100000|0000000
dadd 1(r6), MMIO_ADDR
1101011|0100000|0000000
dadd 1(r6), DMEM_ADDR
1101011|0100000|0000000
dadd 1(r6), PMEM_ADDR
1101011|0100000|0000000
dadd 1(r6), &PMEM_ADDR
1101011|0100000|0000000
dadd 42(r6), 1(r7)
1101011|0100000|0000000
dadd 42(r6), 42(r7)
1101011|0100000|0000000
dadd 42(r6), MMIO_ADDR
1101011|0100000|0000000
dadd 42(r6), DMEM_ADDR
1101011|0100000|0000000
dadd 42(r6), PMEM_ADDR
1101011|0100000|0000000
dadd 42(r6), &PMEM_ADDR
1101011|0100000|0000000
dadd &DMEM_ADDR, 1(r7)
1101011|0100000|0000000
dadd &DMEM_ADDR, 42(r7)
1101011|0100000|0000000
dadd &DMEM_ADDR, MMIO_ADDR
1101011|0100000|0000000
dadd &DMEM_ADDR, DMEM_ADDR
1101011|0100000|0000000
dadd &DMEM_ADDR, PMEM_ADDR
1101011|0100000|0000000
dadd &DMEM_ADDR, &PMEM_ADDR
1101011|0100000|0000000
bic 1(r6), 1(r7)
1101011|0100000|0000000
bic 1(r6), 42(r7)
1101011|0100000|0000000
bic 1(r6), MMIO_ADDR
1101011|0100000|0000000
bic 1(r6), DMEM_ADDR
1101011|0100000|0000000
bic 1(r6), PMEM_ADDR
1101011|0100000|0000000
bic 1(r6), &PMEM_ADDR
1101011|0100000|0000000
bic 42(r6), 1(r7)
1101011|0100000|0000000
bic 42(r6), 42(r7)
1101011|0100000|0000000
bic 42(r6), MMIO_ADDR
1101011|0100000|0000000
bic 42(r6), DMEM_ADDR
1101011|0100000|0000000
bic 42(r6), PMEM_ADDR
1101011|0100000|0000000
bic 42(r6), &PMEM_ADDR
1101011|0100000|0000000
bic &DMEM_ADDR, 1(r7)
1101011|0100000|0000000
bic &DMEM_ADDR, 42(r7)
1101011|0100000|0000000
bic &DMEM_ADDR, MMIO_ADDR
1101011|0100000|0000000
bic &DMEM_ADDR, DMEM_ADDR
1101011|0100000|0000000
bic &DMEM_ADDR, PMEM_ADDR
1101011|0100000|0000000
bic &DMEM_ADDR, &PMEM_ADDR
1101011|0100000|0000000
bis 1(r6), 1(r7)
1101011|0100000|0000000
bis 1(r6), 42(r7)
1101011|0100000|0000000
bis 1(r6), MMIO_ADDR
1101011|0100000|0000000
bis 1(r6), DMEM_ADDR
1101011|0100000|0000000
bis 1(r6), PMEM_ADDR
1101011|0100000|0000000
bis 1(r6), &PMEM_ADDR
1101011|0100000|0000000
bis 42(r6), 1(r7)
1101011|0100000|0000000
bis 42(r6), 42(r7)
1101011|0100000|0000000
bis 42(r6), MMIO_ADDR
1101011|0100000|0000000
bis 42(r6), DMEM_ADDR
1101011|0100000|0000000
bis 42(r6), PMEM_ADDR
1101011|0100000|0000000
bis 42(r6), &PMEM_ADDR
1101011|0100000|0000000
bis &DMEM_ADDR, 1(r7)
1101011|0100000|0000000
bis &DMEM_ADDR, 42(r7)
1101011|0100000|0000000
bis &DMEM_ADDR, MMIO_ADDR
1101011|0100000|0000000
bis &DMEM_ADDR, DMEM_ADDR
1101011|0100000|0000000
bis &DMEM_ADDR, PMEM_ADDR
1101011|0100000|0000000
bis &DMEM_ADDR, &PMEM_ADDR
1101011|0100000|0000000
xor 1(r6), 1(r7)
1101011|0100000|0000000
xor 1(r6), 42(r7)
1101011|0100000|0000000
xor 1(r6), MMIO_ADDR
1101011|0100000|0000000
xor 1(r6), DMEM_ADDR
1101011|0100000|0000000
xor 1(r6), PMEM_ADDR
1101011|0100000|0000000
xor 1(r6), &PMEM_ADDR
1101011|0100000|0000000
xor 42(r6), 1(r7)
1101011|0100000|0000000
xor 42(r6), 42(r7)
1101011|0100000|0000000
xor 42(r6), MMIO_ADDR
1101011|0100000|0000000
xor 42(r6), DMEM_ADDR
1101011|0100000|0000000
xor 42(r6), PMEM_ADDR
1101011|0100000|0000000
xor 42(r6), &PMEM_ADDR
1101011|0100000|0000000
xor &DMEM_ADDR, 1(r7)
1101011|0100000|0000000
xor &DMEM_ADDR, 42(r7)
1101011|0100000|0000000
xor &DMEM_ADDR, MMIO_ADDR
1101011|0100000|0000000
xor &DMEM_ADDR, DMEM_ADDR
1101011|0100000|0000000
xor &DMEM_ADDR, PMEM_ADDR
1101011|0100000|0000000
xor &DMEM_ADDR, &PMEM_ADDR
1101011|0100000|0000000
and 1(r6), 1(r7)
1101011|0100000|0000000
and 1(r6), 42(r7)
1101011|0100000|0000000
and 1(r6), MMIO_ADDR
1101011|0100000|0000000
and 1(r6), DMEM_ADDR
1101011|0100000|0000000
and 1(r6), PMEM_ADDR
1101011|0100000|0000000
and 1(r6), &PMEM_ADDR
1101011|0100000|0000000
and 42(r6), 1(r7)
1101011|0100000|0000000
and 42(r6), 42(r7)
1101011|0100000|0000000
and 42(r6), MMIO_ADDR
1101011|0100000|0000000
and 42(r6), DMEM_ADDR
1101011|0100000|0000000
and 42(r6), PMEM_ADDR
1101011|0100000|0000000
and 42(r6), &PMEM_ADDR
1101011|0100000|0000000
and &DMEM_ADDR, 1(r7)
1101011|0100000|0000000
and &DMEM_ADDR, 42(r7)
1101011|0100000|0000000
and &DMEM_ADDR, MMIO_ADDR
1101011|0100000|0000000
and &DMEM_ADDR, DMEM_ADDR
1101011|0100000|0000000
and &DMEM_ADDR, PMEM_ADDR
1101011|0100000|0000000
and &DMEM_ADDR, &PMEM_ADDR
1101011|0100000|0000000

###############################################################################
CLASS 18: writes to program memory, should not happen in well-behaved sensitive
          regions
###############################################################################

add 1(r5), 1(r7)
1101011|0000000|0100000
add 1(r5), 42(r7)
1101011|0000000|0100000
add 1(r5), MMIO_ADDR
1101011|0000000|0100000
add 1(r5), DMEM_ADDR
1101011|0000000|0100000
add 1(r5), PMEM_ADDR
1101011|0000000|0100000
add 1(r5), &PMEM_ADDR
1101011|0000000|0100000
add 42(r5), 1(r7)
1101011|0000000|0100000
add 42(r5), 42(r7)
1101011|0000000|0100000
add 42(r5), MMIO_ADDR
1101011|0000000|0100000
add 42(r5), DMEM_ADDR
1101011|0000000|0100000
add 42(r5), PMEM_ADDR
1101011|0000000|0100000
add 42(r5), &PMEM_ADDR
1101011|0000000|0100000
add &MMIO_ADDR, 1(r7)
1101011|0000000|0100000
add &MMIO_ADDR, 42(r7)
1101011|0000000|0100000
add &MMIO_ADDR, MMIO_ADDR
1101011|0000000|0100000
add &MMIO_ADDR, DMEM_ADDR
1101011|0000000|0100000
add &MMIO_ADDR, PMEM_ADDR
1101011|0000000|0100000
add &MMIO_ADDR, &PMEM_ADDR
1101011|0000000|0100000
addc 1(r5), 1(r7)
1101011|0000000|0100000
addc 1(r5), 42(r7)
1101011|0000000|0100000
addc 1(r5), MMIO_ADDR
1101011|0000000|0100000
addc 1(r5), DMEM_ADDR
1101011|0000000|0100000
addc 1(r5), PMEM_ADDR
1101011|0000000|0100000
addc 1(r5), &PMEM_ADDR
1101011|0000000|0100000
addc 42(r5), 1(r7)
1101011|0000000|0100000
addc 42(r5), 42(r7)
1101011|0000000|0100000
addc 42(r5), MMIO_ADDR
1101011|0000000|0100000
addc 42(r5), DMEM_ADDR
1101011|0000000|0100000
addc 42(r5), PMEM_ADDR
1101011|0000000|0100000
addc 42(r5), &PMEM_ADDR
1101011|0000000|0100000
addc &MMIO_ADDR, 1(r7)
1101011|0000000|0100000
addc &MMIO_ADDR, 42(r7)
1101011|0000000|0100000
addc &MMIO_ADDR, MMIO_ADDR
1101011|0000000|0100000
addc &MMIO_ADDR, DMEM_ADDR
1101011|0000000|0100000
addc &MMIO_ADDR, PMEM_ADDR
1101011|0000000|0100000
addc &MMIO_ADDR, &PMEM_ADDR
1101011|0000000|0100000
sub 1(r5), 1(r7)
1101011|0000000|0100000
sub 1(r5), 42(r7)
1101011|0000000|0100000
sub 1(r5), MMIO_ADDR
1101011|0000000|0100000
sub 1(r5), DMEM_ADDR
1101011|0000000|0100000
sub 1(r5), PMEM_ADDR
1101011|0000000|0100000
sub 1(r5), &PMEM_ADDR
1101011|0000000|0100000
sub 42(r5), 1(r7)
1101011|0000000|0100000
sub 42(r5), 42(r7)
1101011|0000000|0100000
sub 42(r5), MMIO_ADDR
1101011|0000000|0100000
sub 42(r5), DMEM_ADDR
1101011|0000000|0100000
sub 42(r5), PMEM_ADDR
1101011|0000000|0100000
sub 42(r5), &PMEM_ADDR
1101011|0000000|0100000
sub &MMIO_ADDR, 1(r7)
1101011|0000000|0100000
sub &MMIO_ADDR, 42(r7)
1101011|0000000|0100000
sub &MMIO_ADDR, MMIO_ADDR
1101011|0000000|0100000
sub &MMIO_ADDR, DMEM_ADDR
1101011|0000000|0100000
sub &MMIO_ADDR, PMEM_ADDR
1101011|0000000|0100000
sub &MMIO_ADDR, &PMEM_ADDR
1101011|0000000|0100000
subc 1(r5), 1(r7)
1101011|0000000|0100000
subc 1(r5), 42(r7)
1101011|0000000|0100000
subc 1(r5), MMIO_ADDR
1101011|0000000|0100000
subc 1(r5), DMEM_ADDR
1101011|0000000|0100000
subc 1(r5), PMEM_ADDR
1101011|0000000|0100000
subc 1(r5), &PMEM_ADDR
1101011|0000000|0100000
subc 42(r5), 1(r7)
1101011|0000000|0100000
subc 42(r5), 42(r7)
1101011|0000000|0100000
subc 42(r5), MMIO_ADDR
1101011|0000000|0100000
subc 42(r5), DMEM_ADDR
1101011|0000000|0100000
subc 42(r5), PMEM_ADDR
1101011|0000000|0100000
subc 42(r5), &PMEM_ADDR
1101011|0000000|0100000
subc &MMIO_ADDR, 1(r7)
1101011|0000000|0100000
subc &MMIO_ADDR, 42(r7)
1101011|0000000|0100000
subc &MMIO_ADDR, MMIO_ADDR
1101011|0000000|0100000
subc &MMIO_ADDR, DMEM_ADDR
1101011|0000000|0100000
subc &MMIO_ADDR, PMEM_ADDR
1101011|0000000|0100000
subc &MMIO_ADDR, &PMEM_ADDR
1101011|0000000|0100000
dadd 1(r5), 1(r7)
1101011|0000000|0100000
dadd 1(r5), 42(r7)
1101011|0000000|0100000
dadd 1(r5), MMIO_ADDR
1101011|0000000|0100000
dadd 1(r5), DMEM_ADDR
1101011|0000000|0100000
dadd 1(r5), PMEM_ADDR
1101011|0000000|0100000
dadd 1(r5), &PMEM_ADDR
1101011|0000000|0100000
dadd 42(r5), 1(r7)
1101011|0000000|0100000
dadd 42(r5), 42(r7)
1101011|0000000|0100000
dadd 42(r5), MMIO_ADDR
1101011|0000000|0100000
dadd 42(r5), DMEM_ADDR
1101011|0000000|0100000
dadd 42(r5), PMEM_ADDR
1101011|0000000|0100000
dadd 42(r5), &PMEM_ADDR
1101011|0000000|0100000
dadd &MMIO_ADDR, 1(r7)
1101011|0000000|0100000
dadd &MMIO_ADDR, 42(r7)
1101011|0000000|0100000
dadd &MMIO_ADDR, MMIO_ADDR
1101011|0000000|0100000
dadd &MMIO_ADDR, DMEM_ADDR
1101011|0000000|0100000
dadd &MMIO_ADDR, PMEM_ADDR
1101011|0000000|0100000
dadd &MMIO_ADDR, &PMEM_ADDR
1101011|0000000|0100000
bic 1(r5), 1(r7)
1101011|0000000|0100000
bic 1(r5), 42(r7)
1101011|0000000|0100000
bic 1(r5), MMIO_ADDR
1101011|0000000|0100000
bic 1(r5), DMEM_ADDR
1101011|0000000|0100000
bic 1(r5), PMEM_ADDR
1101011|0000000|0100000
bic 1(r5), &PMEM_ADDR
1101011|0000000|0100000
bic 42(r5), 1(r7)
1101011|0000000|0100000
bic 42(r5), 42(r7)
1101011|0000000|0100000
bic 42(r5), MMIO_ADDR
1101011|0000000|0100000
bic 42(r5), DMEM_ADDR
1101011|0000000|0100000
bic 42(r5), PMEM_ADDR
1101011|0000000|0100000
bic 42(r5), &PMEM_ADDR
1101011|0000000|0100000
bic &MMIO_ADDR, 1(r7)
1101011|0000000|0100000
bic &MMIO_ADDR, 42(r7)
1101011|0000000|0100000
bic &MMIO_ADDR, MMIO_ADDR
1101011|0000000|0100000
bic &MMIO_ADDR, DMEM_ADDR
1101011|0000000|0100000
bic &MMIO_ADDR, PMEM_ADDR
1101011|0000000|0100000
bic &MMIO_ADDR, &PMEM_ADDR
1101011|0000000|0100000
bis 1(r5), 1(r7)
1101011|0000000|0100000
bis 1(r5), 42(r7)
1101011|0000000|0100000
bis 1(r5), MMIO_ADDR
1101011|0000000|0100000
bis 1(r5), DMEM_ADDR
1101011|0000000|0100000
bis 1(r5), PMEM_ADDR
1101011|0000000|0100000
bis 1(r5), &PMEM_ADDR
1101011|0000000|0100000
bis 42(r5), 1(r7)
1101011|0000000|0100000
bis 42(r5), 42(r7)
1101011|0000000|0100000
bis 42(r5), MMIO_ADDR
1101011|0000000|0100000
bis 42(r5), DMEM_ADDR
1101011|0000000|0100000
bis 42(r5), PMEM_ADDR
1101011|0000000|0100000
bis 42(r5), &PMEM_ADDR
1101011|0000000|0100000
bis &MMIO_ADDR, 1(r7)
1101011|0000000|0100000
bis &MMIO_ADDR, 42(r7)
1101011|0000000|0100000
bis &MMIO_ADDR, MMIO_ADDR
1101011|0000000|0100000
bis &MMIO_ADDR, DMEM_ADDR
1101011|0000000|0100000
bis &MMIO_ADDR, PMEM_ADDR
1101011|0000000|0100000
bis &MMIO_ADDR, &PMEM_ADDR
1101011|0000000|0100000
xor 1(r5), 1(r7)
1101011|0000000|0100000
xor 1(r5), 42(r7)
1101011|0000000|0100000
xor 1(r5), MMIO_ADDR
1101011|0000000|0100000
xor 1(r5), DMEM_ADDR
1101011|0000000|0100000
xor 1(r5), PMEM_ADDR
1101011|0000000|0100000
xor 1(r5), &PMEM_ADDR
1101011|0000000|0100000
xor 42(r5), 1(r7)
1101011|0000000|0100000
xor 42(r5), 42(r7)
1101011|0000000|0100000
xor 42(r5), MMIO_ADDR
1101011|0000000|0100000
xor 42(r5), DMEM_ADDR
1101011|0000000|0100000
xor 42(r5), PMEM_ADDR
1101011|0000000|0100000
xor 42(r5), &PMEM_ADDR
1101011|0000000|0100000
xor &MMIO_ADDR, 1(r7)
1101011|0000000|0100000
xor &MMIO_ADDR, 42(r7)
1101011|0000000|0100000
xor &MMIO_ADDR, MMIO_ADDR
1101011|0000000|0100000
xor &MMIO_ADDR, DMEM_ADDR
1101011|0000000|0100000
xor &MMIO_ADDR, PMEM_ADDR
1101011|0000000|0100000
xor &MMIO_ADDR, &PMEM_ADDR
1101011|0000000|0100000
and 1(r5), 1(r7)
1101011|0000000|0100000
and 1(r5), 42(r7)
1101011|0000000|0100000
and 1(r5), MMIO_ADDR
1101011|0000000|0100000
and 1(r5), DMEM_ADDR
1101011|0000000|0100000
and 1(r5), PMEM_ADDR
1101011|0000000|0100000
and 1(r5), &PMEM_ADDR
1101011|0000000|0100000
and 42(r5), 1(r7)
1101011|0000000|0100000
and 42(r5), 42(r7)
1101011|0000000|0100000
and 42(r5), MMIO_ADDR
1101011|0000000|0100000
and 42(r5), DMEM_ADDR
1101011|0000000|0100000
and 42(r5), PMEM_ADDR
1101011|0000000|0100000
and 42(r5), &PMEM_ADDR
1101011|0000000|0100000
and &MMIO_ADDR, 1(r7)
1101011|0000000|0100000
and &MMIO_ADDR, 42(r7)
1101011|0000000|0100000
and &MMIO_ADDR, MMIO_ADDR
1101011|0000000|0100000
and &MMIO_ADDR, DMEM_ADDR
1101011|0000000|0100000
and &MMIO_ADDR, PMEM_ADDR
1101011|0000000|0100000
and &MMIO_ADDR, &PMEM_ADDR
1101011|0000000|0100000

###############################################################################
CLASS 19: bic #0x42, &DMEM_DUMMY_ADDR
###############################################################################

add @r7, 1(r6)
11001|00101|00000
add @r7, 42(r6)
11001|00101|00000
add @r7, &DMEM_ADDR
11001|00101|00000
add @r7+, 1(r6)
11001|00101|00000
add @r7+, 42(r6)
11001|00101|00000
add @r7+, &DMEM_ADDR
11001|00101|00000
add #0x42, 1(r6)
11001|00101|00000
add #0x42, 42(r6)
11001|00101|00000
add #0x42, &DMEM_ADDR
11001|00101|00000
addc @r7, 1(r6)
11001|00101|00000
addc @r7, 42(r6)
11001|00101|00000
addc @r7, &DMEM_ADDR
11001|00101|00000
addc @r7+, 1(r6)
11001|00101|00000
addc @r7+, 42(r6)
11001|00101|00000
addc @r7+, &DMEM_ADDR
11001|00101|00000
addc #0x42, 1(r6)
11001|00101|00000
addc #0x42, 42(r6)
11001|00101|00000
addc #0x42, &DMEM_ADDR
11001|00101|00000
sub @r7, 1(r6)
11001|00101|00000
sub @r7, 42(r6)
11001|00101|00000
sub @r7, &DMEM_ADDR
11001|00101|00000
sub @r7+, 1(r6)
11001|00101|00000
sub @r7+, 42(r6)
11001|00101|00000
sub @r7+, &DMEM_ADDR
11001|00101|00000
sub #0x42, 1(r6)
11001|00101|00000
sub #0x42, 42(r6)
11001|00101|00000
sub #0x42, &DMEM_ADDR
11001|00101|00000
subc @r7, 1(r6)
11001|00101|00000
subc @r7, 42(r6)
11001|00101|00000
subc @r7, &DMEM_ADDR
11001|00101|00000
subc @r7+, 1(r6)
11001|00101|00000
subc @r7+, 42(r6)
11001|00101|00000
subc @r7+, &DMEM_ADDR
11001|00101|00000
subc #0x42, 1(r6)
11001|00101|00000
subc #0x42, 42(r6)
11001|00101|00000
subc #0x42, &DMEM_ADDR
11001|00101|00000
cmp @r7, 1(r6)
11001|00101|00000
cmp @r7, 42(r6)
11001|00101|00000
cmp @r7, &DMEM_ADDR
11001|00101|00000
cmp @r7+, 1(r6)
11001|00101|00000
cmp @r7+, 42(r6)
11001|00101|00000
cmp @r7+, &DMEM_ADDR
11001|00101|00000
cmp #0x42, 1(r6)
11001|00101|00000
cmp #0x42, 42(r6)
11001|00101|00000
cmp #0x42, &DMEM_ADDR
11001|00101|00000
dadd @r7, 1(r6)
11001|00101|00000
dadd @r7, 42(r6)
11001|00101|00000
dadd @r7, &DMEM_ADDR
11001|00101|00000
dadd @r7+, 1(r6)
11001|00101|00000
dadd @r7+, 42(r6)
11001|00101|00000
dadd @r7+, &DMEM_ADDR
11001|00101|00000
dadd #0x42, 1(r6)
11001|00101|00000
dadd #0x42, 42(r6)
11001|00101|00000
dadd #0x42, &DMEM_ADDR
11001|00101|00000
bit @r7, 1(r6)
11001|00101|00000
bit @r7, 42(r6)
11001|00101|00000
bit @r7, &DMEM_ADDR
11001|00101|00000
bit @r7+, 1(r6)
11001|00101|00000
bit @r7+, 42(r6)
11001|00101|00000
bit @r7+, &DMEM_ADDR
11001|00101|00000
bit #0x42, 1(r6)
11001|00101|00000
bit #0x42, 42(r6)
11001|00101|00000
bit #0x42, &DMEM_ADDR
11001|00101|00000
bic @r7, 1(r6)
11001|00101|00000
bic @r7, 42(r6)
11001|00101|00000
bic @r7, &DMEM_ADDR
11001|00101|00000
bic @r7+, 1(r6)
11001|00101|00000
bic @r7+, 42(r6)
11001|00101|00000
bic @r7+, &DMEM_ADDR
11001|00101|00000
bic #0x42, 1(r6)
11001|00101|00000
bic #0x42, 42(r6)
11001|00101|00000
bic #0x42, &DMEM_ADDR
11001|00101|00000
bis @r7, 1(r6)
11001|00101|00000
bis @r7, 42(r6)
11001|00101|00000
bis @r7, &DMEM_ADDR
11001|00101|00000
bis @r7+, 1(r6)
11001|00101|00000
bis @r7+, 42(r6)
11001|00101|00000
bis @r7+, &DMEM_ADDR
11001|00101|00000
bis #0x42, 1(r6)
11001|00101|00000
bis #0x42, 42(r6)
11001|00101|00000
bis #0x42, &DMEM_ADDR
11001|00101|00000
xor @r7, 1(r6)
11001|00101|00000
xor @r7, 42(r6)
11001|00101|00000
xor @r7, &DMEM_ADDR
11001|00101|00000
xor @r7+, 1(r6)
11001|00101|00000
xor @r7+, 42(r6)
11001|00101|00000
xor @r7+, &DMEM_ADDR
11001|00101|00000
xor #0x42, 1(r6)
11001|00101|00000
xor #0x42, 42(r6)
11001|00101|00000
xor #0x42, &DMEM_ADDR
11001|00101|00000
and @r7, 1(r6)
11001|00101|00000
and @r7, 42(r6)
11001|00101|00000
and @r7, &DMEM_ADDR
11001|00101|00000
and @r7+, 1(r6)
11001|00101|00000
and @r7+, 42(r6)
11001|00101|00000
and @r7+, &DMEM_ADDR
11001|00101|00000
and #0x42, 1(r6)
11001|00101|00000
and #0x42, 42(r6)
11001|00101|00000
and #0x42, &DMEM_ADDR
11001|00101|00000

###############################################################################
CLASS 20: mov #0x42, &DMEM_DUMMY_ADDR
###############################################################################

mov @r7, 1(r6)
11001|00001|00000
mov @r7, 42(r6)
11001|00001|00000
mov @r7, &DMEM_ADDR
11001|00001|00000
mov @r7+, 1(r6)
11001|00001|00000
mov @r7+, 42(r6)
11001|00001|00000
mov @r7+, &DMEM_ADDR
11001|00001|00000
mov #0x42, 1(r6)
11001|00001|00000
mov #0x42, 42(r6)
11001|00001|00000
mov #0x42, &DMEM_ADDR
11001|00001|00000

###############################################################################
CLASS 21: writes to mmio, should not happen in well-behaved sensitive regions
###############################################################################

add @r7, 1(r5)
11001|00000|00101
add @r7, 42(r5)
11001|00000|00101
add @r7, &MMIO_ADDR
11001|00000|00101
add @r7+, 1(r5)
11001|00000|00101
add @r7+, 42(r5)
11001|00000|00101
add @r7+, &MMIO_ADDR
11001|00000|00101
add #0x42, 1(r5)
11001|00000|00101
add #0x42, 42(r5)
11001|00000|00101
add #0x42, &MMIO_ADDR
11001|00000|00101
addc @r7, 1(r5)
11001|00000|00101
addc @r7, 42(r5)
11001|00000|00101
addc @r7, &MMIO_ADDR
11001|00000|00101
addc @r7+, 1(r5)
11001|00000|00101
addc @r7+, 42(r5)
11001|00000|00101
addc @r7+, &MMIO_ADDR
11001|00000|00101
addc #0x42, 1(r5)
11001|00000|00101
addc #0x42, 42(r5)
11001|00000|00101
addc #0x42, &MMIO_ADDR
11001|00000|00101
sub @r7, 1(r5)
11001|00000|00101
sub @r7, 42(r5)
11001|00000|00101
sub @r7, &MMIO_ADDR
11001|00000|00101
sub @r7+, 1(r5)
11001|00000|00101
sub @r7+, 42(r5)
11001|00000|00101
sub @r7+, &MMIO_ADDR
11001|00000|00101
sub #0x42, 1(r5)
11001|00000|00101
sub #0x42, 42(r5)
11001|00000|00101
sub #0x42, &MMIO_ADDR
11001|00000|00101
subc @r7, 1(r5)
11001|00000|00101
subc @r7, 42(r5)
11001|00000|00101
subc @r7, &MMIO_ADDR
11001|00000|00101
subc @r7+, 1(r5)
11001|00000|00101
subc @r7+, 42(r5)
11001|00000|00101
subc @r7+, &MMIO_ADDR
11001|00000|00101
subc #0x42, 1(r5)
11001|00000|00101
subc #0x42, 42(r5)
11001|00000|00101
subc #0x42, &MMIO_ADDR
11001|00000|00101
cmp @r7, 1(r5)
11001|00000|00101
cmp @r7, 42(r5)
11001|00000|00101
cmp @r7, &MMIO_ADDR
11001|00000|00101
cmp @r7+, 1(r5)
11001|00000|00101
cmp @r7+, 42(r5)
11001|00000|00101
cmp @r7+, &MMIO_ADDR
11001|00000|00101
cmp #0x42, 1(r5)
11001|00000|00101
cmp #0x42, 42(r5)
11001|00000|00101
cmp #0x42, &MMIO_ADDR
11001|00000|00101
dadd @r7, 1(r5)
11001|00000|00101
dadd @r7, 42(r5)
11001|00000|00101
dadd @r7, &MMIO_ADDR
11001|00000|00101
dadd @r7+, 1(r5)
11001|00000|00101
dadd @r7+, 42(r5)
11001|00000|00101
dadd @r7+, &MMIO_ADDR
11001|00000|00101
dadd #0x42, 1(r5)
11001|00000|00101
dadd #0x42, 42(r5)
11001|00000|00101
dadd #0x42, &MMIO_ADDR
11001|00000|00101
bit @r7, 1(r5)
11001|00000|00101
bit @r7, 42(r5)
11001|00000|00101
bit @r7, &MMIO_ADDR
11001|00000|00101
bit @r7+, 1(r5)
11001|00000|00101
bit @r7+, 42(r5)
11001|00000|00101
bit @r7+, &MMIO_ADDR
11001|00000|00101
bit #0x42, 1(r5)
11001|00000|00101
bit #0x42, 42(r5)
11001|00000|00101
bit #0x42, &MMIO_ADDR
11001|00000|00101
bic @r7, 1(r5)
11001|00000|00101
bic @r7, 42(r5)
11001|00000|00101
bic @r7, &MMIO_ADDR
11001|00000|00101
bic @r7+, 1(r5)
11001|00000|00101
bic @r7+, 42(r5)
11001|00000|00101
bic @r7+, &MMIO_ADDR
11001|00000|00101
bic #0x42, 1(r5)
11001|00000|00101
bic #0x42, 42(r5)
11001|00000|00101
bic #0x42, &MMIO_ADDR
11001|00000|00101
bis @r7, 1(r5)
11001|00000|00101
bis @r7, 42(r5)
11001|00000|00101
bis @r7, &MMIO_ADDR
11001|00000|00101
bis @r7+, 1(r5)
11001|00000|00101
bis @r7+, 42(r5)
11001|00000|00101
bis @r7+, &MMIO_ADDR
11001|00000|00101
bis #0x42, 1(r5)
11001|00000|00101
bis #0x42, 42(r5)
11001|00000|00101
bis #0x42, &MMIO_ADDR
11001|00000|00101
xor @r7, 1(r5)
11001|00000|00101
xor @r7, 42(r5)
11001|00000|00101
xor @r7, &MMIO_ADDR
11001|00000|00101
xor @r7+, 1(r5)
11001|00000|00101
xor @r7+, 42(r5)
11001|00000|00101
xor @r7+, &MMIO_ADDR
11001|00000|00101
xor #0x42, 1(r5)
11001|00000|00101
xor #0x42, 42(r5)
11001|00000|00101
xor #0x42, &MMIO_ADDR
11001|00000|00101
and @r7, 1(r5)
11001|00000|00101
and @r7, 42(r5)
11001|00000|00101
and @r7, &MMIO_ADDR
11001|00000|00101
and @r7+, 1(r5)
11001|00000|00101
and @r7+, 42(r5)
11001|00000|00101
and @r7+, &MMIO_ADDR
11001|00000|00101
and #0x42, 1(r5)
11001|00000|00101
and #0x42, 42(r5)
11001|00000|00101
and #0x42, &MMIO_ADDR
11001|00000|00101

###############################################################################
CLASS 22: writes to mmio, should not happen in well-behaved sensitive regions
###############################################################################

mov @r7, 1(r5)
11001|00000|00001
mov @r7, 42(r5)
11001|00000|00001
mov @r7, &MMIO_ADDR
11001|00000|00001
mov @r7+, 1(r5)
11001|00000|00001
mov @r7+, 42(r5)
11001|00000|00001
mov @r7+, &MMIO_ADDR
11001|00000|00001
mov #0x42, 1(r5)
11001|00000|00001
mov #0x42, 42(r5)
11001|00000|00001
mov #0x42, &MMIO_ADDR
11001|00000|00001

###############################################################################
CLASS 23: writes to program memory, should not happen in well-behaved sensitive
          regions
###############################################################################

push 1(r7)
110011|000000|000000
push 42(r7)
110011|000000|000000
push MMIO_ADDR
110011|000000|000000
push DMEM_ADDR
110011|000000|000000
push PMEM_ADDR
110011|000000|000000
push &PMEM_ADDR
110011|000000|000000
push 1(r7)
110011|000000|000000
push 42(r7)
110011|000000|000000
push MMIO_ADDR
110011|000000|000000
push DMEM_ADDR
110011|000000|000000
push PMEM_ADDR
110011|000000|000000
push &PMEM_ADDR
110011|000000|000000
mov @r7, 1(r7)
110011|000000|000000
mov @r7, 42(r7)
110011|000000|000000
mov @r7, MMIO_ADDR
110011|000000|000000
mov @r7, DMEM_ADDR
110011|000000|000000
mov @r7, PMEM_ADDR
110011|000000|000000
mov @r7, &PMEM_ADDR
110011|000000|000000
mov @r7+, 1(r7)
110011|000000|000000
mov @r7+, 42(r7)
110011|000000|000000
mov @r7+, MMIO_ADDR
110011|000000|000000
mov @r7+, DMEM_ADDR
110011|000000|000000
mov @r7+, PMEM_ADDR
110011|000000|000000
mov @r7+, &PMEM_ADDR
110011|000000|000000
mov #0x42, 1(r7)
110011|000000|000000
mov #0x42, 42(r7)
110011|000000|000000
mov #0x42, MMIO_ADDR
110011|000000|000000
mov #0x42, DMEM_ADDR
110011|000000|000000
mov #0x42, PMEM_ADDR
110011|000000|000000
mov #0x42, &PMEM_ADDR
110011|000000|000000

###############################################################################
CLASS 24: bic 42(r6), &DMEM_DUMMY_ADDR
###############################################################################

add 1(r6), 1(r6)
110001|010101|000000
add 1(r6), 42(r6)
110001|010101|000000
add 1(r6), &DMEM_ADDR
110001|010101|000000
add 42(r6), 1(r6)
110001|010101|000000
add 42(r6), 42(r6)
110001|010101|000000
add 42(r6), &DMEM_ADDR
110001|010101|000000
add &DMEM_ADDR, 1(r6)
110001|010101|000000
add &DMEM_ADDR, 42(r6)
110001|010101|000000
add &DMEM_ADDR, &DMEM_ADDR
110001|010101|000000
addc 1(r6), 1(r6)
110001|010101|000000
addc 1(r6), 42(r6)
110001|010101|000000
addc 1(r6), &DMEM_ADDR
110001|010101|000000
addc 42(r6), 1(r6)
110001|010101|000000
addc 42(r6), 42(r6)
110001|010101|000000
addc 42(r6), &DMEM_ADDR
110001|010101|000000
addc &DMEM_ADDR, 1(r6)
110001|010101|000000
addc &DMEM_ADDR, 42(r6)
110001|010101|000000
addc &DMEM_ADDR, &DMEM_ADDR
110001|010101|000000
sub 1(r6), 1(r6)
110001|010101|000000
sub 1(r6), 42(r6)
110001|010101|000000
sub 1(r6), &DMEM_ADDR
110001|010101|000000
sub 42(r6), 1(r6)
110001|010101|000000
sub 42(r6), 42(r6)
110001|010101|000000
sub 42(r6), &DMEM_ADDR
110001|010101|000000
sub &DMEM_ADDR, 1(r6)
110001|010101|000000
sub &DMEM_ADDR, 42(r6)
110001|010101|000000
sub &DMEM_ADDR, &DMEM_ADDR
110001|010101|000000
subc 1(r6), 1(r6)
110001|010101|000000
subc 1(r6), 42(r6)
110001|010101|000000
subc 1(r6), &DMEM_ADDR
110001|010101|000000
subc 42(r6), 1(r6)
110001|010101|000000
subc 42(r6), 42(r6)
110001|010101|000000
subc 42(r6), &DMEM_ADDR
110001|010101|000000
subc &DMEM_ADDR, 1(r6)
110001|010101|000000
subc &DMEM_ADDR, 42(r6)
110001|010101|000000
subc &DMEM_ADDR, &DMEM_ADDR
110001|010101|000000
cmp 1(r6), 1(r6)
110001|010101|000000
cmp 1(r6), 42(r6)
110001|010101|000000
cmp 1(r6), &DMEM_ADDR
110001|010101|000000
cmp 42(r6), 1(r6)
110001|010101|000000
cmp 42(r6), 42(r6)
110001|010101|000000
cmp 42(r6), &DMEM_ADDR
110001|010101|000000
cmp &DMEM_ADDR, 1(r6)
110001|010101|000000
cmp &DMEM_ADDR, 42(r6)
110001|010101|000000
cmp &DMEM_ADDR, &DMEM_ADDR
110001|010101|000000
dadd 1(r6), 1(r6)
110001|010101|000000
dadd 1(r6), 42(r6)
110001|010101|000000
dadd 1(r6), &DMEM_ADDR
110001|010101|000000
dadd 42(r6), 1(r6)
110001|010101|000000
dadd 42(r6), 42(r6)
110001|010101|000000
dadd 42(r6), &DMEM_ADDR
110001|010101|000000
dadd &DMEM_ADDR, 1(r6)
110001|010101|000000
dadd &DMEM_ADDR, 42(r6)
110001|010101|000000
dadd &DMEM_ADDR, &DMEM_ADDR
110001|010101|000000
bit 1(r6), 1(r6)
110001|010101|000000
bit 1(r6), 42(r6)
110001|010101|000000
bit 1(r6), &DMEM_ADDR
110001|010101|000000
bit 42(r6), 1(r6)
110001|010101|000000
bit 42(r6), 42(r6)
110001|010101|000000
bit 42(r6), &DMEM_ADDR
110001|010101|000000
bit &DMEM_ADDR, 1(r6)
110001|010101|000000
bit &DMEM_ADDR, 42(r6)
110001|010101|000000
bit &DMEM_ADDR, &DMEM_ADDR
110001|010101|000000
bic 1(r6), 1(r6)
110001|010101|000000
bic 1(r6), 42(r6)
110001|010101|000000
bic 1(r6), &DMEM_ADDR
110001|010101|000000
bic 42(r6), 1(r6)
110001|010101|000000
bic 42(r6), 42(r6)
110001|010101|000000
bic 42(r6), &DMEM_ADDR
110001|010101|000000
bic &DMEM_ADDR, 1(r6)
110001|010101|000000
bic &DMEM_ADDR, 42(r6)
110001|010101|000000
bic &DMEM_ADDR, &DMEM_ADDR
110001|010101|000000
bis 1(r6), 1(r6)
110001|010101|000000
bis 1(r6), 42(r6)
110001|010101|000000
bis 1(r6), &DMEM_ADDR
110001|010101|000000
bis 42(r6), 1(r6)
110001|010101|000000
bis 42(r6), 42(r6)
110001|010101|000000
bis 42(r6), &DMEM_ADDR
110001|010101|000000
bis &DMEM_ADDR, 1(r6)
110001|010101|000000
bis &DMEM_ADDR, 42(r6)
110001|010101|000000
bis &DMEM_ADDR, &DMEM_ADDR
110001|010101|000000
xor 1(r6), 1(r6)
110001|010101|000000
xor 1(r6), 42(r6)
110001|010101|000000
xor 1(r6), &DMEM_ADDR
110001|010101|000000
xor 42(r6), 1(r6)
110001|010101|000000
xor 42(r6), 42(r6)
110001|010101|000000
xor 42(r6), &DMEM_ADDR
110001|010101|000000
xor &DMEM_ADDR, 1(r6)
110001|010101|000000
xor &DMEM_ADDR, 42(r6)
110001|010101|000000
xor &DMEM_ADDR, &DMEM_ADDR
110001|010101|000000
and 1(r6), 1(r6)
110001|010101|000000
and 1(r6), 42(r6)
110001|010101|000000
and 1(r6), &DMEM_ADDR
110001|010101|000000
and 42(r6), 1(r6)
110001|010101|000000
and 42(r6), 42(r6)
110001|010101|000000
and 42(r6), &DMEM_ADDR
110001|010101|000000
and &DMEM_ADDR, 1(r6)
110001|010101|000000
and &DMEM_ADDR, 42(r6)
110001|010101|000000
and &DMEM_ADDR, &DMEM_ADDR
110001|010101|000000

###############################################################################
CLASS 25: 
###############################################################################

mov 1(r6), 1(r6)
110001|010001|000000
mov 1(r6), 42(r6)
110001|010001|000000
mov 1(r6), &DMEM_ADDR
110001|010001|000000
mov 42(r6), 1(r6)
110001|010001|000000
mov 42(r6), 42(r6)
110001|010001|000000
mov 42(r6), &DMEM_ADDR
110001|010001|000000
mov &DMEM_ADDR, 1(r6)
110001|010001|000000
mov &DMEM_ADDR, 42(r6)
110001|010001|000000
mov &DMEM_ADDR, &DMEM_ADDR
110001|010001|000000

###############################################################################
CLASS 26: 
###############################################################################

add 1(r6), 1(r5)
110001|010000|000101
add 1(r6), 42(r5)
110001|010000|000101
add 1(r6), &MMIO_ADDR
110001|010000|000101
add 42(r6), 1(r5)
110001|010000|000101
add 42(r6), 42(r5)
110001|010000|000101
add 42(r6), &MMIO_ADDR
110001|010000|000101
add &DMEM_ADDR, 1(r5)
110001|010000|000101
add &DMEM_ADDR, 42(r5)
110001|010000|000101
add &DMEM_ADDR, &MMIO_ADDR
110001|010000|000101
addc 1(r6), 1(r5)
110001|010000|000101
addc 1(r6), 42(r5)
110001|010000|000101
addc 1(r6), &MMIO_ADDR
110001|010000|000101
addc 42(r6), 1(r5)
110001|010000|000101
addc 42(r6), 42(r5)
110001|010000|000101
addc 42(r6), &MMIO_ADDR
110001|010000|000101
addc &DMEM_ADDR, 1(r5)
110001|010000|000101
addc &DMEM_ADDR, 42(r5)
110001|010000|000101
addc &DMEM_ADDR, &MMIO_ADDR
110001|010000|000101
sub 1(r6), 1(r5)
110001|010000|000101
sub 1(r6), 42(r5)
110001|010000|000101
sub 1(r6), &MMIO_ADDR
110001|010000|000101
sub 42(r6), 1(r5)
110001|010000|000101
sub 42(r6), 42(r5)
110001|010000|000101
sub 42(r6), &MMIO_ADDR
110001|010000|000101
sub &DMEM_ADDR, 1(r5)
110001|010000|000101
sub &DMEM_ADDR, 42(r5)
110001|010000|000101
sub &DMEM_ADDR, &MMIO_ADDR
110001|010000|000101
subc 1(r6), 1(r5)
110001|010000|000101
subc 1(r6), 42(r5)
110001|010000|000101
subc 1(r6), &MMIO_ADDR
110001|010000|000101
subc 42(r6), 1(r5)
110001|010000|000101
subc 42(r6), 42(r5)
110001|010000|000101
subc 42(r6), &MMIO_ADDR
110001|010000|000101
subc &DMEM_ADDR, 1(r5)
110001|010000|000101
subc &DMEM_ADDR, 42(r5)
110001|010000|000101
subc &DMEM_ADDR, &MMIO_ADDR
110001|010000|000101
cmp 1(r6), 1(r5)
110001|010000|000101
cmp 1(r6), 42(r5)
110001|010000|000101
cmp 1(r6), &MMIO_ADDR
110001|010000|000101
cmp 42(r6), 1(r5)
110001|010000|000101
cmp 42(r6), 42(r5)
110001|010000|000101
cmp 42(r6), &MMIO_ADDR
110001|010000|000101
cmp &DMEM_ADDR, 1(r5)
110001|010000|000101
cmp &DMEM_ADDR, 42(r5)
110001|010000|000101
cmp &DMEM_ADDR, &MMIO_ADDR
110001|010000|000101
dadd 1(r6), 1(r5)
110001|010000|000101
dadd 1(r6), 42(r5)
110001|010000|000101
dadd 1(r6), &MMIO_ADDR
110001|010000|000101
dadd 42(r6), 1(r5)
110001|010000|000101
dadd 42(r6), 42(r5)
110001|010000|000101
dadd 42(r6), &MMIO_ADDR
110001|010000|000101
dadd &DMEM_ADDR, 1(r5)
110001|010000|000101
dadd &DMEM_ADDR, 42(r5)
110001|010000|000101
dadd &DMEM_ADDR, &MMIO_ADDR
110001|010000|000101
bit 1(r6), 1(r5)
110001|010000|000101
bit 1(r6), 42(r5)
110001|010000|000101
bit 1(r6), &MMIO_ADDR
110001|010000|000101
bit 42(r6), 1(r5)
110001|010000|000101
bit 42(r6), 42(r5)
110001|010000|000101
bit 42(r6), &MMIO_ADDR
110001|010000|000101
bit &DMEM_ADDR, 1(r5)
110001|010000|000101
bit &DMEM_ADDR, 42(r5)
110001|010000|000101
bit &DMEM_ADDR, &MMIO_ADDR
110001|010000|000101
bic 1(r6), 1(r5)
110001|010000|000101
bic 1(r6), 42(r5)
110001|010000|000101
bic 1(r6), &MMIO_ADDR
110001|010000|000101
bic 42(r6), 1(r5)
110001|010000|000101
bic 42(r6), 42(r5)
110001|010000|000101
bic 42(r6), &MMIO_ADDR
110001|010000|000101
bic &DMEM_ADDR, 1(r5)
110001|010000|000101
bic &DMEM_ADDR, 42(r5)
110001|010000|000101
bic &DMEM_ADDR, &MMIO_ADDR
110001|010000|000101
bis 1(r6), 1(r5)
110001|010000|000101
bis 1(r6), 42(r5)
110001|010000|000101
bis 1(r6), &MMIO_ADDR
110001|010000|000101
bis 42(r6), 1(r5)
110001|010000|000101
bis 42(r6), 42(r5)
110001|010000|000101
bis 42(r6), &MMIO_ADDR
110001|010000|000101
bis &DMEM_ADDR, 1(r5)
110001|010000|000101
bis &DMEM_ADDR, 42(r5)
110001|010000|000101
bis &DMEM_ADDR, &MMIO_ADDR
110001|010000|000101
xor 1(r6), 1(r5)
110001|010000|000101
xor 1(r6), 42(r5)
110001|010000|000101
xor 1(r6), &MMIO_ADDR
110001|010000|000101
xor 42(r6), 1(r5)
110001|010000|000101
xor 42(r6), 42(r5)
110001|010000|000101
xor 42(r6), &MMIO_ADDR
110001|010000|000101
xor &DMEM_ADDR, 1(r5)
110001|010000|000101
xor &DMEM_ADDR, 42(r5)
110001|010000|000101
xor &DMEM_ADDR, &MMIO_ADDR
110001|010000|000101
and 1(r6), 1(r5)
110001|010000|000101
and 1(r6), 42(r5)
110001|010000|000101
and 1(r6), &MMIO_ADDR
110001|010000|000101
and 42(r6), 1(r5)
110001|010000|000101
and 42(r6), 42(r5)
110001|010000|000101
and 42(r6), &MMIO_ADDR
110001|010000|000101
and &DMEM_ADDR, 1(r5)
110001|010000|000101
and &DMEM_ADDR, 42(r5)
110001|010000|000101
and &DMEM_ADDR, &MMIO_ADDR
110001|010000|000101

###############################################################################
CLASS 27: 
###############################################################################

mov 1(r6), 1(r5)
110001|010000|000001
mov 1(r6), 42(r5)
110001|010000|000001
mov 1(r6), &MMIO_ADDR
110001|010000|000001
mov 42(r6), 1(r5)
110001|010000|000001
mov 42(r6), 42(r5)
110001|010000|000001
mov 42(r6), &MMIO_ADDR
110001|010000|000001
mov &DMEM_ADDR, 1(r5)
110001|010000|000001
mov &DMEM_ADDR, 42(r5)
110001|010000|000001
mov &DMEM_ADDR, &MMIO_ADDR
110001|010000|000001

###############################################################################
CLASS 28: 
###############################################################################

add 1(r5), 1(r6)
110001|000101|010000
add 1(r5), 42(r6)
110001|000101|010000
add 1(r5), &DMEM_ADDR
110001|000101|010000
add 42(r5), 1(r6)
110001|000101|010000
add 42(r5), 42(r6)
110001|000101|010000
add 42(r5), &DMEM_ADDR
110001|000101|010000
add &MMIO_ADDR, 1(r6)
110001|000101|010000
add &MMIO_ADDR, 42(r6)
110001|000101|010000
add &MMIO_ADDR, &DMEM_ADDR
110001|000101|010000
addc 1(r5), 1(r6)
110001|000101|010000
addc 1(r5), 42(r6)
110001|000101|010000
addc 1(r5), &DMEM_ADDR
110001|000101|010000
addc 42(r5), 1(r6)
110001|000101|010000
addc 42(r5), 42(r6)
110001|000101|010000
addc 42(r5), &DMEM_ADDR
110001|000101|010000
addc &MMIO_ADDR, 1(r6)
110001|000101|010000
addc &MMIO_ADDR, 42(r6)
110001|000101|010000
addc &MMIO_ADDR, &DMEM_ADDR
110001|000101|010000
sub 1(r5), 1(r6)
110001|000101|010000
sub 1(r5), 42(r6)
110001|000101|010000
sub 1(r5), &DMEM_ADDR
110001|000101|010000
sub 42(r5), 1(r6)
110001|000101|010000
sub 42(r5), 42(r6)
110001|000101|010000
sub 42(r5), &DMEM_ADDR
110001|000101|010000
sub &MMIO_ADDR, 1(r6)
110001|000101|010000
sub &MMIO_ADDR, 42(r6)
110001|000101|010000
sub &MMIO_ADDR, &DMEM_ADDR
110001|000101|010000
subc 1(r5), 1(r6)
110001|000101|010000
subc 1(r5), 42(r6)
110001|000101|010000
subc 1(r5), &DMEM_ADDR
110001|000101|010000
subc 42(r5), 1(r6)
110001|000101|010000
subc 42(r5), 42(r6)
110001|000101|010000
subc 42(r5), &DMEM_ADDR
110001|000101|010000
subc &MMIO_ADDR, 1(r6)
110001|000101|010000
subc &MMIO_ADDR, 42(r6)
110001|000101|010000
subc &MMIO_ADDR, &DMEM_ADDR
110001|000101|010000
cmp 1(r5), 1(r6)
110001|000101|010000
cmp 1(r5), 42(r6)
110001|000101|010000
cmp 1(r5), &DMEM_ADDR
110001|000101|010000
cmp 42(r5), 1(r6)
110001|000101|010000
cmp 42(r5), 42(r6)
110001|000101|010000
cmp 42(r5), &DMEM_ADDR
110001|000101|010000
cmp &MMIO_ADDR, 1(r6)
110001|000101|010000
cmp &MMIO_ADDR, 42(r6)
110001|000101|010000
cmp &MMIO_ADDR, &DMEM_ADDR
110001|000101|010000
dadd 1(r5), 1(r6)
110001|000101|010000
dadd 1(r5), 42(r6)
110001|000101|010000
dadd 1(r5), &DMEM_ADDR
110001|000101|010000
dadd 42(r5), 1(r6)
110001|000101|010000
dadd 42(r5), 42(r6)
110001|000101|010000
dadd 42(r5), &DMEM_ADDR
110001|000101|010000
dadd &MMIO_ADDR, 1(r6)
110001|000101|010000
dadd &MMIO_ADDR, 42(r6)
110001|000101|010000
dadd &MMIO_ADDR, &DMEM_ADDR
110001|000101|010000
bit 1(r5), 1(r6)
110001|000101|010000
bit 1(r5), 42(r6)
110001|000101|010000
bit 1(r5), &DMEM_ADDR
110001|000101|010000
bit 42(r5), 1(r6)
110001|000101|010000
bit 42(r5), 42(r6)
110001|000101|010000
bit 42(r5), &DMEM_ADDR
110001|000101|010000
bit &MMIO_ADDR, 1(r6)
110001|000101|010000
bit &MMIO_ADDR, 42(r6)
110001|000101|010000
bit &MMIO_ADDR, &DMEM_ADDR
110001|000101|010000
bic 1(r5), 1(r6)
110001|000101|010000
bic 1(r5), 42(r6)
110001|000101|010000
bic 1(r5), &DMEM_ADDR
110001|000101|010000
bic 42(r5), 1(r6)
110001|000101|010000
bic 42(r5), 42(r6)
110001|000101|010000
bic 42(r5), &DMEM_ADDR
110001|000101|010000
bic &MMIO_ADDR, 1(r6)
110001|000101|010000
bic &MMIO_ADDR, 42(r6)
110001|000101|010000
bic &MMIO_ADDR, &DMEM_ADDR
110001|000101|010000
bis 1(r5), 1(r6)
110001|000101|010000
bis 1(r5), 42(r6)
110001|000101|010000
bis 1(r5), &DMEM_ADDR
110001|000101|010000
bis 42(r5), 1(r6)
110001|000101|010000
bis 42(r5), 42(r6)
110001|000101|010000
bis 42(r5), &DMEM_ADDR
110001|000101|010000
bis &MMIO_ADDR, 1(r6)
110001|000101|010000
bis &MMIO_ADDR, 42(r6)
110001|000101|010000
bis &MMIO_ADDR, &DMEM_ADDR
110001|000101|010000
xor 1(r5), 1(r6)
110001|000101|010000
xor 1(r5), 42(r6)
110001|000101|010000
xor 1(r5), &DMEM_ADDR
110001|000101|010000
xor 42(r5), 1(r6)
110001|000101|010000
xor 42(r5), 42(r6)
110001|000101|010000
xor 42(r5), &DMEM_ADDR
110001|000101|010000
xor &MMIO_ADDR, 1(r6)
110001|000101|010000
xor &MMIO_ADDR, 42(r6)
110001|000101|010000
xor &MMIO_ADDR, &DMEM_ADDR
110001|000101|010000
and 1(r5), 1(r6)
110001|000101|010000
and 1(r5), 42(r6)
110001|000101|010000
and 1(r5), &DMEM_ADDR
110001|000101|010000
and 42(r5), 1(r6)
110001|000101|010000
and 42(r5), 42(r6)
110001|000101|010000
and 42(r5), &DMEM_ADDR
110001|000101|010000
and &MMIO_ADDR, 1(r6)
110001|000101|010000
and &MMIO_ADDR, 42(r6)
110001|000101|010000
and &MMIO_ADDR, &DMEM_ADDR
110001|000101|010000

###############################################################################
CLASS 29: 
###############################################################################

mov 1(r5), 1(r6)
110001|000001|010000
mov 1(r5), 42(r6)
110001|000001|010000
mov 1(r5), &DMEM_ADDR
110001|000001|010000
mov 42(r5), 1(r6)
110001|000001|010000
mov 42(r5), 42(r6)
110001|000001|010000
mov 42(r5), &DMEM_ADDR
110001|000001|010000
mov &MMIO_ADDR, 1(r6)
110001|000001|010000
mov &MMIO_ADDR, 42(r6)
110001|000001|010000
mov &MMIO_ADDR, &DMEM_ADDR
110001|000001|010000

###############################################################################
CLASS 30: 
###############################################################################

add 1(r5), 1(r5)
110001|000000|010101
add 1(r5), 42(r5)
110001|000000|010101
add 1(r5), &MMIO_ADDR
110001|000000|010101
add 42(r5), 1(r5)
110001|000000|010101
add 42(r5), 42(r5)
110001|000000|010101
add 42(r5), &MMIO_ADDR
110001|000000|010101
add &MMIO_ADDR, 1(r5)
110001|000000|010101
add &MMIO_ADDR, 42(r5)
110001|000000|010101
add &MMIO_ADDR, &MMIO_ADDR
110001|000000|010101
addc 1(r5), 1(r5)
110001|000000|010101
addc 1(r5), 42(r5)
110001|000000|010101
addc 1(r5), &MMIO_ADDR
110001|000000|010101
addc 42(r5), 1(r5)
110001|000000|010101
addc 42(r5), 42(r5)
110001|000000|010101
addc 42(r5), &MMIO_ADDR
110001|000000|010101
addc &MMIO_ADDR, 1(r5)
110001|000000|010101
addc &MMIO_ADDR, 42(r5)
110001|000000|010101
addc &MMIO_ADDR, &MMIO_ADDR
110001|000000|010101
sub 1(r5), 1(r5)
110001|000000|010101
sub 1(r5), 42(r5)
110001|000000|010101
sub 1(r5), &MMIO_ADDR
110001|000000|010101
sub 42(r5), 1(r5)
110001|000000|010101
sub 42(r5), 42(r5)
110001|000000|010101
sub 42(r5), &MMIO_ADDR
110001|000000|010101
sub &MMIO_ADDR, 1(r5)
110001|000000|010101
sub &MMIO_ADDR, 42(r5)
110001|000000|010101
sub &MMIO_ADDR, &MMIO_ADDR
110001|000000|010101
subc 1(r5), 1(r5)
110001|000000|010101
subc 1(r5), 42(r5)
110001|000000|010101
subc 1(r5), &MMIO_ADDR
110001|000000|010101
subc 42(r5), 1(r5)
110001|000000|010101
subc 42(r5), 42(r5)
110001|000000|010101
subc 42(r5), &MMIO_ADDR
110001|000000|010101
subc &MMIO_ADDR, 1(r5)
110001|000000|010101
subc &MMIO_ADDR, 42(r5)
110001|000000|010101
subc &MMIO_ADDR, &MMIO_ADDR
110001|000000|010101
cmp 1(r5), 1(r5)
110001|000000|010101
cmp 1(r5), 42(r5)
110001|000000|010101
cmp 1(r5), &MMIO_ADDR
110001|000000|010101
cmp 42(r5), 1(r5)
110001|000000|010101
cmp 42(r5), 42(r5)
110001|000000|010101
cmp 42(r5), &MMIO_ADDR
110001|000000|010101
cmp &MMIO_ADDR, 1(r5)
110001|000000|010101
cmp &MMIO_ADDR, 42(r5)
110001|000000|010101
cmp &MMIO_ADDR, &MMIO_ADDR
110001|000000|010101
dadd 1(r5), 1(r5)
110001|000000|010101
dadd 1(r5), 42(r5)
110001|000000|010101
dadd 1(r5), &MMIO_ADDR
110001|000000|010101
dadd 42(r5), 1(r5)
110001|000000|010101
dadd 42(r5), 42(r5)
110001|000000|010101
dadd 42(r5), &MMIO_ADDR
110001|000000|010101
dadd &MMIO_ADDR, 1(r5)
110001|000000|010101
dadd &MMIO_ADDR, 42(r5)
110001|000000|010101
dadd &MMIO_ADDR, &MMIO_ADDR
110001|000000|010101
bit 1(r5), 1(r5)
110001|000000|010101
bit 1(r5), 42(r5)
110001|000000|010101
bit 1(r5), &MMIO_ADDR
110001|000000|010101
bit 42(r5), 1(r5)
110001|000000|010101
bit 42(r5), 42(r5)
110001|000000|010101
bit 42(r5), &MMIO_ADDR
110001|000000|010101
bit &MMIO_ADDR, 1(r5)
110001|000000|010101
bit &MMIO_ADDR, 42(r5)
110001|000000|010101
bit &MMIO_ADDR, &MMIO_ADDR
110001|000000|010101
bic 1(r5), 1(r5)
110001|000000|010101
bic 1(r5), 42(r5)
110001|000000|010101
bic 1(r5), &MMIO_ADDR
110001|000000|010101
bic 42(r5), 1(r5)
110001|000000|010101
bic 42(r5), 42(r5)
110001|000000|010101
bic 42(r5), &MMIO_ADDR
110001|000000|010101
bic &MMIO_ADDR, 1(r5)
110001|000000|010101
bic &MMIO_ADDR, 42(r5)
110001|000000|010101
bic &MMIO_ADDR, &MMIO_ADDR
110001|000000|010101
bis 1(r5), 1(r5)
110001|000000|010101
bis 1(r5), 42(r5)
110001|000000|010101
bis 1(r5), &MMIO_ADDR
110001|000000|010101
bis 42(r5), 1(r5)
110001|000000|010101
bis 42(r5), 42(r5)
110001|000000|010101
bis 42(r5), &MMIO_ADDR
110001|000000|010101
bis &MMIO_ADDR, 1(r5)
110001|000000|010101
bis &MMIO_ADDR, 42(r5)
110001|000000|010101
bis &MMIO_ADDR, &MMIO_ADDR
110001|000000|010101
xor 1(r5), 1(r5)
110001|000000|010101
xor 1(r5), 42(r5)
110001|000000|010101
xor 1(r5), &MMIO_ADDR
110001|000000|010101
xor 42(r5), 1(r5)
110001|000000|010101
xor 42(r5), 42(r5)
110001|000000|010101
xor 42(r5), &MMIO_ADDR
110001|000000|010101
xor &MMIO_ADDR, 1(r5)
110001|000000|010101
xor &MMIO_ADDR, 42(r5)
110001|000000|010101
xor &MMIO_ADDR, &MMIO_ADDR
110001|000000|010101
and 1(r5), 1(r5)
110001|000000|010101
and 1(r5), 42(r5)
110001|000000|010101
and 1(r5), &MMIO_ADDR
110001|000000|010101
and 42(r5), 1(r5)
110001|000000|010101
and 42(r5), 42(r5)
110001|000000|010101
and 42(r5), &MMIO_ADDR
110001|000000|010101
and &MMIO_ADDR, 1(r5)
110001|000000|010101
and &MMIO_ADDR, 42(r5)
110001|000000|010101
and &MMIO_ADDR, &MMIO_ADDR
110001|000000|010101

###############################################################################
CLASS 31: 
###############################################################################

mov 1(r5), 1(r5)
110001|000000|010001
mov 1(r5), 42(r5)
110001|000000|010001
mov 1(r5), &MMIO_ADDR
110001|000000|010001
mov 42(r5), 1(r5)
110001|000000|010001
mov 42(r5), 42(r5)
110001|000000|010001
mov 42(r5), &MMIO_ADDR
110001|000000|010001
mov &MMIO_ADDR, 1(r5)
110001|000000|010001
mov &MMIO_ADDR, 42(r5)
110001|000000|010001
mov &MMIO_ADDR, &MMIO_ADDR
110001|000000|010001

###############################################################################
CLASS 32: 
###############################################################################

mov 1(r6), 1(r7)
1100011|0100000|0000000
mov 1(r6), 42(r7)
1100011|0100000|0000000
mov 1(r6), MMIO_ADDR
1100011|0100000|0000000
mov 1(r6), DMEM_ADDR
1100011|0100000|0000000
mov 1(r6), PMEM_ADDR
1100011|0100000|0000000
mov 1(r6), &PMEM_ADDR
1100011|0100000|0000000
mov 42(r6), 1(r7)
1100011|0100000|0000000
mov 42(r6), 42(r7)
1100011|0100000|0000000
mov 42(r6), MMIO_ADDR
1100011|0100000|0000000
mov 42(r6), DMEM_ADDR
1100011|0100000|0000000
mov 42(r6), PMEM_ADDR
1100011|0100000|0000000
mov 42(r6), &PMEM_ADDR
1100011|0100000|0000000
mov &DMEM_ADDR, 1(r7)
1100011|0100000|0000000
mov &DMEM_ADDR, 42(r7)
1100011|0100000|0000000
mov &DMEM_ADDR, MMIO_ADDR
1100011|0100000|0000000
mov &DMEM_ADDR, DMEM_ADDR
1100011|0100000|0000000
mov &DMEM_ADDR, PMEM_ADDR
1100011|0100000|0000000
mov &DMEM_ADDR, &PMEM_ADDR
1100011|0100000|0000000

###############################################################################
CLASS 33: 
###############################################################################

mov 1(r5), 1(r7)
1100011|0000000|0100000
mov 1(r5), 42(r7)
1100011|0000000|0100000
mov 1(r5), MMIO_ADDR
1100011|0000000|0100000
mov 1(r5), DMEM_ADDR
1100011|0000000|0100000
mov 1(r5), PMEM_ADDR
1100011|0000000|0100000
mov 1(r5), &PMEM_ADDR
1100011|0000000|0100000
mov 42(r5), 1(r7)
1100011|0000000|0100000
mov 42(r5), 42(r7)
1100011|0000000|0100000
mov 42(r5), MMIO_ADDR
1100011|0000000|0100000
mov 42(r5), DMEM_ADDR
1100011|0000000|0100000
mov 42(r5), PMEM_ADDR
1100011|0000000|0100000
mov 42(r5), &PMEM_ADDR
1100011|0000000|0100000
mov &MMIO_ADDR, 1(r7)
1100011|0000000|0100000
mov &MMIO_ADDR, 42(r7)
1100011|0000000|0100000
mov &MMIO_ADDR, MMIO_ADDR
1100011|0000000|0100000
mov &MMIO_ADDR, DMEM_ADDR
1100011|0000000|0100000
mov &MMIO_ADDR, PMEM_ADDR
1100011|0000000|0100000
mov &MMIO_ADDR, &PMEM_ADDR
1100011|0000000|0100000

###############################################################################
CLASS 34: 
###############################################################################

mov 1(r6), r10
101|010|000
mov 42(r6), r10
101|010|000
mov &DMEM_ADDR, r10
101|010|000
add 1(r6), r10
101|010|000
add 42(r6), r10
101|010|000
add &DMEM_ADDR, r10
101|010|000
addc 1(r6), r10
101|010|000
addc 42(r6), r10
101|010|000
addc &DMEM_ADDR, r10
101|010|000
sub 1(r6), r10
101|010|000
sub 42(r6), r10
101|010|000
sub &DMEM_ADDR, r10
101|010|000
subc 1(r6), r10
101|010|000
subc 42(r6), r10
101|010|000
subc &DMEM_ADDR, r10
101|010|000
cmp 1(r6), r10
101|010|000
cmp 42(r6), r10
101|010|000
cmp &DMEM_ADDR, r10
101|010|000
dadd 1(r6), r10
101|010|000
dadd 42(r6), r10
101|010|000
dadd &DMEM_ADDR, r10
101|010|000
bit 1(r6), r10
101|010|000
bit 42(r6), r10
101|010|000
bit &DMEM_ADDR, r10
101|010|000
bic 1(r6), r10
101|010|000
bic 42(r6), r10
101|010|000
bic &DMEM_ADDR, r10
101|010|000
bis 1(r6), r10
101|010|000
bis 42(r6), r10
101|010|000
bis &DMEM_ADDR, r10
101|010|000
xor 1(r6), r10
101|010|000
xor 42(r6), r10
101|010|000
xor &DMEM_ADDR, r10
101|010|000
and 1(r6), r10
101|010|000
and 42(r6), r10
101|010|000
and &DMEM_ADDR, r10
101|010|000

###############################################################################
CLASS 35: 
###############################################################################

mov 1(r5), r10
101|000|010
mov 42(r5), r10
101|000|010
mov &MMIO_ADDR, r10
101|000|010
add 1(r5), r10
101|000|010
add 42(r5), r10
101|000|010
add &MMIO_ADDR, r10
101|000|010
addc 1(r5), r10
101|000|010
addc 42(r5), r10
101|000|010
addc &MMIO_ADDR, r10
101|000|010
sub 1(r5), r10
101|000|010
sub 42(r5), r10
101|000|010
sub &MMIO_ADDR, r10
101|000|010
subc 1(r5), r10
101|000|010
subc 42(r5), r10
101|000|010
subc &MMIO_ADDR, r10
101|000|010
cmp 1(r5), r10
101|000|010
cmp 42(r5), r10
101|000|010
cmp &MMIO_ADDR, r10
101|000|010
dadd 1(r5), r10
101|000|010
dadd 42(r5), r10
101|000|010
dadd &MMIO_ADDR, r10
101|000|010
bit 1(r5), r10
101|000|010
bit 42(r5), r10
101|000|010
bit &MMIO_ADDR, r10
101|000|010
bic 1(r5), r10
101|000|010
bic 42(r5), r10
101|000|010
bic &MMIO_ADDR, r10
101|000|010
bis 1(r5), r10
101|000|010
bis 42(r5), r10
101|000|010
bis &MMIO_ADDR, r10
101|000|010
xor 1(r5), r10
101|000|010
xor 42(r5), r10
101|000|010
xor &MMIO_ADDR, r10
101|000|010
and 1(r5), r10
101|000|010
and 42(r5), r10
101|000|010
and &MMIO_ADDR, r10
101|000|010

###############################################################################
CLASS 36: 
###############################################################################

rrc @r7
101|000|000
rrc @r7+
101|000|000
rrc #0x42
101|000|000
rra @r7
101|000|000
rra @r7+
101|000|000
rra #0x42
101|000|000
swpb @r7
101|000|000
swpb @r7+
101|000|000
swpb #0x42
101|000|000
sxt @r7
101|000|000
sxt @r7+
101|000|000
sxt #0x42
101|000|000

###############################################################################
CLASS 37: 
###############################################################################

cmp @r6, 1(r7)
10101|10000|00000
cmp @r6, 42(r7)
10101|10000|00000
cmp @r6, MMIO_ADDR
10101|10000|00000
cmp @r6, DMEM_ADDR
10101|10000|00000
cmp @r6, PMEM_ADDR
10101|10000|00000
cmp @r6, &PMEM_ADDR
10101|10000|00000
cmp @r6+, 1(r7)
10101|10000|00000
cmp @r6+, 42(r7)
10101|10000|00000
cmp @r6+, MMIO_ADDR
10101|10000|00000
cmp @r6+, DMEM_ADDR
10101|10000|00000
cmp @r6+, PMEM_ADDR
10101|10000|00000
cmp @r6+, &PMEM_ADDR
10101|10000|00000
bit @r6, 1(r7)
10101|10000|00000
bit @r6, 42(r7)
10101|10000|00000
bit @r6, MMIO_ADDR
10101|10000|00000
bit @r6, DMEM_ADDR
10101|10000|00000
bit @r6, PMEM_ADDR
10101|10000|00000
bit @r6, &PMEM_ADDR
10101|10000|00000
bit @r6+, 1(r7)
10101|10000|00000
bit @r6+, 42(r7)
10101|10000|00000
bit @r6+, MMIO_ADDR
10101|10000|00000
bit @r6+, DMEM_ADDR
10101|10000|00000
bit @r6+, PMEM_ADDR
10101|10000|00000
bit @r6+, &PMEM_ADDR
10101|10000|00000

###############################################################################
CLASS 38: 
###############################################################################

cmp @r5, 1(r7)
10101|00000|10000
cmp @r5, 42(r7)
10101|00000|10000
cmp @r5, MMIO_ADDR
10101|00000|10000
cmp @r5, DMEM_ADDR
10101|00000|10000
cmp @r5, PMEM_ADDR
10101|00000|10000
cmp @r5, &PMEM_ADDR
10101|00000|10000
cmp @r5+, 1(r7)
10101|00000|10000
cmp @r5+, 42(r7)
10101|00000|10000
cmp @r5+, MMIO_ADDR
10101|00000|10000
cmp @r5+, DMEM_ADDR
10101|00000|10000
cmp @r5+, PMEM_ADDR
10101|00000|10000
cmp @r5+, &PMEM_ADDR
10101|00000|10000
bit @r5, 1(r7)
10101|00000|10000
bit @r5, 42(r7)
10101|00000|10000
bit @r5, MMIO_ADDR
10101|00000|10000
bit @r5, DMEM_ADDR
10101|00000|10000
bit @r5, PMEM_ADDR
10101|00000|10000
bit @r5, &PMEM_ADDR
10101|00000|10000
bit @r5+, 1(r7)
10101|00000|10000
bit @r5+, 42(r7)
10101|00000|10000
bit @r5+, MMIO_ADDR
10101|00000|10000
bit @r5+, DMEM_ADDR
10101|00000|10000
bit @r5+, PMEM_ADDR
10101|00000|10000
bit @r5+, &PMEM_ADDR
10101|00000|10000

###############################################################################
CLASS 39: 
###############################################################################

add @r6, 1(r7)
101011|100000|000000
add @r6, 42(r7)
101011|100000|000000
add @r6, MMIO_ADDR
101011|100000|000000
add @r6, DMEM_ADDR
101011|100000|000000
add @r6, PMEM_ADDR
101011|100000|000000
add @r6, &PMEM_ADDR
101011|100000|000000
add @r6+, 1(r7)
101011|100000|000000
add @r6+, 42(r7)
101011|100000|000000
add @r6+, MMIO_ADDR
101011|100000|000000
add @r6+, DMEM_ADDR
101011|100000|000000
add @r6+, PMEM_ADDR
101011|100000|000000
add @r6+, &PMEM_ADDR
101011|100000|000000
addc @r6, 1(r7)
101011|100000|000000
addc @r6, 42(r7)
101011|100000|000000
addc @r6, MMIO_ADDR
101011|100000|000000
addc @r6, DMEM_ADDR
101011|100000|000000
addc @r6, PMEM_ADDR
101011|100000|000000
addc @r6, &PMEM_ADDR
101011|100000|000000
addc @r6+, 1(r7)
101011|100000|000000
addc @r6+, 42(r7)
101011|100000|000000
addc @r6+, MMIO_ADDR
101011|100000|000000
addc @r6+, DMEM_ADDR
101011|100000|000000
addc @r6+, PMEM_ADDR
101011|100000|000000
addc @r6+, &PMEM_ADDR
101011|100000|000000
sub @r6, 1(r7)
101011|100000|000000
sub @r6, 42(r7)
101011|100000|000000
sub @r6, MMIO_ADDR
101011|100000|000000
sub @r6, DMEM_ADDR
101011|100000|000000
sub @r6, PMEM_ADDR
101011|100000|000000
sub @r6, &PMEM_ADDR
101011|100000|000000
sub @r6+, 1(r7)
101011|100000|000000
sub @r6+, 42(r7)
101011|100000|000000
sub @r6+, MMIO_ADDR
101011|100000|000000
sub @r6+, DMEM_ADDR
101011|100000|000000
sub @r6+, PMEM_ADDR
101011|100000|000000
sub @r6+, &PMEM_ADDR
101011|100000|000000
subc @r6, 1(r7)
101011|100000|000000
subc @r6, 42(r7)
101011|100000|000000
subc @r6, MMIO_ADDR
101011|100000|000000
subc @r6, DMEM_ADDR
101011|100000|000000
subc @r6, PMEM_ADDR
101011|100000|000000
subc @r6, &PMEM_ADDR
101011|100000|000000
subc @r6+, 1(r7)
101011|100000|000000
subc @r6+, 42(r7)
101011|100000|000000
subc @r6+, MMIO_ADDR
101011|100000|000000
subc @r6+, DMEM_ADDR
101011|100000|000000
subc @r6+, PMEM_ADDR
101011|100000|000000
subc @r6+, &PMEM_ADDR
101011|100000|000000
dadd @r6, 1(r7)
101011|100000|000000
dadd @r6, 42(r7)
101011|100000|000000
dadd @r6, MMIO_ADDR
101011|100000|000000
dadd @r6, DMEM_ADDR
101011|100000|000000
dadd @r6, PMEM_ADDR
101011|100000|000000
dadd @r6, &PMEM_ADDR
101011|100000|000000
dadd @r6+, 1(r7)
101011|100000|000000
dadd @r6+, 42(r7)
101011|100000|000000
dadd @r6+, MMIO_ADDR
101011|100000|000000
dadd @r6+, DMEM_ADDR
101011|100000|000000
dadd @r6+, PMEM_ADDR
101011|100000|000000
dadd @r6+, &PMEM_ADDR
101011|100000|000000
bic @r6, 1(r7)
101011|100000|000000
bic @r6, 42(r7)
101011|100000|000000
bic @r6, MMIO_ADDR
101011|100000|000000
bic @r6, DMEM_ADDR
101011|100000|000000
bic @r6, PMEM_ADDR
101011|100000|000000
bic @r6, &PMEM_ADDR
101011|100000|000000
bic @r6+, 1(r7)
101011|100000|000000
bic @r6+, 42(r7)
101011|100000|000000
bic @r6+, MMIO_ADDR
101011|100000|000000
bic @r6+, DMEM_ADDR
101011|100000|000000
bic @r6+, PMEM_ADDR
101011|100000|000000
bic @r6+, &PMEM_ADDR
101011|100000|000000
bis @r6, 1(r7)
101011|100000|000000
bis @r6, 42(r7)
101011|100000|000000
bis @r6, MMIO_ADDR
101011|100000|000000
bis @r6, DMEM_ADDR
101011|100000|000000
bis @r6, PMEM_ADDR
101011|100000|000000
bis @r6, &PMEM_ADDR
101011|100000|000000
bis @r6+, 1(r7)
101011|100000|000000
bis @r6+, 42(r7)
101011|100000|000000
bis @r6+, MMIO_ADDR
101011|100000|000000
bis @r6+, DMEM_ADDR
101011|100000|000000
bis @r6+, PMEM_ADDR
101011|100000|000000
bis @r6+, &PMEM_ADDR
101011|100000|000000
xor @r6, 1(r7)
101011|100000|000000
xor @r6, 42(r7)
101011|100000|000000
xor @r6, MMIO_ADDR
101011|100000|000000
xor @r6, DMEM_ADDR
101011|100000|000000
xor @r6, PMEM_ADDR
101011|100000|000000
xor @r6, &PMEM_ADDR
101011|100000|000000
xor @r6+, 1(r7)
101011|100000|000000
xor @r6+, 42(r7)
101011|100000|000000
xor @r6+, MMIO_ADDR
101011|100000|000000
xor @r6+, DMEM_ADDR
101011|100000|000000
xor @r6+, PMEM_ADDR
101011|100000|000000
xor @r6+, &PMEM_ADDR
101011|100000|000000
and @r6, 1(r7)
101011|100000|000000
and @r6, 42(r7)
101011|100000|000000
and @r6, MMIO_ADDR
101011|100000|000000
and @r6, DMEM_ADDR
101011|100000|000000
and @r6, PMEM_ADDR
101011|100000|000000
and @r6, &PMEM_ADDR
101011|100000|000000
and @r6+, 1(r7)
101011|100000|000000
and @r6+, 42(r7)
101011|100000|000000
and @r6+, MMIO_ADDR
101011|100000|000000
and @r6+, DMEM_ADDR
101011|100000|000000
and @r6+, PMEM_ADDR
101011|100000|000000
and @r6+, &PMEM_ADDR
101011|100000|000000

###############################################################################
CLASS 40:
###############################################################################

add @r5, 1(r7)
101011|000000|100000
add @r5, 42(r7)
101011|000000|100000
add @r5, MMIO_ADDR
101011|000000|100000
add @r5, DMEM_ADDR
101011|000000|100000
add @r5, PMEM_ADDR
101011|000000|100000
add @r5, &PMEM_ADDR
101011|000000|100000
add @r5+, 1(r7)
101011|000000|100000
add @r5+, 42(r7)
101011|000000|100000
add @r5+, MMIO_ADDR
101011|000000|100000
add @r5+, DMEM_ADDR
101011|000000|100000
add @r5+, PMEM_ADDR
101011|000000|100000
add @r5+, &PMEM_ADDR
101011|000000|100000
addc @r5, 1(r7)
101011|000000|100000
addc @r5, 42(r7)
101011|000000|100000
addc @r5, MMIO_ADDR
101011|000000|100000
addc @r5, DMEM_ADDR
101011|000000|100000
addc @r5, PMEM_ADDR
101011|000000|100000
addc @r5, &PMEM_ADDR
101011|000000|100000
addc @r5+, 1(r7)
101011|000000|100000
addc @r5+, 42(r7)
101011|000000|100000
addc @r5+, MMIO_ADDR
101011|000000|100000
addc @r5+, DMEM_ADDR
101011|000000|100000
addc @r5+, PMEM_ADDR
101011|000000|100000
addc @r5+, &PMEM_ADDR
101011|000000|100000
sub @r5, 1(r7)
101011|000000|100000
sub @r5, 42(r7)
101011|000000|100000
sub @r5, MMIO_ADDR
101011|000000|100000
sub @r5, DMEM_ADDR
101011|000000|100000
sub @r5, PMEM_ADDR
101011|000000|100000
sub @r5, &PMEM_ADDR
101011|000000|100000
sub @r5+, 1(r7)
101011|000000|100000
sub @r5+, 42(r7)
101011|000000|100000
sub @r5+, MMIO_ADDR
101011|000000|100000
sub @r5+, DMEM_ADDR
101011|000000|100000
sub @r5+, PMEM_ADDR
101011|000000|100000
sub @r5+, &PMEM_ADDR
101011|000000|100000
subc @r5, 1(r7)
101011|000000|100000
subc @r5, 42(r7)
101011|000000|100000
subc @r5, MMIO_ADDR
101011|000000|100000
subc @r5, DMEM_ADDR
101011|000000|100000
subc @r5, PMEM_ADDR
101011|000000|100000
subc @r5, &PMEM_ADDR
101011|000000|100000
subc @r5+, 1(r7)
101011|000000|100000
subc @r5+, 42(r7)
101011|000000|100000
subc @r5+, MMIO_ADDR
101011|000000|100000
subc @r5+, DMEM_ADDR
101011|000000|100000
subc @r5+, PMEM_ADDR
101011|000000|100000
subc @r5+, &PMEM_ADDR
101011|000000|100000
dadd @r5, 1(r7)
101011|000000|100000
dadd @r5, 42(r7)
101011|000000|100000
dadd @r5, MMIO_ADDR
101011|000000|100000
dadd @r5, DMEM_ADDR
101011|000000|100000
dadd @r5, PMEM_ADDR
101011|000000|100000
dadd @r5, &PMEM_ADDR
101011|000000|100000
dadd @r5+, 1(r7)
101011|000000|100000
dadd @r5+, 42(r7)
101011|000000|100000
dadd @r5+, MMIO_ADDR
101011|000000|100000
dadd @r5+, DMEM_ADDR
101011|000000|100000
dadd @r5+, PMEM_ADDR
101011|000000|100000
dadd @r5+, &PMEM_ADDR
101011|000000|100000
bic @r5, 1(r7)
101011|000000|100000
bic @r5, 42(r7)
101011|000000|100000
bic @r5, MMIO_ADDR
101011|000000|100000
bic @r5, DMEM_ADDR
101011|000000|100000
bic @r5, PMEM_ADDR
101011|000000|100000
bic @r5, &PMEM_ADDR
101011|000000|100000
bic @r5+, 1(r7)
101011|000000|100000
bic @r5+, 42(r7)
101011|000000|100000
bic @r5+, MMIO_ADDR
101011|000000|100000
bic @r5+, DMEM_ADDR
101011|000000|100000
bic @r5+, PMEM_ADDR
101011|000000|100000
bic @r5+, &PMEM_ADDR
101011|000000|100000
bis @r5, 1(r7)
101011|000000|100000
bis @r5, 42(r7)
101011|000000|100000
bis @r5, MMIO_ADDR
101011|000000|100000
bis @r5, DMEM_ADDR
101011|000000|100000
bis @r5, PMEM_ADDR
101011|000000|100000
bis @r5, &PMEM_ADDR
101011|000000|100000
bis @r5+, 1(r7)
101011|000000|100000
bis @r5+, 42(r7)
101011|000000|100000
bis @r5+, MMIO_ADDR
101011|000000|100000
bis @r5+, DMEM_ADDR
101011|000000|100000
bis @r5+, PMEM_ADDR
101011|000000|100000
bis @r5+, &PMEM_ADDR
101011|000000|100000
xor @r5, 1(r7)
101011|000000|100000
xor @r5, 42(r7)
101011|000000|100000
xor @r5, MMIO_ADDR
101011|000000|100000
xor @r5, DMEM_ADDR
101011|000000|100000
xor @r5, PMEM_ADDR
101011|000000|100000
xor @r5, &PMEM_ADDR
101011|000000|100000
xor @r5+, 1(r7)
101011|000000|100000
xor @r5+, 42(r7)
101011|000000|100000
xor @r5+, MMIO_ADDR
101011|000000|100000
xor @r5+, DMEM_ADDR
101011|000000|100000
xor @r5+, PMEM_ADDR
101011|000000|100000
xor @r5+, &PMEM_ADDR
101011|000000|100000
and @r5, 1(r7)
101011|000000|100000
and @r5, 42(r7)
101011|000000|100000
and @r5, MMIO_ADDR
101011|000000|100000
and @r5, DMEM_ADDR
101011|000000|100000
and @r5, PMEM_ADDR
101011|000000|100000
and @r5, &PMEM_ADDR
101011|000000|100000
and @r5+, 1(r7)
101011|000000|100000
and @r5+, 42(r7)
101011|000000|100000
and @r5+, MMIO_ADDR
101011|000000|100000
and @r5+, DMEM_ADDR
101011|000000|100000
and @r5+, PMEM_ADDR
101011|000000|100000
and @r5+, &PMEM_ADDR
101011|000000|100000

###############################################################################
CLASS 41:
###############################################################################

rrc 1(r6)
1001|0101|0000
rrc 42(r6)
1001|0101|0000
rrc &DMEM_ADDR
1001|0101|0000
rra 1(r6)
1001|0101|0000
rra 42(r6)
1001|0101|0000
rra &DMEM_ADDR
1001|0101|0000
swpb 1(r6)
1001|0101|0000
swpb 42(r6)
1001|0101|0000
swpb &DMEM_ADDR
1001|0101|0000
sxt 1(r6)
1001|0101|0000
sxt 42(r6)
1001|0101|0000
sxt &DMEM_ADDR
1001|0101|0000
rrc 1(r6)
1001|0101|0000
rrc 42(r6)
1001|0101|0000
rrc &DMEM_ADDR
1001|0101|0000
rra 1(r6)
1001|0101|0000
rra 42(r6)
1001|0101|0000
rra &DMEM_ADDR
1001|0101|0000
swpb 1(r6)
1001|0101|0000
swpb 42(r6)
1001|0101|0000
swpb &DMEM_ADDR
1001|0101|0000
sxt 1(r6)
1001|0101|0000
sxt 42(r6)
1001|0101|0000
sxt &DMEM_ADDR
1001|0101|0000
add r10, 1(r6)
1001|0101|0000
add r10, 42(r6)
1001|0101|0000
add r10, &DMEM_ADDR
1001|0101|0000
add #0x01, 1(r6)
1001|0101|0000
add #0x01, 42(r6)
1001|0101|0000
add #0x01, &DMEM_ADDR
1001|0101|0000
addc r10, 1(r6)
1001|0101|0000
addc r10, 42(r6)
1001|0101|0000
addc r10, &DMEM_ADDR
1001|0101|0000
addc #0x01, 1(r6)
1001|0101|0000
addc #0x01, 42(r6)
1001|0101|0000
addc #0x01, &DMEM_ADDR
1001|0101|0000
sub r10, 1(r6)
1001|0101|0000
sub r10, 42(r6)
1001|0101|0000
sub r10, &DMEM_ADDR
1001|0101|0000
sub #0x01, 1(r6)
1001|0101|0000
sub #0x01, 42(r6)
1001|0101|0000
sub #0x01, &DMEM_ADDR
1001|0101|0000
subc r10, 1(r6)
1001|0101|0000
subc r10, 42(r6)
1001|0101|0000
subc r10, &DMEM_ADDR
1001|0101|0000
subc #0x01, 1(r6)
1001|0101|0000
subc #0x01, 42(r6)
1001|0101|0000
subc #0x01, &DMEM_ADDR
1001|0101|0000
cmp r10, 1(r6)
1001|0101|0000
cmp r10, 42(r6)
1001|0101|0000
cmp r10, &DMEM_ADDR
1001|0101|0000
cmp #0x01, 1(r6)
1001|0101|0000
cmp #0x01, 42(r6)
1001|0101|0000
cmp #0x01, &DMEM_ADDR
1001|0101|0000
dadd r10, 1(r6)
1001|0101|0000
dadd r10, 42(r6)
1001|0101|0000
dadd r10, &DMEM_ADDR
1001|0101|0000
dadd #0x01, 1(r6)
1001|0101|0000
dadd #0x01, 42(r6)
1001|0101|0000
dadd #0x01, &DMEM_ADDR
1001|0101|0000
bit r10, 1(r6)
1001|0101|0000
bit r10, 42(r6)
1001|0101|0000
bit r10, &DMEM_ADDR
1001|0101|0000
bit #0x01, 1(r6)
1001|0101|0000
bit #0x01, 42(r6)
1001|0101|0000
bit #0x01, &DMEM_ADDR
1001|0101|0000
bic r10, 1(r6)
1001|0101|0000
bic r10, 42(r6)
1001|0101|0000
bic r10, &DMEM_ADDR
1001|0101|0000
bic #0x01, 1(r6)
1001|0101|0000
bic #0x01, 42(r6)
1001|0101|0000
bic #0x01, &DMEM_ADDR
1001|0101|0000
bis r10, 1(r6)
1001|0101|0000
bis r10, 42(r6)
1001|0101|0000
bis r10, &DMEM_ADDR
1001|0101|0000
bis #0x01, 1(r6)
1001|0101|0000
bis #0x01, 42(r6)
1001|0101|0000
bis #0x01, &DMEM_ADDR
1001|0101|0000
xor r10, 1(r6)
1001|0101|0000
xor r10, 42(r6)
1001|0101|0000
xor r10, &DMEM_ADDR
1001|0101|0000
xor #0x01, 1(r6)
1001|0101|0000
xor #0x01, 42(r6)
1001|0101|0000
xor #0x01, &DMEM_ADDR
1001|0101|0000
and r10, 1(r6)
1001|0101|0000
and r10, 42(r6)
1001|0101|0000
and r10, &DMEM_ADDR
1001|0101|0000
and #0x01, 1(r6)
1001|0101|0000
and #0x01, 42(r6)
1001|0101|0000
and #0x01, &DMEM_ADDR
1001|0101|0000

###############################################################################
CLASS 42:
###############################################################################

mov r10, 1(r6)
1001|0001|0000
mov r10, 42(r6)
1001|0001|0000
mov r10, &DMEM_ADDR
1001|0001|0000
mov #0x01, 1(r6)
1001|0001|0000
mov #0x01, 42(r6)
1001|0001|0000
mov #0x01, &DMEM_ADDR
1001|0001|0000

###############################################################################
CLASS 43:
###############################################################################

rrc 1(r5)
1001|0000|0101
rrc 42(r5)
1001|0000|0101
rrc &MMIO_ADDR
1001|0000|0101
rra 1(r5)
1001|0000|0101
rra 42(r5)
1001|0000|0101
rra &MMIO_ADDR
1001|0000|0101
swpb 1(r5)
1001|0000|0101
swpb 42(r5)
1001|0000|0101
swpb &MMIO_ADDR
1001|0000|0101
sxt 1(r5)
1001|0000|0101
sxt 42(r5)
1001|0000|0101
sxt &MMIO_ADDR
1001|0000|0101
rrc 1(r5)
1001|0000|0101
rrc 42(r5)
1001|0000|0101
rrc &MMIO_ADDR
1001|0000|0101
rra 1(r5)
1001|0000|0101
rra 42(r5)
1001|0000|0101
rra &MMIO_ADDR
1001|0000|0101
swpb 1(r5)
1001|0000|0101
swpb 42(r5)
1001|0000|0101
swpb &MMIO_ADDR
1001|0000|0101
sxt 1(r5)
1001|0000|0101
sxt 42(r5)
1001|0000|0101
sxt &MMIO_ADDR
1001|0000|0101
add r10, 1(r5)
1001|0000|0101
add r10, 42(r5)
1001|0000|0101
add r10, &MMIO_ADDR
1001|0000|0101
add #0x01, 1(r5)
1001|0000|0101
add #0x01, 42(r5)
1001|0000|0101
add #0x01, &MMIO_ADDR
1001|0000|0101
addc r10, 1(r5)
1001|0000|0101
addc r10, 42(r5)
1001|0000|0101
addc r10, &MMIO_ADDR
1001|0000|0101
addc #0x01, 1(r5)
1001|0000|0101
addc #0x01, 42(r5)
1001|0000|0101
addc #0x01, &MMIO_ADDR
1001|0000|0101
sub r10, 1(r5)
1001|0000|0101
sub r10, 42(r5)
1001|0000|0101
sub r10, &MMIO_ADDR
1001|0000|0101
sub #0x01, 1(r5)
1001|0000|0101
sub #0x01, 42(r5)
1001|0000|0101
sub #0x01, &MMIO_ADDR
1001|0000|0101
subc r10, 1(r5)
1001|0000|0101
subc r10, 42(r5)
1001|0000|0101
subc r10, &MMIO_ADDR
1001|0000|0101
subc #0x01, 1(r5)
1001|0000|0101
subc #0x01, 42(r5)
1001|0000|0101
subc #0x01, &MMIO_ADDR
1001|0000|0101
cmp r10, 1(r5)
1001|0000|0101
cmp r10, 42(r5)
1001|0000|0101
cmp r10, &MMIO_ADDR
1001|0000|0101
cmp #0x01, 1(r5)
1001|0000|0101
cmp #0x01, 42(r5)
1001|0000|0101
cmp #0x01, &MMIO_ADDR
1001|0000|0101
dadd r10, 1(r5)
1001|0000|0101
dadd r10, 42(r5)
1001|0000|0101
dadd r10, &MMIO_ADDR
1001|0000|0101
dadd #0x01, 1(r5)
1001|0000|0101
dadd #0x01, 42(r5)
1001|0000|0101
dadd #0x01, &MMIO_ADDR
1001|0000|0101
bit r10, 1(r5)
1001|0000|0101
bit r10, 42(r5)
1001|0000|0101
bit r10, &MMIO_ADDR
1001|0000|0101
bit #0x01, 1(r5)
1001|0000|0101
bit #0x01, 42(r5)
1001|0000|0101
bit #0x01, &MMIO_ADDR
1001|0000|0101
bic r10, 1(r5)
1001|0000|0101
bic r10, 42(r5)
1001|0000|0101
bic r10, &MMIO_ADDR
1001|0000|0101
bic #0x01, 1(r5)
1001|0000|0101
bic #0x01, 42(r5)
1001|0000|0101
bic #0x01, &MMIO_ADDR
1001|0000|0101
bis r10, 1(r5)
1001|0000|0101
bis r10, 42(r5)
1001|0000|0101
bis r10, &MMIO_ADDR
1001|0000|0101
bis #0x01, 1(r5)
1001|0000|0101
bis #0x01, 42(r5)
1001|0000|0101
bis #0x01, &MMIO_ADDR
1001|0000|0101
xor r10, 1(r5)
1001|0000|0101
xor r10, 42(r5)
1001|0000|0101
xor r10, &MMIO_ADDR
1001|0000|0101
xor #0x01, 1(r5)
1001|0000|0101
xor #0x01, 42(r5)
1001|0000|0101
xor #0x01, &MMIO_ADDR
1001|0000|0101
and r10, 1(r5)
1001|0000|0101
and r10, 42(r5)
1001|0000|0101
and r10, &MMIO_ADDR
1001|0000|0101
and #0x01, 1(r5)
1001|0000|0101
and #0x01, 42(r5)
1001|0000|0101
and #0x01, &MMIO_ADDR
1001|0000|0101

###############################################################################
CLASS 44:
###############################################################################

mov r10, 1(r5)
1001|0000|0001
mov r10, 42(r5)
1001|0000|0001
mov r10, &MMIO_ADDR
1001|0000|0001
mov #0x01, 1(r5)
1001|0000|0001
mov #0x01, 42(r5)
1001|0000|0001
mov #0x01, &MMIO_ADDR
1001|0000|0001

###############################################################################
CLASS 45:
###############################################################################

push @r7
10011|00000|00000
push @r7+
10011|00000|00000
push #0x42
10011|00000|00000
mov r10, 1(r7)
10011|00000|00000
mov r10, 42(r7)
10011|00000|00000
mov r10, MMIO_ADDR
10011|00000|00000
mov r10, DMEM_ADDR
10011|00000|00000
mov r10, PMEM_ADDR
10011|00000|00000
mov r10, &PMEM_ADDR
10011|00000|00000
mov #0x01, 1(r7)
10011|00000|00000
mov #0x01, 42(r7)
10011|00000|00000
mov #0x01, MMIO_ADDR
10011|00000|00000
mov #0x01, DMEM_ADDR
10011|00000|00000
mov #0x01, PMEM_ADDR
10011|00000|00000
mov #0x01, &PMEM_ADDR
10011|00000|00000

###############################################################################
CLASS 46:
###############################################################################

add @r6, 1(r6)
10001|10101|00000
add @r6, 42(r6)
10001|10101|00000
add @r6, &DMEM_ADDR
10001|10101|00000
add @r6+, 1(r6)
10001|10101|00000
add @r6+, 42(r6)
10001|10101|00000
add @r6+, &DMEM_ADDR
10001|10101|00000
addc @r6, 1(r6)
10001|10101|00000
addc @r6, 42(r6)
10001|10101|00000
addc @r6, &DMEM_ADDR
10001|10101|00000
addc @r6+, 1(r6)
10001|10101|00000
addc @r6+, 42(r6)
10001|10101|00000
addc @r6+, &DMEM_ADDR
10001|10101|00000
sub @r6, 1(r6)
10001|10101|00000
sub @r6, 42(r6)
10001|10101|00000
sub @r6, &DMEM_ADDR
10001|10101|00000
sub @r6+, 1(r6)
10001|10101|00000
sub @r6+, 42(r6)
10001|10101|00000
sub @r6+, &DMEM_ADDR
10001|10101|00000
subc @r6, 1(r6)
10001|10101|00000
subc @r6, 42(r6)
10001|10101|00000
subc @r6, &DMEM_ADDR
10001|10101|00000
subc @r6+, 1(r6)
10001|10101|00000
subc @r6+, 42(r6)
10001|10101|00000
subc @r6+, &DMEM_ADDR
10001|10101|00000
cmp @r6, 1(r6)
10001|10101|00000
cmp @r6, 42(r6)
10001|10101|00000
cmp @r6, &DMEM_ADDR
10001|10101|00000
cmp @r6+, 1(r6)
10001|10101|00000
cmp @r6+, 42(r6)
10001|10101|00000
cmp @r6+, &DMEM_ADDR
10001|10101|00000
dadd @r6, 1(r6)
10001|10101|00000
dadd @r6, 42(r6)
10001|10101|00000
dadd @r6, &DMEM_ADDR
10001|10101|00000
dadd @r6+, 1(r6)
10001|10101|00000
dadd @r6+, 42(r6)
10001|10101|00000
dadd @r6+, &DMEM_ADDR
10001|10101|00000
bit @r6, 1(r6)
10001|10101|00000
bit @r6, 42(r6)
10001|10101|00000
bit @r6, &DMEM_ADDR
10001|10101|00000
bit @r6+, 1(r6)
10001|10101|00000
bit @r6+, 42(r6)
10001|10101|00000
bit @r6+, &DMEM_ADDR
10001|10101|00000
bic @r6, 1(r6)
10001|10101|00000
bic @r6, 42(r6)
10001|10101|00000
bic @r6, &DMEM_ADDR
10001|10101|00000
bic @r6+, 1(r6)
10001|10101|00000
bic @r6+, 42(r6)
10001|10101|00000
bic @r6+, &DMEM_ADDR
10001|10101|00000
bis @r6, 1(r6)
10001|10101|00000
bis @r6, 42(r6)
10001|10101|00000
bis @r6, &DMEM_ADDR
10001|10101|00000
bis @r6+, 1(r6)
10001|10101|00000
bis @r6+, 42(r6)
10001|10101|00000
bis @r6+, &DMEM_ADDR
10001|10101|00000
xor @r6, 1(r6)
10001|10101|00000
xor @r6, 42(r6)
10001|10101|00000
xor @r6, &DMEM_ADDR
10001|10101|00000
xor @r6+, 1(r6)
10001|10101|00000
xor @r6+, 42(r6)
10001|10101|00000
xor @r6+, &DMEM_ADDR
10001|10101|00000
and @r6, 1(r6)
10001|10101|00000
and @r6, 42(r6)
10001|10101|00000
and @r6, &DMEM_ADDR
10001|10101|00000
and @r6+, 1(r6)
10001|10101|00000
and @r6+, 42(r6)
10001|10101|00000
and @r6+, &DMEM_ADDR
10001|10101|00000

###############################################################################
CLASS 47:
###############################################################################

mov @r6, 1(r6)
10001|10001|00000
mov @r6, 42(r6)
10001|10001|00000
mov @r6, &DMEM_ADDR
10001|10001|00000
mov @r6+, 1(r6)
10001|10001|00000
mov @r6+, 42(r6)
10001|10001|00000
mov @r6+, &DMEM_ADDR
10001|10001|00000

###############################################################################
CLASS 48:
###############################################################################

add @r6, 1(r5)
10001|10000|00101
add @r6, 42(r5)
10001|10000|00101
add @r6, &MMIO_ADDR
10001|10000|00101
add @r6+, 1(r5)
10001|10000|00101
add @r6+, 42(r5)
10001|10000|00101
add @r6+, &MMIO_ADDR
10001|10000|00101
addc @r6, 1(r5)
10001|10000|00101
addc @r6, 42(r5)
10001|10000|00101
addc @r6, &MMIO_ADDR
10001|10000|00101
addc @r6+, 1(r5)
10001|10000|00101
addc @r6+, 42(r5)
10001|10000|00101
addc @r6+, &MMIO_ADDR
10001|10000|00101
sub @r6, 1(r5)
10001|10000|00101
sub @r6, 42(r5)
10001|10000|00101
sub @r6, &MMIO_ADDR
10001|10000|00101
sub @r6+, 1(r5)
10001|10000|00101
sub @r6+, 42(r5)
10001|10000|00101
sub @r6+, &MMIO_ADDR
10001|10000|00101
subc @r6, 1(r5)
10001|10000|00101
subc @r6, 42(r5)
10001|10000|00101
subc @r6, &MMIO_ADDR
10001|10000|00101
subc @r6+, 1(r5)
10001|10000|00101
subc @r6+, 42(r5)
10001|10000|00101
subc @r6+, &MMIO_ADDR
10001|10000|00101
cmp @r6, 1(r5)
10001|10000|00101
cmp @r6, 42(r5)
10001|10000|00101
cmp @r6, &MMIO_ADDR
10001|10000|00101
cmp @r6+, 1(r5)
10001|10000|00101
cmp @r6+, 42(r5)
10001|10000|00101
cmp @r6+, &MMIO_ADDR
10001|10000|00101
dadd @r6, 1(r5)
10001|10000|00101
dadd @r6, 42(r5)
10001|10000|00101
dadd @r6, &MMIO_ADDR
10001|10000|00101
dadd @r6+, 1(r5)
10001|10000|00101
dadd @r6+, 42(r5)
10001|10000|00101
dadd @r6+, &MMIO_ADDR
10001|10000|00101
bit @r6, 1(r5)
10001|10000|00101
bit @r6, 42(r5)
10001|10000|00101
bit @r6, &MMIO_ADDR
10001|10000|00101
bit @r6+, 1(r5)
10001|10000|00101
bit @r6+, 42(r5)
10001|10000|00101
bit @r6+, &MMIO_ADDR
10001|10000|00101
bic @r6, 1(r5)
10001|10000|00101
bic @r6, 42(r5)
10001|10000|00101
bic @r6, &MMIO_ADDR
10001|10000|00101
bic @r6+, 1(r5)
10001|10000|00101
bic @r6+, 42(r5)
10001|10000|00101
bic @r6+, &MMIO_ADDR
10001|10000|00101
bis @r6, 1(r5)
10001|10000|00101
bis @r6, 42(r5)
10001|10000|00101
bis @r6, &MMIO_ADDR
10001|10000|00101
bis @r6+, 1(r5)
10001|10000|00101
bis @r6+, 42(r5)
10001|10000|00101
bis @r6+, &MMIO_ADDR
10001|10000|00101
xor @r6, 1(r5)
10001|10000|00101
xor @r6, 42(r5)
10001|10000|00101
xor @r6, &MMIO_ADDR
10001|10000|00101
xor @r6+, 1(r5)
10001|10000|00101
xor @r6+, 42(r5)
10001|10000|00101
xor @r6+, &MMIO_ADDR
10001|10000|00101
and @r6, 1(r5)
10001|10000|00101
and @r6, 42(r5)
10001|10000|00101
and @r6, &MMIO_ADDR
10001|10000|00101
and @r6+, 1(r5)
10001|10000|00101
and @r6+, 42(r5)
10001|10000|00101
and @r6+, &MMIO_ADDR
10001|10000|00101

###############################################################################
CLASS 49:
###############################################################################

mov @r6, 1(r5)
10001|10000|00001
mov @r6, 42(r5)
10001|10000|00001
mov @r6, &MMIO_ADDR
10001|10000|00001
mov @r6+, 1(r5)
10001|10000|00001
mov @r6+, 42(r5)
10001|10000|00001
mov @r6+, &MMIO_ADDR
10001|10000|00001

###############################################################################
CLASS 50:
###############################################################################

add @r5, 1(r6)
10001|00101|10000
add @r5, 42(r6)
10001|00101|10000
add @r5, &DMEM_ADDR
10001|00101|10000
add @r5+, 1(r6)
10001|00101|10000
add @r5+, 42(r6)
10001|00101|10000
add @r5+, &DMEM_ADDR
10001|00101|10000
addc @r5, 1(r6)
10001|00101|10000
addc @r5, 42(r6)
10001|00101|10000
addc @r5, &DMEM_ADDR
10001|00101|10000
addc @r5+, 1(r6)
10001|00101|10000
addc @r5+, 42(r6)
10001|00101|10000
addc @r5+, &DMEM_ADDR
10001|00101|10000
sub @r5, 1(r6)
10001|00101|10000
sub @r5, 42(r6)
10001|00101|10000
sub @r5, &DMEM_ADDR
10001|00101|10000
sub @r5+, 1(r6)
10001|00101|10000
sub @r5+, 42(r6)
10001|00101|10000
sub @r5+, &DMEM_ADDR
10001|00101|10000
subc @r5, 1(r6)
10001|00101|10000
subc @r5, 42(r6)
10001|00101|10000
subc @r5, &DMEM_ADDR
10001|00101|10000
subc @r5+, 1(r6)
10001|00101|10000
subc @r5+, 42(r6)
10001|00101|10000
subc @r5+, &DMEM_ADDR
10001|00101|10000
cmp @r5, 1(r6)
10001|00101|10000
cmp @r5, 42(r6)
10001|00101|10000
cmp @r5, &DMEM_ADDR
10001|00101|10000
cmp @r5+, 1(r6)
10001|00101|10000
cmp @r5+, 42(r6)
10001|00101|10000
cmp @r5+, &DMEM_ADDR
10001|00101|10000
dadd @r5, 1(r6)
10001|00101|10000
dadd @r5, 42(r6)
10001|00101|10000
dadd @r5, &DMEM_ADDR
10001|00101|10000
dadd @r5+, 1(r6)
10001|00101|10000
dadd @r5+, 42(r6)
10001|00101|10000
dadd @r5+, &DMEM_ADDR
10001|00101|10000
bit @r5, 1(r6)
10001|00101|10000
bit @r5, 42(r6)
10001|00101|10000
bit @r5, &DMEM_ADDR
10001|00101|10000
bit @r5+, 1(r6)
10001|00101|10000
bit @r5+, 42(r6)
10001|00101|10000
bit @r5+, &DMEM_ADDR
10001|00101|10000
bic @r5, 1(r6)
10001|00101|10000
bic @r5, 42(r6)
10001|00101|10000
bic @r5, &DMEM_ADDR
10001|00101|10000
bic @r5+, 1(r6)
10001|00101|10000
bic @r5+, 42(r6)
10001|00101|10000
bic @r5+, &DMEM_ADDR
10001|00101|10000
bis @r5, 1(r6)
10001|00101|10000
bis @r5, 42(r6)
10001|00101|10000
bis @r5, &DMEM_ADDR
10001|00101|10000
bis @r5+, 1(r6)
10001|00101|10000
bis @r5+, 42(r6)
10001|00101|10000
bis @r5+, &DMEM_ADDR
10001|00101|10000
xor @r5, 1(r6)
10001|00101|10000
xor @r5, 42(r6)
10001|00101|10000
xor @r5, &DMEM_ADDR
10001|00101|10000
xor @r5+, 1(r6)
10001|00101|10000
xor @r5+, 42(r6)
10001|00101|10000
xor @r5+, &DMEM_ADDR
10001|00101|10000
and @r5, 1(r6)
10001|00101|10000
and @r5, 42(r6)
10001|00101|10000
and @r5, &DMEM_ADDR
10001|00101|10000
and @r5+, 1(r6)
10001|00101|10000
and @r5+, 42(r6)
10001|00101|10000
and @r5+, &DMEM_ADDR
10001|00101|10000

###############################################################################
CLASS 51:
###############################################################################

mov @r5, 1(r6)
10001|00001|10000
mov @r5, 42(r6)
10001|00001|10000
mov @r5, &DMEM_ADDR
10001|00001|10000
mov @r5+, 1(r6)
10001|00001|10000
mov @r5+, 42(r6)
10001|00001|10000
mov @r5+, &DMEM_ADDR
10001|00001|10000

###############################################################################
CLASS 52:
###############################################################################

add @r5, 1(r5)
10001|00000|10101
add @r5, 42(r5)
10001|00000|10101
add @r5, &MMIO_ADDR
10001|00000|10101
add @r5+, 1(r5)
10001|00000|10101
add @r5+, 42(r5)
10001|00000|10101
add @r5+, &MMIO_ADDR
10001|00000|10101
addc @r5, 1(r5)
10001|00000|10101
addc @r5, 42(r5)
10001|00000|10101
addc @r5, &MMIO_ADDR
10001|00000|10101
addc @r5+, 1(r5)
10001|00000|10101
addc @r5+, 42(r5)
10001|00000|10101
addc @r5+, &MMIO_ADDR
10001|00000|10101
sub @r5, 1(r5)
10001|00000|10101
sub @r5, 42(r5)
10001|00000|10101
sub @r5, &MMIO_ADDR
10001|00000|10101
sub @r5+, 1(r5)
10001|00000|10101
sub @r5+, 42(r5)
10001|00000|10101
sub @r5+, &MMIO_ADDR
10001|00000|10101
subc @r5, 1(r5)
10001|00000|10101
subc @r5, 42(r5)
10001|00000|10101
subc @r5, &MMIO_ADDR
10001|00000|10101
subc @r5+, 1(r5)
10001|00000|10101
subc @r5+, 42(r5)
10001|00000|10101
subc @r5+, &MMIO_ADDR
10001|00000|10101
cmp @r5, 1(r5)
10001|00000|10101
cmp @r5, 42(r5)
10001|00000|10101
cmp @r5, &MMIO_ADDR
10001|00000|10101
cmp @r5+, 1(r5)
10001|00000|10101
cmp @r5+, 42(r5)
10001|00000|10101
cmp @r5+, &MMIO_ADDR
10001|00000|10101
dadd @r5, 1(r5)
10001|00000|10101
dadd @r5, 42(r5)
10001|00000|10101
dadd @r5, &MMIO_ADDR
10001|00000|10101
dadd @r5+, 1(r5)
10001|00000|10101
dadd @r5+, 42(r5)
10001|00000|10101
dadd @r5+, &MMIO_ADDR
10001|00000|10101
bit @r5, 1(r5)
10001|00000|10101
bit @r5, 42(r5)
10001|00000|10101
bit @r5, &MMIO_ADDR
10001|00000|10101
bit @r5+, 1(r5)
10001|00000|10101
bit @r5+, 42(r5)
10001|00000|10101
bit @r5+, &MMIO_ADDR
10001|00000|10101
bic @r5, 1(r5)
10001|00000|10101
bic @r5, 42(r5)
10001|00000|10101
bic @r5, &MMIO_ADDR
10001|00000|10101
bic @r5+, 1(r5)
10001|00000|10101
bic @r5+, 42(r5)
10001|00000|10101
bic @r5+, &MMIO_ADDR
10001|00000|10101
bis @r5, 1(r5)
10001|00000|10101
bis @r5, 42(r5)
10001|00000|10101
bis @r5, &MMIO_ADDR
10001|00000|10101
bis @r5+, 1(r5)
10001|00000|10101
bis @r5+, 42(r5)
10001|00000|10101
bis @r5+, &MMIO_ADDR
10001|00000|10101
xor @r5, 1(r5)
10001|00000|10101
xor @r5, 42(r5)
10001|00000|10101
xor @r5, &MMIO_ADDR
10001|00000|10101
xor @r5+, 1(r5)
10001|00000|10101
xor @r5+, 42(r5)
10001|00000|10101
xor @r5+, &MMIO_ADDR
10001|00000|10101
and @r5, 1(r5)
10001|00000|10101
and @r5, 42(r5)
10001|00000|10101
and @r5, &MMIO_ADDR
10001|00000|10101
and @r5+, 1(r5)
10001|00000|10101
and @r5+, 42(r5)
10001|00000|10101
and @r5+, &MMIO_ADDR
10001|00000|10101

###############################################################################
CLASS 53:
###############################################################################

mov @r5, 1(r5)
10001|00000|10001
mov @r5, 42(r5)
10001|00000|10001
mov @r5, &MMIO_ADDR
10001|00000|10001
mov @r5+, 1(r5)
10001|00000|10001
mov @r5+, 42(r5)
10001|00000|10001
mov @r5+, &MMIO_ADDR
10001|00000|10001

###############################################################################
CLASS 54:
###############################################################################

mov @r6, 1(r7)
100011|100000|000000
mov @r6, 42(r7)
100011|100000|000000
mov @r6, MMIO_ADDR
100011|100000|000000
mov @r6, DMEM_ADDR
100011|100000|000000
mov @r6, PMEM_ADDR
100011|100000|000000
mov @r6, &PMEM_ADDR
100011|100000|000000
mov @r6+, 1(r7)
100011|100000|000000
mov @r6+, 42(r7)
100011|100000|000000
mov @r6+, MMIO_ADDR
100011|100000|000000
mov @r6+, DMEM_ADDR
100011|100000|000000
mov @r6+, PMEM_ADDR
100011|100000|000000
mov @r6+, &PMEM_ADDR
100011|100000|000000

###############################################################################
CLASS 55:
###############################################################################

push 1(r6)
100011|010000|000000
push 42(r6)
100011|010000|000000
push &DMEM_ADDR
100011|010000|000000
push 1(r6)
100011|010000|000000
push 42(r6)
100011|010000|000000
push &DMEM_ADDR
100011|010000|000000

###############################################################################
CLASS 56:
###############################################################################

mov @r5, 1(r7)
100011|000000|100000
mov @r5, 42(r7)
100011|000000|100000
mov @r5, MMIO_ADDR
100011|000000|100000
mov @r5, DMEM_ADDR
100011|000000|100000
mov @r5, PMEM_ADDR
100011|000000|100000
mov @r5, &PMEM_ADDR
100011|000000|100000
mov @r5+, 1(r7)
100011|000000|100000
mov @r5+, 42(r7)
100011|000000|100000
mov @r5+, MMIO_ADDR
100011|000000|100000
mov @r5+, DMEM_ADDR
100011|000000|100000
mov @r5+, PMEM_ADDR
100011|000000|100000
mov @r5+, &PMEM_ADDR
100011|000000|100000

###############################################################################
CLASS 57:
###############################################################################

push 1(r5)
100011|000000|010000
push 42(r5)
100011|000000|010000
push &MMIO_ADDR
100011|000000|010000
push 1(r5)
100011|000000|010000
push 42(r5)
100011|000000|010000
push &MMIO_ADDR
100011|000000|010000

###############################################################################
CLASS 58:
###############################################################################

mov @r6, r10
01|10|00
mov @r6+, r10
01|10|00
add @r6, r10
01|10|00
add @r6+, r10
01|10|00
addc @r6, r10
01|10|00
addc @r6+, r10
01|10|00
sub @r6, r10
01|10|00
sub @r6+, r10
01|10|00
subc @r6, r10
01|10|00
subc @r6+, r10
01|10|00
cmp @r6, r10
01|10|00
cmp @r6+, r10
01|10|00
dadd @r6, r10
01|10|00
dadd @r6+, r10
01|10|00
bit @r6, r10
01|10|00
bit @r6+, r10
01|10|00
bic @r6, r10
01|10|00
bic @r6+, r10
01|10|00
bis @r6, r10
01|10|00
bis @r6+, r10
01|10|00
xor @r6, r10
01|10|00
xor @r6+, r10
01|10|00
and @r6, r10
01|10|00
and @r6+, r10
01|10|00

###############################################################################
CLASS 59:
###############################################################################

mov @r5, r10
01|00|10
mov @r5+, r10
01|00|10
add @r5, r10
01|00|10
add @r5+, r10
01|00|10
addc @r5, r10
01|00|10
addc @r5+, r10
01|00|10
sub @r5, r10
01|00|10
sub @r5+, r10
01|00|10
subc @r5, r10
01|00|10
subc @r5+, r10
01|00|10
cmp @r5, r10
01|00|10
cmp @r5+, r10
01|00|10
dadd @r5, r10
01|00|10
dadd @r5+, r10
01|00|10
bit @r5, r10
01|00|10
bit @r5+, r10
01|00|10
bic @r5, r10
01|00|10
bic @r5+, r10
01|00|10
bis @r5, r10
01|00|10
bis @r5+, r10
01|00|10
xor @r5, r10
01|00|10
xor @r5+, r10
01|00|10
and @r5, r10
01|00|10
and @r5+, r10
01|00|10

###############################################################################
CLASS 60:
###############################################################################

rrc @r6
001|101|000
rrc @r6+
001|101|000
rra @r6
001|101|000
rra @r6+
001|101|000
swpb @r6
001|101|000
swpb @r6+
001|101|000
sxt @r6
001|101|000
sxt @r6+
001|101|000

###############################################################################
CLASS 61:
###############################################################################

rrc @r5
001|000|101
rrc @r5+
001|000|101
rra @r5
001|000|101
rra @r5+
001|000|101
swpb @r5
001|000|101
swpb @r5+
001|000|101
sxt @r5
001|000|101
sxt @r5+
001|000|101

###############################################################################
CLASS 62:
###############################################################################

push r10
0011|0000|0000
push #0x01
0011|0000|0000
push r10
0011|0000|0000

###############################################################################
CLASS 63:
###############################################################################

push @r6
00011|10000|00000
push @r6+
00011|10000|00000

###############################################################################
CLASS 64:
###############################################################################

push @r5
00011|00000|10000
push @r5+
00011|00000|10000

###############################################################################
CLASS 65:
###############################################################################

reti
00000|00000|10100
