 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon May 13 22:31:07 2019
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c

  Startpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U15/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[8]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[8]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/U8/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[8]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[20]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[20]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[20]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/U63/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[20]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[20]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[9]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[9]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/U9/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[9]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[11]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[11]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[11]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/U54/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[11]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[19]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[19]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[19]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[19]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/U39/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[19]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[19]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[8]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[8]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U8/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[8]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[20]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[20]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[20]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/U40/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[20]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[20]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[13]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[13]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[13]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[13]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/U56/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[13]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[13]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[53]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[53]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[53]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/U73/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[53]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[53]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[8]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[8]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/U51/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[8]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[3]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/U46/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[3]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[55]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[55]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[55]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[55]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/U75/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[55]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[55]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[9]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[9]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/U29/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[9]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/U80/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[12]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[12]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[12]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[12]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/U12/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[12]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[12]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[22]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[22]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[22]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[22]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/U42/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[22]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[22]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[18]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[18]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[18]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/U61/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[18]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[18]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[52]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[52]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[52]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[52]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/U39/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[52]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[52]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[26]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[26]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[26]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/U69/Y (AO222X1_RVT)
                                                          0.06 *     0.65 f
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[26]/D (DFFX1_RVT)
                                                          0.00 *     0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[26]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


1
