<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Apr 24 17:47:09 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets i2s_clk_div4]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 982.869ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \mask/num_modules_x_i0_i0  (from i2s_clk_div4 +)
   Destination:    FD1P3AX    SP             \mask/led_clk_en_106  (to i2s_clk_div4 +)

   Delay:                  16.846ns  (42.5% logic, 57.5% route), 14 logic levels.

 Constraint Details:

     16.846ns data_path \mask/num_modules_x_i0_i0 to \mask/led_clk_en_106 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 982.869ns

 Path Details: \mask/num_modules_x_i0_i0 to \mask/led_clk_en_106

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mask/num_modules_x_i0_i0 (from i2s_clk_div4)
Route        45   e 2.117                                  \mask/num_modules_x[0]
LUT4        ---     0.493              B to Z              \mask/i197_2_lut_rep_58_3_lut_4_lut
Route        11   e 1.632                                  \mask/n1235
LUT4        ---     0.493              A to Z              \mask/i678_2_lut_4_lut
Route         1   e 0.941                                  \mask/n913
A1_TO_FCO   ---     0.827           B[2] to COUT           \mask/add_80_7
Route         1   e 0.020                                  \mask/n956
FCI_TO_F    ---     0.598            CIN to S[2]           \mask/add_80_9
Route         2   e 1.486                                  \mask/led_clk_en_N_380[9]
A1_TO_FCO   ---     0.827           A[2] to COUT           \mask/add_81_9
Route         1   e 0.020                                  \mask/n951
FCI_TO_FCO  ---     0.157            CIN to COUT           \mask/add_81_11
Route         1   e 0.020                                  \mask/n952
FCI_TO_F    ---     0.598            CIN to S[2]           \mask/add_81_cout
Route         1   e 0.020                                  \mask/led_clk_en_N_413[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           \mask/equal_104_0
Route         1   e 0.020                                  \mask/n565
FCI_TO_FCO  ---     0.157            CIN to COUT           \mask/equal_104_11
Route         1   e 0.020                                  \mask/n566
FCI_TO_FCO  ---     0.157            CIN to COUT           \mask/equal_104_13
Route         1   e 0.020                                  \mask/n567
FCI_TO_F    ---     0.598            CIN to S[2]           \mask/equal_104_14
Route         2   e 1.486                                  \mask/led_clk_en_N_412
LUT4        ---     0.493              D to Z              \mask/i6_4_lut
Route         1   e 0.941                                  \mask/n14
LUT4        ---     0.493              D to Z              \mask/i21_4_lut
Route         1   e 0.941                                  \mask/i2s_clk_div4_enable_24
                  --------
                   16.846  (42.5% logic, 57.5% route), 14 logic levels.


Passed:  The following path meets requirements by 982.869ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \mask/num_modules_x_i0_i0  (from i2s_clk_div4 +)
   Destination:    FD1P3AX    SP             \mask/led_clk_en_106  (to i2s_clk_div4 +)

   Delay:                  16.846ns  (42.5% logic, 57.5% route), 14 logic levels.

 Constraint Details:

     16.846ns data_path \mask/num_modules_x_i0_i0 to \mask/led_clk_en_106 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 982.869ns

 Path Details: \mask/num_modules_x_i0_i0 to \mask/led_clk_en_106

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mask/num_modules_x_i0_i0 (from i2s_clk_div4)
Route        45   e 2.117                                  \mask/num_modules_x[0]
LUT4        ---     0.493              B to Z              \mask/i197_2_lut_rep_58_3_lut_4_lut
Route        11   e 1.632                                  \mask/n1235
LUT4        ---     0.493              A to Z              \mask/i678_2_lut_4_lut
Route         1   e 0.941                                  \mask/n913
A1_TO_FCO   ---     0.827           B[2] to COUT           \mask/add_80_7
Route         1   e 0.020                                  \mask/n956
FCI_TO_FCO  ---     0.157            CIN to COUT           \mask/add_80_9
Route         1   e 0.020                                  \mask/n957
FCI_TO_F    ---     0.598            CIN to S[2]           \mask/add_80_11
Route         2   e 1.486                                  \mask/led_clk_en_N_380[12]
A1_TO_FCO   ---     0.827           A[2] to COUT           \mask/add_81_11
Route         1   e 0.020                                  \mask/n952
FCI_TO_F    ---     0.598            CIN to S[2]           \mask/add_81_cout
Route         1   e 0.020                                  \mask/led_clk_en_N_413[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           \mask/equal_104_0
Route         1   e 0.020                                  \mask/n565
FCI_TO_FCO  ---     0.157            CIN to COUT           \mask/equal_104_11
Route         1   e 0.020                                  \mask/n566
FCI_TO_FCO  ---     0.157            CIN to COUT           \mask/equal_104_13
Route         1   e 0.020                                  \mask/n567
FCI_TO_F    ---     0.598            CIN to S[2]           \mask/equal_104_14
Route         2   e 1.486                                  \mask/led_clk_en_N_412
LUT4        ---     0.493              D to Z              \mask/i6_4_lut
Route         1   e 0.941                                  \mask/n14
LUT4        ---     0.493              D to Z              \mask/i21_4_lut
Route         1   e 0.941                                  \mask/i2s_clk_div4_enable_24
                  --------
                   16.846  (42.5% logic, 57.5% route), 14 logic levels.


Passed:  The following path meets requirements by 982.869ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \mask/num_modules_x_i0_i0  (from i2s_clk_div4 +)
   Destination:    FD1P3AX    SP             \mask/led_clk_en_106  (to i2s_clk_div4 +)

   Delay:                  16.846ns  (42.5% logic, 57.5% route), 14 logic levels.

 Constraint Details:

     16.846ns data_path \mask/num_modules_x_i0_i0 to \mask/led_clk_en_106 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 982.869ns

 Path Details: \mask/num_modules_x_i0_i0 to \mask/led_clk_en_106

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mask/num_modules_x_i0_i0 (from i2s_clk_div4)
Route        45   e 2.117                                  \mask/num_modules_x[0]
LUT4        ---     0.493              B to Z              \mask/i197_2_lut_rep_58_3_lut_4_lut
Route        11   e 1.632                                  \mask/n1235
LUT4        ---     0.493              A to Z              \mask/i678_2_lut_4_lut
Route         1   e 0.941                                  \mask/n913
A1_TO_FCO   ---     0.827           B[2] to COUT           \mask/add_80_7
Route         1   e 0.020                                  \mask/n956
FCI_TO_F    ---     0.598            CIN to S[2]           \mask/add_80_9
Route         2   e 1.486                                  \mask/led_clk_en_N_380[10]
A1_TO_FCO   ---     0.827           A[2] to COUT           \mask/add_81_9
Route         1   e 0.020                                  \mask/n951
FCI_TO_FCO  ---     0.157            CIN to COUT           \mask/add_81_11
Route         1   e 0.020                                  \mask/n952
FCI_TO_F    ---     0.598            CIN to S[2]           \mask/add_81_cout
Route         1   e 0.020                                  \mask/led_clk_en_N_413[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           \mask/equal_104_0
Route         1   e 0.020                                  \mask/n565
FCI_TO_FCO  ---     0.157            CIN to COUT           \mask/equal_104_11
Route         1   e 0.020                                  \mask/n566
FCI_TO_FCO  ---     0.157            CIN to COUT           \mask/equal_104_13
Route         1   e 0.020                                  \mask/n567
FCI_TO_F    ---     0.598            CIN to S[2]           \mask/equal_104_14
Route         2   e 1.486                                  \mask/led_clk_en_N_412
LUT4        ---     0.493              D to Z              \mask/i6_4_lut
Route         1   e 0.941                                  \mask/n14
LUT4        ---     0.493              D to Z              \mask/i21_4_lut
Route         1   e 0.941                                  \mask/i2s_clk_div4_enable_24
                  --------
                   16.846  (42.5% logic, 57.5% route), 14 logic levels.

Report: 17.131 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets i2s_clk_c]
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 995.695ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \div_4/count_128_129__i1  (from i2s_clk_c +)
   Destination:    FD1S3IX    D              \div_4/count_128_129__i2  (to i2s_clk_c +)

   Delay:                   4.145ns  (45.1% logic, 54.9% route), 3 logic levels.

 Constraint Details:

      4.145ns data_path \div_4/count_128_129__i1 to \div_4/count_128_129__i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 995.695ns

 Path Details: \div_4/count_128_129__i1 to \div_4/count_128_129__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \div_4/count_128_129__i1 (from i2s_clk_c)
Route         3   e 1.315                                  \div_4/count[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \div_4/count_128_129_add_4_1
Route         1   e 0.020                                  \div_4/n973
FCI_TO_F    ---     0.598            CIN to S[2]           \div_4/count_128_129_add_4_3
Route         1   e 0.941                                  \div_4/n14
                  --------
                    4.145  (45.1% logic, 54.9% route), 3 logic levels.


Passed:  The following path meets requirements by 996.447ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \div_4/count_128_129__i1  (from i2s_clk_c +)
   Destination:    FD1S3IX    CD             \div_4/count_128_129__i1  (to i2s_clk_c +)

   Delay:                   3.393ns  (27.6% logic, 72.4% route), 2 logic levels.

 Constraint Details:

      3.393ns data_path \div_4/count_128_129__i1 to \div_4/count_128_129__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.447ns

 Path Details: \div_4/count_128_129__i1 to \div_4/count_128_129__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \div_4/count_128_129__i1 (from i2s_clk_c)
Route         3   e 1.315                                  \div_4/count[0]
LUT4        ---     0.493              A to Z              \div_4/i879_2_lut_rep_77
Route         2   e 1.141                                  \div_4/n1254
                  --------
                    3.393  (27.6% logic, 72.4% route), 2 logic levels.


Passed:  The following path meets requirements by 996.447ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \div_4/count_128_129__i1  (from i2s_clk_c +)
   Destination:    FD1S3IX    CD             \div_4/count_128_129__i2  (to i2s_clk_c +)

   Delay:                   3.393ns  (27.6% logic, 72.4% route), 2 logic levels.

 Constraint Details:

      3.393ns data_path \div_4/count_128_129__i1 to \div_4/count_128_129__i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.447ns

 Path Details: \div_4/count_128_129__i1 to \div_4/count_128_129__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \div_4/count_128_129__i1 (from i2s_clk_c)
Route         3   e 1.315                                  \div_4/count[0]
LUT4        ---     0.493              A to Z              \div_4/i879_2_lut_rep_77
Route         2   e 1.141                                  \div_4/n1254
                  --------
                    3.393  (27.6% logic, 72.4% route), 2 logic levels.

Report: 4.305 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets i2s_clk_div4]            |  1000.000 ns|    17.131 ns|    14  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets i2s_clk_c]               |  1000.000 ns|     4.305 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  17869 paths, 375 nets, and 1033 connections (95.1% coverage)


Peak memory: 65499136 bytes, TRCE: 6791168 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
