<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::TargetInstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-static-methods">Static Protected Member Functions</a> &#124;
<a href="classllvm_1_1TargetInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetInstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> - Interface to description of machine instruction set.  
 <a href="classllvm_1_1TargetInstrInfo.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::TargetInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1TargetInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::TargetInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1TargetInstrInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents a predicate at the <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> level.  <a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">PipelinerLoopInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object returned by analyzeLoopForPipelining.  <a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A pair composed of a register and a sub-register index.  <a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A pair composed of a pair of a register and a sub-register index, and another sub-register index.  <a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0ea1fe6f61d0e861ed2be7632a270bb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ab0ea1fe6f61d0e861ed2be7632a270bb">TargetInstrInfo</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> CFSetupOpcode=~0u, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> CFDestroyOpcode=~0u, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> CatchRetOpcode=~0u, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ReturnOpcode=~0u)</td></tr>
<tr class="separator:ab0ea1fe6f61d0e861ed2be7632a270bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc72b67ab4a799ac5472bb3ca3250fc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#abfc72b67ab4a799ac5472bb3ca3250fc">TargetInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;)=delete</td></tr>
<tr class="separator:abfc72b67ab4a799ac5472bb3ca3250fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2220165f92fb806f4182061b789e672"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad2220165f92fb806f4182061b789e672">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;)=delete</td></tr>
<tr class="separator:ad2220165f92fb806f4182061b789e672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c402f5f405a15e3356949d3d1900c3"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">~TargetInstrInfo</a> ()</td></tr>
<tr class="separator:ac2c402f5f405a15e3356949d3d1900c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81ceec76ff4ca95f29b037c28a54ba7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af81ceec76ff4ca95f29b037c28a54ba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a machine instruction descriptor, returns the register class constraint for OpNum, or NULL.  <a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">More...</a><br /></td></tr>
<tr class="separator:af81ceec76ff4ca95f29b037c28a54ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d142d4718ca758481e0b49ad9d8ea97"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a1d142d4718ca758481e0b49ad9d8ea97">isTriviallyReMaterializable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1d142d4718ca758481e0b49ad9d8ea97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is trivially rematerializable, meaning it has no side effects and requires no operands that aren't always available.  <a href="classllvm_1_1TargetInstrInfo.html#a1d142d4718ca758481e0b49ad9d8ea97">More...</a><br /></td></tr>
<tr class="separator:a1d142d4718ca758481e0b49ad9d8ea97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6832cbbc9c9e128eed4484026c539781"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6832cbbc9c9e128eed4484026c539781">isIgnorableUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6832cbbc9c9e128eed4484026c539781"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given <code>MO</code> is a PhysReg use return if it can be ignored for the purpose of instruction rematerialization or sinking.  <a href="classllvm_1_1TargetInstrInfo.html#a6832cbbc9c9e128eed4484026c539781">More...</a><br /></td></tr>
<tr class="separator:a6832cbbc9c9e128eed4484026c539781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83870b05e73f275887a1e20baa621475"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">getCallFrameSetupOpcode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a83870b05e73f275887a1e20baa621475"><td class="mdescLeft">&#160;</td><td class="mdescRight">These methods return the opcode of the frame setup/destroy instructions if they exist (-1 otherwise).  <a href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">More...</a><br /></td></tr>
<tr class="separator:a83870b05e73f275887a1e20baa621475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a18bb895aa0c46d5de27c4ad046aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">getCallFrameDestroyOpcode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab5a18bb895aa0c46d5de27c4ad046aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524001439888743cdddb9b79c45911d9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">isFrameInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a524001439888743cdddb9b79c45911d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the argument is a frame pseudo instruction.  <a href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">More...</a><br /></td></tr>
<tr class="separator:a524001439888743cdddb9b79c45911d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9cc48fa5e52de97bef32acbb6f76ddc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">isFrameSetup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9cc48fa5e52de97bef32acbb6f76ddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the argument is a frame setup pseudo instruction.  <a href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">More...</a><br /></td></tr>
<tr class="separator:ac9cc48fa5e52de97bef32acbb6f76ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c5ed9e614110e7cbdd8a4ab957ec06"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">getFrameSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab5c5ed9e614110e7cbdd8a4ab957ec06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns size of the frame associated with the given frame instruction.  <a href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">More...</a><br /></td></tr>
<tr class="separator:ab5c5ed9e614110e7cbdd8a4ab957ec06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b59f9d1912a25fc5c03ae9b2ff960d"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">getFrameTotalSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa0b59f9d1912a25fc5c03ae9b2ff960d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the total frame size, which is made up of the space set up inside the pair of frame start-stop instructions and the space that is set up prior to the pair.  <a href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">More...</a><br /></td></tr>
<tr class="separator:aa0b59f9d1912a25fc5c03ae9b2ff960d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a831626be0c6e512d6d95246891c84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a98a831626be0c6e512d6d95246891c84">getCatchReturnOpcode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a98a831626be0c6e512d6d95246891c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6150cd07e9535b7e02d53953a1a54cdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6150cd07e9535b7e02d53953a1a54cdb">getReturnOpcode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6150cd07e9535b7e02d53953a1a54cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4f8b28a8543924e7e3e566a847e691"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a1e4f8b28a8543924e7e3e566a847e691">getSPAdjust</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1e4f8b28a8543924e7e3e566a847e691"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the actual stack pointer adjustment made by an instruction as part of a call sequence.  <a href="classllvm_1_1TargetInstrInfo.html#a1e4f8b28a8543924e7e3e566a847e691">More...</a><br /></td></tr>
<tr class="separator:a1e4f8b28a8543924e7e3e566a847e691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a236fc00ef404f232dcd8b88bbf3a2251"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a236fc00ef404f232dcd8b88bbf3a2251">isCoalescableExtInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a236fc00ef404f232dcd8b88bbf3a2251"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is a "coalescable" extension instruction.  <a href="classllvm_1_1TargetInstrInfo.html#a236fc00ef404f232dcd8b88bbf3a2251">More...</a><br /></td></tr>
<tr class="separator:a236fc00ef404f232dcd8b88bbf3a2251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1111c2420d822ebd77ccfa34d6dd6ff"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af1111c2420d822ebd77ccfa34d6dd6ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot.  <a href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">More...</a><br /></td></tr>
<tr class="separator:af1111c2420d822ebd77ccfa34d6dd6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf3bc8a7d9f49d702a21c4f4a10562f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a8bf3bc8a7d9f49d702a21c4f4a10562f">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;MemBytes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8bf3bc8a7d9f49d702a21c4f4a10562f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optional extension of isLoadFromStackSlot that returns the number of bytes loaded from the stack.  <a href="classllvm_1_1TargetInstrInfo.html#a8bf3bc8a7d9f49d702a21c4f4a10562f">More...</a><br /></td></tr>
<tr class="separator:a8bf3bc8a7d9f49d702a21c4f4a10562f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ebdec244ab459050fc26a590a693f1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a57ebdec244ab459050fc26a590a693f1">isLoadFromStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a57ebdec244ab459050fc26a590a693f1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> for post-frame ptr elimination stack locations as well.  <a href="classllvm_1_1TargetInstrInfo.html#a57ebdec244ab459050fc26a590a693f1">More...</a><br /></td></tr>
<tr class="separator:a57ebdec244ab459050fc26a590a693f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c237cad94f54f0d82a18a131709d41"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae3c237cad94f54f0d82a18a131709d41">hasLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> * &gt; &amp;Accesses) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae3c237cad94f54f0d82a18a131709d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified machine instruction has a load from a stack slot, return true along with the FrameIndices of the loaded stack slot and the machine mem operands containing the reference.  <a href="classllvm_1_1TargetInstrInfo.html#ae3c237cad94f54f0d82a18a131709d41">More...</a><br /></td></tr>
<tr class="separator:ae3c237cad94f54f0d82a18a131709d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d09ea531eabac67df6417ecfd7981e"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a08d09ea531eabac67df6417ecfd7981e"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot.  <a href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">More...</a><br /></td></tr>
<tr class="separator:a08d09ea531eabac67df6417ecfd7981e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6443aa190143bdfa05e4417b1798f0b3"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6443aa190143bdfa05e4417b1798f0b3">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;MemBytes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6443aa190143bdfa05e4417b1798f0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optional extension of isStoreToStackSlot that returns the number of bytes stored to the stack.  <a href="classllvm_1_1TargetInstrInfo.html#a6443aa190143bdfa05e4417b1798f0b3">More...</a><br /></td></tr>
<tr class="separator:a6443aa190143bdfa05e4417b1798f0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2e5f1f528d4df176281fd732b55559"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aea2e5f1f528d4df176281fd732b55559">isStoreToStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aea2e5f1f528d4df176281fd732b55559"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> for post-frame ptr elimination stack locations as well.  <a href="classllvm_1_1TargetInstrInfo.html#aea2e5f1f528d4df176281fd732b55559">More...</a><br /></td></tr>
<tr class="separator:aea2e5f1f528d4df176281fd732b55559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df2834716ee814af9f2555897ecb932"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a5df2834716ee814af9f2555897ecb932">hasStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> * &gt; &amp;Accesses) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5df2834716ee814af9f2555897ecb932"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified machine instruction has a store to a stack slot, return true along with the FrameIndices of the loaded stack slot and the machine mem operands containing the reference.  <a href="classllvm_1_1TargetInstrInfo.html#a5df2834716ee814af9f2555897ecb932">More...</a><br /></td></tr>
<tr class="separator:a5df2834716ee814af9f2555897ecb932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51770f677efd652c55498dc472bec14"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa51770f677efd652c55498dc472bec14">isStackSlotCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;DestFrameIndex, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;SrcFrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa51770f677efd652c55498dc472bec14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified machine instruction is a copy of one stack slot to another and has no other effect.  <a href="classllvm_1_1TargetInstrInfo.html#aa51770f677efd652c55498dc472bec14">More...</a><br /></td></tr>
<tr class="separator:aa51770f677efd652c55498dc472bec14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf58df95b00905950bdfee515cd5e9d"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a5cf58df95b00905950bdfee515cd5e9d">getStackSlotRange</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubIdx, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Size, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5cf58df95b00905950bdfee515cd5e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the size in bytes and offset within a stack slot of a spilled register or subregister.  <a href="classllvm_1_1TargetInstrInfo.html#a5cf58df95b00905950bdfee515cd5e9d">More...</a><br /></td></tr>
<tr class="separator:a5cf58df95b00905950bdfee515cd5e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bdf5a92f1195b3543b9412758c58106"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4bdf5a92f1195b3543b9412758c58106">isUnspillableTerminator</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4bdf5a92f1195b3543b9412758c58106"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given instruction is terminator that is unspillable, according to isUnspillableTerminatorImpl.  <a href="classllvm_1_1TargetInstrInfo.html#a4bdf5a92f1195b3543b9412758c58106">More...</a><br /></td></tr>
<tr class="separator:a4bdf5a92f1195b3543b9412758c58106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c95e145de31fbd3c6269ebe1b615f7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">getInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad5c95e145de31fbd3c6269ebe1b615f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the size in bytes of the specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, or ~0U when this function is not implemented by a target.  <a href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">More...</a><br /></td></tr>
<tr class="separator:ad5c95e145de31fbd3c6269ebe1b615f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5e9ccab2a323465af64b3661172af2"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a9c5e9ccab2a323465af64b3661172af2">isAsCheapAsAMove</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9c5e9ccab2a323465af64b3661172af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is as cheap as a move instruction.  <a href="classllvm_1_1TargetInstrInfo.html#a9c5e9ccab2a323465af64b3661172af2">More...</a><br /></td></tr>
<tr class="separator:a9c5e9ccab2a323465af64b3661172af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b2151fcd1d9e2cec1689aec6e5ed8a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad9b2151fcd1d9e2cec1689aec6e5ed8a">shouldSink</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad9b2151fcd1d9e2cec1689aec6e5ed8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction should be sunk by MachineSink.  <a href="classllvm_1_1TargetInstrInfo.html#ad9b2151fcd1d9e2cec1689aec6e5ed8a">More...</a><br /></td></tr>
<tr class="separator:ad9b2151fcd1d9e2cec1689aec6e5ed8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc848c0953b9a49b09c0ef3a577a34f"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aefc848c0953b9a49b09c0ef3a577a34f">shouldHoist</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *FromLoop) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aefc848c0953b9a49b09c0ef3a577a34f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return false if the instruction should not be hoisted by MachineLICM.  <a href="classllvm_1_1TargetInstrInfo.html#aefc848c0953b9a49b09c0ef3a577a34f">More...</a><br /></td></tr>
<tr class="separator:aefc848c0953b9a49b09c0ef3a577a34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadcfe8906a95ad57f3f7a7d433f47204"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aadcfe8906a95ad57f3f7a7d433f47204">reMaterialize</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aadcfe8906a95ad57f3f7a7d433f47204"><td class="mdescLeft">&#160;</td><td class="mdescRight">Re-issue the specified 'original' instruction at the specific location targeting a new destination register.  <a href="classllvm_1_1TargetInstrInfo.html#aadcfe8906a95ad57f3f7a7d433f47204">More...</a><br /></td></tr>
<tr class="separator:aadcfe8906a95ad57f3f7a7d433f47204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5210bd68a86582390a6fbf1f57e319"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a8d5210bd68a86582390a6fbf1f57e319">duplicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertBefore, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8d5210bd68a86582390a6fbf1f57e319"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clones instruction or the whole instruction bundle <code>Orig</code> and insert into <code>MBB</code> before <code>InsertBefore</code>.  <a href="classllvm_1_1TargetInstrInfo.html#a8d5210bd68a86582390a6fbf1f57e319">More...</a><br /></td></tr>
<tr class="separator:a8d5210bd68a86582390a6fbf1f57e319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37fab8849480ffb93a9d63691e67657"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ab37fab8849480ffb93a9d63691e67657">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab37fab8849480ffb93a9d63691e67657"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_ADDR flag.  <a href="classllvm_1_1TargetInstrInfo.html#ab37fab8849480ffb93a9d63691e67657">More...</a><br /></td></tr>
<tr class="separator:ab37fab8849480ffb93a9d63691e67657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41720cc33b0511709c92abcb164a59d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa41720cc33b0511709c92abcb164a59d">commuteInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, bool NewMI=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx1=<a class="el" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx2=<a class="el" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa41720cc33b0511709c92abcb164a59d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method commutes the operands of the given machine instruction MI.  <a href="classllvm_1_1TargetInstrInfo.html#aa41720cc33b0511709c92abcb164a59d">More...</a><br /></td></tr>
<tr class="separator:aa41720cc33b0511709c92abcb164a59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422b844cc7e3db360908c008cb651f96"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">findCommutedOpIndices</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a422b844cc7e3db360908c008cb651f96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true iff the routine could find two commutable operands in the given machine instruction.  <a href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">More...</a><br /></td></tr>
<tr class="separator:a422b844cc7e3db360908c008cb651f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae698a81cf1a8b23582f2964f57581dc2"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae698a81cf1a8b23582f2964f57581dc2">hasCommutePreference</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, bool &amp;Commute) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae698a81cf1a8b23582f2964f57581dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target has a preference on the operands order of the given machine instruction.  <a href="classllvm_1_1TargetInstrInfo.html#ae698a81cf1a8b23582f2964f57581dc2">More...</a><br /></td></tr>
<tr class="separator:ae698a81cf1a8b23582f2964f57581dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26cac7943070f09b4d7fa667d1adf95"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae26cac7943070f09b4d7fa667d1adf95">getRegSequenceInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &gt; &amp;InputRegs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae26cac7943070f09b4d7fa667d1adf95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a REG_SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>.  <a href="classllvm_1_1TargetInstrInfo.html#ae26cac7943070f09b4d7fa667d1adf95">More...</a><br /></td></tr>
<tr class="separator:ae26cac7943070f09b4d7fa667d1adf95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1743a67877bf4ba56d53b235d3573e0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af1743a67877bf4ba56d53b235d3573e0">getExtractSubregInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InputReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af1743a67877bf4ba56d53b235d3573e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a EXTRACT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>.  <a href="classllvm_1_1TargetInstrInfo.html#af1743a67877bf4ba56d53b235d3573e0">More...</a><br /></td></tr>
<tr class="separator:af1743a67877bf4ba56d53b235d3573e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea536f043de7994bc9b67c634a7c879"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#abea536f043de7994bc9b67c634a7c879">getInsertSubregInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InsertedReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abea536f043de7994bc9b67c634a7c879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a INSERT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>.  <a href="classllvm_1_1TargetInstrInfo.html#abea536f043de7994bc9b67c634a7c879">More...</a><br /></td></tr>
<tr class="separator:abea536f043de7994bc9b67c634a7c879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66abaa28810e0bb35ab77012a3ea997"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ac66abaa28810e0bb35ab77012a3ea997">produceSameValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac66abaa28810e0bb35ab77012a3ea997"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if two machine instructions would produce identical values.  <a href="classllvm_1_1TargetInstrInfo.html#ac66abaa28810e0bb35ab77012a3ea997">More...</a><br /></td></tr>
<tr class="separator:ac66abaa28810e0bb35ab77012a3ea997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6073542a939859dd8831f4cf9d710393"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6073542a939859dd8831f4cf9d710393">isBranchOffsetInRange</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BranchOpc, int64_t BrOffset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6073542a939859dd8831f4cf9d710393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4eab8aeee5e7bbd76ce3a0d838fbb1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0f4eab8aeee5e7bbd76ce3a0d838fbb1">getBranchDestBlock</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0f4eab8aeee5e7bbd76ce3a0d838fbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b07e0819e160f78c33a67838dea35c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a25b07e0819e160f78c33a67838dea35c">insertIndirectBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewDestBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, int64_t BrOffset=0, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a25b07e0819e160f78c33a67838dea35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert an unconditional indirect branch at the end of <code>MBB</code> to <code>NewDestBB</code>.  <a href="classllvm_1_1TargetInstrInfo.html#a25b07e0819e160f78c33a67838dea35c">More...</a><br /></td></tr>
<tr class="separator:a25b07e0819e160f78c33a67838dea35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dfb0c744373d4b6112eb343a5b07fc7"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, bool AllowModify=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0dfb0c744373d4b6112eb343a5b07fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the branching code at the end of MBB, returning true if it cannot be understood (e.g.  <a href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">More...</a><br /></td></tr>
<tr class="separator:a0dfb0c744373d4b6112eb343a5b07fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3f813a206819029043906eedccc502"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a2b3f813a206819029043906eedccc502">analyzeBranchPredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a> &amp;MBP, bool AllowModify=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2b3f813a206819029043906eedccc502"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the branching code at the end of MBB and parse it into the <a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html" title="Represents a predicate at the MachineFunction level.">MachineBranchPredicate</a> structure if possible.  <a href="classllvm_1_1TargetInstrInfo.html#a2b3f813a206819029043906eedccc502">More...</a><br /></td></tr>
<tr class="separator:a2b3f813a206819029043906eedccc502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0317b8d1d0eb9aaf9af9d636f5f66e8d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0317b8d1d0eb9aaf9af9d636f5f66e8d">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesRemoved=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0317b8d1d0eb9aaf9af9d636f5f66e8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove the branching code at the end of the specific MBB.  <a href="classllvm_1_1TargetInstrInfo.html#a0317b8d1d0eb9aaf9af9d636f5f66e8d">More...</a><br /></td></tr>
<tr class="separator:a0317b8d1d0eb9aaf9af9d636f5f66e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762db1f75e789783b689f22cda71bad4"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a762db1f75e789783b689f22cda71bad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert branch code into the end of the specified <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>.  <a href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">More...</a><br /></td></tr>
<tr class="separator:a762db1f75e789783b689f22cda71bad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af382bec94f69d7c5fba1e67e62e6e6da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af382bec94f69d7c5fba1e67e62e6e6da">insertUnconditionalBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *DestBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af382bec94f69d7c5fba1e67e62e6e6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074ab97926a3b48758508b0376c1dbe7"><td class="memItemLeft" align="right" valign="top">virtual std::unique_ptr&lt; <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">PipelinerLoopInfo</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a074ab97926a3b48758508b0376c1dbe7">analyzeLoopForPipelining</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a074ab97926a3b48758508b0376c1dbe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enough produce a <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html" title="Object returned by analyzeLoopForPipelining.">PipelinerLoopInfo</a> object.  <a href="classllvm_1_1TargetInstrInfo.html#a074ab97926a3b48758508b0376c1dbe7">More...</a><br /></td></tr>
<tr class="separator:a074ab97926a3b48758508b0376c1dbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951ed5729e865521d99c1b7bf2e4e4a2"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a951ed5729e865521d99c1b7bf2e4e4a2">analyzeLoop</a> (<a class="el" href="classllvm_1_1MachineLoop.html">MachineLoop</a> &amp;L, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;IndVarInst, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="el" href="classllvm_1_1CmpInst.html">CmpInst</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a951ed5729e865521d99c1b7bf2e4e4a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the loop code, return true if it cannot be understood.  <a href="classllvm_1_1TargetInstrInfo.html#a951ed5729e865521d99c1b7bf2e4e4a2">More...</a><br /></td></tr>
<tr class="separator:a951ed5729e865521d99c1b7bf2e4e4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18927162b9131e79e1ee778c7ae4a4e2"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a18927162b9131e79e1ee778c7ae4a4e2">reduceLoopCount</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PreHeader, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *IndVar, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Cmp, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;PrevInsts, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Iter, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MaxIter) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a18927162b9131e79e1ee778c7ae4a4e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate code to reduce the loop iteration by one and check if the loop is finished.  <a href="classllvm_1_1TargetInstrInfo.html#a18927162b9131e79e1ee778c7ae4a4e2">More...</a><br /></td></tr>
<tr class="separator:a18927162b9131e79e1ee778c7ae4a4e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e9655e762686aff18772a15139df27"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a26e9655e762686aff18772a15139df27">ReplaceTailWithBranchTo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Tail, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewDest) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a26e9655e762686aff18772a15139df27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to NewDest.  <a href="classllvm_1_1TargetInstrInfo.html#a26e9655e762686aff18772a15139df27">More...</a><br /></td></tr>
<tr class="separator:a26e9655e762686aff18772a15139df27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8e907121203db549a15f70f615ef50"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#afa8e907121203db549a15f70f615ef50">isLegalToSplitMBBAt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afa8e907121203db549a15f70f615ef50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's legal to split the given basic block at the specified instruction (i.e.  <a href="classllvm_1_1TargetInstrInfo.html#afa8e907121203db549a15f70f615ef50">More...</a><br /></td></tr>
<tr class="separator:afa8e907121203db549a15f70f615ef50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b5a36b4d498deae0da42cab63b6b65"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a00b5a36b4d498deae0da42cab63b6b65">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumCycles, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExtraPredCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a00b5a36b4d498deae0da42cab63b6b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's profitable to predicate instructions with accumulated instruction latency of "NumCycles" of the specified basic block, where the probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted.  <a href="classllvm_1_1TargetInstrInfo.html#a00b5a36b4d498deae0da42cab63b6b65">More...</a><br /></td></tr>
<tr class="separator:a00b5a36b4d498deae0da42cab63b6b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a558a9e2bb84251c5a3dc6fbc2abf6b62"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a558a9e2bb84251c5a3dc6fbc2abf6b62">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumTCycles, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExtraTCycles, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumFCycles, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExtraFCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a558a9e2bb84251c5a3dc6fbc2abf6b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Second variant of isProfitableToIfCvt.  <a href="classllvm_1_1TargetInstrInfo.html#a558a9e2bb84251c5a3dc6fbc2abf6b62">More...</a><br /></td></tr>
<tr class="separator:a558a9e2bb84251c5a3dc6fbc2abf6b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5db14e4eee47b5fb139bf333d7f1516"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad5db14e4eee47b5fb139bf333d7f1516">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad5db14e4eee47b5fb139bf333d7f1516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's profitable for if-converter to duplicate instructions of specified accumulated instruction latencies in the specified MBB to enable if-conversion.  <a href="classllvm_1_1TargetInstrInfo.html#ad5db14e4eee47b5fb139bf333d7f1516">More...</a><br /></td></tr>
<tr class="separator:ad5db14e4eee47b5fb139bf333d7f1516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1d5ead030ed9216dedce5a9cc304ec"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#acc1d5ead030ed9216dedce5a9cc304ec">extraSizeToPredicateInstructions</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumInsts) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acc1d5ead030ed9216dedce5a9cc304ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the increase in code size needed to predicate a contiguous run of NumInsts instructions.  <a href="classllvm_1_1TargetInstrInfo.html#acc1d5ead030ed9216dedce5a9cc304ec">More...</a><br /></td></tr>
<tr class="separator:acc1d5ead030ed9216dedce5a9cc304ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0eb74bb20ce93168ed6fc663d997c30"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ac0eb74bb20ce93168ed6fc663d997c30">predictBranchSizeForIfCvt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac0eb74bb20ce93168ed6fc663d997c30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an estimate for the code size reduction (in bytes) which will be caused by removing the given branch instruction during if-conversion.  <a href="classllvm_1_1TargetInstrInfo.html#ac0eb74bb20ce93168ed6fc663d997c30">More...</a><br /></td></tr>
<tr class="separator:ac0eb74bb20ce93168ed6fc663d997c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c46c756d842143ad24a09a2723be290"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4c46c756d842143ad24a09a2723be290">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4c46c756d842143ad24a09a2723be290"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's profitable to unpredicate one side of a 'diamond', i.e.  <a href="classllvm_1_1TargetInstrInfo.html#a4c46c756d842143ad24a09a2723be290">More...</a><br /></td></tr>
<tr class="separator:a4c46c756d842143ad24a09a2723be290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0990ac346653cb1c820f391ffbf5ed5"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae0990ac346653cb1c820f391ffbf5ed5">canInsertSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="el" href="classllvm_1_1Register.html">Register</a> FalseReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;CondCycles, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;TrueCycles, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FalseCycles) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae0990ac346653cb1c820f391ffbf5ed5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is possible to insert a select instruction that chooses between TrueReg and FalseReg based on the condition code in Cond.  <a href="classllvm_1_1TargetInstrInfo.html#ae0990ac346653cb1c820f391ffbf5ed5">More...</a><br /></td></tr>
<tr class="separator:ae0990ac346653cb1c820f391ffbf5ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57cd943142f3f93cebdab2134714793b"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a57cd943142f3f93cebdab2134714793b">insertSelect</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="el" href="classllvm_1_1Register.html">Register</a> FalseReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a57cd943142f3f93cebdab2134714793b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert a select instruction into MBB before I that will copy TrueReg to DstReg when Cond is true, and FalseReg to DstReg when Cond is false.  <a href="classllvm_1_1TargetInstrInfo.html#a57cd943142f3f93cebdab2134714793b">More...</a><br /></td></tr>
<tr class="separator:a57cd943142f3f93cebdab2134714793b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e13c52b664b67847a458ba5e6f9009"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad0e13c52b664b67847a458ba5e6f9009">analyzeSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;TrueOp, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;FalseOp, bool &amp;Optimizable) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad0e13c52b664b67847a458ba5e6f9009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the given select instruction, returning true if it cannot be understood.  <a href="classllvm_1_1TargetInstrInfo.html#ad0e13c52b664b67847a458ba5e6f9009">More...</a><br /></td></tr>
<tr class="separator:ad0e13c52b664b67847a458ba5e6f9009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70098784774e8b55a143a9ad05fa285f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a70098784774e8b55a143a9ad05fa285f">optimizeSelect</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs, bool PreferFalse=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a70098784774e8b55a143a9ad05fa285f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a select instruction that was understood by analyzeSelect and returned Optimizable = true, attempt to optimize MI by merging it with one of its operands.  <a href="classllvm_1_1TargetInstrInfo.html#a70098784774e8b55a143a9ad05fa285f">More...</a><br /></td></tr>
<tr class="separator:a70098784774e8b55a143a9ad05fa285f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3084582ccac0f7bfb05582b5be402f"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a5e3084582ccac0f7bfb05582b5be402f">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, bool KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5e3084582ccac0f7bfb05582b5be402f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit instructions to copy a pair of physical registers.  <a href="classllvm_1_1TargetInstrInfo.html#a5e3084582ccac0f7bfb05582b5be402f">More...</a><br /></td></tr>
<tr class="separator:a5e3084582ccac0f7bfb05582b5be402f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaccc261e5cc19c2d41a1ab9fb361cde8"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aaccc261e5cc19c2d41a1ab9fb361cde8">isPCRelRegisterOperandLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaccc261e5cc19c2d41a1ab9fb361cde8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow targets to tell MachineVerifier whether a specific register <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a> can be used as part of PC-relative addressing.  <a href="classllvm_1_1TargetInstrInfo.html#aaccc261e5cc19c2d41a1ab9fb361cde8">More...</a><br /></td></tr>
<tr class="separator:aaccc261e5cc19c2d41a1ab9fb361cde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646db2e0057baacab64c8351e04a1b0d"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a646db2e0057baacab64c8351e04a1b0d">isCopyInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a646db2e0057baacab64c8351e04a1b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands.  <a href="classllvm_1_1TargetInstrInfo.html#a646db2e0057baacab64c8351e04a1b0d">More...</a><br /></td></tr>
<tr class="separator:a646db2e0057baacab64c8351e04a1b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a0b8b92407dae047023254e791abc8"><td class="memItemLeft" align="right" valign="top">virtual std::optional&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a82a0b8b92407dae047023254e791abc8">isAddImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a82a0b8b92407dae047023254e791abc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specific machine instruction is an instruction that adds an immediate value and a physical register, and stores the result in the given physical register <code>Reg</code>, return a pair of the source register and the offset which has been added.  <a href="classllvm_1_1TargetInstrInfo.html#a82a0b8b92407dae047023254e791abc8">More...</a><br /></td></tr>
<tr class="separator:a82a0b8b92407dae047023254e791abc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a820eea71d5b67cf63757e49e3c55736d"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a820eea71d5b67cf63757e49e3c55736d">getConstValDefinedInReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, int64_t &amp;ImmVal) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a820eea71d5b67cf63757e49e3c55736d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if MI is an instruction that defines Reg to have a constant value and the value is recorded in ImmVal.  <a href="classllvm_1_1TargetInstrInfo.html#a820eea71d5b67cf63757e49e3c55736d">More...</a><br /></td></tr>
<tr class="separator:a820eea71d5b67cf63757e49e3c55736d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417192487f0e7d3a21af7c885de3152c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a417192487f0e7d3a21af7c885de3152c">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, bool isKill, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a417192487f0e7d3a21af7c885de3152c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the specified register of the given register class to the specified stack frame index.  <a href="classllvm_1_1TargetInstrInfo.html#a417192487f0e7d3a21af7c885de3152c">More...</a><br /></td></tr>
<tr class="separator:a417192487f0e7d3a21af7c885de3152c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f37a2dbf11ae8af68936b0eeca620f6"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a1f37a2dbf11ae8af68936b0eeca620f6">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1f37a2dbf11ae8af68936b0eeca620f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load the specified register of the given register class from the specified stack frame index.  <a href="classllvm_1_1TargetInstrInfo.html#a1f37a2dbf11ae8af68936b0eeca620f6">More...</a><br /></td></tr>
<tr class="separator:a1f37a2dbf11ae8af68936b0eeca620f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeb52dce7ed6b6e3abc562031782d77d"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aeeb52dce7ed6b6e3abc562031782d77d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is called for all pseudo instructions that remain after register allocation.  <a href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">More...</a><br /></td></tr>
<tr class="separator:aeeb52dce7ed6b6e3abc562031782d77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838a9048864ddaea932c974de0e8ce1a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a838a9048864ddaea932c974de0e8ce1a">isSubregFoldable</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a838a9048864ddaea932c974de0e8ce1a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether the target can fold a load that feeds a subreg operand (or a subreg operand that feeds a store).  <a href="classllvm_1_1TargetInstrInfo.html#a838a9048864ddaea932c974de0e8ce1a">More...</a><br /></td></tr>
<tr class="separator:a838a9048864ddaea932c974de0e8ce1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a028c45f323009b51ef27c5f5814a2"><td class="memItemLeft" align="right" valign="top">virtual std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a34a028c45f323009b51ef27c5f5814a2">getPatchpointUnfoldableRange</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a34a028c45f323009b51ef27c5f5814a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a patchpoint, stackmap, or statepoint intrinsic, return the range of operands which can't be folded into stack references.  <a href="classllvm_1_1TargetInstrInfo.html#a34a028c45f323009b51ef27c5f5814a2">More...</a><br /></td></tr>
<tr class="separator:a34a028c45f323009b51ef27c5f5814a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a733ae5364b0de2225af33223f383a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">foldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; Ops, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FI, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr, <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6a733ae5364b0de2225af33223f383a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to fold a load or store of the specified stack slot into the specified machine instruction for the specified operand(s).  <a href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">More...</a><br /></td></tr>
<tr class="separator:a6a733ae5364b0de2225af33223f383a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2432d0bb09d9fe3b6bb004d8dbf77a99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a2432d0bb09d9fe3b6bb004d8dbf77a99">foldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2432d0bb09d9fe3b6bb004d8dbf77a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Same as the previous version except it allows folding of any load and store from / to any address, not just from a specific stack slot.  <a href="classllvm_1_1TargetInstrInfo.html#a2432d0bb09d9fe3b6bb004d8dbf77a99">More...</a><br /></td></tr>
<tr class="separator:a2432d0bb09d9fe3b6bb004d8dbf77a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46ab782fa8efa2745e4fe000a1cd3d5a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a46ab782fa8efa2745e4fe000a1cd3d5a">getMachineCombinerPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;Patterns, bool DoRegPressureReduce) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a46ab782fa8efa2745e4fe000a1cd3d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>.  <a href="classllvm_1_1TargetInstrInfo.html#a46ab782fa8efa2745e4fe000a1cd3d5a">More...</a><br /></td></tr>
<tr class="separator:a46ab782fa8efa2745e4fe000a1cd3d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8cfc1d0bd78872b33f4669f9a18927"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a3b8cfc1d0bd78872b33f4669f9a18927">shouldReduceRegisterPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *RegClassInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3b8cfc1d0bd78872b33f4669f9a18927"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if target supports reassociation of instructions in machine combiner pass to reduce register pressure for a given BB.  <a href="classllvm_1_1TargetInstrInfo.html#a3b8cfc1d0bd78872b33f4669f9a18927">More...</a><br /></td></tr>
<tr class="separator:a3b8cfc1d0bd78872b33f4669f9a18927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af485d961de4839fb34a3fe457daf2b1b"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af485d961de4839fb34a3fe457daf2b1b">finalizeInsInstrs</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &amp;<a class="el" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af485d961de4839fb34a3fe457daf2b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fix up the placeholder we may add in <a class="el" href="classllvm_1_1TargetInstrInfo.html#aa438b91b89d93aa1caed060cfc90d1cd" title="When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...">genAlternativeCodeSequence()</a>.  <a href="classllvm_1_1TargetInstrInfo.html#af485d961de4839fb34a3fe457daf2b1b">More...</a><br /></td></tr>
<tr class="separator:af485d961de4839fb34a3fe457daf2b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d91323eefa7f379cde23508423bcb7"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ac0d91323eefa7f379cde23508423bcb7">isThroughputPattern</a> (<a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac0d91323eefa7f379cde23508423bcb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when a code sequence can improve throughput.  <a href="classllvm_1_1TargetInstrInfo.html#ac0d91323eefa7f379cde23508423bcb7">More...</a><br /></td></tr>
<tr class="separator:ac0d91323eefa7f379cde23508423bcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9f804c4f1407df72588bb00db16deb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ace9f804c4f1407df72588bb00db16deb">isReassociationCandidate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, bool &amp;Commuted) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ace9f804c4f1407df72588bb00db16deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the input \P Inst is part of a chain of dependent ops that are suitable for reassociation, otherwise return false.  <a href="classllvm_1_1TargetInstrInfo.html#ace9f804c4f1407df72588bb00db16deb">More...</a><br /></td></tr>
<tr class="separator:ace9f804c4f1407df72588bb00db16deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa792b566fb2d8e29af95aea690e33201"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa792b566fb2d8e29af95aea690e33201">isAssociativeAndCommutative</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, bool Invert=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa792b566fb2d8e29af95aea690e33201"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when \P Inst is both associative and commutative.  <a href="classllvm_1_1TargetInstrInfo.html#aa792b566fb2d8e29af95aea690e33201">More...</a><br /></td></tr>
<tr class="separator:aa792b566fb2d8e29af95aea690e33201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54803a80ef660d1c96941572e5f26d0a"><td class="memItemLeft" align="right" valign="top">virtual std::optional&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a54803a80ef660d1c96941572e5f26d0a">getInverseOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a54803a80ef660d1c96941572e5f26d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the inverse operation opcode if it exists for \P Opcode (e.g.  <a href="classllvm_1_1TargetInstrInfo.html#a54803a80ef660d1c96941572e5f26d0a">More...</a><br /></td></tr>
<tr class="separator:a54803a80ef660d1c96941572e5f26d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e545675db8b534aec8eccb7bedb2ee"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a29e545675db8b534aec8eccb7bedb2ee">areOpcodesEqualOrInverse</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a29e545675db8b534aec8eccb7bedb2ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when \P Opcode1 or its inversion is equal to \P Opcode2.  <a href="classllvm_1_1TargetInstrInfo.html#a29e545675db8b534aec8eccb7bedb2ee">More...</a><br /></td></tr>
<tr class="separator:a29e545675db8b534aec8eccb7bedb2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6034cfb230c4698caa60bdc3a9bf209b"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">hasReassociableOperands</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6034cfb230c4698caa60bdc3a9bf209b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when \P Inst has reassociable operands in the same \P MBB.  <a href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">More...</a><br /></td></tr>
<tr class="separator:a6034cfb230c4698caa60bdc3a9bf209b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea784a4f9e9aba7792c23484e2498e8d"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aea784a4f9e9aba7792c23484e2498e8d">hasReassociableSibling</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, bool &amp;Commuted) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aea784a4f9e9aba7792c23484e2498e8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when \P Inst has reassociable sibling.  <a href="classllvm_1_1TargetInstrInfo.html#aea784a4f9e9aba7792c23484e2498e8d">More...</a><br /></td></tr>
<tr class="separator:aea784a4f9e9aba7792c23484e2498e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa438b91b89d93aa1caed060cfc90d1cd"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa438b91b89d93aa1caed060cfc90d1cd">genAlternativeCodeSequence</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;DelInstrs, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &amp;InstIdxForVirtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa438b91b89d93aa1caed060cfc90d1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">When <a class="el" href="classllvm_1_1TargetInstrInfo.html#a46ab782fa8efa2745e4fe000a1cd3d5a" title="Return true when there is potentially a faster code sequence for an instruction chain ending in Root.">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence.  <a href="classllvm_1_1TargetInstrInfo.html#aa438b91b89d93aa1caed060cfc90d1cd">More...</a><br /></td></tr>
<tr class="separator:aa438b91b89d93aa1caed060cfc90d1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf9f81008caca606b5846b753a4e393"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aeaf9f81008caca606b5846b753a4e393">reassociateOps</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Prev, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;DelInstrs, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &amp;InstrIdxForVirtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aeaf9f81008caca606b5846b753a4e393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to reassociate \P Root and \P Prev according to \P <a class="el" href="classllvm_1_1Pattern.html">Pattern</a> to reduce critical path length.  <a href="classllvm_1_1TargetInstrInfo.html#aeaf9f81008caca606b5846b753a4e393">More...</a><br /></td></tr>
<tr class="separator:aeaf9f81008caca606b5846b753a4e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51abc4357686e385ac3c09231258802"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad51abc4357686e385ac3c09231258802">getReassociationOpcodes</a> (<a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Prev) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad51abc4357686e385ac3c09231258802"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reassociation of some instructions requires inverse operations (e.g.  <a href="classllvm_1_1TargetInstrInfo.html#ad51abc4357686e385ac3c09231258802">More...</a><br /></td></tr>
<tr class="separator:ad51abc4357686e385ac3c09231258802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55912dd5bde1306ca2642c4aebca197b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a55912dd5bde1306ca2642c4aebca197b">getExtendResourceLenLimit</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a55912dd5bde1306ca2642c4aebca197b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The limit on resource length extension we accept in MachineCombiner <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a>.  <a href="classllvm_1_1TargetInstrInfo.html#a55912dd5bde1306ca2642c4aebca197b">More...</a><br /></td></tr>
<tr class="separator:a55912dd5bde1306ca2642c4aebca197b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b63f89d9653388354a58218932dc2f8"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8">setSpecialOperandAttr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI1, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI2, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI1, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0b63f89d9653388354a58218932dc2f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an architecture-specific helper function of reassociateOps.  <a href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8">More...</a><br /></td></tr>
<tr class="separator:a0b63f89d9653388354a58218932dc2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb5569c23b5e1ed52164d9ec0496c05"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4cb5569c23b5e1ed52164d9ec0496c05">useMachineCombiner</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4cb5569c23b5e1ed52164d9ec0496c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when a target supports MachineCombiner.  <a href="classllvm_1_1TargetInstrInfo.html#a4cb5569c23b5e1ed52164d9ec0496c05">More...</a><br /></td></tr>
<tr class="separator:a4cb5569c23b5e1ed52164d9ec0496c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b8003a932104a6adf3ddbf4435a49f0"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a7b8003a932104a6adf3ddbf4435a49f0">canCopyGluedNodeDuringSchedule</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7b8003a932104a6adf3ddbf4435a49f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG.">SDNode</a> can be copied during scheduling even if it has glue.  <a href="classllvm_1_1TargetInstrInfo.html#a7b8003a932104a6adf3ddbf4435a49f0">More...</a><br /></td></tr>
<tr class="separator:a7b8003a932104a6adf3ddbf4435a49f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44220d7a83b114a21ca2d23ffed03b2"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa44220d7a83b114a21ca2d23ffed03b2">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, bool UnfoldLoad, bool UnfoldStore, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa44220d7a83b114a21ca2d23ffed03b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a store into two or more instruction.  <a href="classllvm_1_1TargetInstrInfo.html#aa44220d7a83b114a21ca2d23ffed03b2">More...</a><br /></td></tr>
<tr class="separator:aa44220d7a83b114a21ca2d23ffed03b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a82bf89bd98729150cebde60be9dfd"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af7a82bf89bd98729150cebde60be9dfd">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;NewNodes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af7a82bf89bd98729150cebde60be9dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b6d3fde7f1a20c72a6a7b4eeb4164f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a29b6d3fde7f1a20c72a6a7b4eeb4164f">getOpcodeAfterMemoryUnfold</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, bool UnfoldLoad, bool UnfoldStore, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *LoadRegIndex=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a29b6d3fde7f1a20c72a6a7b4eeb4164f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the opcode of the would be new instruction after load / store are unfolded from an instruction of the specified opcode.  <a href="classllvm_1_1TargetInstrInfo.html#a29b6d3fde7f1a20c72a6a7b4eeb4164f">More...</a><br /></td></tr>
<tr class="separator:a29b6d3fde7f1a20c72a6a7b4eeb4164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ae1d6ce8dc191d8300c25b3e287961"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af6ae1d6ce8dc191d8300c25b3e287961">areLoadsFromSameBasePtr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af6ae1d6ce8dc191d8300c25b3e287961"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address.  <a href="classllvm_1_1TargetInstrInfo.html#af6ae1d6ce8dc191d8300c25b3e287961">More...</a><br /></td></tr>
<tr class="separator:af6ae1d6ce8dc191d8300c25b3e287961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7613f5f7e38ac5338a58172dd6429370"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a7613f5f7e38ac5338a58172dd6429370">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7613f5f7e38ac5338a58172dd6429370"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled together.  <a href="classllvm_1_1TargetInstrInfo.html#a7613f5f7e38ac5338a58172dd6429370">More...</a><br /></td></tr>
<tr class="separator:a7613f5f7e38ac5338a58172dd6429370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbc2492f83b9a1b2b2b850283240272"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#afbbc2492f83b9a1b2b2b850283240272">getMemOperandWithOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, bool &amp;OffsetIsScalable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afbbc2492f83b9a1b2b2b850283240272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the base operand and byte offset of an instruction that reads/writes memory.  <a href="classllvm_1_1TargetInstrInfo.html#afbbc2492f83b9a1b2b2b850283240272">More...</a><br /></td></tr>
<tr class="separator:afbbc2492f83b9a1b2b2b850283240272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15589e7d12da0f4541efb2f2eae1e66a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a15589e7d12da0f4541efb2f2eae1e66a">getMemOperandsWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;BaseOps, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, bool &amp;OffsetIsScalable, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a15589e7d12da0f4541efb2f2eae1e66a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get zero or more base operands and the byte offset of an instruction that reads/writes memory.  <a href="classllvm_1_1TargetInstrInfo.html#a15589e7d12da0f4541efb2f2eae1e66a">More...</a><br /></td></tr>
<tr class="separator:a15589e7d12da0f4541efb2f2eae1e66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d18d91f58682d65e97e9c386064b5b"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a28d18d91f58682d65e97e9c386064b5b">getBaseAndOffsetPosition</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;BasePos, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;OffsetPos) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a28d18d91f58682d65e97e9c386064b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction contains a base register and offset.  <a href="classllvm_1_1TargetInstrInfo.html#a28d18d91f58682d65e97e9c386064b5b">More...</a><br /></td></tr>
<tr class="separator:a28d18d91f58682d65e97e9c386064b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071d5b477daea1b2b0e14dd68ce145f2"><td class="memItemLeft" align="right" valign="top">virtual std::optional&lt; <a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a071d5b477daea1b2b0e14dd68ce145f2">getAddrModeFromMemoryOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a071d5b477daea1b2b0e14dd68ce145f2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> dependent implementation to get the values constituting the address <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> that is accessing memory.  <a href="classllvm_1_1TargetInstrInfo.html#a071d5b477daea1b2b0e14dd68ce145f2">More...</a><br /></td></tr>
<tr class="separator:a071d5b477daea1b2b0e14dd68ce145f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45aa2763f52ee7bb3f41393d1d4ba079"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a45aa2763f52ee7bb3f41393d1d4ba079">preservesZeroValueInReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> NullValueReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a45aa2763f52ee7bb3f41393d1d4ba079"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if MI's Def is NullValueReg, and the MI does not change the Zero value.  <a href="classllvm_1_1TargetInstrInfo.html#a45aa2763f52ee7bb3f41393d1d4ba079">More...</a><br /></td></tr>
<tr class="separator:a45aa2763f52ee7bb3f41393d1d4ba079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af454ffcb2775e8a8abf663da93a0a438"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af454ffcb2775e8a8abf663da93a0a438">getIncrementValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;<a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af454ffcb2775e8a8abf663da93a0a438"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the instruction is an increment of a constant value, return the amount.  <a href="classllvm_1_1TargetInstrInfo.html#af454ffcb2775e8a8abf663da93a0a438">More...</a><br /></td></tr>
<tr class="separator:af454ffcb2775e8a8abf663da93a0a438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83e2e887645d4b22dbdd13b6d4069c1"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad83e2e887645d4b22dbdd13b6d4069c1">shouldClusterMemOps</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps2, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumLoads, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumBytes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad83e2e887645d4b22dbdd13b6d4069c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the two given memory operations should be scheduled adjacent.  <a href="classllvm_1_1TargetInstrInfo.html#ad83e2e887645d4b22dbdd13b6d4069c1">More...</a><br /></td></tr>
<tr class="separator:ad83e2e887645d4b22dbdd13b6d4069c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013a36a3a8a5acbdb9bcf1d3c6fede83"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a013a36a3a8a5acbdb9bcf1d3c6fede83">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a013a36a3a8a5acbdb9bcf1d3c6fede83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reverses the branch condition of the specified condition list, returning false on success and true if it cannot be reversed.  <a href="classllvm_1_1TargetInstrInfo.html#a013a36a3a8a5acbdb9bcf1d3c6fede83">More...</a><br /></td></tr>
<tr class="separator:a013a36a3a8a5acbdb9bcf1d3c6fede83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee57d5d6295dfeb44f3b55301b20020"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4ee57d5d6295dfeb44f3b55301b20020">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4ee57d5d6295dfeb44f3b55301b20020"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert a noop into the instruction stream at the specified point.  <a href="classllvm_1_1TargetInstrInfo.html#a4ee57d5d6295dfeb44f3b55301b20020">More...</a><br /></td></tr>
<tr class="separator:a4ee57d5d6295dfeb44f3b55301b20020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c15ac4d0e9521ba7225f100f657639"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ab2c15ac4d0e9521ba7225f100f657639">insertNoops</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Quantity) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab2c15ac4d0e9521ba7225f100f657639"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert noops into the instruction stream at the specified point.  <a href="classllvm_1_1TargetInstrInfo.html#ab2c15ac4d0e9521ba7225f100f657639">More...</a><br /></td></tr>
<tr class="separator:ab2c15ac4d0e9521ba7225f100f657639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8999c1de8a33ab1a9029e4852342e579"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MCInst.html">MCInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a8999c1de8a33ab1a9029e4852342e579">getNop</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8999c1de8a33ab1a9029e4852342e579"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the noop instruction to use for a noop.  <a href="classllvm_1_1TargetInstrInfo.html#a8999c1de8a33ab1a9029e4852342e579">More...</a><br /></td></tr>
<tr class="separator:a8999c1de8a33ab1a9029e4852342e579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb223b29cc4acffa9ffd03d134b2a1e"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a1cb223b29cc4acffa9ffd03d134b2a1e">isPostIncrement</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1cb223b29cc4acffa9ffd03d134b2a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for post-incremented instructions.  <a href="classllvm_1_1TargetInstrInfo.html#a1cb223b29cc4acffa9ffd03d134b2a1e">More...</a><br /></td></tr>
<tr class="separator:a1cb223b29cc4acffa9ffd03d134b2a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda2e966ced4c77ce8a78e5e063e07cd"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abda2e966ced4c77ce8a78e5e063e07cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction is already predicated.  <a href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">More...</a><br /></td></tr>
<tr class="separator:abda2e966ced4c77ce8a78e5e063e07cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a593a2fa65858fcd920bd782108c999"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0a593a2fa65858fcd920bd782108c999">canPredicatePredicatedInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a593a2fa65858fcd920bd782108c999"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assumes the instruction is already predicated and returns true if the instruction can be predicated again.  <a href="classllvm_1_1TargetInstrInfo.html#a0a593a2fa65858fcd920bd782108c999">More...</a><br /></td></tr>
<tr class="separator:a0a593a2fa65858fcd920bd782108c999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7fb8b18a37883f51af73238e47dea4"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aea7fb8b18a37883f51af73238e47dea4">createMIROperandComment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aea7fb8b18a37883f51af73238e47dea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4993b49c4db728d9669c0f6a08daae2e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4993b49c4db728d9669c0f6a08daae2e">isUnpredicatedTerminator</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4993b49c4db728d9669c0f6a08daae2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction is a terminator instruction that has not been predicated.  <a href="classllvm_1_1TargetInstrInfo.html#a4993b49c4db728d9669c0f6a08daae2e">More...</a><br /></td></tr>
<tr class="separator:a4993b49c4db728d9669c0f6a08daae2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49711da0a9e246f5960bf2816b0d8aa3"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a49711da0a9e246f5960bf2816b0d8aa3">isUnconditionalTailCall</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a49711da0a9e246f5960bf2816b0d8aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if MI is an unconditional tail call.  <a href="classllvm_1_1TargetInstrInfo.html#a49711da0a9e246f5960bf2816b0d8aa3">More...</a><br /></td></tr>
<tr class="separator:a49711da0a9e246f5960bf2816b0d8aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163e14d44765e368d3a79ceea6d00eaa"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a163e14d44765e368d3a79ceea6d00eaa">canMakeTailCallConditional</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TailCall) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a163e14d44765e368d3a79ceea6d00eaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the tail call can be made conditional on BranchCond.  <a href="classllvm_1_1TargetInstrInfo.html#a163e14d44765e368d3a79ceea6d00eaa">More...</a><br /></td></tr>
<tr class="separator:a163e14d44765e368d3a79ceea6d00eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee18da5b03753cdb0cd484b2a4e2c35"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#abee18da5b03753cdb0cd484b2a4e2c35">replaceBranchWithTailCall</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TailCall) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abee18da5b03753cdb0cd484b2a4e2c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace the conditional branch in MBB with a conditional tail call.  <a href="classllvm_1_1TargetInstrInfo.html#abee18da5b03753cdb0cd484b2a4e2c35">More...</a><br /></td></tr>
<tr class="separator:abee18da5b03753cdb0cd484b2a4e2c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29513f18e551370b1b438f95403efc04"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a29513f18e551370b1b438f95403efc04">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a29513f18e551370b1b438f95403efc04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert the instruction into a predicated instruction.  <a href="classllvm_1_1TargetInstrInfo.html#a29513f18e551370b1b438f95403efc04">More...</a><br /></td></tr>
<tr class="separator:a29513f18e551370b1b438f95403efc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ba312c2d730acd131fccc2cc787498"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a51ba312c2d730acd131fccc2cc787498">SubsumesPredicate</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a51ba312c2d730acd131fccc2cc787498"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the first specified predicate subsumes the second, e.g.  <a href="classllvm_1_1TargetInstrInfo.html#a51ba312c2d730acd131fccc2cc787498">More...</a><br /></td></tr>
<tr class="separator:a51ba312c2d730acd131fccc2cc787498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0695148f396023fb3cf404a5447a2412"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0695148f396023fb3cf404a5447a2412">ClobbersPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred, bool SkipDead) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0695148f396023fb3cf404a5447a2412"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified instruction defines any predicate or condition code register(s) used for predication, returns true as well as the definition predicate(s) by reference.  <a href="classllvm_1_1TargetInstrInfo.html#a0695148f396023fb3cf404a5447a2412">More...</a><br /></td></tr>
<tr class="separator:a0695148f396023fb3cf404a5447a2412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf401885b0d39da5774814718bc889c8"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8">isPredicable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adf401885b0d39da5774814718bc889c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified instruction can be predicated.  <a href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8">More...</a><br /></td></tr>
<tr class="separator:adf401885b0d39da5774814718bc889c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf676347c6bf8157f319dac9e601f168"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#adf676347c6bf8157f319dac9e601f168">isSafeToMoveRegClassDefs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adf676347c6bf8157f319dac9e601f168"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's safe to move a machine instruction that defines the specified register class.  <a href="classllvm_1_1TargetInstrInfo.html#adf676347c6bf8157f319dac9e601f168">More...</a><br /></td></tr>
<tr class="separator:adf676347c6bf8157f319dac9e601f168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad071e937f4986e51fd3fd54b10888894"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad071e937f4986e51fd3fd54b10888894"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test if the given instruction should be considered a scheduling boundary.  <a href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">More...</a><br /></td></tr>
<tr class="separator:ad071e937f4986e51fd3fd54b10888894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65168b27efceb92102521e2bc82b8d49"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a65168b27efceb92102521e2bc82b8d49">getInlineAsmLength</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Str, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a65168b27efceb92102521e2bc82b8d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Measure the specified inline asm to determine an approximation of its length.  <a href="classllvm_1_1TargetInstrInfo.html#a65168b27efceb92102521e2bc82b8d49">More...</a><br /></td></tr>
<tr class="separator:a65168b27efceb92102521e2bc82b8d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7242b69b2f705111801d717e2ea243b5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">CreateTargetHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7242b69b2f705111801d717e2ea243b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation.  <a href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">More...</a><br /></td></tr>
<tr class="separator:a7242b69b2f705111801d717e2ea243b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da941cb7cfe3ae9b3dae1f5caac8b78"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a5da941cb7cfe3ae9b3dae1f5caac8b78">CreateTargetMIHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5da941cb7cfe3ae9b3dae1f5caac8b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation.  <a href="classllvm_1_1TargetInstrInfo.html#a5da941cb7cfe3ae9b3dae1f5caac8b78">More...</a><br /></td></tr>
<tr class="separator:a5da941cb7cfe3ae9b3dae1f5caac8b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a000bd55721d30de4fee9eb3d812714ea"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a000bd55721d30de4fee9eb3d812714ea">CreateTargetPostRAHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a000bd55721d30de4fee9eb3d812714ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions after register allocation.  <a href="classllvm_1_1TargetInstrInfo.html#a000bd55721d30de4fee9eb3d812714ea">More...</a><br /></td></tr>
<tr class="separator:a000bd55721d30de4fee9eb3d812714ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a0319191a2e2a276a893c5cde75bc5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a99a0319191a2e2a276a893c5cde75bc5">CreateTargetPostRAHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a99a0319191a2e2a276a893c5cde75bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate and return a hazard recognizer to use for by non-scheduling passes.  <a href="classllvm_1_1TargetInstrInfo.html#a99a0319191a2e2a276a893c5cde75bc5">More...</a><br /></td></tr>
<tr class="separator:a99a0319191a2e2a276a893c5cde75bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af286c176e38f876d4f56a34cb9ee319a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af286c176e38f876d4f56a34cb9ee319a">usePreRAHazardRecognizer</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af286c176e38f876d4f56a34cb9ee319a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a global flag for disabling the PreRA hazard recognizer that targets may choose to honor.  <a href="classllvm_1_1TargetInstrInfo.html#af286c176e38f876d4f56a34cb9ee319a">More...</a><br /></td></tr>
<tr class="separator:af286c176e38f876d4f56a34cb9ee319a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90a0ce256d5ae1e1181b032da5d2779"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af90a0ce256d5ae1e1181b032da5d2779">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;Mask, int64_t &amp;<a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af90a0ce256d5ae1e1181b032da5d2779"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue.  <a href="classllvm_1_1TargetInstrInfo.html#af90a0ce256d5ae1e1181b032da5d2779">More...</a><br /></td></tr>
<tr class="separator:af90a0ce256d5ae1e1181b032da5d2779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d95382897959324602ecb63f7392fda"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6d95382897959324602ecb63f7392fda">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t Mask, int64_t <a class="el" href="classllvm_1_1Value.html">Value</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6d95382897959324602ecb63f7392fda"><td class="mdescLeft">&#160;</td><td class="mdescRight">See if the comparison instruction can be converted into something more efficient.  <a href="classllvm_1_1TargetInstrInfo.html#a6d95382897959324602ecb63f7392fda">More...</a><br /></td></tr>
<tr class="separator:a6d95382897959324602ecb63f7392fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9414061830d845a2b79363614cf5b5db"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a9414061830d845a2b79363614cf5b5db">optimizeCondBranch</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9414061830d845a2b79363614cf5b5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171d1a4a2569aa24127d315fa3628bb3"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a171d1a4a2569aa24127d315fa3628bb3">optimizeLoadInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;FoldAsLoadDefReg, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a171d1a4a2569aa24127d315fa3628bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to remove the load by folding it to a register operand at the use.  <a href="classllvm_1_1TargetInstrInfo.html#a171d1a4a2569aa24127d315fa3628bb3">More...</a><br /></td></tr>
<tr class="separator:a171d1a4a2569aa24127d315fa3628bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096d7b9d2abdba66dca273f321a9898a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a096d7b9d2abdba66dca273f321a9898a">FoldImmediate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a096d7b9d2abdba66dca273f321a9898a"><td class="mdescLeft">&#160;</td><td class="mdescRight">'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction.  <a href="classllvm_1_1TargetInstrInfo.html#a096d7b9d2abdba66dca273f321a9898a">More...</a><br /></td></tr>
<tr class="separator:a096d7b9d2abdba66dca273f321a9898a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16bf43322793449e23ced7810ac16ecb"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a16bf43322793449e23ced7810ac16ecb">getNumMicroOps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a16bf43322793449e23ced7810ac16ecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of u-operations the given machine instruction will be decoded to on the target cpu.  <a href="classllvm_1_1TargetInstrInfo.html#a16bf43322793449e23ced7810ac16ecb">More...</a><br /></td></tr>
<tr class="separator:a16bf43322793449e23ced7810ac16ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba282dba26451dcfbbc938444595d7e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0ba282dba26451dcfbbc938444595d7e">isZeroCost</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0ba282dba26451dcfbbc938444595d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for pseudo instructions that don't consume any machine resources in their current form.  <a href="classllvm_1_1TargetInstrInfo.html#a0ba282dba26451dcfbbc938444595d7e">More...</a><br /></td></tr>
<tr class="separator:a0ba282dba26451dcfbbc938444595d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b007b7655df2b53760e67a557cb876"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a40b007b7655df2b53760e67a557cb876">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a40b007b7655df2b53760e67a557cb876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1919a5acbe2756745ad608dcc91c1f5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af1919a5acbe2756745ad608dcc91c1f5">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af1919a5acbe2756745ad608dcc91c1f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute and return the use operand latency of a given pair of def and use.  <a href="classllvm_1_1TargetInstrInfo.html#af1919a5acbe2756745ad608dcc91c1f5">More...</a><br /></td></tr>
<tr class="separator:af1919a5acbe2756745ad608dcc91c1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45af359a246cde99ce09578e3998985"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *PredCost=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac45af359a246cde99ce09578e3998985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the instruction latency of a given instruction.  <a href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">More...</a><br /></td></tr>
<tr class="separator:ac45af359a246cde99ce09578e3998985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89d6efd5d16c7e44f26ef26296e13aa"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad89d6efd5d16c7e44f26ef26296e13aa">getPredicationCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad89d6efd5d16c7e44f26ef26296e13aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea30d147ff79f0a0b95f3d2706be1bc0"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aea30d147ff79f0a0b95f3d2706be1bc0">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aea30d147ff79f0a0b95f3d2706be1bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5424d7c9e608bd5b2087f1021908a08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">defaultDefLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SchedModel, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae5424d7c9e608bd5b2087f1021908a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the default expected latency for a def based on its opcode.  <a href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">More...</a><br /></td></tr>
<tr class="separator:ae5424d7c9e608bd5b2087f1021908a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebbd8a676ca4d2926a87022815a5015d"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d">isHighLatencyDef</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aebbd8a676ca4d2926a87022815a5015d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this opcode has high latency to its result.  <a href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d">More...</a><br /></td></tr>
<tr class="separator:aebbd8a676ca4d2926a87022815a5015d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4993bfe73a55f4fcc5d02d09c410ddaf"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4993bfe73a55f4fcc5d02d09c410ddaf">hasHighOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4993bfe73a55f4fcc5d02d09c410ddaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute operand latency between a def of 'Reg' and a use in the current loop.  <a href="classllvm_1_1TargetInstrInfo.html#a4993bfe73a55f4fcc5d02d09c410ddaf">More...</a><br /></td></tr>
<tr class="separator:a4993bfe73a55f4fcc5d02d09c410ddaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa73253579dd1c4acde85953454e838"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0aa73253579dd1c4acde85953454e838">hasLowDefLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0aa73253579dd1c4acde85953454e838"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute operand latency of a def of 'Reg'.  <a href="classllvm_1_1TargetInstrInfo.html#a0aa73253579dd1c4acde85953454e838">More...</a><br /></td></tr>
<tr class="separator:a0aa73253579dd1c4acde85953454e838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490afb5ecb8232428c7ce7b87ef24b43"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43">verifyInstruction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a490afb5ecb8232428c7ce7b87ef24b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform target-specific instruction verification.  <a href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43">More...</a><br /></td></tr>
<tr class="separator:a490afb5ecb8232428c7ce7b87ef24b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0807517e492b8b4bcad270fb0c6338"><td class="memItemLeft" align="right" valign="top">virtual std::pair&lt; <a class="el" href="classuint16__t.html">uint16_t</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#acf0807517e492b8b4bcad270fb0c6338">getExecutionDomain</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acf0807517e492b8b4bcad270fb0c6338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current execution domain and bit mask of possible domains for instruction.  <a href="classllvm_1_1TargetInstrInfo.html#acf0807517e492b8b4bcad270fb0c6338">More...</a><br /></td></tr>
<tr class="separator:acf0807517e492b8b4bcad270fb0c6338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbcfa8a45f569feb4562cff3567163ef"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#adbcfa8a45f569feb4562cff3567163ef">setExecutionDomain</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="CorrelatedValuePropagation_8cpp.html#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adbcfa8a45f569feb4562cff3567163ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the opcode of MI to execute in Domain.  <a href="classllvm_1_1TargetInstrInfo.html#adbcfa8a45f569feb4562cff3567163ef">More...</a><br /></td></tr>
<tr class="separator:adbcfa8a45f569feb4562cff3567163ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14308e147ea57526f7fd1198ab551a9a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a">getPartialRegUpdateClearance</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a14308e147ea57526f7fd1198ab551a9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the preferred minimum clearance before an instruction with an unwanted partial register update.  <a href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a">More...</a><br /></td></tr>
<tr class="separator:a14308e147ea57526f7fd1198ab551a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4159fd0062dd97fe920f738c776a7356"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4159fd0062dd97fe920f738c776a7356">getUndefRegClearance</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4159fd0062dd97fe920f738c776a7356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the minimum clearance before an instruction that reads an unused register.  <a href="classllvm_1_1TargetInstrInfo.html#a4159fd0062dd97fe920f738c776a7356">More...</a><br /></td></tr>
<tr class="separator:a4159fd0062dd97fe920f738c776a7356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525a9aaabc1362deb245b0099ea5538e"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e">breakPartialRegDependency</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a525a9aaabc1362deb245b0099ea5538e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum.  <a href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e">More...</a><br /></td></tr>
<tr class="separator:a525a9aaabc1362deb245b0099ea5538e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe81e601b8bee5b30f838230fd86e39f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#abe81e601b8bee5b30f838230fd86e39f">CreateTargetScheduleState</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abe81e601b8bee5b30f838230fd86e39f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create machine specific model for scheduling.  <a href="classllvm_1_1TargetInstrInfo.html#abe81e601b8bee5b30f838230fd86e39f">More...</a><br /></td></tr>
<tr class="separator:abe81e601b8bee5b30f838230fd86e39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8ea6535c262fbc8a16177783020314"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a5f8ea6535c262fbc8a16177783020314">areMemAccessesTriviallyDisjoint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f8ea6535c262fbc8a16177783020314"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sometimes, it is possible for the target to tell, even without aliasing information, that two MIs access different memory addresses.  <a href="classllvm_1_1TargetInstrInfo.html#a5f8ea6535c262fbc8a16177783020314">More...</a><br /></td></tr>
<tr class="separator:a5f8ea6535c262fbc8a16177783020314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3c5e05e3b2eb5e8dd9c763efbdca4b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#afa3c5e05e3b2eb5e8dd9c763efbdca4b">getMachineCSELookAheadLimit</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afa3c5e05e3b2eb5e8dd9c763efbdca4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the value to use for the MachineCSE's LookAheadLimit, which is a heuristic used for CSE'ing phys reg defs.  <a href="classllvm_1_1TargetInstrInfo.html#afa3c5e05e3b2eb5e8dd9c763efbdca4b">More...</a><br /></td></tr>
<tr class="separator:afa3c5e05e3b2eb5e8dd9c763efbdca4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f67bce035b491e5e6d95286ffe20da1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6f67bce035b491e5e6d95286ffe20da1">getMemOperandAACheckLimit</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6f67bce035b491e5e6d95286ffe20da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the maximal number of alias checks on memory operands.  <a href="classllvm_1_1TargetInstrInfo.html#a6f67bce035b491e5e6d95286ffe20da1">More...</a><br /></td></tr>
<tr class="separator:a6f67bce035b491e5e6d95286ffe20da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f45bc0399c2518535cfadf8cbb347b7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a7f45bc0399c2518535cfadf8cbb347b7">getSerializableTargetIndices</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7f45bc0399c2518535cfadf8cbb347b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an array that contains the ids of the target indices (used for the TargetIndex machine operand) and their names.  <a href="classllvm_1_1TargetInstrInfo.html#a7f45bc0399c2518535cfadf8cbb347b7">More...</a><br /></td></tr>
<tr class="separator:a7f45bc0399c2518535cfadf8cbb347b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e25a1a6103c2d2def2153349edbeb7"><td class="memItemLeft" align="right" valign="top">virtual std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a84e25a1a6103c2d2def2153349edbeb7">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a84e25a1a6103c2d2def2153349edbeb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decompose the machine operand's target flags into two values - the direct target flag value and any of bit flags that are applied.  <a href="classllvm_1_1TargetInstrInfo.html#a84e25a1a6103c2d2def2153349edbeb7">More...</a><br /></td></tr>
<tr class="separator:a84e25a1a6103c2d2def2153349edbeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4478ac069e3b0035bb2593eafe28a8f6"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4478ac069e3b0035bb2593eafe28a8f6">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4478ac069e3b0035bb2593eafe28a8f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an array that contains the direct target flag values and their names.  <a href="classllvm_1_1TargetInstrInfo.html#a4478ac069e3b0035bb2593eafe28a8f6">More...</a><br /></td></tr>
<tr class="separator:a4478ac069e3b0035bb2593eafe28a8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a852ff1241b328a71df60a084636372fd"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a852ff1241b328a71df60a084636372fd">getSerializableBitmaskMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a852ff1241b328a71df60a084636372fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an array that contains the bitmask target flag values and their names.  <a href="classllvm_1_1TargetInstrInfo.html#a852ff1241b328a71df60a084636372fd">More...</a><br /></td></tr>
<tr class="separator:a852ff1241b328a71df60a084636372fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6483ab570ac5711743efe69ae0ac89"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#abb6483ab570ac5711743efe69ae0ac89">getSerializableMachineMemOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abb6483ab570ac5711743efe69ae0ac89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an array that contains the MMO target flag values and their names.  <a href="classllvm_1_1TargetInstrInfo.html#abb6483ab570ac5711743efe69ae0ac89">More...</a><br /></td></tr>
<tr class="separator:abb6483ab570ac5711743efe69ae0ac89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d33681dd1899a420e4b30bf11f4b58e"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a9d33681dd1899a420e4b30bf11f4b58e">isTailCall</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9d33681dd1899a420e4b30bf11f4b58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines whether <code>Inst</code> is a tail call instruction.  <a href="classllvm_1_1TargetInstrInfo.html#a9d33681dd1899a420e4b30bf11f4b58e">More...</a><br /></td></tr>
<tr class="separator:a9d33681dd1899a420e4b30bf11f4b58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84460ff8f44e2d6a1d52dac303c58063"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a84460ff8f44e2d6a1d52dac303c58063">isBasicBlockPrologue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a84460ff8f44e2d6a1d52dac303c58063"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the instruction is bound to the top of its basic block and no other instructions shall be inserted before it.  <a href="classllvm_1_1TargetInstrInfo.html#a84460ff8f44e2d6a1d52dac303c58063">More...</a><br /></td></tr>
<tr class="separator:a84460ff8f44e2d6a1d52dac303c58063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac23d0fd2e7044709ee5ac06404d816"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6ac23d0fd2e7044709ee5ac06404d816">createPHIDestinationCopy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsPt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Src, <a class="el" href="classllvm_1_1Register.html">Register</a> Dst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6ac23d0fd2e7044709ee5ac06404d816"><td class="mdescLeft">&#160;</td><td class="mdescRight">During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destination register in a target specific manner.  <a href="classllvm_1_1TargetInstrInfo.html#a6ac23d0fd2e7044709ee5ac06404d816">More...</a><br /></td></tr>
<tr class="separator:a6ac23d0fd2e7044709ee5ac06404d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace192605e79bfe92ba9418af04ba4cf2"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ace192605e79bfe92ba9418af04ba4cf2">createPHISourceCopy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsPt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Src, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SrcSubReg, <a class="el" href="classllvm_1_1Register.html">Register</a> Dst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ace192605e79bfe92ba9418af04ba4cf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destination register in a target specific manner.  <a href="classllvm_1_1TargetInstrInfo.html#ace192605e79bfe92ba9418af04ba4cf2">More...</a><br /></td></tr>
<tr class="separator:ace192605e79bfe92ba9418af04ba4cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb062669bd6eddffb641dda47d2f748"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#adeb062669bd6eddffb641dda47d2f748">getOutliningCandidateInfo</a> (std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;RepeatedSequenceLocs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adeb062669bd6eddffb641dda47d2f748"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a <code><a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html" title="The information necessary to create an outlined function for some class of candidate.">outliner::OutlinedFunction</a></code> struct containing target-specific information for a set of outlining candidates.  <a href="classllvm_1_1TargetInstrInfo.html#adeb062669bd6eddffb641dda47d2f748">More...</a><br /></td></tr>
<tr class="separator:adeb062669bd6eddffb641dda47d2f748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4253df7a10e437a01d42c223e196c0b8"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4253df7a10e437a01d42c223e196c0b8">mergeOutliningCandidateAttributes</a> (<a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;Candidates) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4253df7a10e437a01d42c223e196c0b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optional target hook to create the LLVM IR attributes for the outlined function.  <a href="classllvm_1_1TargetInstrInfo.html#a4253df7a10e437a01d42c223e196c0b8">More...</a><br /></td></tr>
<tr class="separator:a4253df7a10e437a01d42c223e196c0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3916a50b6bf4f9591b5b7fcd2ad356dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a3916a50b6bf4f9591b5b7fcd2ad356dd">getOutliningType</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;MIT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3916a50b6bf4f9591b5b7fcd2ad356dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how or if <code>MIT</code> should be outlined.  <a href="classllvm_1_1TargetInstrInfo.html#a3916a50b6bf4f9591b5b7fcd2ad356dd">More...</a><br /></td></tr>
<tr class="separator:a3916a50b6bf4f9591b5b7fcd2ad356dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952e245a616622682cd83b1291314660"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a952e245a616622682cd83b1291314660">isMBBSafeToOutlineFrom</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a952e245a616622682cd83b1291314660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optional target hook that returns true if <code>MBB</code> is safe to outline from, and returns any target-specific information in <code>Flags</code>.  <a href="classllvm_1_1TargetInstrInfo.html#a952e245a616622682cd83b1291314660">More...</a><br /></td></tr>
<tr class="separator:a952e245a616622682cd83b1291314660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a23c33cec76b71e45b209a101050e63"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a3a23c33cec76b71e45b209a101050e63">getOutlinableRanges</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3a23c33cec76b71e45b209a101050e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optional target hook which partitions <code>MBB</code> into outlinable ranges for instruction mapping purposes.  <a href="classllvm_1_1TargetInstrInfo.html#a3a23c33cec76b71e45b209a101050e63">More...</a><br /></td></tr>
<tr class="separator:a3a23c33cec76b71e45b209a101050e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e2b33837925c6898584bc1118f2f2a"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a73e2b33837925c6898584bc1118f2f2a">buildOutlinedFrame</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a73e2b33837925c6898584bc1118f2f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert a custom frame for outlined functions.  <a href="classllvm_1_1TargetInstrInfo.html#a73e2b33837925c6898584bc1118f2f2a">More...</a><br /></td></tr>
<tr class="separator:a73e2b33837925c6898584bc1118f2f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab00242d76e808398358fa1e46e9a6885"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ab00242d76e808398358fa1e46e9a6885">insertOutlinedCall</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;It, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab00242d76e808398358fa1e46e9a6885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert a call to an outlined function into the program.  <a href="classllvm_1_1TargetInstrInfo.html#ab00242d76e808398358fa1e46e9a6885">More...</a><br /></td></tr>
<tr class="separator:ab00242d76e808398358fa1e46e9a6885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd9a0614742c8f6c8523b0c34b984ee"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6fd9a0614742c8f6c8523b0c34b984ee">isFunctionSafeToOutlineFrom</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, bool OutlineFromLinkOnceODRs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6fd9a0614742c8f6c8523b0c34b984ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the function can safely be outlined from.  <a href="classllvm_1_1TargetInstrInfo.html#a6fd9a0614742c8f6c8523b0c34b984ee">More...</a><br /></td></tr>
<tr class="separator:a6fd9a0614742c8f6c8523b0c34b984ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de90c613673f0815ee6aa406f67390a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a2de90c613673f0815ee6aa406f67390a">shouldOutlineFromFunctionByDefault</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2de90c613673f0815ee6aa406f67390a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the function should be outlined from by default.  <a href="classllvm_1_1TargetInstrInfo.html#a2de90c613673f0815ee6aa406f67390a">More...</a><br /></td></tr>
<tr class="separator:a2de90c613673f0815ee6aa406f67390a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6885e40448874565521daac98e11f50d"><td class="memItemLeft" align="right" valign="top">virtual std::optional&lt; <a class="el" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6885e40448874565521daac98e11f50d">describeLoadedValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6885e40448874565521daac98e11f50d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Produce the expression describing the <code>MI</code> loading a value into the physical register <code>Reg</code>.  <a href="classllvm_1_1TargetInstrInfo.html#a6885e40448874565521daac98e11f50d">More...</a><br /></td></tr>
<tr class="separator:a6885e40448874565521daac98e11f50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec0a63c3d6d45dd9fee9c1115816e0b"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0ec0a63c3d6d45dd9fee9c1115816e0b">isExtendLikelyToBeFolded</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ExtMI, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0ec0a63c3d6d45dd9fee9c1115816e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the generic extension instruction <code>ExtMI</code>, returns true if this extension is a likely candidate for being folded into an another instruction.  <a href="classllvm_1_1TargetInstrInfo.html#a0ec0a63c3d6d45dd9fee9c1115816e0b">More...</a><br /></td></tr>
<tr class="separator:a0ec0a63c3d6d45dd9fee9c1115816e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9f2194853441756d3616a504c3399a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MIRFormatter.html">MIRFormatter</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aab9f2194853441756d3616a504c3399a">getMIRFormatter</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aab9f2194853441756d3616a504c3399a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return MIR formatter to format/parse MIR operands.  <a href="classllvm_1_1TargetInstrInfo.html#aab9f2194853441756d3616a504c3399a">More...</a><br /></td></tr>
<tr class="separator:aab9f2194853441756d3616a504c3399a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac826a30ada53fd38f6cd11a057b32b7a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ac826a30ada53fd38f6cd11a057b32b7a">getTailDuplicateSize</a> (<a class="el" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">CodeGenOpt::Level</a> OptLevel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac826a30ada53fd38f6cd11a057b32b7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the target-specific default value for tail duplication.  <a href="classllvm_1_1TargetInstrInfo.html#ac826a30ada53fd38f6cd11a057b32b7a">More...</a><br /></td></tr>
<tr class="separator:ac826a30ada53fd38f6cd11a057b32b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00bb2ed485abd5b1ee1de373eaf2274"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae00bb2ed485abd5b1ee1de373eaf2274">getCalleeOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae00bb2ed485abd5b1ee1de373eaf2274"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the callee operand from the given <code>MI</code>.  <a href="classllvm_1_1TargetInstrInfo.html#ae00bb2ed485abd5b1ee1de373eaf2274">More...</a><br /></td></tr>
<tr class="separator:ae00bb2ed485abd5b1ee1de373eaf2274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b400bea2e0c5c1d17478053b5acdd3e"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a9b400bea2e0c5c1d17478053b5acdd3e">getInstructionUniformity</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9b400bea2e0c5c1d17478053b5acdd3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the uniformity behavior of the given instruction.  <a href="classllvm_1_1TargetInstrInfo.html#a9b400bea2e0c5c1d17478053b5acdd3e">More...</a><br /></td></tr>
<tr class="separator:a9b400bea2e0c5c1d17478053b5acdd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87a4a6ef69b65a33d072718a8e0e25e"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa87a4a6ef69b65a33d072718a8e0e25e">isExplicitTargetIndexDef</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;<a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa87a4a6ef69b65a33d072718a8e0e25e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the given <code>MI</code> defines a TargetIndex operand that can be tracked by their offset, can have values, and can have debug info associated with it.  <a href="classllvm_1_1TargetInstrInfo.html#aa87a4a6ef69b65a33d072718a8e0e25e">More...</a><br /></td></tr>
<tr class="separator:aa87a4a6ef69b65a33d072718a8e0e25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MCInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MCInstrInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></td></tr>
<tr class="memitem:aeece82f0c3a3f34f46484c8857eee3ed inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrInfo.html#aeece82f0c3a3f34f46484c8857eee3ed">InitMCInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *<a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *NI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *ND, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint8_t *<a class="el" href="Debugify_8cpp.html#a993c6c27e31cbf36d079971889f3e015">DF</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrInfo.html#a3ad7d366d4381fb6b45e3e445235c789">ComplexDeprecationPredicate</a> *CDI, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NO)</td></tr>
<tr class="memdesc:aeece82f0c3a3f34f46484c8857eee3ed inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize <a class="el" href="classllvm_1_1MCInstrInfo.html" title="Interface to description of machine instruction set.">MCInstrInfo</a>, called by TableGen auto-generated routines.  <a href="classllvm_1_1MCInstrInfo.html#aeece82f0c3a3f34f46484c8857eee3ed">More...</a><br /></td></tr>
<tr class="separator:aeece82f0c3a3f34f46484c8857eee3ed inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8533f8fd8cabba0d3eb8c1fc7f1c73b4 inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrInfo.html#a8533f8fd8cabba0d3eb8c1fc7f1c73b4">getNumOpcodes</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8533f8fd8cabba0d3eb8c1fc7f1c73b4 inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0587abbded61717d8a153b7e5bfdbfed inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0587abbded61717d8a153b7e5bfdbfed inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the machine instruction descriptor that corresponds to the specified instruction opcode.  <a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">More...</a><br /></td></tr>
<tr class="separator:a0587abbded61717d8a153b7e5bfdbfed inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbb44946a6951b5d90dd5313023156f inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">getName</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abdbb44946a6951b5d90dd5313023156f inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the name for the instructions with the given opcode.  <a href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">More...</a><br /></td></tr>
<tr class="separator:abdbb44946a6951b5d90dd5313023156f inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c570149fbd98b77ba4944f29216a6ec inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrInfo.html#a7c570149fbd98b77ba4944f29216a6ec">getDeprecatedInfo</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, std::string &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7c570149fbd98b77ba4944f29216a6ec inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a certain instruction is deprecated and if so returns the reason in <code>Info</code>.  <a href="classllvm_1_1MCInstrInfo.html#a7c570149fbd98b77ba4944f29216a6ec">More...</a><br /></td></tr>
<tr class="separator:a7c570149fbd98b77ba4944f29216a6ec inherit pub_methods_classllvm_1_1MCInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a82a499274493eca235e684f82ee54b70"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a82a499274493eca235e684f82ee54b70">isGenericOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc)</td></tr>
<tr class="separator:a82a499274493eca235e684f82ee54b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60fd4c7626ec53d75182d6f54743745"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae60fd4c7626ec53d75182d6f54743745">isGenericAtomicRMWOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc)</td></tr>
<tr class="separator:ae60fd4c7626ec53d75182d6f54743745"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:ae73e2be2b66dc9e4f2f90d56076d7ea9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a> = ~0U</td></tr>
<tr class="separator:ae73e2be2b66dc9e4f2f90d56076d7ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:aed12f16581f1988ffabfff3a9c274e2e"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aed12f16581f1988ffabfff3a9c274e2e">isReallyTriviallyReMaterializable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aed12f16581f1988ffabfff3a9c274e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">For instructions with opcodes for which the M_REMATERIALIZABLE flag is set, this hook lets the target specify whether the instruction is actually trivially rematerializable, taking into consideration its operands.  <a href="classllvm_1_1TargetInstrInfo.html#aed12f16581f1988ffabfff3a9c274e2e">More...</a><br /></td></tr>
<tr class="separator:aed12f16581f1988ffabfff3a9c274e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4d05c8ea2fc82ae12300ef5fb48951"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">commuteInstructionImpl</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, bool NewMI, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adf4d05c8ea2fc82ae12300ef5fb48951"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method commutes the operands of the given machine instruction MI.  <a href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">More...</a><br /></td></tr>
<tr class="separator:adf4d05c8ea2fc82ae12300ef5fb48951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d333719ddfbab049db041b78ae25214"><td class="memItemLeft" align="right" valign="top">virtual std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a3d333719ddfbab049db041b78ae25214">isCopyInstrImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3d333719ddfbab049db041b78ae25214"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation for IsCopyInstr.  <a href="classllvm_1_1TargetInstrInfo.html#a3d333719ddfbab049db041b78ae25214">More...</a><br /></td></tr>
<tr class="separator:a3d333719ddfbab049db041b78ae25214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47bacdac90d2744684f980e1ad40594"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae47bacdac90d2744684f980e1ad40594">isUnspillableTerminatorImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae47bacdac90d2744684f980e1ad40594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given terminator MI is not expected to spill.  <a href="classllvm_1_1TargetInstrInfo.html#ae47bacdac90d2744684f980e1ad40594">More...</a><br /></td></tr>
<tr class="separator:ae47bacdac90d2744684f980e1ad40594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2ae70bf78866dd55545718e470c323"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr, <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4e2ae70bf78866dd55545718e470c323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation for foldMemoryOperand.  <a href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">More...</a><br /></td></tr>
<tr class="separator:a4e2ae70bf78866dd55545718e470c323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f107db442bad25d6c50dbf03378aebe"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a2f107db442bad25d6c50dbf03378aebe">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2f107db442bad25d6c50dbf03378aebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation for foldMemoryOperand.  <a href="classllvm_1_1TargetInstrInfo.html#a2f107db442bad25d6c50dbf03378aebe">More...</a><br /></td></tr>
<tr class="separator:a2f107db442bad25d6c50dbf03378aebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e026925b73de52f7a563693ebff007"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007">getRegSequenceLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &gt; &amp;InputRegs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a52e026925b73de52f7a563693ebff007"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation of getRegSequenceInputs.  <a href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007">More...</a><br /></td></tr>
<tr class="separator:a52e026925b73de52f7a563693ebff007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c44734f854fb7f620d16097f2af637"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637">getExtractSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InputReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af1c44734f854fb7f620d16097f2af637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation of getExtractSubregInputs.  <a href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637">More...</a><br /></td></tr>
<tr class="separator:af1c44734f854fb7f620d16097f2af637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b51d2dd19b3859797509c03d5f451f1"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1">getInsertSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InsertedReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2b51d2dd19b3859797509c03d5f451f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation of getInsertSubregInputs.  <a href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1">More...</a><br /></td></tr>
<tr class="separator:a2b51d2dd19b3859797509c03d5f451f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6616508bb5d488d06f8122df46e3930c"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6616508bb5d488d06f8122df46e3930c">getOutliningTypeImpl</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;MIT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6616508bb5d488d06f8122df46e3930c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation for getOutliningTypeImpl.  <a href="classllvm_1_1TargetInstrInfo.html#a6616508bb5d488d06f8122df46e3930c">More...</a><br /></td></tr>
<tr class="separator:a6616508bb5d488d06f8122df46e3930c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-methods"></a>
Static Protected Member Functions</h2></td></tr>
<tr class="memitem:aef5b8db7ddf8b00b66e4f64711a053cd"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aef5b8db7ddf8b00b66e4f64711a053cd">fixCommutedOpIndices</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;ResultIdx1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;ResultIdx2, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> CommutableOpIdx1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> CommutableOpIdx2)</td></tr>
<tr class="memdesc:aef5b8db7ddf8b00b66e4f64711a053cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable operand indices to (ResultIdx1, ResultIdx2).  <a href="classllvm_1_1TargetInstrInfo.html#aef5b8db7ddf8b00b66e4f64711a053cd">More...</a><br /></td></tr>
<tr class="separator:aef5b8db7ddf8b00b66e4f64711a053cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1MCInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1MCInstrInfo')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></td></tr>
<tr class="memitem:a3ad7d366d4381fb6b45e3e445235c789 inherit pub_types_classllvm_1_1MCInstrInfo"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrInfo.html#a3ad7d366d4381fb6b45e3e445235c789">ComplexDeprecationPredicate</a> = bool(*)(<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;, std::string &amp;)</td></tr>
<tr class="separator:a3ad7d366d4381fb6b45e3e445235c789 inherit pub_types_classllvm_1_1MCInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> - Interface to description of machine instruction set. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00098">98</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ab0ea1fe6f61d0e861ed2be7632a270bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ea1fe6f61d0e861ed2be7632a270bb">&#9670;&nbsp;</a></span>TargetInstrInfo() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::TargetInstrInfo::TargetInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CFSetupOpcode</em> = <code>~0u</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CFDestroyOpcode</em> = <code>~0u</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CatchRetOpcode</em> = <code>~0u</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ReturnOpcode</em> = <code>~0u</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00100">100</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="abfc72b67ab4a799ac5472bb3ca3250fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc72b67ab4a799ac5472bb3ca3250fc">&#9670;&nbsp;</a></span>TargetInstrInfo() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::TargetInstrInfo::TargetInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2c402f5f405a15e3356949d3d1900c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c402f5f405a15e3356949d3d1900c3">&#9670;&nbsp;</a></span>~TargetInstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TargetInstrInfo::~TargetInstrInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a0dfb0c744373d4b6112eb343a5b07fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dfb0c744373d4b6112eb343a5b07fc7">&#9670;&nbsp;</a></span>analyzeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Analyze the branching code at the end of MBB, returning true if it cannot be understood (e.g. </p>
<p>it's a switch dispatch or isn't implemented for a target). Upon success, this returns false and returns with the following information in various cases:</p>
<ol type="1">
<li>If this block ends with no branches (it just falls through to its succ) just return false, leaving TBB/FBB null.</li>
<li>If this block ends with only an unconditional branch, it sets TBB to be the destination block.</li>
<li>If this block ends with a conditional branch and it falls through to a successor block, it sets TBB to be the branch destination block and a list of operands that evaluate the condition. These operands can be passed to other <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> methods to create new branches.</li>
<li>If this block ends with a conditional branch followed by an unconditional branch, it returns the 'true' destination in TBB, the 'false' destination in FBB, and a list of operands that evaluate the condition. These operands can be passed to other <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> methods to create new branches.</li>
</ol>
<p>Note that removeBranch and insertBranch must be implemented to support cases where this method returns success.</p>
<p>If AllowModify is true, then this routine is allowed to modify the basic block (e.g. delete instructions after the unconditional branch).</p>
<p>The CFG information in MBB.Predecessors and MBB.Successors must be valid before calling this function. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00641">641</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TailDuplicator_8cpp_source.html#l00788">llvm::TailDuplicator::canTailDuplicate()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01860">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, and <a class="el" href="TailDuplicator_8cpp_source.html#l00550">llvm::TailDuplicator::shouldTailDuplicate()</a>.</p>

</div>
</div>
<a id="a2b3f813a206819029043906eedccc502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b3f813a206819029043906eedccc502">&#9670;&nbsp;</a></span>analyzeBranchPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::analyzeBranchPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a> &amp;&#160;</td>
          <td class="paramname"><em>MBP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Analyze the branching code at the end of MBB and parse it into the <a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html" title="Represents a predicate at the MachineFunction level.">MachineBranchPredicate</a> structure if possible. </p>
<p>Returns false on success and true on failure.</p>
<p>If AllowModify is true, then this routine is allowed to modify the basic block (e.g. delete instructions after the unconditional branch). </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00683">683</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="af90a0ce256d5ae1e1181b032da5d2779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90a0ce256d5ae1e1181b032da5d2779">&#9670;&nbsp;</a></span>analyzeCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue. </p>
<p>Return true if the comparison instruction can be analyzed. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01597">1597</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a951ed5729e865521d99c1b7bf2e4e4a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951ed5729e865521d99c1b7bf2e4e4a2">&#9670;&nbsp;</a></span>analyzeLoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::analyzeLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineLoop.html">MachineLoop</a> &amp;&#160;</td>
          <td class="paramname"><em>L</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>IndVarInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>CmpInst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Analyze the loop code, return true if it cannot be understood. </p>
<p>Upon success, this function returns false and returns information about the induction variable and compare instruction used at the end. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00786">786</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a074ab97926a3b48758508b0376c1dbe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074ab97926a3b48758508b0376c1dbe7">&#9670;&nbsp;</a></span>analyzeLoopForPipelining()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::unique_ptr&lt;<a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">PipelinerLoopInfo</a>&gt; llvm::TargetInstrInfo::analyzeLoopForPipelining </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>LoopBB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enough produce a <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html" title="Object returned by analyzeLoopForPipelining.">PipelinerLoopInfo</a> object. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00779">779</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ModuloSchedule_8cpp_source.html#l02006">llvm::PeelingModuloScheduleExpander::expand()</a>.</p>

</div>
</div>
<a id="ad0e13c52b664b67847a458ba5e6f9009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e13c52b664b67847a458ba5e6f9009">&#9670;&nbsp;</a></span>analyzeSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::analyzeSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>TrueOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>FalseOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Optimizable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Analyze the given select instruction, returning true if it cannot be understood. </p>
<p>It is assumed that MI-&gt;isSelect() is true.</p>
<p>When successful, return the controlling condition and the operands that determine the true and false result values.</p>
<p>Result = SELECT Cond, TrueOp, FalseOp</p>
<p>Some targets can optimize select instructions, for example by predicating the instruction defining one of the operands. Such targets should set Optimizable.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">MI</td><td>Select instruction to analyze. </td></tr>
    <tr><td class="paramname">Cond</td><td>Condition controlling the select. </td></tr>
    <tr><td class="paramname">TrueOp</td><td>Operand number of the value selected when Cond is true. </td></tr>
    <tr><td class="paramname">FalseOp</td><td>Operand number of the value selected when Cond is false. </td></tr>
    <tr><td class="paramname">Optimizable</td><td>Returned as true if MI is optimizable. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>False on success. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00949">949</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="af6ae1d6ce8dc191d8300c25b3e287961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ae1d6ce8dc191d8300c25b3e287961">&#9670;&nbsp;</a></span>areLoadsFromSameBasePtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::areLoadsFromSameBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address. </p>
<p>It should only return true if the base pointers are the same and the only differences between the two addresses are the offset. It also returns the offsets by reference. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01360">1360</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a5f8ea6535c262fbc8a16177783020314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8ea6535c262fbc8a16177783020314">&#9670;&nbsp;</a></span>areMemAccessesTriviallyDisjoint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::areMemAccessesTriviallyDisjoint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIa</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sometimes, it is possible for the target to tell, even without aliasing information, that two MIs access different memory addresses. </p>
<p>This function returns true if two MIs access different memory addresses and false otherwise.</p>
<p>Assumes any physical registers used to compute addresses have the same value for both instructions. (This is the most useful assumption for post-RA scheduling.)</p>
<p>See also <a class="el" href="classllvm_1_1MachineInstr.html#a55aec6d9959470668bae2aeb8a7c0768" title="Returns true if this instruction&#39;s memory access aliases the memory access of Other.">MachineInstr::mayAlias</a>, which is implemented on top of this function. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01849">1849</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineInstr_8h_source.html#l01079">llvm::MachineInstr::mayLoadOrStore()</a>.</p>

</div>
</div>
<a id="a29e545675db8b534aec8eccb7bedb2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e545675db8b534aec8eccb7bedb2ee">&#9670;&nbsp;</a></span>areOpcodesEqualOrInverse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::areOpcodesEqualOrInverse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true when \P Opcode1 or its inversion is equal to \P Opcode2. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00717">717</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l01194">getInverseOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00815">getReassociationOpcodes()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00722">hasReassociableSibling()</a>.</p>

</div>
</div>
<a id="a525a9aaabc1362deb245b0099ea5538e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a525a9aaabc1362deb245b0099ea5538e">&#9670;&nbsp;</a></span>breakPartialRegDependency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetInstrInfo::breakPartialRegDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum. </p>
<p>If it wasn't possible to avoid a def in the last N instructions before MI (see getPartialRegUpdateClearance), this hook will be called to break the unwanted dependency.</p>
<p>On x86, an xorps instruction can be used as a dependency breaker:</p>
<p>addps xmm1, xmm0 movaps xmm0, (rax) xorps xmm0, xmm0 cvtsi2ss rbx, xmm0</p>
<p>An &lt;imp-kill&gt; operand should be added to MI if an instruction was inserted. This ties the instructions together in the post-ra scheduler. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01828">1828</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a73e2b33837925c6898584bc1118f2f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e2b33837925c6898584bc1118f2f2a">&#9670;&nbsp;</a></span>buildOutlinedFrame()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetInstrInfo::buildOutlinedFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>OF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert a custom frame for outlined functions. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l02017">2017</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a7b8003a932104a6adf3ddbf4435a49f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b8003a932104a6adf3ddbf4435a49f0">&#9670;&nbsp;</a></span>canCopyGluedNodeDuringSchedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::canCopyGluedNodeDuringSchedule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG.">SDNode</a> can be copied during scheduling even if it has glue. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01256">1256</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="ae0990ac346653cb1c820f391ffbf5ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0990ac346653cb1c820f391ffbf5ed5">&#9670;&nbsp;</a></span>canInsertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::canInsertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>TrueCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FalseCycles</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it is possible to insert a select instruction that chooses between TrueReg and FalseReg based on the condition code in Cond. </p>
<p>When successful, also return the latency in cycles from TrueReg, FalseReg, and Cond to the destination register. In most cases, a select instruction will be 1 cycle, so CondCycles = TrueCycles = FalseCycles = 1</p>
<p>Some x86 implementations have 2-cycle cmov instructions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">MBB</td><td>Block where select instruction would be inserted. </td></tr>
    <tr><td class="paramname">Cond</td><td>Condition returned by analyzeBranch. </td></tr>
    <tr><td class="paramname">DstReg</td><td>Virtual dest register that the result should write to. </td></tr>
    <tr><td class="paramname">TrueReg</td><td>Virtual register to select when Cond is true. </td></tr>
    <tr><td class="paramname">FalseReg</td><td>Virtual register to select when Cond is false. </td></tr>
    <tr><td class="paramname">CondCycles</td><td>Latency from Cond+Branch to select output. </td></tr>
    <tr><td class="paramname">TrueCycles</td><td>Latency from TrueReg to select output. </td></tr>
    <tr><td class="paramname">FalseCycles</td><td>Latency from FalseReg to select output. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00901">901</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a163e14d44765e368d3a79ceea6d00eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a163e14d44765e368d3a79ceea6d00eaa">&#9670;&nbsp;</a></span>canMakeTailCallConditional()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::canMakeTailCallConditional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>TailCall</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the tail call can be made conditional on BranchCond. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01502">1502</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a0a593a2fa65858fcd920bd782108c999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a593a2fa65858fcd920bd782108c999">&#9670;&nbsp;</a></span>canPredicatePredicatedInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::canPredicatePredicatedInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assumes the instruction is already predicated and returns true if the instruction can be predicated again. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01482">1482</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01478">isPredicated()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a0695148f396023fb3cf404a5447a2412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0695148f396023fb3cf404a5447a2412">&#9670;&nbsp;</a></span>ClobbersPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::ClobbersPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>SkipDead</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specified instruction defines any predicate or condition code register(s) used for predication, returns true as well as the definition predicate(s) by reference. </p>
<p>SkipDead should be set to false at any point that dead predicate instructions should be considered as being defined. A dead predicate instruction is one that is guaranteed to be removed after a call to PredicateInstruction. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01533">1533</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="aa41720cc33b0511709c92abcb164a59d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa41720cc33b0511709c92abcb164a59d">&#9670;&nbsp;</a></span>commuteInstruction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * TargetInstrInfo::commuteInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NewMI</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx1</em> = <code><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx2</em> = <code><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This method commutes the operands of the given machine instruction MI. </p>
<p>The operands to be commuted are specified by their indices OpIdx1 and OpIdx2. OpIdx1 and OpIdx2 arguments may be set to a special value 'CommuteAnyOperandIndex', which means that the method is free to choose any arbitrarily chosen commutable operand. If both arguments are set to 'CommuteAnyOperandIndex' then the method looks for 2 different commutable operands; then commutes them if such operands could be found.</p>
<p>If NewMI is false, MI is modified in place and returned; otherwise, a new machine instruction is created and returned.</p>
<p>Do not call this method for a non-commutable instruction or for non-commuable operands. Even though the instruction is commutable, the method may still fail to commute the operands, null pointer is returned in such cases. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00247">247</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00441">CommuteAnyOperandIndex</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00166">commuteInstructionImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">findCommutedOpIndices()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="adf4d05c8ea2fc82ae12300ef5fb48951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4d05c8ea2fc82ae12300ef5fb48951">&#9670;&nbsp;</a></span>commuteInstructionImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * TargetInstrInfo::commuteInstructionImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NewMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method commutes the operands of the given machine instruction MI. </p>
<p>The operands to be commuted are specified by their indices OpIdx1 and OpIdx2.</p>
<p>If a target has any instructions that are commutable but require converting to different instructions or making non-trivial changes to commute them, this method can be overloaded to do that. The default implementation simply swaps the commutable operands.</p>
<p>If NewMI is false, MI is modified in place and returned; otherwise, a new machine instruction is created and returned.</p>
<p>Do not call this method for a non-commutable instruction. Even though the instruction is commutable, the method may still fail to commute the operands, null pointer is returned in such cases. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00166">166</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00390">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">findCommutedOpIndices()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00247">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00537">llvm::MachineOperand::setIsInternalRead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00519">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00142">llvm::MachineOperand::setIsRenamable()</a>, <a class="el" href="MachineOperand_8h_source.html#l00530">llvm::MachineOperand::setIsUndef()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00490">llvm::MachineOperand::setSubReg()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00036">llvm::MCOI::TIED_TO</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00247">commuteInstruction()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00075">llvm::WebAssemblyInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02269">llvm::ARMBaseInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02398">llvm::SIInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02207">llvm::RISCVInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00277">llvm::SystemZInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01139">llvm::PPCInstrInfo::commuteInstructionImpl()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l01988">llvm::X86InstrInfo::commuteInstructionImpl()</a>.</p>

</div>
</div>
<a id="ab37fab8849480ffb93a9d63691e67657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab37fab8849480ffb93a9d63691e67657">&#9670;&nbsp;</a></span>convertToThreeAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::TargetInstrInfo::convertToThreeAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_ADDR flag. </p>
<p>When this flag is set, the target may be able to convert a two-address instruction into one or more true three-address instructions on demand. This allows the <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> target (for example) to convert ADD and SHL instructions into LEA instructions if they would require register copies due to two-addressness.</p>
<p>This method returns a null pointer if the transformation cannot be performed, otherwise it returns the last new instruction.</p>
<p>If <code>LIS</code> is not nullptr, the <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> info should be updated for replacing <code>MI</code> with new instructions, even though this function does not remove MI. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00431">431</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a5e3084582ccac0f7bfb05582b5be402f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3084582ccac0f7bfb05582b5be402f">&#9670;&nbsp;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit instructions to copy a pair of physical registers. </p>
<p>This function should support copies within any legal register class as well as any cross-class copies created during instruction selection.</p>
<p>The source and destination registers may overlap, which may require a careful implementation when multiple copy instructions are required for large registers. See for example the <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> target. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00987">987</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="aea7fb8b18a37883f51af73238e47dea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea7fb8b18a37883f51af73238e47dea4">&#9670;&nbsp;</a></span>createMIROperandComment()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string TargetInstrInfo::createMIROperandComment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01481">1481</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00054">First</a>, <a class="el" href="InlineAsm_8h_source.html#l00390">llvm::InlineAsm::getExtraInfoNames()</a>, <a class="el" href="InlineAsm_8h_source.html#l00351">llvm::InlineAsm::getKind()</a>, <a class="el" href="InlineAsm_8h_source.html#l00414">llvm::InlineAsm::getKindName()</a>, <a class="el" href="InlineAsm_8h_source.html#l00434">llvm::InlineAsm::getMemConstraintName()</a>, <a class="el" href="InlineAsm_8h_source.html#l00355">llvm::InlineAsm::getMemoryConstraintID()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00778">llvm::TargetRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00784">llvm::TargetRegisterInfo::getRegClassName()</a>, <a class="el" href="InlineAsm_8h_source.html#l00378">llvm::InlineAsm::hasRegClassConstraint()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, <a class="el" href="InlineAsm_8h_source.html#l00300">llvm::InlineAsm::isImmKind()</a>, <a class="el" href="InlineAsm_8h_source.html#l00301">llvm::InlineAsm::isMemKind()</a>, <a class="el" href="InlineAsm_8h_source.html#l00369">llvm::InlineAsm::isUseOperandTiedToDef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="InlineAsm_8h_source.html#l00226">llvm::InlineAsm::MIOp_ExtraInfo</a>, <a class="el" href="SampleProfWriter_8cpp_source.html#l00053">OS</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00576">llvm::ARMBaseInstrInfo::createMIROperandComment()</a>, and <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01988">llvm::RISCVInstrInfo::createMIROperandComment()</a>.</p>

</div>
</div>
<a id="a6ac23d0fd2e7044709ee5ac06404d816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac23d0fd2e7044709ee5ac06404d816">&#9670;&nbsp;</a></span>createPHIDestinationCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::TargetInstrInfo::createPHIDestinationCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Dst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destination register in a target specific manner. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01945">1945</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00063">llvm::MCInstrInfo::get()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l08275">llvm::SIInstrInfo::createPHIDestinationCopy()</a>.</p>

</div>
</div>
<a id="ace192605e79bfe92ba9418af04ba4cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace192605e79bfe92ba9418af04ba4cf2">&#9670;&nbsp;</a></span>createPHISourceCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::TargetInstrInfo::createPHISourceCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Dst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destination register in a target specific manner. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01955">1955</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00063">llvm::MCInstrInfo::get()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l08290">llvm::SIInstrInfo::createPHISourceCopy()</a>.</p>

</div>
</div>
<a id="a7242b69b2f705111801d717e2ea243b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7242b69b2f705111801d717e2ea243b5">&#9670;&nbsp;</a></span>CreateTargetHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * TargetInstrInfo::CreateTargetHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01184">1184</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00129">llvm::ARMBaseInstrInfo::CreateTargetHazardRecognizer()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l00101">llvm::PPCInstrInfo::CreateTargetHazardRecognizer()</a>.</p>

</div>
</div>
<a id="a5da941cb7cfe3ae9b3dae1f5caac8b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5da941cb7cfe3ae9b3dae1f5caac8b78">&#9670;&nbsp;</a></span>CreateTargetMIHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * TargetInstrInfo::CreateTargetMIHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01191">1191</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00142">llvm::ARMBaseInstrInfo::CreateTargetMIHazardRecognizer()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07773">llvm::SIInstrInfo::CreateTargetMIHazardRecognizer()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03087">llvm::GenericScheduler::initialize()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03702">llvm::PostGenericScheduler::initialize()</a>.</p>

</div>
</div>
<a id="a000bd55721d30de4fee9eb3d812714ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a000bd55721d30de4fee9eb3d812714ea">&#9670;&nbsp;</a></span>CreateTargetPostRAHazardRecognizer() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * TargetInstrInfo::CreateTargetPostRAHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions after register allocation. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01198">1198</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00165">llvm::ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01867">llvm::HexagonInstrInfo::CreateTargetPostRAHazardRecognizer()</a>.</p>

</div>
</div>
<a id="a99a0319191a2e2a276a893c5cde75bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a0319191a2e2a276a893c5cde75bc5">&#9670;&nbsp;</a></span>CreateTargetPostRAHazardRecognizer() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a>* llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allocate and return a hazard recognizer to use for by non-scheduling passes. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01585">1585</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="abe81e601b8bee5b30f838230fd86e39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe81e601b8bee5b30f838230fd86e39f">&#9670;&nbsp;</a></span>CreateTargetScheduleState()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a>* llvm::TargetInstrInfo::CreateTargetScheduleState </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create machine specific model for scheduling. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01833">1833</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00194">llvm::VLIWResourceModel::createPacketizer()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, and <a class="el" href="DFAPacketizer_8cpp_source.html#l00118">llvm::VLIWPacketizerList::VLIWPacketizerList()</a>.</p>

</div>
</div>
<a id="a84e25a1a6103c2d2def2153349edbeb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84e25a1a6103c2d2def2153349edbeb7">&#9670;&nbsp;</a></span>decomposeMachineOperandsTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::pair&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&gt; llvm::TargetInstrInfo::decomposeMachineOperandsTargetFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decompose the machine operand's target flags into two values - the direct target flag value and any of bit flags that are applied. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01894">1894</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="ae5424d7c9e608bd5b2087f1021908a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5424d7c9e608bd5b2087f1021908a08">&#9670;&nbsp;</a></span>defaultDefLatency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TargetInstrInfo::defaultDefLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>SchedModel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the default expected latency for a def based on its opcode. </p>
<p>Return the default expected latency for a def based on it's opcode. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01269">1269</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="MCSchedule_8h_source.html#l00292">llvm::MCSchedModel::HighLatency</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01688">isHighLatencyDef()</a>, and <a class="el" href="MCSchedule_8h_source.html#l00285">llvm::MCSchedModel::LoadLatency</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00257">llvm::TargetSchedModel::computeInstrLatency()</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00168">llvm::TargetSchedModel::computeOperandLatency()</a>.</p>

</div>
</div>
<a id="a6885e40448874565521daac98e11f50d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6885e40448874565521daac98e11f50d">&#9670;&nbsp;</a></span>describeLoadedValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a> &gt; TargetInstrInfo::describeLoadedValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Produce the expression describing the <code>MI</code> loading a value into the physical register <code>Reg</code>. </p>
<p>This hook should only be used with <code>MIs</code> belonging to VReg-less functions. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01308">1308</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01564">llvm::DIExpression::appendOffset()</a>, <a class="el" href="DebugInfoMetadata_8h_source.html#l02875">llvm::DIExpression::ApplyOffset</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00833">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="Metadata_8h_source.html#l01399">llvm::MDNode::get()</a>, <a class="el" href="Function_8cpp_source.html#l00315">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00763">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00212">llvm::MachineMemOperand::getPseudoValue()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00235">llvm::MachineMemOperand::getSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00193">llvm::MachineFunctionProperties::hasProperty()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01046">isAddImmediate()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01035">isCopyInstr()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00580">llvm::MCRegisterInfo::isSuperOrSubRegisterEq()</a>, <a class="el" href="PseudoSourceValue_8cpp_source.html#l00053">llvm::PseudoSourceValue::mayAlias()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">llvm::MachineFunctionProperties::NoVRegs</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01635">llvm::DIExpression::prepend()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01708">llvm::DIExpression::prependOpcodes()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00022">llvm::RISCVMatInt::RegImm</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01074">llvm::ARMBaseInstrInfo::describeLoadedValue()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00937">llvm::MipsInstrInfo::describeLoadedValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08241">llvm::AArch64InstrInfo::describeLoadedValue()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l09119">llvm::X86InstrInfo::describeLoadedValue()</a>.</p>

</div>
</div>
<a id="a8d5210bd68a86582390a6fbf1f57e319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5210bd68a86582390a6fbf1f57e319">&#9670;&nbsp;</a></span>duplicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp; TargetInstrInfo::duplicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertBefore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Orig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clones instruction or the whole instruction bundle <code>Orig</code> and insert into <code>MBB</code> before <code>InsertBefore</code>. </p>
<p>The target may update operands that are required to be unique.</p>
<p><code>Orig</code> must not return true for <a class="el" href="classllvm_1_1MachineInstr.html#a7ffc14f594434308433335d6b62ded60" title="Return true if this instruction cannot be safely duplicated.">MachineInstr::isNotDuplicable()</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00432">432</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00395">llvm::MachineFunction::cloneMachineInstrBundle()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00970">llvm::MachineInstr::isNotDuplicable()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01836">llvm::ARMBaseInstrInfo::duplicate()</a>.</p>

</div>
</div>
<a id="aeeb52dce7ed6b6e3abc562031782d77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeb52dce7ed6b6e3abc562031782d77d">&#9670;&nbsp;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function is called for all pseudo instructions that remain after register allocation. </p>
<p>Many pseudo instructions are created to help register allocation. This is the place to convert them into real instructions. The target can edit MI in place, or it can insert new instructions and erase MI. The function should return true if anything was changed. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01103">1103</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01880">llvm::SIInstrInfo::expandPostRAPseudo()</a>.</p>

</div>
</div>
<a id="acc1d5ead030ed9216dedce5a9cc304ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc1d5ead030ed9216dedce5a9cc304ec">&#9670;&nbsp;</a></span>extraSizeToPredicateInstructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::extraSizeToPredicateInstructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumInsts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the increase in code size needed to predicate a contiguous run of NumInsts instructions. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00856">856</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="af485d961de4839fb34a3fe457daf2b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af485d961de4839fb34a3fe457daf2b1b">&#9670;&nbsp;</a></span>finalizeInsInstrs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetInstrInfo::finalizeInsInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &amp;&#160;</td>
          <td class="paramname"><em>P</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fix up the placeholder we may add in <a class="el" href="classllvm_1_1TargetInstrInfo.html#aa438b91b89d93aa1caed060cfc90d1cd" title="When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...">genAlternativeCodeSequence()</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01170">1170</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a422b844cc7e3db360908c008cb651f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a422b844cc7e3db360908c008cb651f96">&#9670;&nbsp;</a></span>findCommutedOpIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::findCommutedOpIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true iff the routine could find two commutable operands in the given machine instruction. </p>
<p>The 'SrcOpIdx1' and 'SrcOpIdx2' are INPUT and OUTPUT arguments. If any of the INPUT values is set to the special value 'CommuteAnyOperandIndex' then the method arbitrarily picks a commutable operand, then returns its index in the corresponding argument. If both of INPUT values are set to 'CommuteAnyOperandIndex' then method looks for 2 commutable operands. If INPUT values refer to some operands of MI, then the method simply returns true if the corresponding operands are commutable and returns false otherwise.</p>
<p>For example, calling this method this way: unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex; findCommutedOpIndices(MI, Op1, Op2); can be interpreted as a query asking to find an operand that would be commutable with the operand#1. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">293</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00262">fixCommutedOpIndices()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00247">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00480">llvm::MCInstrDesc::isCommutable()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00247">commuteInstruction()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00166">commuteInstructionImpl()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02062">llvm::RISCVInstrInfo::findCommutedOpIndices()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00771">llvm::MipsInstrInfo::findCommutedOpIndices()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02443">llvm::X86InstrInfo::findCommutedOpIndices()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l01223">llvm::PPCInstrInfo::findCommutedOpIndices()</a>.</p>

</div>
</div>
<a id="aef5b8db7ddf8b00b66e4f64711a053cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5b8db7ddf8b00b66e4f64711a053cd">&#9670;&nbsp;</a></span>fixCommutedOpIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::fixCommutedOpIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ResultIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ResultIdx2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CommutableOpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CommutableOpIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable operand indices to (ResultIdx1, ResultIdx2). </p>
<p>One or both input values of the pair: (ResultIdx1, ResultIdx2) may be predefined to some indices or be undefined (designated by the special value 'CommuteAnyOperandIndex'). The predefined result indices cannot be re-defined. The function returns true iff after the result pair redefinition the fixed result pair is equal to or equivalent to the source pair of indices: (CommutableOpIdx1, CommutableOpIdx2). It is assumed here that the pairs (x,y) and (y,x) are equivalent. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00262">262</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l00441">CommuteAnyOperandIndex</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">findCommutedOpIndices()</a>.</p>

</div>
</div>
<a id="a096d7b9d2abdba66dca273f321a9898a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096d7b9d2abdba66dca273f321a9898a">&#9670;&nbsp;</a></span>FoldImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::FoldImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction. </p>
<p>If MRI-&gt;hasOneNonDBGUse(Reg) is true, and this function returns true, then the caller may assume that DefMI has been erased from its parent block. The caller may assume that it will not be erased by this function otherwise. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01634">1634</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a6a733ae5364b0de2225af33223f383a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a733ae5364b0de2225af33223f383a5">&#9670;&nbsp;</a></span>foldMemoryOperand() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * TargetInstrInfo::foldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *&#160;</td>
          <td class="paramname"><em>VRM</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Attempt to fold a load or store of the specified stack slot into the specified machine instruction for the specified operand(s). </p>
<p>If this is possible, a new instruction is returned with the specified operand folded, otherwise NULL is returned. The new instruction is inserted before MI, and the client is responsible for removing the old instruction. If VRM is passed, the assigned physregs can be inspected by target to decide on using an opcode (note that those assignments can still change). </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00557">557</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8cpp_source.html#l00363">llvm::MachineInstr::addMemOperand()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00441">canFoldCopy()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00514">llvm::MachineInstr::cloneInstrSymbols()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01265">foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00492">foldPatchpoint()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01049">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00484">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00526">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00056">llvm::MCRegisterInfo::getSubRegIdxSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01087">loadRegFromStackSlot()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="MachineInstr_8h_source.html#l01056">llvm::MachineInstr::mayLoad()</a>, <a class="el" href="MachineInstr_8h_source.html#l01069">llvm::MachineInstr::mayStore()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00132">llvm::MachineMemOperand::MONone</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01303">llvm::ISD::PATCHPOINT</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00352">llvm::MachineInstr::setMemRefs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01297">llvm::ISD::STACKMAP</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01069">storeRegToStackSlot()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a2432d0bb09d9fe3b6bb004d8dbf77a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2432d0bb09d9fe3b6bb004d8dbf77a99">&#9670;&nbsp;</a></span>foldMemoryOperand() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * TargetInstrInfo::foldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>LoadMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Same as the previous version except it allows folding of any load and store from / to any address, not just from a specific stack slot. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00650">650</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8cpp_source.html#l00363">llvm::MachineInstr::addMemOperand()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l01002">llvm::MachineInstr::canFoldAsLoad()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01265">foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00492">foldPatchpoint()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00265">isLoadFromStackSlot()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineInstr_8h_source.html#l00713">llvm::MachineInstr::memoperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00731">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00738">llvm::MachineInstr::memoperands_end()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01303">llvm::ISD::PATCHPOINT</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00352">llvm::MachineInstr::setMemRefs()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01297">llvm::ISD::STACKMAP</a>.</p>

</div>
</div>
<a id="a4e2ae70bf78866dd55545718e470c323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2ae70bf78866dd55545718e470c323">&#9670;&nbsp;</a></span>foldMemoryOperandImpl() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::TargetInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *&#160;</td>
          <td class="paramname"><em>VRM</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation for foldMemoryOperand. </p>
<p>Target-independent code in foldMemoryOperand will take care of adding a <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> to the newly created instruction. The instruction and any auxiliary instructions necessary will be inserted at InsertPt. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01265">1265</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00557">foldMemoryOperand()</a>.</p>

</div>
</div>
<a id="a2f107db442bad25d6c50dbf03378aebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f107db442bad25d6c50dbf03378aebe">&#9670;&nbsp;</a></span>foldMemoryOperandImpl() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::TargetInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>LoadMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation for foldMemoryOperand. </p>
<p>Target-independent code in foldMemoryOperand will take care of adding a <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> to the newly created instruction. The instruction and any auxiliary instructions necessary will be inserted at InsertPt. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01278">1278</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="aa438b91b89d93aa1caed060cfc90d1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa438b91b89d93aa1caed060cfc90d1cd">&#9670;&nbsp;</a></span>genAlternativeCodeSequence()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetInstrInfo::genAlternativeCodeSequence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a>&#160;</td>
          <td class="paramname"><em>Pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>DelInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InstIdxForVirtReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When <a class="el" href="classllvm_1_1TargetInstrInfo.html#a46ab782fa8efa2745e4fe000a1cd3d5a" title="Return true when there is potentially a faster code sequence for an instruction chain ending in Root.">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence. </p>
<p>The client has to decide whether the actual replacement is beneficial or not. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Root</td><td>- <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> that could be combined with one of its operands </td></tr>
    <tr><td class="paramname"><a class="el" href="classllvm_1_1Pattern.html">Pattern</a></td><td>- Combination pattern for Root </td></tr>
    <tr><td class="paramname">InsInstrs</td><td>- Vector of new instructions that implement P </td></tr>
    <tr><td class="paramname">DelInstrs</td><td>- Old instructions, including Root, that could be replaced by InsInstr </td></tr>
    <tr><td class="paramname">InstIdxForVirtReg</td><td>- map of virtual register to instruction in InsInstr that defines it </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01021">1021</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00691">llvm::MachineInstr::getMF()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0223f0bf9a12d3fd09afa713b2de11b">llvm::REASSOC_AX_BY</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b7fb582ff6d25fe2b8d9c60e80b43c6">llvm::REASSOC_AX_YB</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad689ad83aa6faae6348f55aaad262e86">llvm::REASSOC_XA_BY</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa191e03ca7cf52824e4ade93e525f623">llvm::REASSOC_XA_YB</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00921">reassociateOps()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01571">llvm::RISCVInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05863">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l00776">llvm::PPCInstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="a071d5b477daea1b2b0e14dd68ce145f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071d5b477daea1b2b0e14dd68ce145f2">&#9670;&nbsp;</a></span>getAddrModeFromMemoryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::optional&lt;<a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a>&gt; llvm::TargetInstrInfo::getAddrModeFromMemoryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MemI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> dependent implementation to get the values constituting the address <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> that is accessing memory. </p>
<p>These values are returned as a struct <a class="el" href="structllvm_1_1ExtAddrMode.html" title="Used to describe addressing mode similar to ExtAddrMode in CodeGenPrepare.">ExtAddrMode</a> which contains all relevant information to make up the address. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01416">1416</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a28d18d91f58682d65e97e9c386064b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28d18d91f58682d65e97e9c386064b5b">&#9670;&nbsp;</a></span>getBaseAndOffsetPosition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::getBaseAndOffsetPosition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>BasePos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>OffsetPos</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the instruction contains a base register and offset. </p>
<p>If true, the function also sets the operand position in the instruction for the base register and offset. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01405">1405</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l02178">llvm::SwingSchedulerDAG::applyInstrChange()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l02856">llvm::SwingSchedulerDAG::fixupRegisterOverlaps()</a>.</p>

</div>
</div>
<a id="a0f4eab8aeee5e7bbd76ce3a0d838fbb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4eab8aeee5e7bbd76ce3a0d838fbb1">&#9670;&nbsp;</a></span>getBranchDestBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* llvm::TargetInstrInfo::getBranchDestBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The block that branch instruction <code>MI</code> jumps to. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00598">598</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ae00bb2ed485abd5b1ee1de373eaf2274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00bb2ed485abd5b1ee1de373eaf2274">&#9670;&nbsp;</a></span>getCalleeOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a>&amp; llvm::TargetInstrInfo::getCalleeOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the callee operand from the given <code>MI</code>. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l02079">2079</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ab5a18bb895aa0c46d5de27c4ad046aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5a18bb895aa0c46d5de27c4ad046aee">&#9670;&nbsp;</a></span>getCallFrameDestroyOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::getCallFrameDestroyOpcode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00202">202</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="M68kFrameLowering_8cpp_source.html#l00227">llvm::M68kFrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01131">getSPAdjust()</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00205">isFrameInstr()</a>.</p>

</div>
</div>
<a id="a83870b05e73f275887a1e20baa621475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83870b05e73f275887a1e20baa621475">&#9670;&nbsp;</a></span>getCallFrameSetupOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::getCallFrameSetupOpcode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>These methods return the opcode of the frame setup/destroy instructions if they exist (-1 otherwise). </p>
<p>Some targets use pseudo instructions in order to abstract away the difference between operating with a frame pointer and operating without, through the use of these two instructions. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00201">201</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l01131">getSPAdjust()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00205">isFrameInstr()</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00211">isFrameSetup()</a>.</p>

</div>
</div>
<a id="a98a831626be0c6e512d6d95246891c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a831626be0c6e512d6d95246891c84">&#9670;&nbsp;</a></span>getCatchReturnOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::getCatchReturnOpcode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00241">241</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a820eea71d5b67cf63757e49e3c55736d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a820eea71d5b67cf63757e49e3c55736d">&#9670;&nbsp;</a></span>getConstValDefinedInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::getConstValDefinedInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>ImmVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if MI is an instruction that defines Reg to have a constant value and the value is recorded in ImmVal. </p>
<p>The ImmVal is a result that should be interpreted as modulo size of Reg. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01054">1054</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="acf0807517e492b8b4bcad270fb0c6338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf0807517e492b8b4bcad270fb0c6338">&#9670;&nbsp;</a></span>getExecutionDomain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::pair&lt;<a class="el" href="classuint16__t.html">uint16_t</a>, <a class="el" href="classuint16__t.html">uint16_t</a>&gt; llvm::TargetInstrInfo::getExecutionDomain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the current execution domain and bit mask of possible domains for instruction. </p>
<p>Some micro-architectures have multiple execution domains, and multiple opcodes that perform the same operation in different domains. For example, the x86 architecture provides the por, orps, and orpd instructions that all do the same thing. There is a latency penalty if a register is written in one domain and read in another.</p>
<p>This function returns a pair (domain, mask) containing the execution domain of MI, and a bit mask of possible domains. The setExecutionDomain function can be used to change the opcode to one of the domains in the bit mask. Instructions whose execution domain can't be changed should return a 0 mask.</p>
<p>The execution domain numbers don't have any special meaning except domain 0 is used for instructions that are not associated with any interesting execution domain. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01735">1735</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a55912dd5bde1306ca2642c4aebca197b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55912dd5bde1306ca2642c4aebca197b">&#9670;&nbsp;</a></span>getExtendResourceLenLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::TargetInstrInfo::getExtendResourceLenLimit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The limit on resource length extension we accept in MachineCombiner <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01243">1243</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="af1743a67877bf4ba56d53b235d3573e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1743a67877bf4ba56d53b235d3573e0">&#9670;&nbsp;</a></span>getExtractSubregInputs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::getExtractSubregInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;&#160;</td>
          <td class="paramname"><em>InputReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build the equivalent inputs of a EXTRACT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] InputReg of the equivalent EXTRACT_SUBREG. E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</p><ul>
<li>%1:sub1, sub0</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code> and the operand has no undef flag set. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isExtractSubreg() or MI.isExtractSubregLike().</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The generic implementation does not provide any support for MI.isExtractSubregLike(). In other words, one has to override getExtractSubregLikeInputs for target specific instructions. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01427">1427</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01307">getExtractSubregLikeInputs()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00404">llvm::MachineOperand::isUndef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00495">llvm::TargetInstrInfo::RegSubRegPair::Reg</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00513">llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00496">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

</div>
</div>
<a id="af1c44734f854fb7f620d16097f2af637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c44734f854fb7f620d16097f2af637">&#9670;&nbsp;</a></span>getExtractSubregLikeInputs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::getExtractSubregLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;&#160;</td>
          <td class="paramname"><em>InputReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation of getExtractSubregInputs. </p>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build the equivalent EXTRACT_SUBREG inputs with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isExtractSubregLike().</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classllvm_1_1TargetInstrInfo.html#af1743a67877bf4ba56d53b235d3573e0" title="Build the equivalent inputs of a EXTRACT_SUBREG for the given MI and DefIdx.">TargetInstrInfo::getExtractSubregInputs</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01307">1307</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l01427">getExtractSubregInputs()</a>.</p>

</div>
</div>
<a id="ab5c5ed9e614110e7cbdd8a4ab957ec06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c5ed9e614110e7cbdd8a4ab957ec06">&#9670;&nbsp;</a></span>getFrameSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t llvm::TargetInstrInfo::getFrameSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns size of the frame associated with the given frame instruction. </p>
<p>For frame setup instruction this is frame that is set up space set up after the instruction. For frame destroy instruction this is the frame freed by the caller. Note, in some cases a call frame (or a part of it) may be prepared prior to the frame setup instruction. It occurs in the calls that involve inalloca arguments. This function reports only the size of the frame part that is set up between the frame setup and destroy pseudo instructions. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00223">223</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00205">isFrameInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l00232">getFrameTotalSize()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l01131">getSPAdjust()</a>.</p>

</div>
</div>
<a id="aa0b59f9d1912a25fc5c03ae9b2ff960d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b59f9d1912a25fc5c03ae9b2ff960d">&#9670;&nbsp;</a></span>getFrameTotalSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t llvm::TargetInstrInfo::getFrameTotalSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the total frame size, which is made up of the space set up inside the pair of frame start-stop instructions and the space that is set up prior to the pair. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00232">232</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00223">getFrameSize()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00211">isFrameSetup()</a>.</p>

</div>
</div>
<a id="af454ffcb2775e8a8abf663da93a0a438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af454ffcb2775e8a8abf663da93a0a438">&#9670;&nbsp;</a></span>getIncrementValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::getIncrementValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the instruction is an increment of a constant value, return the amount. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01433">1433</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l02233">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>.</p>

</div>
</div>
<a id="a65168b27efceb92102521e2bc82b8d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65168b27efceb92102521e2bc82b8d49">&#9670;&nbsp;</a></span>getInlineAsmLength()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TargetInstrInfo::getInlineAsmLength </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Str</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MAI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Measure the specified inline asm to determine an approximation of its length. </p>
<p>Comments (which run till the next SeparatorString or newline) do not count as an instruction. <a class="el" href="classllvm_1_1Any.html">Any</a> other non-whitespace text is considered an instruction, with multiple instructions separated by SeparatorString or newlines. Variable-length instructions are not handled here; this function may be overloaded in the target code to do that. We implement a special case of the .space directive which takes only a single integer argument in base 10 that is the size in bytes. This is a restricted form of the GAS directive in that we only interpret simple&ndash;i.e. not a logical or arithmetic expression&ndash;size values without the optional fill value. This is primarily used for creating arbitrary sized inline asm blocks for testing purposes. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00099">99</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCAsmInfo_8h_source.html#l00641">llvm::MCAsmInfo::getMaxInstLength()</a>, <a class="el" href="MCAsmInfo_8h_source.html#l00649">llvm::MCAsmInfo::getSeparatorString()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00080">isAsmComment()</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Length</a>.</p>

</div>
</div>
<a id="abea536f043de7994bc9b67c634a7c879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea536f043de7994bc9b67c634a7c879">&#9670;&nbsp;</a></span>getInsertSubregInputs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::getInsertSubregInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertedReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build the equivalent inputs of a INSERT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] BaseReg and <code></code>[out] InsertedReg contain the equivalent inputs of INSERT_SUBREG. E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</p><ul>
<li>BaseReg: %0:sub0</li>
<li>InsertedReg: %1:sub1, sub3</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code> and the operand has no undef flag set. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isInsertSubreg() or MI.isInsertSubregLike().</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The generic implementation does not provide any support for MI.isInsertSubregLike(). In other words, one has to override getInsertSubregLikeInputs for target specific instructions. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01452">1452</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01322">getInsertSubregLikeInputs()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00404">llvm::MachineOperand::isUndef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00495">llvm::TargetInstrInfo::RegSubRegPair::Reg</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00513">llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00496">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

</div>
</div>
<a id="a2b51d2dd19b3859797509c03d5f451f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b51d2dd19b3859797509c03d5f451f1">&#9670;&nbsp;</a></span>getInsertSubregLikeInputs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::getInsertSubregLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertedReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation of getInsertSubregInputs. </p>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build the equivalent INSERT_SUBREG inputs with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isInsertSubregLike().</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classllvm_1_1TargetInstrInfo.html#abea536f043de7994bc9b67c634a7c879" title="Build the equivalent inputs of a INSERT_SUBREG for the given MI and DefIdx.">TargetInstrInfo::getInsertSubregInputs</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01322">1322</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l01452">getInsertSubregInputs()</a>.</p>

</div>
</div>
<a id="ac45af359a246cde99ce09578e3998985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45af359a246cde99ce09578e3998985">&#9670;&nbsp;</a></span>getInstrLatency() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TargetInstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *&#160;</td>
          <td class="paramname"><em>PredCost</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute the instruction latency of a given instruction. </p>
<p>If the instruction has higher cost when predicated, it's returned via PredCost. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01284">1284</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrItineraries_8h_source.html#l00149">llvm::InstrItineraryData::getStageLatency()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00257">llvm::TargetSchedModel::computeInstrLatency()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00615">llvm::ScheduleDAGSDNodes::computeLatency()</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00168">llvm::TargetSchedModel::computeOperandLatency()</a>.</p>

</div>
</div>
<a id="aea30d147ff79f0a0b95f3d2706be1bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea30d147ff79f0a0b95f3d2706be1bc0">&#9670;&nbsp;</a></span>getInstrLatency() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> TargetInstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01238">1238</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrInfo_8h_source.html#l00063">llvm::MCInstrInfo::get()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00596">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00149">llvm::InstrItineraryData::getStageLatency()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00126">llvm::InstrItineraryData::isEmpty()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a9b400bea2e0c5c1d17478053b5acdd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b400bea2e0c5c1d17478053b5acdd3e">&#9670;&nbsp;</a></span>getInstructionUniformity()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a> llvm::TargetInstrInfo::getInstructionUniformity </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the uniformity behavior of the given instruction. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l02085">2085</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">llvm::Default</a>.</p>

</div>
</div>
<a id="ad5c95e145de31fbd3c6269ebe1b615f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c95e145de31fbd3c6269ebe1b615f7">&#9670;&nbsp;</a></span>getInstSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::getInstSizeInBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the size in bytes of the specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, or ~0U when this function is not implemented by a target. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00369">369</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l00863">predictBranchSizeForIfCvt()</a>.</p>

</div>
</div>
<a id="a54803a80ef660d1c96941572e5f26d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54803a80ef660d1c96941572e5f26d0a">&#9670;&nbsp;</a></span>getInverseOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::optional&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&gt; llvm::TargetInstrInfo::getInverseOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the inverse operation opcode if it exists for \P Opcode (e.g. </p>
<p>add for sub and vice versa). </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01194">1194</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00717">areOpcodesEqualOrInverse()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00815">getReassociationOpcodes()</a>.</p>

</div>
</div>
<a id="a46ab782fa8efa2745e4fe000a1cd3d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46ab782fa8efa2745e4fe000a1cd3d5a">&#9670;&nbsp;</a></span>getMachineCombinerPatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::getMachineCombinerPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Patterns</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>DoRegPressureReduce</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>. </p>
<p>All potential patterns are returned in the <code><a class="el" href="classllvm_1_1Pattern.html">Pattern</a></code> vector. <a class="el" href="classllvm_1_1Pattern.html">Pattern</a> should be sorted in priority order since the pattern evaluator stops checking as soon as it finds a faster sequence. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Root</td><td>- <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> that could be combined with one of its operands </td></tr>
    <tr><td class="paramname">Patterns</td><td>- Vector of possible combination patterns </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00786">786</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00757">isReassociationCandidate()</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0223f0bf9a12d3fd09afa713b2de11b">llvm::REASSOC_AX_BY</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b7fb582ff6d25fe2b8d9c60e80b43c6">llvm::REASSOC_AX_YB</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad689ad83aa6faae6348f55aaad262e86">llvm::REASSOC_XA_BY</a>, and <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa191e03ca7cf52824e4ade93e525f623">llvm::REASSOC_XA_YB</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01488">llvm::RISCVInstrInfo::getMachineCombinerPatterns()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05547">llvm::AArch64InstrInfo::getMachineCombinerPatterns()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l00761">llvm::PPCInstrInfo::getMachineCombinerPatterns()</a>.</p>

</div>
</div>
<a id="afa3c5e05e3b2eb5e8dd9c763efbdca4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3c5e05e3b2eb5e8dd9c763efbdca4b">&#9670;&nbsp;</a></span>getMachineCSELookAheadLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::getMachineCSELookAheadLimit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the value to use for the MachineCSE's LookAheadLimit, which is a heuristic used for CSE'ing phys reg defs. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01860">1860</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a6f67bce035b491e5e6d95286ffe20da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f67bce035b491e5e6d95286ffe20da1">&#9670;&nbsp;</a></span>getMemOperandAACheckLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::getMemOperandAACheckLimit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the maximal number of alias checks on memory operands. </p>
<p>For instructions with more than one memory operands, the alias check on a single <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> pair has quadratic overhead and results in unacceptable performance in the worst case. The limit here is to clamp that maximal checks performed. Usually, that's the product of memory operand numbers from that pair of <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> to be checked. For instance, with two MachineInstrs with 4 and 5 memory operands correspondingly, a total of 20 checks are required. With this limit set to 16, their alias check is skipped. We choose to limit the product instead of the individual instruction as targets may have special MachineInstrs with a considerably high number of memory operands, such as <code>ldm</code> in <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a>. Setting this limit per <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> would result in either too high overhead or too rigid restriction. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01879">1879</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a15589e7d12da0f4541efb2f2eae1e66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15589e7d12da0f4541efb2f2eae1e66a">&#9670;&nbsp;</a></span>getMemOperandsWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::getMemOperandsWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>BaseOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>OffsetIsScalable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get zero or more base operands and the byte offset of an instruction that reads/writes memory. </p>
<p>Note that there may be zero base operands if the instruction accesses a constant address. It returns false if MI does not read/write memory. It returns false if base operands and offset could not be determined. It is not guaranteed to always recognize base operands and offsets in all cases. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01395">1395</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l01204">getMemOperandWithOffset()</a>.</p>

</div>
</div>
<a id="afbbc2492f83b9a1b2b2b850283240272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbbc2492f83b9a1b2b2b850283240272">&#9670;&nbsp;</a></span>getMemOperandWithOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::getMemOperandWithOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;&#160;</td>
          <td class="paramname"><em>BaseOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>OffsetIsScalable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the base operand and byte offset of an instruction that reads/writes memory. </p>
<p>This is a convenience function for callers that are only prepared to handle a single base operand. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01204">1204</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l01395">getMemOperandsWithOffsetWidth()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l02233">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>.</p>

</div>
</div>
<a id="aab9f2194853441756d3616a504c3399a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9f2194853441756d3616a504c3399a">&#9670;&nbsp;</a></span>getMIRFormatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MIRFormatter.html">MIRFormatter</a>* llvm::TargetInstrInfo::getMIRFormatter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return MIR formatter to format/parse MIR operands. </p>
<p><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> can override this virtual function and return target specific MIR formatter. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l02065">2065</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a8999c1de8a33ab1a9029e4852342e579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8999c1de8a33ab1a9029e4852342e579">&#9670;&nbsp;</a></span>getNop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> TargetInstrInfo::getNop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the noop instruction to use for a noop. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00472">472</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AsmPrinter_8cpp_source.html#l01603">llvm::AsmPrinter::emitFunctionBody()</a>, and <a class="el" href="AsmPrinter_8cpp_source.html#l03607">llvm::AsmPrinter::emitNops()</a>.</p>

</div>
</div>
<a id="a16bf43322793449e23ced7810ac16ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16bf43322793449e23ced7810ac16ecb">&#9670;&nbsp;</a></span>getNumMicroOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TargetInstrInfo::getNumMicroOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of u-operations the given machine instruction will be decoded to on the target cpu. </p>
<p>The itinerary's IssueWidth is the number of microops that can be dispatched each cycle. An instruction with zero microops takes no dispatch resources. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01253">1253</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrItineraries_8h_source.html#l00126">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00116">llvm::InstrItineraryData::Itineraries</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MCInstrItineraries_8h_source.html#l00099">llvm::InstrItinerary::NumMicroOps</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00091">llvm::TargetSchedModel::getNumMicroOps()</a>.</p>

</div>
</div>
<a id="a29b6d3fde7f1a20c72a6a7b4eeb4164f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b6d3fde7f1a20c72a6a7b4eeb4164f">&#9670;&nbsp;</a></span>getOpcodeAfterMemoryUnfold()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *&#160;</td>
          <td class="paramname"><em>LoadRegIndex</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the opcode of the would be new instruction after load / store are unfolded from an instruction of the specified opcode. </p>
<p>It returns zero if the specified unfolding is not possible. If LoadRegIndex is non-null, it is filled in with the operand index of the operand which will hold the register holding the loaded value. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01351">1351</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="af1919a5acbe2756745ad608dcc91c1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1919a5acbe2756745ad608dcc91c1f5">&#9670;&nbsp;</a></span>getOperandLatency() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> TargetInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute and return the use operand latency of a given pair of def and use. </p>
<p>Both DefMI and UseMI must be valid.</p>
<p>In most cases, the static scheduling itinerary was enough to determine the operand latency. But it may not be possible for instructions with variable number of defs / uses.</p>
<p>This is a raw interface to the itinerary that may be directly overridden by a target. <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> computeOperandLatency to get the best estimate of latency.</p>
<p>By default, call directly to the itinerary. This may be overriden by the target. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01390">1390</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00205">llvm::InstrItineraryData::getOperandLatency()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

</div>
</div>
<a id="a40b007b7655df2b53760e67a557cb876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b007b7655df2b53760e67a557cb876">&#9670;&nbsp;</a></span>getOperandLatency() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> TargetInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>DefNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>UseNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01222">1222</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrInfo_8h_source.html#l00063">llvm::MCInstrInfo::get()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00704">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00167">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00205">llvm::InstrItineraryData::getOperandLatency()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00596">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00126">llvm::InstrItineraryData::isEmpty()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00699">llvm::SDNode::isMachineOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00649">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00168">llvm::TargetSchedModel::computeOperandLatency()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04295">llvm::HexagonInstrInfo::getOperandLatency()</a>.</p>

</div>
</div>
<a id="a3a23c33cec76b71e45b209a101050e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a23c33cec76b71e45b209a101050e63">&#9670;&nbsp;</a></span>getOutlinableRanges()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair&lt;<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&gt; &gt; llvm::TargetInstrInfo::getOutlinableRanges </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optional target hook which partitions <code>MBB</code> into outlinable ranges for instruction mapping purposes. </p>
<p>Each range is defined by two iterators: [start, end).</p>
<p>Ranges are expected to be ordered top-down. That is, ranges closer to the top of the block should come before ranges closer to the end of the block.</p>
<p>Ranges cannot overlap.</p>
<p>If an entire block is mappable, then its range is [<a class="el" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f" title="Get begin iterator over path.">MBB.begin()</a>, <a class="el" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d" title="Get end iterator over path.">MBB.end()</a>)</p>
<p>All instructions not present in an outlinable range are considered illegal. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l02012">2012</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="adeb062669bd6eddffb641dda47d2f748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeb062669bd6eddffb641dda47d2f748">&#9670;&nbsp;</a></span>getOutliningCandidateInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> llvm::TargetInstrInfo::getOutliningCandidateInfo </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedSequenceLocs</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a <code><a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html" title="The information necessary to create an outlined function for some class of candidate.">outliner::OutlinedFunction</a></code> struct containing target-specific information for a set of outlining candidates. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01966">1966</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a3916a50b6bf4f9591b5b7fcd2ad356dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3916a50b6bf4f9591b5b7fcd2ad356dd">&#9670;&nbsp;</a></span>getOutliningType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a> TargetInstrInfo::getOutliningType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MIT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns how or if <code>MIT</code> should be outlined. </p>
<p><code>Flags</code> is the target-specific information returned by isMBBSafeToOutlineFrom. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01558">1558</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01981">getOutliningTypeImpl()</a>, <a class="el" href="IRSimilarityIdentifier_8h_source.html#l00077">llvm::IRSimilarity::Illegal</a>, <a class="el" href="IRSimilarityIdentifier_8h_source.html#l00077">llvm::IRSimilarity::Invisible</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01478">isPredicated()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a6616508bb5d488d06f8122df46e3930c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6616508bb5d488d06f8122df46e3930c">&#9670;&nbsp;</a></span>getOutliningTypeImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a> llvm::TargetInstrInfo::getOutliningTypeImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MIT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation for getOutliningTypeImpl. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01981">1981</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l01558">getOutliningType()</a>.</p>

</div>
</div>
<a id="a14308e147ea57526f7fd1198ab551a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14308e147ea57526f7fd1198ab551a9a">&#9670;&nbsp;</a></span>getPartialRegUpdateClearance()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::getPartialRegUpdateClearance </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the preferred minimum clearance before an instruction with an unwanted partial register update. </p>
<p>Some instructions only write part of a register, and implicitly need to read the other parts of the register. This may cause unwanted stalls preventing otherwise unrelated instructions from executing in parallel in an out-of-order CPU.</p>
<p>For example, the x86 instruction cvtsi2ss writes its result to bits [31:0] of the destination xmm register. Bits [127:32] are unaffected, so the instruction needs to wait for the old value of the register to become available:</p>
<p>addps xmm1, xmm0 movaps xmm0, (rax) cvtsi2ss rbx, xmm0</p>
<p>In the code above, the cvtsi2ss instruction needs to wait for the addps instruction before it can issue, even though the high bits of xmm0 probably aren't needed.</p>
<p>This hook returns the preferred clearance before MI, measured in instructions. Other defs of MI's operand OpNum are avoided in the last N instructions before MI. It should only return a positive value for unwanted dependencies. If the old bits of the defined register have useful values, or if MI is determined to otherwise read the dependency, the hook should return 0.</p>
<p>The unwanted dependency may be handled by:</p>
<ol type="1">
<li>Allocating the same register for an MI def and use. That makes the unwanted dependency identical to a required dependency.</li>
<li>Allocating a register for the def that has no defs in the previous N instructions.</li>
<li>Calling <a class="el" href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e" title="Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum.">breakPartialRegDependency()</a> with the same arguments. This allows the target to insert a dependency breaking instruction. </li>
</ol>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01785">1785</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a34a028c45f323009b51ef27c5f5814a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34a028c45f323009b51ef27c5f5814a2">&#9670;&nbsp;</a></span>getPatchpointUnfoldableRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; TargetInstrInfo::getPatchpointUnfoldableRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For a patchpoint, stackmap, or statepoint intrinsic, return the range of operands which can't be folded into stack references. </p>
<p>Operands outside of the range are most likely foldable but it is not guaranteed. These instructions are unique in that stack references for some operands have the same execution cost (e.g. none) as the unfolded register forms. The ranged return is guaranteed to include all operands which can't be folded at zero cost. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00475">475</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01303">llvm::ISD::PATCHPOINT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01297">llvm::ISD::STACKMAP</a>.</p>

</div>
</div>
<a id="ad89d6efd5d16c7e44f26ef26296e13aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89d6efd5d16c7e44f26ef26296e13aa">&#9670;&nbsp;</a></span>getPredicationCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TargetInstrInfo::getPredicationCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01280">1280</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ad51abc4357686e385ac3c09231258802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad51abc4357686e385ac3c09231258802">&#9670;&nbsp;</a></span>getReassociationOpcodes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; TargetInstrInfo::getReassociationOpcodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a>&#160;</td>
          <td class="paramname"><em>Pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Prev</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reassociation of some instructions requires inverse operations (e.g. </p>
<p>(X + A) - Y =&gt; (X - Y) + A). This method returns a pair of new opcodes (new root opcode, new prev opcode) that must be used to reassociate \P Root and \P Prev accoring to \P <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00815">815</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00717">areOpcodesEqualOrInverse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01194">getInverseOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01187">isAssociativeAndCommutative()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0223f0bf9a12d3fd09afa713b2de11b">llvm::REASSOC_AX_BY</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b7fb582ff6d25fe2b8d9c60e80b43c6">llvm::REASSOC_AX_YB</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad689ad83aa6faae6348f55aaad262e86">llvm::REASSOC_XA_BY</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa191e03ca7cf52824e4ade93e525f623">llvm::REASSOC_XA_YB</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00921">reassociateOps()</a>.</p>

</div>
</div>
<a id="af81ceec76ff4ca95f29b037c28a54ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af81ceec76ff4ca95f29b037c28a54ba7">&#9670;&nbsp;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetInstrInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>MCID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a machine instruction descriptor, returns the register class constraint for OpNum, or NULL. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00046">46</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrDesc_8h_source.html#l00237">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00798">llvm::TargetRegisterInfo::getPointerRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00778">llvm::TargetRegisterInfo::getRegClass()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="FastISel_8cpp_source.html#l01901">llvm::FastISel::constrainOperandRegClass()</a>.</p>

</div>
</div>
<a id="ae26cac7943070f09b4d7fa667d1adf95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26cac7943070f09b4d7fa667d1adf95">&#9670;&nbsp;</a></span>getRegSequenceInputs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::getRegSequenceInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InputRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build the equivalent inputs of a REG_SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] InputRegs of the equivalent REG_SEQUENCE. Each element of the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. Operands with the undef flag are not added to this list. E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce two elements:</p><ul>
<li>%1:sub1, sub0</li>
<li>%2&lt;:0&gt;, sub1</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isRegSequence() or MI.isRegSequenceLike().</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The generic implementation does not provide any support for MI.isRegSequenceLike(). In other words, one has to override getRegSequenceLikeInputs for target specific instructions. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01400">1400</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01293">getRegSequenceLikeInputs()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00404">llvm::MachineOperand::isUndef()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a52e026925b73de52f7a563693ebff007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e026925b73de52f7a563693ebff007">&#9670;&nbsp;</a></span>getRegSequenceLikeInputs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::getRegSequenceLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InputRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation of getRegSequenceInputs. </p>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build the equivalent REG_SEQUENCE inputs with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isRegSequenceLike().</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae26cac7943070f09b4d7fa667d1adf95" title="Build the equivalent inputs of a REG_SEQUENCE for the given MI and DefIdx.">TargetInstrInfo::getRegSequenceInputs</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01293">1293</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l01400">getRegSequenceInputs()</a>.</p>

</div>
</div>
<a id="a6150cd07e9535b7e02d53953a1a54cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6150cd07e9535b7e02d53953a1a54cdb">&#9670;&nbsp;</a></span>getReturnOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::getReturnOpcode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00242">242</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a852ff1241b328a71df60a084636372fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a852ff1241b328a71df60a084636372fd">&#9670;&nbsp;</a></span>getSerializableBitmaskMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;std::pair&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&gt; &gt; llvm::TargetInstrInfo::getSerializableBitmaskMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an array that contains the bitmask target flag values and their names. </p>
<p>MIR Serialization is able to serialize only the target flags that are defined by this method. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01914">1914</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a4478ac069e3b0035bb2593eafe28a8f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4478ac069e3b0035bb2593eafe28a8f6">&#9670;&nbsp;</a></span>getSerializableDirectMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;std::pair&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&gt; &gt; llvm::TargetInstrInfo::getSerializableDirectMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an array that contains the direct target flag values and their names. </p>
<p>MIR Serialization is able to serialize only the target flags that are defined by this method. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01904">1904</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="abb6483ab570ac5711743efe69ae0ac89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6483ab570ac5711743efe69ae0ac89">&#9670;&nbsp;</a></span>getSerializableMachineMemOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;std::pair&lt;<a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&gt; &gt; llvm::TargetInstrInfo::getSerializableMachineMemOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an array that contains the MMO target flag values and their names. </p>
<p>MIR Serialization is able to serialize only the MMO target flags that are defined by this method. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01924">1924</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a7f45bc0399c2518535cfadf8cbb347b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f45bc0399c2518535cfadf8cbb347b7">&#9670;&nbsp;</a></span>getSerializableTargetIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;std::pair&lt;<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&gt; &gt; llvm::TargetInstrInfo::getSerializableTargetIndices </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an array that contains the ids of the target indices (used for the TargetIndex machine operand) and their names. </p>
<p>MIR Serialization is able to serialize only the target indices that are defined by this method. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01887">1887</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a1e4f8b28a8543924e7e3e566a847e691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4f8b28a8543924e7e3e566a847e691">&#9670;&nbsp;</a></span>getSPAdjust()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> TargetInstrInfo::getSPAdjust </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the actual stack pointer adjustment made by an instruction as part of a call sequence. </p>
<p>By default, only call frame setup/destroy instructions adjust the stack, but targets may want to override this to enable more fine-grained adjustment, or adjust by a different value. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01131">1131</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetFrameLowering_8h_source.html#l00105">llvm::TargetFrameLowering::alignSPAdjust()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00202">getCallFrameDestroyOpcode()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00201">getCallFrameSetupOpcode()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00096">llvm::TargetSubtargetInfo::getFrameLowering()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00223">getFrameSize()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00089">llvm::TargetFrameLowering::getStackGrowthDirection()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00205">isFrameInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="TargetFrameLowering_8h_source.html#l00047">llvm::TargetFrameLowering::StackGrowsDown</a>.</p>

</div>
</div>
<a id="a5cf58df95b00905950bdfee515cd5e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf58df95b00905950bdfee515cd5e9d">&#9670;&nbsp;</a></span>getStackSlotRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::getStackSlotRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute the size in bytes and offset within a stack slot of a spilled register or subregister. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">Size</td><td>in bytes of the spilled value. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">Offset</td><td>in bytes within the stack slot. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if both Size and Offset are successfully computed.</dd></dl>
<p>Not all subregisters have computable spill slots. For example, subregisters registers may not be byte-sized, and a pair of discontiguous subregisters has no single offset.</p>
<p>Targets with nontrivial bigendian implementations may need to override this, particularly to support spilled vector registers. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00386">386</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00292">llvm::MachineFunction::getDataLayout()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00285">llvm::TargetRegisterInfo::getSpillSize()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00062">llvm::MCRegisterInfo::getSubRegIdxOffset()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00056">llvm::MCRegisterInfo::getSubRegIdxSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="DataLayout_8h_source.html#l00238">llvm::DataLayout::isLittleEndian()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

</div>
</div>
<a id="ac826a30ada53fd38f6cd11a057b32b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac826a30ada53fd38f6cd11a057b32b7a">&#9670;&nbsp;</a></span>getTailDuplicateSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::getTailDuplicateSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">CodeGenOpt::Level</a>&#160;</td>
          <td class="paramname"><em>OptLevel</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the target-specific default value for tail duplication. </p>
<p>This value will be used if the tail-dup-placement-threshold argument is not provided. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l02074">2074</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_8h_source.html#l00061">llvm::CodeGenOpt::Aggressive</a>.</p>

</div>
</div>
<a id="a4159fd0062dd97fe920f738c776a7356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4159fd0062dd97fe920f738c776a7356">&#9670;&nbsp;</a></span>getUndefRegClearance()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::getUndefRegClearance </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the minimum clearance before an instruction that reads an unused register. </p>
<p>For example, AVX instructions may copy part of a register operand into the unused high bits of the destination register.</p>
<p>vcvtsi2sdq rax, undef xmm0, xmm14</p>
<p>In the code above, vcvtsi2sdq copies xmm0[127:64] into xmm14 creating a false dependence on any previous write to xmm0.</p>
<p>This hook works similarly to getPartialRegUpdateClearance, except that it does not take an operand index. Instead sets <code>OpNum</code> to the index of the unused register. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01805">1805</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="ae698a81cf1a8b23582f2964f57581dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae698a81cf1a8b23582f2964f57581dc2">&#9670;&nbsp;</a></span>hasCommutePreference()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::hasCommutePreference </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Commute</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the target has a preference on the operands order of the given machine instruction. </p>
<p>And specify if <code>Commute</code> is required to get the desired operands order. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00488">488</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a4993bfe73a55f4fcc5d02d09c410ddaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4993bfe73a55f4fcc5d02d09c410ddaf">&#9670;&nbsp;</a></span>hasHighOperandLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::hasHighOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>SchedModel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute operand latency between a def of 'Reg' and a use in the current loop. </p>
<p>Return true if the target considered it 'high'. This is used by optimization passes such as machine LICM to determine whether it makes sense to hoist an instruction out even in a high register pressure situation. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01695">1695</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="ae3c237cad94f54f0d82a18a131709d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c237cad94f54f0d82a18a131709d41">&#9670;&nbsp;</a></span>hasLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::hasLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>Accesses</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specified machine instruction has a load from a stack slot, return true along with the FrameIndices of the loaded stack slot and the machine mem operands containing the reference. </p>
<p>If not, return false. Unlike isLoadFromStackSlot, this returns true for any instructions that loads from the stack. This is just a hint, as some cases may be missed. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00358">358</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00386">llvm::HexagonInstrInfo::hasLoadFromStackSlot()</a>.</p>

</div>
</div>
<a id="a0aa73253579dd1c4acde85953454e838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa73253579dd1c4acde85953454e838">&#9670;&nbsp;</a></span>hasLowDefLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::hasLowDefLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>SchedModel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute operand latency of a def of 'Reg'. </p>
<p>Return true if the target considered it 'low'. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01295">1295</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="TargetSchedule_8h_source.html#l00082">llvm::TargetSchedModel::getInstrItineraries()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00167">llvm::InstrItineraryData::getOperandCycle()</a>, and <a class="el" href="MCInstrItineraries_8h_source.html#l00126">llvm::InstrItineraryData::isEmpty()</a>.</p>

</div>
</div>
<a id="a6034cfb230c4698caa60bdc3a9bf209b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6034cfb230c4698caa60bdc3a9bf209b">&#9670;&nbsp;</a></span>hasReassociableOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::hasReassociableOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when \P Inst has reassociable operands in the same \P MBB. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00698">698</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l08733">llvm::X86InstrInfo::hasReassociableOperands()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00722">hasReassociableSibling()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00757">isReassociationCandidate()</a>.</p>

</div>
</div>
<a id="aea784a4f9e9aba7792c23484e2498e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea784a4f9e9aba7792c23484e2498e8d">&#9670;&nbsp;</a></span>hasReassociableSibling()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::hasReassociableSibling </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Commuted</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when \P Inst has reassociable sibling. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00722">722</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00717">areOpcodesEqualOrInverse()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00698">hasReassociableOperands()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01187">isAssociativeAndCommutative()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01332">llvm::RISCVInstrInfo::hasReassociableSibling()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00757">isReassociationCandidate()</a>.</p>

</div>
</div>
<a id="a5df2834716ee814af9f2555897ecb932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5df2834716ee814af9f2555897ecb932">&#9670;&nbsp;</a></span>hasStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::hasStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>Accesses</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specified machine instruction has a store to a stack slot, return true along with the FrameIndices of the loaded stack slot and the machine mem operands containing the reference. </p>
<p>If not, return false. Unlike isStoreToStackSlot, this returns true for any instructions that stores to the stack. This is just a hint, as some cases may be missed. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00372">372</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00404">llvm::HexagonInstrInfo::hasStoreToStackSlot()</a>.</p>

</div>
</div>
<a id="a762db1f75e789783b689f22cda71bad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762db1f75e789783b689f22cda71bad4">&#9670;&nbsp;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesAdded</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert branch code into the end of the specified <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>. </p>
<p>The operands to this method are the same as those returned by analyzeBranch. This is only invoked in cases where analyzeBranch returns success. It returns the number of instructions inserted. If <code>BytesAdded</code> is non-null, report the change in code size from the added instructions.</p>
<p>It is also invoked by tail merging to add unconditional branches in cases where analyzeBranch doesn't apply because there was no original branch to analyze. At least this much must be implemented, else tail merging needs to be disabled.</p>
<p>The CFG information in MBB.Predecessors and MBB.Successors must be valid before calling this function. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00712">712</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="ModuloSchedule_8cpp_source.html#l01860">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01954">llvm::PeelingModuloScheduleExpander::fixupBranches()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00720">insertUnconditionalBranch()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00140">ReplaceTailWithBranchTo()</a>.</p>

</div>
</div>
<a id="a25b07e0819e160f78c33a67838dea35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b07e0819e160f78c33a67838dea35c">&#9670;&nbsp;</a></span>insertIndirectBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetInstrInfo::insertIndirectBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>NewDestBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>RestoreBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>BrOffset</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert an unconditional indirect branch at the end of <code>MBB</code> to <code>NewDestBB</code>. </p>
<p>Optionally, insert the clobbered register restoring in <code>RestoreBB</code>. <code>BrOffset</code> indicates the offset of <code>NewDestBB</code> relative to the offset of the position to insert the new branch. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00606">606</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a4ee57d5d6295dfeb44f3b55301b20020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ee57d5d6295dfeb44f3b55301b20020">&#9670;&nbsp;</a></span>insertNoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetInstrInfo::insertNoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert a noop into the instruction stream at the specified point. </p>
<p>insertNoop - Insert a noop into the instruction stream at the specified point. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00066">66</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00073">insertNoops()</a>.</p>

</div>
</div>
<a id="ab2c15ac4d0e9521ba7225f100f657639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c15ac4d0e9521ba7225f100f657639">&#9670;&nbsp;</a></span>insertNoops()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetInstrInfo::insertNoops </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Quantity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert noops into the instruction stream at the specified point. </p>
<p>insertNoops - Insert noops into the instruction stream at the specified point. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00073">73</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00066">insertNoop()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ab00242d76e808398358fa1e46e9a6885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab00242d76e808398358fa1e46e9a6885">&#9670;&nbsp;</a></span>insertOutlinedCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::TargetInstrInfo::insertOutlinedCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Module.html">Module</a> &amp;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>It</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;&#160;</td>
          <td class="paramname"><em>C</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert a call to an outlined function into the program. </p>
<p>Returns an iterator to the spot where we inserted the call. This must be implemented by the target. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l02027">2027</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a57cd943142f3f93cebdab2134714793b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57cd943142f3f93cebdab2134714793b">&#9670;&nbsp;</a></span>insertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetInstrInfo::insertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert a select instruction into MBB before I that will copy TrueReg to DstReg when Cond is true, and FalseReg to DstReg when Cond is false. </p>
<p>This function can only be called after <a class="el" href="classllvm_1_1TargetInstrInfo.html#ae0990ac346653cb1c820f391ffbf5ed5" title="Return true if it is possible to insert a select instruction that chooses between TrueReg and FalseRe...">canInsertSelect()</a> returned true. The condition in Cond comes from analyzeBranch, and it can be assumed that the same flags or registers required by Cond are available at the insertion point.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">MBB</td><td>Block where select instruction should be inserted. </td></tr>
    <tr><td class="paramname">I</td><td>Insertion point. </td></tr>
    <tr><td class="paramname">DL</td><td>Source location for debugging. </td></tr>
    <tr><td class="paramname">DstReg</td><td>Virtual register to be defined by select instruction. </td></tr>
    <tr><td class="paramname">Cond</td><td>Condition as computed by analyzeBranch. </td></tr>
    <tr><td class="paramname">TrueReg</td><td>Virtual register to copy when Cond is true. </td></tr>
    <tr><td class="paramname">FalseReg</td><td>Virtual register to copy when Cons is false. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00924">924</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="af382bec94f69d7c5fba1e67e62e6e6da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af382bec94f69d7c5fba1e67e62e6e6da">&#9670;&nbsp;</a></span>insertUnconditionalBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::insertUnconditionalBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>DestBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesAdded</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00720">720</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00712">insertBranch()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="ModuloSchedule_8cpp_source.html#l01860">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, and <a class="el" href="ModuloSchedule_8cpp_source.html#l01954">llvm::PeelingModuloScheduleExpander::fixupBranches()</a>.</p>

</div>
</div>
<a id="a82a0b8b92407dae047023254e791abc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a0b8b92407dae047023254e791abc8">&#9670;&nbsp;</a></span>isAddImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::optional&lt;<a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a>&gt; llvm::TargetInstrInfo::isAddImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specific machine instruction is an instruction that adds an immediate value and a physical register, and stores the result in the given physical register <code>Reg</code>, return a pair of the source register and the offset which has been added. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01046">1046</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l01308">describeLoadedValue()</a>.</p>

</div>
</div>
<a id="a9c5e9ccab2a323465af64b3661172af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5e9ccab2a323465af64b3661172af2">&#9670;&nbsp;</a></span>isAsCheapAsAMove()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isAsCheapAsAMove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the instruction is as cheap as a move instruction. </p>
<p>Targets for different archs need to override this, and different micro-architectures can also be finely tuned inside. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00377">377</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00158">llvm::LiveRangeEdit::canRematerializeAt()</a>.</p>

</div>
</div>
<a id="aa792b566fb2d8e29af95aea690e33201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa792b566fb2d8e29af95aea690e33201">&#9670;&nbsp;</a></span>isAssociativeAndCommutative()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isAssociativeAndCommutative </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Invert</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when \P Inst is both associative and commutative. </p>
<p>If \P Invert is true, then the inverse of \P Inst operation must be tested. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01187">1187</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00815">getReassociationOpcodes()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00722">hasReassociableSibling()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00757">isReassociationCandidate()</a>.</p>

</div>
</div>
<a id="a84460ff8f44e2d6a1d52dac303c58063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84460ff8f44e2d6a1d52dac303c58063">&#9670;&nbsp;</a></span>isBasicBlockPrologue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isBasicBlockPrologue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the instruction is bound to the top of its basic block and no other instructions shall be inserted before it. </p>
<p>This can be implemented to prevent register allocator to insert spills before such instructions. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01938">1938</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a6073542a939859dd8831f4cf9d710393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6073542a939859dd8831f4cf9d710393">&#9670;&nbsp;</a></span>isBranchOffsetInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isBranchOffsetInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BranchOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>BrOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a branch from an instruction with opcode <code>BranchOpc</code> bytes is capable of jumping to a position <code>BrOffset</code> bytes away. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00592">592</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a236fc00ef404f232dcd8b88bbf3a2251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a236fc00ef404f232dcd8b88bbf3a2251">&#9670;&nbsp;</a></span>isCoalescableExtInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isCoalescableExtInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the instruction is a "coalescable" extension instruction. </p>
<p>That is, it's like a copy where it's legal for the source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns true, then it's expected the pre-extension value is available as a subreg of the result register. This also returns the sub-register index in SubIdx. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00255">255</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a646db2e0057baacab64c8351e04a1b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646db2e0057baacab64c8351e04a1b0d">&#9670;&nbsp;</a></span>isCopyInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt;<a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>&gt; llvm::TargetInstrInfo::isCopyInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands. </p>
<p>For COPY-instruction the method naturally returns destination and source registers as machine operands, for all other instructions the method calls target-dependent implementation. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01035">1035</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l01013">isCopyInstrImpl()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l01308">describeLoadedValue()</a>.</p>

</div>
</div>
<a id="a3d333719ddfbab049db041b78ae25214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d333719ddfbab049db041b78ae25214">&#9670;&nbsp;</a></span>isCopyInstrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::optional&lt;<a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>&gt; llvm::TargetInstrInfo::isCopyInstrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation for IsCopyInstr. </p>
<p>If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01013">1013</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l01035">isCopyInstr()</a>.</p>

</div>
</div>
<a id="aa87a4a6ef69b65a33d072718a8e0e25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa87a4a6ef69b65a33d072718a8e0e25e">&#9670;&nbsp;</a></span>isExplicitTargetIndexDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isExplicitTargetIndexDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the given <code>MI</code> defines a TargetIndex operand that can be tracked by their offset, can have values, and can have debug info associated with it. </p>
<p>If so, sets <code>Index</code> and <code>Offset</code> of the target index operand. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l02093">2093</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a0ec0a63c3d6d45dd9fee9c1115816e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec0a63c3d6d45dd9fee9c1115816e0b">&#9670;&nbsp;</a></span>isExtendLikelyToBeFolded()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isExtendLikelyToBeFolded </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given the generic extension instruction <code>ExtMI</code>, returns true if this extension is a likely candidate for being folded into an another instruction. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l02058">2058</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l03893">llvm::CombinerHelper::matchExtendThroughPhis()</a>.</p>

</div>
</div>
<a id="a524001439888743cdddb9b79c45911d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524001439888743cdddb9b79c45911d9">&#9670;&nbsp;</a></span>isFrameInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetInstrInfo::isFrameInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the argument is a frame pseudo instruction. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00205">205</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l00202">getCallFrameDestroyOpcode()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00201">getCallFrameSetupOpcode()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l00223">getFrameSize()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l01131">getSPAdjust()</a>.</p>

</div>
</div>
<a id="ac9cc48fa5e52de97bef32acbb6f76ddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9cc48fa5e52de97bef32acbb6f76ddc">&#9670;&nbsp;</a></span>isFrameSetup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetInstrInfo::isFrameSetup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the argument is a frame setup pseudo instruction. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00211">211</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l00201">getCallFrameSetupOpcode()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l00232">getFrameTotalSize()</a>.</p>

</div>
</div>
<a id="a6fd9a0614742c8f6c8523b0c34b984ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd9a0614742c8f6c8523b0c34b984ee">&#9670;&nbsp;</a></span>isFunctionSafeToOutlineFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isFunctionSafeToOutlineFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>OutlineFromLinkOnceODRs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the function can safely be outlined from. </p>
<p>A function <code>MF</code> is considered safe for outlining if an outlined function produced from instructions in F will produce a program which produces the same output for any set of given inputs. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l02038">2038</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ae60fd4c7626ec53d75182d6f54743745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60fd4c7626ec53d75182d6f54743745">&#9670;&nbsp;</a></span>isGenericAtomicRMWOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::TargetInstrInfo::isGenericAtomicRMWOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00113">113</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a82a499274493eca235e684f82ee54b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a499274493eca235e684f82ee54b70">&#9670;&nbsp;</a></span>isGenericOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::TargetInstrInfo::isGenericOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00109">109</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="aebbd8a676ca4d2926a87022815a5015d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebbd8a676ca4d2926a87022815a5015d">&#9670;&nbsp;</a></span>isHighLatencyDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isHighLatencyDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this opcode has high latency to its result. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01688">1688</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00615">llvm::ScheduleDAGSDNodes::computeLatency()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l01269">defaultDefLatency()</a>.</p>

</div>
</div>
<a id="a6832cbbc9c9e128eed4484026c539781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6832cbbc9c9e128eed4484026c539781">&#9670;&nbsp;</a></span>isIgnorableUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isIgnorableUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given <code>MO</code> is a PhysReg use return if it can be ignored for the purpose of instruction rematerialization or sinking. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00139">139</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00106">llvm::LiveRangeEdit::allUsesAvailableAt()</a>.</p>

</div>
</div>
<a id="afa8e907121203db549a15f70f615ef50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa8e907121203db549a15f70f615ef50">&#9670;&nbsp;</a></span>isLegalToSplitMBBAt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isLegalToSplitMBBAt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it's legal to split the given basic block at the specified instruction (i.e. </p>
<p>instruction would be the start of a new basic block). </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00812">812</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="af1111c2420d822ebd77ccfa34d6dd6ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1111c2420d822ebd77ccfa34d6dd6ff">&#9670;&nbsp;</a></span>isLoadFromStackSlot() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot. </p>
<p>If not, return 0. This predicate must return 0 if the instruction has any side effects other than loading from the stack slot. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00265">265</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00650">foldMemoryOperand()</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00274">isLoadFromStackSlot()</a>.</p>

</div>
</div>
<a id="a8bf3bc8a7d9f49d702a21c4f4a10562f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf3bc8a7d9f49d702a21c4f4a10562f">&#9670;&nbsp;</a></span>isLoadFromStackSlot() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MemBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optional extension of isLoadFromStackSlot that returns the number of bytes loaded from the stack. </p>
<p>This must be implemented if a backend supports partial stack slot spills/loads to further disambiguate what the load does. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00274">274</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00265">isLoadFromStackSlot()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a57ebdec244ab459050fc26a590a693f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ebdec244ab459050fc26a590a693f1">&#9670;&nbsp;</a></span>isLoadFromStackSlotPostFE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::isLoadFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> for post-frame ptr elimination stack locations as well. </p>
<p>This uses a heuristic so it isn't reliable for correctness. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00283">283</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a952e245a616622682cd83b1291314660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a952e245a616622682cd83b1291314660">&#9670;&nbsp;</a></span>isMBBSafeToOutlineFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::isMBBSafeToOutlineFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optional target hook that returns true if <code>MBB</code> is safe to outline from, and returns any target-specific information in <code>Flags</code>. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01624">1624</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00054">First</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00263">llvm::MachineBasicBlock::getFirstNonDebugInstr()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01849">llvm::RISCVInstrInfo::isMBBSafeToOutlineFrom()</a>.</p>

</div>
</div>
<a id="aaccc261e5cc19c2d41a1ab9fb361cde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaccc261e5cc19c2d41a1ab9fb361cde8">&#9670;&nbsp;</a></span>isPCRelRegisterOperandLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isPCRelRegisterOperandLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allow targets to tell MachineVerifier whether a specific register <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a> can be used as part of PC-relative addressing. </p>
<p>PC-relative addressing modes in many CISC architectures contain (non-PC) registers as offsets or scaling values, which inherently tags the corresponding <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a> with OPERAND_PCREL.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">MO</td><td>The <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a> in question. MO.isReg() should always be true. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Whether this operand is allowed to be used PC-relatively. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01003">1003</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a1cb223b29cc4acffa9ffd03d134b2a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cb223b29cc4acffa9ffd03d134b2a1e">&#9670;&nbsp;</a></span>isPostIncrement()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isPostIncrement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true for post-incremented instructions. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01475">1475</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="adf401885b0d39da5774814718bc889c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf401885b0d39da5774814718bc889c8">&#9670;&nbsp;</a></span>isPredicable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified instruction can be predicated. </p>
<p>By default, this returns true for every instruction with a PredicateOperand. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01542">1542</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00850">llvm::R600InstrInfo::isPredicable()</a>.</p>

</div>
</div>
<a id="abda2e966ced4c77ce8a78e5e063e07cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda2e966ced4c77ce8a78e5e063e07cd">&#9670;&nbsp;</a></span>isPredicated()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the instruction is already predicated. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01478">1478</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l01482">canPredicatePredicatedInstr()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00274">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01558">getOutliningType()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00596">llvm::rdf::TargetOperandInfo::isPreserving()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00317">isUnpredicatedTerminator()</a>.</p>

</div>
</div>
<a id="ad5db14e4eee47b5fb139bf333d7f1516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5db14e4eee47b5fb139bf333d7f1516">&#9670;&nbsp;</a></span>isProfitableToDupForIfCvt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isProfitableToDupForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it's profitable for if-converter to duplicate instructions of specified accumulated instruction latencies in the specified MBB to enable if-conversion. </p>
<p>The probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00848">848</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a00b5a36b4d498deae0da42cab63b6b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b5a36b4d498deae0da42cab63b6b65">&#9670;&nbsp;</a></span>isProfitableToIfCvt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it's profitable to predicate instructions with accumulated instruction latency of "NumCycles" of the specified basic block, where the probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00822">822</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a558a9e2bb84251c5a3dc6fbc2abf6b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a558a9e2bb84251c5a3dc6fbc2abf6b62">&#9670;&nbsp;</a></span>isProfitableToIfCvt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Second variant of isProfitableToIfCvt. </p>
<p>This one checks for the case where two basic blocks from true and false path of a if-then-else (diamond) are predicated on mutually exclusive predicates, where the probability of the true path being taken is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00834">834</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a4c46c756d842143ad24a09a2723be290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c46c756d842143ad24a09a2723be290">&#9670;&nbsp;</a></span>isProfitableToUnpredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isProfitableToUnpredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it's profitable to unpredicate one side of a 'diamond', i.e. </p>
<p>two sides of if-else predicated on mutually exclusive predicates. e.g. subeq r0, r1, #1 addne r0, r1, #1 =&gt; sub r0, r1, #1 addne r0, r1, #1</p>
<p>This may be profitable is conditional instructions are always executed. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00878">878</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="aed12f16581f1988ffabfff3a9c274e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed12f16581f1988ffabfff3a9c274e2e">&#9670;&nbsp;</a></span>isReallyTriviallyReMaterializable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isReallyTriviallyReMaterializable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For instructions with opcodes for which the M_REMATERIALIZABLE flag is set, this hook lets the target specify whether the instruction is actually trivially rematerializable, taking into consideration its operands. </p>
<p>This predicate must return false if the instruction has any side effects other than producing a value, or if it requres any address registers that are not always available. Requirements must be check as stated in <a class="el" href="classllvm_1_1TargetInstrInfo.html#a1d142d4718ca758481e0b49ad9d8ea97" title="Return true if the instruction is trivially rematerializable, meaning it has no side effects and requ...">isTriviallyReMaterializable()</a> . </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00151">151</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l00130">isTriviallyReMaterializable()</a>.</p>

</div>
</div>
<a id="ace9f804c4f1407df72588bb00db16deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9f804c4f1407df72588bb00db16deb">&#9670;&nbsp;</a></span>isReassociationCandidate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::isReassociationCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Commuted</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the input \P Inst is part of a chain of dependent ops that are suitable for reassociation, otherwise return false. </p>
<p>If the instruction's operands must be commuted to have a previous instruction of the same type define the first source operand, \P Commuted will be set to true. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00757">757</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00698">hasReassociableOperands()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00722">hasReassociableSibling()</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l01187">isAssociativeAndCommutative()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00786">getMachineCombinerPatterns()</a>.</p>

</div>
</div>
<a id="adf676347c6bf8157f319dac9e601f168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf676347c6bf8157f319dac9e601f168">&#9670;&nbsp;</a></span>isSafeToMoveRegClassDefs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isSafeToMoveRegClassDefs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it's safe to move a machine instruction that defines the specified register class. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01548">1548</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="ad071e937f4986e51fd3fd54b10888894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad071e937f4986e51fd3fd54b10888894">&#9670;&nbsp;</a></span>isSchedulingBoundary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test if the given instruction should be considered a scheduling boundary. </p>
<p>isSchedulingBoundary - Test if the given instruction should be considered a scheduling boundary.</p>
<p>This primarily includes labels and terminators. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01155">1155</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l01827">llvm::TargetLoweringBase::getStackPointerRegisterToSaveRestore()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00099">llvm::TargetSubtargetInfo::getTargetLowering()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01027">llvm::ISD::INLINEASM_BR</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01083">llvm::AArch64InstrInfo::isSchedulingBoundary()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07476">llvm::X86InstrInfo::isSchedulingBoundary()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l02175">llvm::PPCInstrInfo::isSchedulingBoundary()</a>.</p>

</div>
</div>
<a id="aa51770f677efd652c55498dc472bec14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51770f677efd652c55498dc472bec14">&#9670;&nbsp;</a></span>isStackSlotCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isStackSlotCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>DestFrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcFrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified machine instruction is a copy of one stack slot to another and has no other effect. </p>
<p>Provide the identity of the two frame indices. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00339">339</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a08d09ea531eabac67df6417ecfd7981e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d09ea531eabac67df6417ecfd7981e">&#9670;&nbsp;</a></span>isStoreToStackSlot() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot. </p>
<p>If not, return 0. This predicate must return 0 if the instruction has any side effects other than storing to the stack slot. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00303">303</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l00312">isStoreToStackSlot()</a>.</p>

</div>
</div>
<a id="a6443aa190143bdfa05e4417b1798f0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6443aa190143bdfa05e4417b1798f0b3">&#9670;&nbsp;</a></span>isStoreToStackSlot() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MemBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optional extension of isStoreToStackSlot that returns the number of bytes stored to the stack. </p>
<p>This must be implemented if a backend supports partial stack slot spills/loads to further disambiguate what the store does. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00312">312</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00303">isStoreToStackSlot()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aea2e5f1f528d4df176281fd732b55559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea2e5f1f528d4df176281fd732b55559">&#9670;&nbsp;</a></span>isStoreToStackSlotPostFE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::isStoreToStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> for post-frame ptr elimination stack locations as well. </p>
<p>This uses a heuristic, so it isn't reliable for correctness. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00321">321</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a838a9048864ddaea932c974de0e8ce1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a838a9048864ddaea932c974de0e8ce1a">&#9670;&nbsp;</a></span>isSubregFoldable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isSubregFoldable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether the target can fold a load that feeds a subreg operand (or a subreg operand that feeds a store). </p>
<p>For example, <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> may want to return true if it can fold movl (esp), eax subb, al, ... Into: subb (esp), ...</p>
<p>Ideally, we'd like the target implementation of <a class="el" href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5" title="Attempt to fold a load or store of the specified stack slot into the specified machine instruction fo...">foldMemoryOperand()</a> to reject subregs - but since this behavior used to be enforced in the target-independent code, moving this responsibility to the targets has the potential of causing nasty silent breakage in out-of-tree targets. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01117">1117</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a9d33681dd1899a420e4b30bf11f4b58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d33681dd1899a420e4b30bf11f4b58e">&#9670;&nbsp;</a></span>isTailCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isTailCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines whether <code>Inst</code> is a tail call instruction. </p>
<p>Override this method on targets that do not properly set <a class="el" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a5416d9f1bd5f533efddadf17d713e469">MCID::Return</a> and <a class="el" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a463baf545246fea9718664d933ffe66f">MCID::Call</a> on tail call instructions." </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01931">1931</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00872">llvm::MachineInstr::isCall()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00862">llvm::MachineInstr::isReturn()</a>.</p>

</div>
</div>
<a id="ac0d91323eefa7f379cde23508423bcb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d91323eefa7f379cde23508423bcb7">&#9670;&nbsp;</a></span>isThroughputPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::isThroughputPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a>&#160;</td>
          <td class="paramname"><em>Pattern</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when a code sequence can improve throughput. </p>
<p>Return true when a code sequence can improve loop throughput.</p>
<p>It should be called only for instructions in loops. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="classllvm_1_1Pattern.html">Pattern</a></td><td>- combiner pattern </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00810">810</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a1d142d4718ca758481e0b49ad9d8ea97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d142d4718ca758481e0b49ad9d8ea97">&#9670;&nbsp;</a></span>isTriviallyReMaterializable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetInstrInfo::isTriviallyReMaterializable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the instruction is trivially rematerializable, meaning it has no side effects and requires no operands that aren't always available. </p>
<p>This means the only allowed uses are constants and unallocatable physical registers so that the instructions result is independent of the place in the function. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00130">130</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l00151">isReallyTriviallyReMaterializable()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocScore_8cpp_source.html#l00074">llvm::calculateRegAllocScore()</a>, and <a class="el" href="LiveRangeEdit_8cpp_source.html#l00071">llvm::LiveRangeEdit::checkRematerializable()</a>.</p>

</div>
</div>
<a id="a49711da0a9e246f5960bf2816b0d8aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49711da0a9e246f5960bf2816b0d8aa3">&#9670;&nbsp;</a></span>isUnconditionalTailCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isUnconditionalTailCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if MI is an unconditional tail call. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01497">1497</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a4993b49c4db728d9669c0f6a08daae2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4993b49c4db728d9669c0f6a08daae2e">&#9670;&nbsp;</a></span>isUnpredicatedTerminator()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::isUnpredicatedTerminator </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the instruction is a terminator instruction that has not been predicated. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00317">317</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l01478">isPredicated()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a4bdf5a92f1195b3543b9412758c58106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bdf5a92f1195b3543b9412758c58106">&#9670;&nbsp;</a></span>isUnspillableTerminator()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetInstrInfo::isUnspillableTerminator </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given instruction is terminator that is unspillable, according to isUnspillableTerminatorImpl. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00363">363</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l01024">isUnspillableTerminatorImpl()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ae47bacdac90d2744684f980e1ad40594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47bacdac90d2744684f980e1ad40594">&#9670;&nbsp;</a></span>isUnspillableTerminatorImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::isUnspillableTerminatorImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given terminator MI is not expected to spill. </p>
<p>This sets the live interval as not spillable and adjusts phi node lowering to not introduce copies after the terminator. <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> with care, these are currently used for hardware loop intrinsics in very controlled situations, created prior to registry allocation in loops that only have single phi users for the terminators value. They may run out of registers if not used carefully. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01024">1024</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l00363">isUnspillableTerminator()</a>.</p>

</div>
</div>
<a id="a0ba282dba26451dcfbbc938444595d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba282dba26451dcfbbc938444595d7e">&#9670;&nbsp;</a></span>isZeroCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetInstrInfo::isZeroCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true for pseudo instructions that don't consume any machine resources in their current form. </p>
<p>These are common cases that the scheduler should consider free, rather than conservatively handling them as instructions with no itinerary. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01650">1650</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l03197">llvm::ResourceManager::calculateResMII()</a>, and <a class="el" href="ScoreboardHazardRecognizer_8cpp_source.html#l00171">llvm::ScoreboardHazardRecognizer::EmitInstruction()</a>.</p>

</div>
</div>
<a id="a1f37a2dbf11ae8af68936b0eeca620f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f37a2dbf11ae8af68936b0eeca620f6">&#9670;&nbsp;</a></span>loadRegFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Load the specified register of the given register class from the specified stack frame index. </p>
<p>The load instruction is to be added to the given machine basic block before the specified machine instruction. If <code>DestReg</code> is being directly reloaded as part of assigning a virtual register, <code>VReg</code> is the register being assigned. This additional register argument is needed for certain targets when invoked from RegAllocFast to map the loaded physical register to its virtual register. A null register can be passed elsewhere. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01087">1087</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00557">foldMemoryOperand()</a>.</p>

</div>
</div>
<a id="a4253df7a10e437a01d42c223e196c0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4253df7a10e437a01d42c223e196c0b8">&#9670;&nbsp;</a></span>mergeOutliningCandidateAttributes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetInstrInfo::mergeOutliningCandidateAttributes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Function.html">Function</a> &amp;&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Candidates</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optional target hook to create the LLVM IR attributes for the outlined function. </p>
<p>If overridden, the overriding function must call the default implementation. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01538">1538</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="MachineOutliner_8h_source.html#l00138">llvm::outliner::Candidate::front()</a>, <a class="el" href="Function_8cpp_source.html#l00666">llvm::Function::getFnAttribute()</a>, <a class="el" href="Evaluator_8cpp_source.html#l00236">getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00140">llvm::outliner::Candidate::getMF()</a>, and <a class="el" href="Function_8cpp_source.html#l00640">llvm::Function::hasFnAttribute()</a>.</p>

</div>
</div>
<a id="ad2220165f92fb806f4182061b789e672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2220165f92fb806f4182061b789e672">&#9670;&nbsp;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>&amp; llvm::TargetInstrInfo::operator= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d95382897959324602ecb63f7392fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d95382897959324602ecb63f7392fda">&#9670;&nbsp;</a></span>optimizeCompareInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::optimizeCompareInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See if the comparison instruction can be converted into something more efficient. </p>
<p>E.g., on <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> most instructions can set the flags register, obviating the need for a separate CMP. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01606">1606</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a9414061830d845a2b79363614cf5b5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9414061830d845a2b79363614cf5b5db">&#9670;&nbsp;</a></span>optimizeCondBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::optimizeCondBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01612">1612</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a171d1a4a2569aa24127d315fa3628bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171d1a4a2569aa24127d315fa3628bb3">&#9670;&nbsp;</a></span>optimizeLoadInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::TargetInstrInfo::optimizeLoadInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>FoldAsLoadDefReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to remove the load by folding it to a register operand at the use. </p>
<p>We fold the load instructions if and only if the def and use are in the same BB. We only look at one load and see whether it can be folded into MI. FoldAsLoadDefReg is the virtual register defined by the load we are trying to fold. DefMI returns the machine instruction that defines FoldAsLoadDefReg, and the function returns the machine instruction generated due to folding. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01621">1621</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a70098784774e8b55a143a9ad05fa285f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70098784774e8b55a143a9ad05fa285f">&#9670;&nbsp;</a></span>optimizeSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::TargetInstrInfo::optimizeSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMIs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>PreferFalse</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a select instruction that was understood by analyzeSelect and returned Optimizable = true, attempt to optimize MI by merging it with one of its operands. </p>
<p>Returns NULL on failure.</p>
<p>When successful, returns the new select instruction. The client is responsible for deleting MI.</p>
<p>If both sides of the select can be optimized, PreferFalse is used to pick a side.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">MI</td><td>Optimizable select instruction. </td></tr>
    <tr><td class="paramname">NewMIs</td><td>Set that record all MIs in the basic block up to <code>MI</code>. Has to be updated with any newly created MI or deleted ones. </td></tr>
    <tr><td class="paramname">PreferFalse</td><td>Try to optimize FalseOp instead of TrueOp. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Optimized instruction or NULL. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00972">972</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a29513f18e551370b1b438f95403efc04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29513f18e551370b1b438f95403efc04">&#9670;&nbsp;</a></span>PredicateInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::PredicateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert the instruction into a predicated instruction. </p>
<p>It returns true if the operation was successful. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00328">328</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00337">llvm::MachineOperand::isMBB()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>, <a class="el" href="MachineOperand_8h_source.html#l00684">llvm::MachineOperand::setImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00727">llvm::MachineOperand::setMBB()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a id="ac0eb74bb20ce93168ed6fc663d997c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0eb74bb20ce93168ed6fc663d997c30">&#9670;&nbsp;</a></span>predictBranchSizeForIfCvt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::predictBranchSizeForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an estimate for the code size reduction (in bytes) which will be caused by removing the given branch instruction during if-conversion. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00863">863</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l00369">getInstSizeInBytes()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a45aa2763f52ee7bb3f41393d1d4ba079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45aa2763f52ee7bb3f41393d1d4ba079">&#9670;&nbsp;</a></span>preservesZeroValueInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::preservesZeroValueInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>NullValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if MI's Def is NullValueReg, and the MI does not change the Zero value. </p>
<p>i.e. cases such as rax = shr rax, X where NullValueReg = rax. Note that if the NullValueReg is non-zero, this function can return true even if becomes zero. Specifically cases such as NullValueReg = shl NullValueReg, 63. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01426">1426</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="ac66abaa28810e0bb35ab77012a3ea997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac66abaa28810e0bb35ab77012a3ea997">&#9670;&nbsp;</a></span>produceSameValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::produceSameValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if two machine instructions would produce identical values. </p>
<p>By default, this is only true when the two instructions are deemed identical except for defs. If this function is called when the IR is still in SSA form, the caller can pass the <a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> for aggressive checks. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00426">426</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l01195">llvm::MachineInstr::IgnoreVRegDefs</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00593">llvm::MachineInstr::isIdenticalTo()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l02443">llvm::CombinerHelper::matchEqualDefs()</a>.</p>

</div>
</div>
<a id="aeaf9f81008caca606b5846b753a4e393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf9f81008caca606b5846b753a4e393">&#9670;&nbsp;</a></span>reassociateOps()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetInstrInfo::reassociateOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Prev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a>&#160;</td>
          <td class="paramname"><em>Pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>DelInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InstrIdxForVirtReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Attempt to reassociate \P Root and \P Prev according to \P <a class="el" href="classllvm_1_1Pattern.html">Pattern</a> to reduce critical path length. </p>
<p>Attempt the reassociation transformation to reduce critical path length.</p>
<p>See the above comments before <a class="el" href="classllvm_1_1TargetInstrInfo.html#a46ab782fa8efa2745e4fe000a1cd3d5a" title="Return true when there is potentially a faster code sequence for an instruction chain ending in Root.">getMachineCombinerPatterns()</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00921">921</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00352">llvm::MachineInstr::getFlags()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00691">llvm::MachineInstr::getMF()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00815">getReassociationOpcodes()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00888">llvm::MachineInstr::getRegClassConstraint()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="DenseMap_8h_source.html#l00207">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00904">mustSwapOperands()</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0223f0bf9a12d3fd09afa713b2de11b">llvm::REASSOC_AX_BY</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b7fb582ff6d25fe2b8d9c60e80b43c6">llvm::REASSOC_AX_YB</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad689ad83aa6faae6348f55aaad262e86">llvm::REASSOC_XA_BY</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa191e03ca7cf52824e4ade93e525f623">llvm::REASSOC_XA_YB</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00273">llvm::MachineInstrBuilder::setMIFlags()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01247">setSpecialOperandAttr()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l01021">genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="a18927162b9131e79e1ee778c7ae4a4e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18927162b9131e79e1ee778c7ae4a4e2">&#9670;&nbsp;</a></span>reduceLoopCount()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::reduceLoopCount </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>PreHeader</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>IndVar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Cmp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>PrevInsts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Iter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaxIter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate code to reduce the loop iteration by one and check if the loop is finished. </p>
<p>Return the value/register of the new loop count. We need this function when peeling off one or more iterations of a loop. This function assumes the nth iteration is peeled first. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00795">795</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="aadcfe8906a95ad57f3f7a7d433f47204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadcfe8906a95ad57f3f7a7d433f47204">&#9670;&nbsp;</a></span>reMaterialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetInstrInfo::reMaterialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Re-issue the specified 'original' instruction at the specific location targeting a new destination register. </p>
<p>The register in Orig-&gt;getOperand(0).<a class="el" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg()</a> will be substituted by DestReg:SubIdx. <a class="el" href="classllvm_1_1Any.html">Any</a> existing subreg index is preserved or composed with SubIdx. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00416">416</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8cpp_source.html#l00390">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00182">llvm::LiveRangeEdit::rematerializeAt()</a>.</p>

</div>
</div>
<a id="a0317b8d1d0eb9aaf9af9d636f5f66e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0317b8d1d0eb9aaf9af9d636f5f66e8d">&#9670;&nbsp;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesRemoved</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Remove the branching code at the end of the specific MBB. </p>
<p>This is only invoked in cases where analyzeBranch returns success. It returns the number of instructions that were removed. If <code>BytesRemoved</code> is non-null, report the change in code size from the removed instructions. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00694">694</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="ModuloSchedule_8cpp_source.html#l01860">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, and <a class="el" href="ModuloSchedule_8cpp_source.html#l01954">llvm::PeelingModuloScheduleExpander::fixupBranches()</a>.</p>

</div>
</div>
<a id="abee18da5b03753cdb0cd484b2a4e2c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee18da5b03753cdb0cd484b2a4e2c35">&#9670;&nbsp;</a></span>replaceBranchWithTailCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetInstrInfo::replaceBranchWithTailCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>TailCall</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace the conditional branch in MBB with a conditional tail call. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01508">1508</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a26e9655e762686aff18772a15139df27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e9655e762686aff18772a15139df27">&#9670;&nbsp;</a></span>ReplaceTailWithBranchTo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetInstrInfo::ReplaceTailWithBranchTo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>Tail</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>NewDest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to NewDest. </p>
<p>ReplaceTailWithBranchTo - Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to NewDest.</p>
<p>This is used by the tail merging pass. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00140">140</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8cpp_source.html#l00772">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01323">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00872">llvm::MachineFunction::eraseCallSiteInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00712">insertBranch()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00810">llvm::MachineBasicBlock::removeSuccessor()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00373">llvm::MachineBasicBlock::succ_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00388">llvm::MachineBasicBlock::succ_empty()</a>, and <a class="el" href="CallingConv_8h_source.html#l00076">llvm::CallingConv::Tail</a>.</p>

<p class="reference">Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00062">llvm::Thumb2InstrInfo::ReplaceTailWithBranchTo()</a>.</p>

</div>
</div>
<a id="a013a36a3a8a5acbdb9bcf1d3c6fede83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013a36a3a8a5acbdb9bcf1d3c6fede83">&#9670;&nbsp;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reverses the branch condition of the specified condition list, returning false on success and true if it cannot be reversed. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01458">1458</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="adbcfa8a45f569feb4562cff3567163ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbcfa8a45f569feb4562cff3567163ef">&#9670;&nbsp;</a></span>setExecutionDomain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetInstrInfo::setExecutionDomain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Domain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Change the opcode of MI to execute in Domain. </p>
<p>The bit (1 &lt;&lt; Domain) must be set in the mask returned from getExecutionDomain(MI). </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01743">1743</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a0b63f89d9653388354a58218932dc2f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b63f89d9653388354a58218932dc2f8">&#9670;&nbsp;</a></span>setSpecialOperandAttr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetInstrInfo::setSpecialOperandAttr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>OldMI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>OldMI2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>NewMI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>NewMI2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is an architecture-specific helper function of reassociateOps. </p>
<p>Set special operand attributes for new instructions after reassociation. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01247">1247</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00921">reassociateOps()</a>.</p>

</div>
</div>
<a id="ad83e2e887645d4b22dbdd13b6d4069c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad83e2e887645d4b22dbdd13b6d4069c1">&#9670;&nbsp;</a></span>shouldClusterMemOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::shouldClusterMemOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the two given memory operations should be scheduled adjacent. </p>
<p>Note that you have to add: DAG-&gt;addMutation(createLoadClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI)); or DAG-&gt;addMutation(createStoreClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI)); to <a class="el" href="classllvm_1_1TargetPassConfig.html#ad80c96a27d3f8fda2effc9fac65e0ce4" title="Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this ...">TargetPassConfig::createMachineScheduler()</a> to have an effect.</p>
<p><code>BaseOps1</code> and <code>BaseOps2</code> are memory operands of two memory operations. <code>NumLoads</code> is the number of loads that will be in the cluster if this hook returns true. <code>NumBytes</code> is the number of bytes that will be loaded from all the clustered loads if this hook returns true. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01449">1449</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="aefc848c0953b9a49b09c0ef3a577a34f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc848c0953b9a49b09c0ef3a577a34f">&#9670;&nbsp;</a></span>shouldHoist()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::shouldHoist </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *&#160;</td>
          <td class="paramname"><em>FromLoop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return false if the instruction should not be hoisted by MachineLICM. </p>
<p>MachineLICM determines on its own whether the instruction is safe to hoist; this gives the target a hook to extend this assessment and prevent an instruction being hoisted from a given loop for target specific reasons. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00394">394</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a2de90c613673f0815ee6aa406f67390a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de90c613673f0815ee6aa406f67390a">&#9670;&nbsp;</a></span>shouldOutlineFromFunctionByDefault()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::shouldOutlineFromFunctionByDefault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the function should be outlined from by default. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l02045">2045</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a3b8cfc1d0bd78872b33f4669f9a18927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b8cfc1d0bd78872b33f4669f9a18927">&#9670;&nbsp;</a></span>shouldReduceRegisterPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::shouldReduceRegisterPressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *&#160;</td>
          <td class="paramname"><em>RegClassInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if target supports reassociation of instructions in machine combiner pass to reduce register pressure for a given BB. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01163">1163</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a7613f5f7e38ac5338a58172dd6429370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7613f5f7e38ac5338a58172dd6429370">&#9670;&nbsp;</a></span>shouldScheduleLoadsNear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::shouldScheduleLoadsNear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled together. </p>
<p>On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01374">1374</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="ad9b2151fcd1d9e2cec1689aec6e5ed8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b2151fcd1d9e2cec1689aec6e5ed8a">&#9670;&nbsp;</a></span>shouldSink()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::shouldSink </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the instruction should be sunk by MachineSink. </p>
<p>MachineSink determines on its own whether the instruction is safe to sink; this gives the target a hook to override the default behavior with regards to which instructions should be sunk. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00386">386</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a417192487f0e7d3a21af7c885de3152c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417192487f0e7d3a21af7c885de3152c">&#9670;&nbsp;</a></span>storeRegToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Store the specified register of the given register class to the specified stack frame index. </p>
<p>The store instruction is to be added to the given machine basic block before the specified machine instruction. If isKill is true, the register operand is the last use and must be marked kill. If <code>SrcReg</code> is being directly spilled as part of assigning a virtual register, <code>VReg</code> is the register being assigned. This additional register argument is needed for certain targets when invoked from RegAllocFast to map the spilled physical register to its virtual register. A null register can be passed elsewhere. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01069">1069</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00557">foldMemoryOperand()</a>.</p>

</div>
</div>
<a id="a51ba312c2d730acd131fccc2cc787498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ba312c2d730acd131fccc2cc787498">&#9670;&nbsp;</a></span>SubsumesPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the first specified predicate subsumes the second, e.g. </p>
<p>GE subsumes GT. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01521">1521</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="aa44220d7a83b114a21ca2d23ffed03b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa44220d7a83b114a21ca2d23ffed03b2">&#9670;&nbsp;</a></span>unfoldMemoryOperand() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::unfoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMIs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a store into two or more instruction. </p>
<p>If this is possible, returns true as well as the new instructions by reference. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01333">1333</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="af7a82bf89bd98729150cebde60be9dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a82bf89bd98729150cebde60be9dfd">&#9670;&nbsp;</a></span>unfoldMemoryOperand() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::unfoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewNodes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01339">1339</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a4cb5569c23b5e1ed52164d9ec0496c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb5569c23b5e1ed52164d9ec0496c05">&#9670;&nbsp;</a></span>useMachineCombiner()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::useMachineCombiner </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when a target supports MachineCombiner. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01252">1252</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="af286c176e38f876d4f56a34cb9ee319a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af286c176e38f876d4f56a34cb9ee319a">&#9670;&nbsp;</a></span>usePreRAHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetInstrInfo::usePreRAHazardRecognizer </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Provide a global flag for disabling the PreRA hazard recognizer that targets may choose to honor. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l01178">1178</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp.html#a5f1d998c5f9a6694ca3b1e871f2daa1d">DisableHazardRecognizer</a>.</p>

</div>
</div>
<a id="a490afb5ecb8232428c7ce7b87ef24b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a490afb5ecb8232428c7ce7b87ef24b43">&#9670;&nbsp;</a></span>verifyInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetInstrInfo::verifyInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;&#160;</td>
          <td class="paramname"><em>ErrInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Perform target-specific instruction verification. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01710">1710</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ae73e2be2b66dc9e4f2f90d56076d7ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae73e2be2b66dc9e4f2f90d56076d7ea9">&#9670;&nbsp;</a></span>CommuteAnyOperandIndex</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetInstrInfo::CommuteAnyOperandIndex = ~0U</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00441">441</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00247">commuteInstruction()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00378">findOnlyInterestingUse()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00262">fixCommutedOpIndices()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a></li>
<li>lib/CodeGen/<a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:52:51 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
