****************************************
Report : qor
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 18:34:19 2024
****************************************


Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'clock'
----------------------------------------
Worst Hold Violation:           -0.0020
Total Hold Violation:           -0.0045
No. of Hold Violations:               4
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'REGIN'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'REGOUT'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'clock'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'clock'
----------------------------------------
Levels of Logic:                      7
Critical Path Length:            0.2427
Critical Path Slack:             1.2066
Critical Path Clk Period:        3.0000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:            0.5853
Critical Path Slack:             1.8777
Critical Path Clk Period:        3.0000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:            0.5983
Critical Path Slack:             0.8510
Critical Path Clk Period:        3.0000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:            0.1218
Critical Path Slack:             0.8392
Critical Path Clk Period:        3.0000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    526
Buf/Inv Cell Count:                 171
Buf Cell Count:                     115
Inv Cell Count:                      56
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           382
Sequential Cell Count:              144
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       139
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:            104.6131
Noncombinational Area:         151.4765
Buf/Inv Area:                   54.0173
Total Buffer Area:              43.2346
Total Inverter Area:            10.7827
Macro/Black Box Area:            0.0000
Net Area:                             0
Net XLength:                  1264.8460
Net YLength:                  1101.1260
----------------------------------------
Cell Area (netlist):                          256.0896
Cell Area (netlist and physical only):        379.3140
Net Length:                   2365.9720


Design Rules
----------------------------------------
Total Number of Nets:               538
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 18:34:19 2024
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
norm.tt0p8v85c.typical_CCworst (Setup)         0.8392         0.0000              0
Design             (Setup)           0.8392         0.0000              0

norm.ffgnp0p88vm40c.rcbest_CCbest (Hold)        -0.0020        -0.0045              4
norm.ssgnp0p72v125c.rcworst_CCworst (Hold)         0.0249         0.0000              0
norm.tt0p8v85c.typical_CCworst (Hold)         0.0066         0.0000              0
Design             (Hold)           -0.0020        -0.0045              4
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          256.0896
Cell Area (netlist and physical only):        379.3140
Nets with DRC Violations:        0
1
