// Seed: 1934611479
module module_0;
  parameter id_1 = -1;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1
);
  always begin : LABEL_0
    id_0 <= -1;
  end
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd74
) (
    input wand _id_0
);
  struct packed {
    logic [id_0 : 1] id_2;
    logic [~  -1 : id_0  |  id_0] id_3;
  } id_4;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input wire id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input wand id_4
);
  always @(negedge id_4);
  assign id_1 = -1'h0;
  supply0 id_6;
  module_0 modCall_1 ();
  assign id_6 = id_0;
  assign id_6 = -1;
  parameter id_7 = 1'b0;
endmodule
