// Seed: 1007772718
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input logic id_6,
    output logic id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input id_11,
    output id_12,
    input id_13,
    input id_14,
    input logic id_15,
    input logic id_16,
    input id_17,
    input logic id_18,
    input id_19,
    output id_20,
    input logic id_21,
    input id_22
);
  always @(posedge id_14 or posedge 1) id_12 <= 1;
endmodule
