Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : pipline_rca
Version: T-2022.03-SP5
Date   : Sat Sep  9 13:42:17 2023
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top

  Startpoint: in2/regfa[0].fa/clk_r_REG6_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG0_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  in2/regfa[0].fa/clk_r_REG6_S1/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                                                          0.00       0.00 r
  in2/regfa[0].fa/clk_r_REG6_S1/QN (ASYNC_DFFHx1_ASAP7_75t_R)
                                                         52.35      52.35 f
  in2/regfa[0].fa/U1/Y (AO22x1_ASAP7_75t_R)              32.09      84.44 f
  in2/regfa[0].fa/cout (fulladder_2)                      0.00      84.44 f
  in2/regfa[1].fa/cin (fulladder_1)                       0.00      84.44 f
  in2/regfa[1].fa/U2/Y (AO22x1_ASAP7_75t_R)              25.94     110.37 f
  in2/regfa[1].fa/cout (fulladder_1)                      0.00     110.37 f
  in2/reg_sum[2].reg_sum/D (myreg_1)                      0.00     110.37 f
  in2/reg_sum[2].reg_sum/Q (myreg_1)                      0.00     110.37 f
  in2/sum_o[2] (rca_width2_1)                             0.00     110.37 f
  U8/Y (INVx1_ASAP7_75t_R)                                7.34     117.72 r
  clk_r_REG0_S1/D (ASYNC_DFFHx1_ASAP7_75t_R)              0.00     117.72 r
  data arrival time                                                117.72

  clock clk (rise edge)                                 180.00     180.00
  clock network delay (ideal)                             0.00     180.00
  clk_r_REG0_S1/CLK (ASYNC_DFFHx1_ASAP7_75t_R)            0.00     180.00 r
  library setup time                                    -16.45     163.55
  data required time                                               163.55
  --------------------------------------------------------------------------
  data required time                                               163.55
  data arrival time                                               -117.72
  --------------------------------------------------------------------------
  slack (MET)                                                       45.83


1
