Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Mon Jan 13 16:36:38 2025
| Host             : IONQ-D603 running 64-bit major release  (build 9200)
| Command          : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
| Design           : zusys_wrapper
| Device           : xczu3eg-sbva484-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.211        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.873        |
| Device Static (W)        | 0.338        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 94.0         |
| Junction Temperature (C) | 31.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.087 |        4 |       --- |             --- |
| CLB Logic                |     0.191 |    28522 |       --- |             --- |
|   LUT as Distributed RAM |     0.103 |     1192 |     28800 |            4.14 |
|   LUT as Logic           |     0.067 |     8316 |     70560 |           11.79 |
|   LUT as Shift Register  |     0.013 |      946 |     28800 |            3.28 |
|   Register               |     0.007 |    13273 |    141120 |            9.41 |
|   CARRY8                 |    <0.001 |       44 |      8820 |            0.50 |
|   Others                 |     0.000 |      834 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        8 |     70560 |            0.01 |
| Signals                  |     0.104 |    19747 |       --- |             --- |
| Block RAM                |     0.026 |        8 |       216 |            3.70 |
| I/O                      |     0.002 |       16 |        82 |           19.51 |
| PS8                      |     1.462 |        1 |       --- |             --- |
| Static Power             |     0.338 |          |           |                 |
|   PS Static              |     0.100 |          |           |                 |
|   PL Static              |     0.239 |          |           |                 |
| Total                    |     2.211 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.531 |       0.476 |      0.055 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.048 |       0.000 |      0.048 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.026 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.007 |       0.001 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     1.034 |       0.997 |      0.037 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.240 |       0.233 |      0.008 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.068 |       0.067 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.174 |       0.169 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.009 |       0.008 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.100 |     0.122 |       0.088 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+-----------------------------------------------------+-----------------+
| Clock    | Domain                                              | Constraint (ns) |
+----------+-----------------------------------------------------+-----------------+
| clk_pl_0 | zusys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |             4.0 |
| clk_pl_1 | zusys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1] |             4.0 |
+----------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| zusys_wrapper         |     1.873 |
|   zusys_i             |     1.871 |
|     axi_bram_ctrl_10  |     0.006 |
|       U0              |     0.006 |
|     axi_bram_ctrl_11  |     0.006 |
|       U0              |     0.006 |
|     axi_bram_ctrl_8   |     0.007 |
|       U0              |     0.007 |
|     axi_bram_ctrl_9   |     0.006 |
|       U0              |     0.006 |
|     axi_timer_0       |     0.007 |
|       U0              |     0.007 |
|     blk_mem_gen_4     |     0.007 |
|       U0              |     0.007 |
|     blk_mem_gen_5     |     0.007 |
|       U0              |     0.007 |
|     blk_mem_gen_6     |     0.007 |
|       U0              |     0.007 |
|     blk_mem_gen_7     |     0.007 |
|       U0              |     0.007 |
|     proc_sys_reset_0  |     0.002 |
|       U0              |     0.002 |
|     smartconnect_0    |     0.013 |
|       inst            |     0.013 |
|     smartconnect_2    |     0.328 |
|       inst            |     0.328 |
|     zynq_ultra_ps_e_0 |     1.465 |
|       inst            |     1.465 |
+-----------------------+-----------+


