

================================================================
== Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_76_7'
================================================================
* Date:           Mon May  5 13:02:26 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_7  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      45|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      43|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      77|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      77|     133|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------------+---------+----+---+----+-----+
    |     Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+--------------+---------+----+---+----+-----+
    |mux_83_7_1_1_U48  |mux_83_7_1_1  |        0|   0|  0|  43|    0|
    +------------------+--------------+---------+----+---+----+-----+
    |Total             |              |        0|   0|  0|  43|    0|
    +------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_397_p2              |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1031_fu_458_p2      |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln76_fu_391_p2        |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  45|          29|          23|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    9|         18|
    |i_2_fu_104               |   9|          2|    9|         18|
    |out_spikes_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   21|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                               | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                         |  1|   0|    1|          0|
    |ap_done_reg                                                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                  |  1|   0|    1|          0|
    |i_2_fu_104                                                        |  9|   0|    9|          0|
    |i_reg_493                                                         |  9|   0|    9|          0|
    |icmp_ln1031_reg_571                                               |  1|   0|    1|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr_reg_521  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr_reg_527  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr_reg_533  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr_reg_539  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr_reg_545  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr_reg_551  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr_reg_557  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr_reg_515    |  5|   0|    5|          0|
    |trunc_ln76_reg_563                                                |  8|   0|    8|          0|
    |zext_ln1031_reg_503                                               |  5|   0|   64|         59|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                             | 77|   0|  136|         59|
    +------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|                               RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                                                                 |   in|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_76_7|  return value|
|ap_rst                                                                 |   in|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_76_7|  return value|
|ap_start                                                               |   in|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_76_7|  return value|
|ap_done                                                                |  out|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_76_7|  return value|
|ap_idle                                                                |  out|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_76_7|  return value|
|ap_ready                                                               |  out|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_76_7|  return value|
|out_spikes_TREADY                                                      |   in|    1|        axis|                                                    out_spikes|       pointer|
|out_spikes_TDATA                                                       |  out|   32|        axis|                                                    out_spikes|       pointer|
|out_spikes_TVALID                                                      |  out|    1|        axis|                                                    out_spikes|       pointer|
|threshW                                                                |   in|    7|     ap_none|                                                       threshW|        scalar|
|bin_start_V                                                            |   in|   12|     ap_none|                                                   bin_start_V|        scalar|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0             |  out|    5|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0                  |  out|    1|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0                  |  out|    1|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0                   |  out|    7|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1             |  out|    5|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1                  |  out|    1|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_q1                   |   in|    7|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0     |  out|    5|   ap_memory|     spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0          |  out|    1|   ap_memory|     spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0          |  out|    1|   ap_memory|     spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0           |  out|    3|   ap_memory|     spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0   |  out|    5|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0        |  out|    1|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0        |  out|    1|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0         |  out|    3|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0   |  out|    5|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0        |  out|    1|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0        |  out|    1|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0         |  out|    3|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0        |  out|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0        |  out|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0        |  out|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0        |  out|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0        |  out|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|         array|
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_spikes, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bin_start_V_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %bin_start_V"   --->   Operation 8 'read' 'bin_start_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%threshW_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %threshW"   --->   Operation 9 'read' 'threshW_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %i_2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body75"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i9 %i_2"   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.88ns)   --->   "%icmp_ln76 = icmp_eq  i9 %i, i9 256" [spiking_binam_hls.cpp:76]   --->   Operation 13 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%i_1 = add i9 %i, i9 1" [spiking_binam_hls.cpp:76]   --->   Operation 15 'add' 'i_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.body75.split, void %for.inc93.exitStub" [spiking_binam_hls.cpp:76]   --->   Operation 16 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i, i32 3, i32 7"   --->   Operation 17 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1031 = zext i5 %lshr_ln2"   --->   Operation 18 'zext' 'zext_ln1031' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i64 0, i64 %zext_ln1031"   --->   Operation 19 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i64 0, i64 %zext_ln1031"   --->   Operation 20 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i64 0, i64 %zext_ln1031"   --->   Operation 21 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i64 0, i64 %zext_ln1031"   --->   Operation 22 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i64 0, i64 %zext_ln1031"   --->   Operation 23 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i64 0, i64 %zext_ln1031"   --->   Operation 24 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i64 0, i64 %zext_ln1031"   --->   Operation 25 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, i64 0, i64 %zext_ln1031"   --->   Operation 26 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr"   --->   Operation 27 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load' <Predicate = (!icmp_ln76)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 28 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr"   --->   Operation 28 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load' <Predicate = (!icmp_ln76)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr"   --->   Operation 29 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load' <Predicate = (!icmp_ln76)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr"   --->   Operation 30 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load' <Predicate = (!icmp_ln76)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr"   --->   Operation 31 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load' <Predicate = (!icmp_ln76)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 32 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr"   --->   Operation 32 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load' <Predicate = (!icmp_ln76)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 33 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr"   --->   Operation 33 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load' <Predicate = (!icmp_ln76)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 34 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr"   --->   Operation 34 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load' <Predicate = (!icmp_ln76)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln76 = store i9 %i_1, i9 %i_2" [spiking_binam_hls.cpp:76]   --->   Operation 35 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body75" [spiking_binam_hls.cpp:76]   --->   Operation 36 'br' 'br_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i9 %i" [spiking_binam_hls.cpp:76]   --->   Operation 37 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [spiking_binam_hls.cpp:77]   --->   Operation 38 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [spiking_binam_hls.cpp:76]   --->   Operation 39 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1031 = trunc i9 %i"   --->   Operation 40 'trunc' 'trunc_ln1031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr"   --->   Operation 41 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr"   --->   Operation 42 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr"   --->   Operation 43 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 44 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr"   --->   Operation 44 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 45 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr"   --->   Operation 45 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 46 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr"   --->   Operation 46 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 47 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr"   --->   Operation 47 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 48 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr"   --->   Operation 48 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 49 [1/1] (0.72ns)   --->   "%tmp_5 = mux i7 @_ssdm_op_Mux.ap_auto.8i7.i3, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load, i3 %trunc_ln1031"   --->   Operation 49 'mux' 'tmp_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.81ns)   --->   "%icmp_ln1031 = icmp_ugt  i7 %threshW_read, i7 %tmp_5"   --->   Operation 50 'icmp' 'icmp_ln1031' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln1031, void %if.then79, void %for.inc90" [spiking_binam_hls.cpp:78]   --->   Operation 51 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.44ns)   --->   "%switch_ln80 = switch i3 %trunc_ln1031, void %arrayidx88.case.7, i3 0, void %arrayidx88.case.0, i3 1, void %arrayidx88.case.1, i3 2, void %arrayidx88.case.2, i3 3, void %arrayidx88.case.3, i3 4, void %arrayidx88.case.4, i3 5, void %arrayidx88.case.5, i3 6, void %arrayidx88.case.6" [spiking_binam_hls.cpp:80]   --->   Operation 52 'switch' 'switch_ln80' <Predicate = (!icmp_ln1031)> <Delay = 0.44>
ST_2 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln80 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr" [spiking_binam_hls.cpp:80]   --->   Operation 53 'store' 'store_ln80' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:81]   --->   Operation 54 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln81 = store i3 5, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr" [spiking_binam_hls.cpp:81]   --->   Operation 55 'store' 'store_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx88.exit" [spiking_binam_hls.cpp:81]   --->   Operation 56 'br' 'br_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.67ns)   --->   "%store_ln80 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr" [spiking_binam_hls.cpp:80]   --->   Operation 57 'store' 'store_ln80' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:81]   --->   Operation 58 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.67ns)   --->   "%store_ln81 = store i3 5, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr" [spiking_binam_hls.cpp:81]   --->   Operation 59 'store' 'store_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx88.exit" [spiking_binam_hls.cpp:81]   --->   Operation 60 'br' 'br_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 5)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.67ns)   --->   "%store_ln80 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr" [spiking_binam_hls.cpp:80]   --->   Operation 61 'store' 'store_ln80' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:81]   --->   Operation 62 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln81 = store i3 5, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr" [spiking_binam_hls.cpp:81]   --->   Operation 63 'store' 'store_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx88.exit" [spiking_binam_hls.cpp:81]   --->   Operation 64 'br' 'br_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 4)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln80 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr" [spiking_binam_hls.cpp:80]   --->   Operation 65 'store' 'store_ln80' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:81]   --->   Operation 66 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 3)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.67ns)   --->   "%store_ln81 = store i3 5, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr" [spiking_binam_hls.cpp:81]   --->   Operation 67 'store' 'store_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx88.exit" [spiking_binam_hls.cpp:81]   --->   Operation 68 'br' 'br_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.67ns)   --->   "%store_ln80 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr" [spiking_binam_hls.cpp:80]   --->   Operation 69 'store' 'store_ln80' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:81]   --->   Operation 70 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.67ns)   --->   "%store_ln81 = store i3 5, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr" [spiking_binam_hls.cpp:81]   --->   Operation 71 'store' 'store_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx88.exit" [spiking_binam_hls.cpp:81]   --->   Operation 72 'br' 'br_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.67ns)   --->   "%store_ln80 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr" [spiking_binam_hls.cpp:80]   --->   Operation 73 'store' 'store_ln80' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:81]   --->   Operation 74 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 1)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln81 = store i3 5, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr" [spiking_binam_hls.cpp:81]   --->   Operation 75 'store' 'store_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx88.exit" [spiking_binam_hls.cpp:81]   --->   Operation 76 'br' 'br_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 1)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln80 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr" [spiking_binam_hls.cpp:80]   --->   Operation 77 'store' 'store_ln80' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:81]   --->   Operation 78 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 0)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.67ns)   --->   "%store_ln81 = store i3 5, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr" [spiking_binam_hls.cpp:81]   --->   Operation 79 'store' 'store_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx88.exit" [spiking_binam_hls.cpp:81]   --->   Operation 80 'br' 'br_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 0)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln80 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr" [spiking_binam_hls.cpp:80]   --->   Operation 81 'store' 'store_ln80' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:81]   --->   Operation 82 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 7)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln81 = store i3 5, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr" [spiking_binam_hls.cpp:81]   --->   Operation 83 'store' 'store_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx88.exit" [spiking_binam_hls.cpp:81]   --->   Operation 84 'br' 'br_ln81' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 7)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i8.i8, i12 %bin_start_V_read, i8 0, i8 %trunc_ln76" [spiking_binam_hls.cpp:79]   --->   Operation 85 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1031)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i28 %or_ln" [spiking_binam_hls.cpp:79]   --->   Operation 86 'zext' 'zext_ln79' <Predicate = (!icmp_ln1031)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_spikes, i32 %zext_ln79" [spiking_binam_hls.cpp:79]   --->   Operation 87 'write' 'write_ln79' <Predicate = (!icmp_ln1031)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc90" [spiking_binam_hls.cpp:82]   --->   Operation 88 'br' 'br_ln82' <Predicate = (!icmp_ln1031)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ threshW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bin_start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_spikes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                                                               (alloca           ) [ 0100]
specinterface_ln0                                                 (specinterface    ) [ 0000]
bin_start_V_read                                                  (read             ) [ 0111]
threshW_read                                                      (read             ) [ 0110]
store_ln0                                                         (store            ) [ 0000]
br_ln0                                                            (br               ) [ 0000]
i                                                                 (load             ) [ 0110]
icmp_ln76                                                         (icmp             ) [ 0110]
empty                                                             (speclooptripcount) [ 0000]
i_1                                                               (add              ) [ 0000]
br_ln76                                                           (br               ) [ 0000]
lshr_ln2                                                          (partselect       ) [ 0000]
zext_ln1031                                                       (zext             ) [ 0110]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr            (getelementptr    ) [ 0110]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr          (getelementptr    ) [ 0110]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr          (getelementptr    ) [ 0110]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr          (getelementptr    ) [ 0110]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr          (getelementptr    ) [ 0110]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr          (getelementptr    ) [ 0110]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr          (getelementptr    ) [ 0110]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr          (getelementptr    ) [ 0110]
store_ln76                                                        (store            ) [ 0000]
br_ln76                                                           (br               ) [ 0000]
trunc_ln76                                                        (trunc            ) [ 0101]
specpipeline_ln77                                                 (specpipeline     ) [ 0000]
specloopname_ln76                                                 (specloopname     ) [ 0000]
trunc_ln1031                                                      (trunc            ) [ 0110]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load            (load             ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load          (load             ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load          (load             ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load          (load             ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load          (load             ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load          (load             ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load          (load             ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load          (load             ) [ 0000]
tmp_5                                                             (mux              ) [ 0000]
icmp_ln1031                                                       (icmp             ) [ 0111]
br_ln78                                                           (br               ) [ 0000]
switch_ln80                                                       (switch           ) [ 0000]
store_ln80                                                        (store            ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr (getelementptr    ) [ 0000]
store_ln81                                                        (store            ) [ 0000]
br_ln81                                                           (br               ) [ 0000]
store_ln80                                                        (store            ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr (getelementptr    ) [ 0000]
store_ln81                                                        (store            ) [ 0000]
br_ln81                                                           (br               ) [ 0000]
store_ln80                                                        (store            ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr (getelementptr    ) [ 0000]
store_ln81                                                        (store            ) [ 0000]
br_ln81                                                           (br               ) [ 0000]
store_ln80                                                        (store            ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr (getelementptr    ) [ 0000]
store_ln81                                                        (store            ) [ 0000]
br_ln81                                                           (br               ) [ 0000]
store_ln80                                                        (store            ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr  (getelementptr    ) [ 0000]
store_ln81                                                        (store            ) [ 0000]
br_ln81                                                           (br               ) [ 0000]
store_ln80                                                        (store            ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr  (getelementptr    ) [ 0000]
store_ln81                                                        (store            ) [ 0000]
br_ln81                                                           (br               ) [ 0000]
store_ln80                                                        (store            ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr    (getelementptr    ) [ 0000]
store_ln81                                                        (store            ) [ 0000]
br_ln81                                                           (br               ) [ 0000]
store_ln80                                                        (store            ) [ 0000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr (getelementptr    ) [ 0000]
store_ln81                                                        (store            ) [ 0000]
br_ln81                                                           (br               ) [ 0000]
or_ln                                                             (bitconcatenate   ) [ 0000]
zext_ln79                                                         (zext             ) [ 0000]
write_ln79                                                        (write            ) [ 0000]
br_ln82                                                           (br               ) [ 0000]
ret_ln0                                                           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="threshW">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshW"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bin_start_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_start_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_spikes">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_spikes"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i7.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i12.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="i_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="bin_start_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="12" slack="0"/>
<pin id="111" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bin_start_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="threshW_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshW_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln79_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="28" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln79/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="189" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="191" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load/1 store_ln80/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="1"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="0"/>
<pin id="198" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="199" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="200" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="201" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load/1 store_ln80/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="1"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="0"/>
<pin id="208" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="209" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="211" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load/1 store_ln80/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="1"/>
<pin id="215" dir="0" index="1" bw="7" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="0"/>
<pin id="218" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="219" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="220" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="221" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load/1 store_ln80/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="1"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="0"/>
<pin id="228" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="229" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="230" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="231" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load/1 store_ln80/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="1"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="0"/>
<pin id="238" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="239" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="241" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load/1 store_ln80/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="1"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="0" index="2" bw="0" slack="0"/>
<pin id="248" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="249" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="250" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="251" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load/1 store_ln80/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="1"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="0"/>
<pin id="258" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="259" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="261" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load/1 store_ln80/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="1"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln81_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="3" slack="0"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="5" slack="1"/>
<pin id="283" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln81_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="1"/>
<pin id="298" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln81_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="3" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="1"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln81_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="1"/>
<pin id="328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln81_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="5" slack="1"/>
<pin id="343" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln81_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="1"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln81_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="3" slack="0"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="1"/>
<pin id="373" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln81_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln0_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="9" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln76_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="0"/>
<pin id="393" dir="0" index="1" bw="9" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="lshr_ln2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="9" slack="0"/>
<pin id="406" dir="0" index="2" bw="3" slack="0"/>
<pin id="407" dir="0" index="3" bw="4" slack="0"/>
<pin id="408" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln1031_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1031/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln76_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="9" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln76_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln1031_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="1"/>
<pin id="435" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1031/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_5_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="7" slack="0"/>
<pin id="439" dir="0" index="2" bw="7" slack="0"/>
<pin id="440" dir="0" index="3" bw="7" slack="0"/>
<pin id="441" dir="0" index="4" bw="7" slack="0"/>
<pin id="442" dir="0" index="5" bw="7" slack="0"/>
<pin id="443" dir="0" index="6" bw="7" slack="0"/>
<pin id="444" dir="0" index="7" bw="7" slack="0"/>
<pin id="445" dir="0" index="8" bw="7" slack="0"/>
<pin id="446" dir="0" index="9" bw="3" slack="0"/>
<pin id="447" dir="1" index="10" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln1031_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="1"/>
<pin id="460" dir="0" index="1" bw="7" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="28" slack="0"/>
<pin id="465" dir="0" index="1" bw="12" slack="2"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="0" index="3" bw="8" slack="1"/>
<pin id="468" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln79_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="28" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="i_2_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="bin_start_V_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="2"/>
<pin id="485" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="bin_start_V_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="threshW_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="7" slack="1"/>
<pin id="490" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshW_read "/>
</bind>
</comp>

<comp id="493" class="1005" name="i_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="1"/>
<pin id="495" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="499" class="1005" name="icmp_ln76_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="503" class="1005" name="zext_ln1031_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1031 "/>
</bind>
</comp>

<comp id="515" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="1"/>
<pin id="517" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="1"/>
<pin id="523" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="1"/>
<pin id="529" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="1"/>
<pin id="535" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr "/>
</bind>
</comp>

<comp id="539" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="1"/>
<pin id="541" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="1"/>
<pin id="547" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr "/>
</bind>
</comp>

<comp id="551" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="1"/>
<pin id="553" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="1"/>
<pin id="559" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr "/>
</bind>
</comp>

<comp id="563" class="1005" name="trunc_ln76_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="1"/>
<pin id="565" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76 "/>
</bind>
</comp>

<comp id="571" class="1005" name="icmp_ln1031_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1031 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="102" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="72" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="72" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="72" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="72" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="127" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="202"><net_src comp="134" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="212"><net_src comp="141" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="222"><net_src comp="148" pin="3"/><net_sink comp="213" pin=2"/></net>

<net id="232"><net_src comp="155" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="242"><net_src comp="162" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="252"><net_src comp="169" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="262"><net_src comp="176" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="96" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="92" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="96" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="72" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="92" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="96" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="72" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="92" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="96" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="72" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="92" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="96" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="72" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="92" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="96" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="344"><net_src comp="24" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="72" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="92" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="339" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="96" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="359"><net_src comp="22" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="92" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="96" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="374"><net_src comp="36" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="72" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="92" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="369" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="388" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="66" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="388" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="416"><net_src comp="403" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="422"><net_src comp="413" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="424"><net_src comp="413" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="429"><net_src comp="397" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="448"><net_src comp="80" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="449"><net_src comp="183" pin="7"/><net_sink comp="436" pin=1"/></net>

<net id="450"><net_src comp="193" pin="7"/><net_sink comp="436" pin=2"/></net>

<net id="451"><net_src comp="203" pin="7"/><net_sink comp="436" pin=3"/></net>

<net id="452"><net_src comp="213" pin="7"/><net_sink comp="436" pin=4"/></net>

<net id="453"><net_src comp="223" pin="7"/><net_sink comp="436" pin=5"/></net>

<net id="454"><net_src comp="233" pin="7"/><net_sink comp="436" pin=6"/></net>

<net id="455"><net_src comp="243" pin="7"/><net_sink comp="436" pin=7"/></net>

<net id="456"><net_src comp="253" pin="7"/><net_sink comp="436" pin=8"/></net>

<net id="457"><net_src comp="433" pin="1"/><net_sink comp="436" pin=9"/></net>

<net id="462"><net_src comp="436" pin="10"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="98" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="100" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="463" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="479"><net_src comp="104" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="486"><net_src comp="108" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="491"><net_src comp="114" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="496"><net_src comp="388" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="502"><net_src comp="391" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="413" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="514"><net_src comp="503" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="518"><net_src comp="127" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="524"><net_src comp="134" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="530"><net_src comp="141" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="536"><net_src comp="148" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="542"><net_src comp="155" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="548"><net_src comp="162" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="554"><net_src comp="169" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="560"><net_src comp="176" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="566"><net_src comp="430" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="463" pin=3"/></net>

<net id="574"><net_src comp="458" pin="2"/><net_sink comp="571" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_spikes | {3 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13 | {2 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14 | {2 }
 - Input state : 
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : threshW | {1 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : bin_start_V | {1 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : out_spikes | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_76_7 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln76 : 2
		i_1 : 2
		br_ln76 : 3
		lshr_ln2 : 2
		zext_ln1031 : 3
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr : 4
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr : 4
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr : 4
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr : 4
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr : 4
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr : 4
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr : 4
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr : 4
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load : 5
		store_ln76 : 3
	State 2
		tmp_5 : 1
		icmp_ln1031 : 2
		br_ln78 : 3
		switch_ln80 : 1
		store_ln81 : 1
		store_ln81 : 1
		store_ln81 : 1
		store_ln81 : 1
		store_ln81 : 1
		store_ln81 : 1
		store_ln81 : 1
		store_ln81 : 1
	State 3
		zext_ln79 : 1
		write_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    mux   |         tmp_5_fu_436         |    0    |    43   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln76_fu_391       |    0    |    11   |
|          |      icmp_ln1031_fu_458      |    0    |    10   |
|----------|------------------------------|---------|---------|
|    add   |          i_1_fu_397          |    0    |    16   |
|----------|------------------------------|---------|---------|
|   read   | bin_start_V_read_read_fu_108 |    0    |    0    |
|          |   threshW_read_read_fu_114   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln79_write_fu_120   |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|        lshr_ln2_fu_403       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |      zext_ln1031_fu_413      |    0    |    0    |
|          |       zext_ln79_fu_471       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln76_fu_430      |    0    |    0    |
|          |      trunc_ln1031_fu_433     |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         or_ln_fu_463         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    80   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                    bin_start_V_read_reg_483                    |   12   |
|                           i_2_reg_476                          |    9   |
|                            i_reg_493                           |    9   |
|                       icmp_ln1031_reg_571                      |    1   |
|                        icmp_ln76_reg_499                       |    1   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr_reg_521|    5   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr_reg_527|    5   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr_reg_533|    5   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr_reg_539|    5   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr_reg_545|    5   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr_reg_551|    5   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr_reg_557|    5   |
| spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr_reg_515 |    5   |
|                      threshW_read_reg_488                      |    7   |
|                       trunc_ln76_reg_563                       |    8   |
|                       zext_ln1031_reg_503                      |   64   |
+----------------------------------------------------------------+--------+
|                              Total                             |   151  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_183 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_193 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_203 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_213 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_223 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_233 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_243 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_253 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   151  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   151  |   152  |
+-----------+--------+--------+--------+
