#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb 11 20:00:55 2020
# Process ID: 4528
# Current directory: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab2/duc_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/duc/xsim_script.tcl}
# Log file: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab2/duc_prj/solution1/sim/verilog/xsim.log
# Journal file: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab2/duc_prj/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/duc/xsim_script.tcl
source duc.tcl
