Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /scratch-local/opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto a99397119088487385e9730224509bf8 --debug typical --relax -L xil_defaultlib -L secureip --snapshot tb_minimal_dma_behav xil_defaultlib.tb_minimal_dma -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture implementation of entity xil_defaultlib.MINIMAL_DMA_v1_0_M_AXI [\MINIMAL_DMA_v1_0_M_AXI(12,16,1,...]
Compiling architecture behavioral of entity xil_defaultlib.tb_minimal_dma
Built simulation snapshot tb_minimal_dma_behav
