<stg><name>NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %index = alloca i32 1

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %storemerge246_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="storemerge246_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:3 %DNA_9_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %DNA_9

]]></Node>
<StgValue><ssdm name="DNA_9_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln371 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln371 = store i7 0, i7 %index

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body250.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body250.i:0 %index_5 = load i7 %index

]]></Node>
<StgValue><ssdm name="index_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body250.i:1 %icmp_ln556 = icmp_eq  i7 %index_5, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln556"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body250.i:2 %index_6 = add i7 %index_5, i7 1

]]></Node>
<StgValue><ssdm name="index_6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body250.i:3 %br_ln556 = br i1 %icmp_ln556, void %for.body250.split.i_ifconv, void %for.end273.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln556"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body250.split.i_ifconv:0 %i_load = load i8 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128">
<![CDATA[
for.body250.split.i_ifconv:1 %storemerge246_i_load_1 = load i128 %storemerge246_i

]]></Node>
<StgValue><ssdm name="storemerge246_i_load_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="8">
<![CDATA[
for.body250.split.i_ifconv:2 %zext_ln556 = zext i8 %i_load

]]></Node>
<StgValue><ssdm name="zext_ln556"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body250.split.i_ifconv:3 %specpipeline_ln558 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln558"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body250.split.i_ifconv:4 %speclooptripcount_ln371 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln371"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body250.split.i_ifconv:5 %specloopname_ln556 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln556"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>PartSelect</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body250.split.i_ifconv:6 %tmp_41_i = partselect i2 @_ssdm_op_PartSelect.i2.i256.i32, i256 %DNA_9_read, i32 %zext_ln556

]]></Node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body250.split.i_ifconv:7 %tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_load, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.body250.split.i_ifconv:8 %or_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 1

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
for.body250.split.i_ifconv:9 %zext_ln559 = zext i8 %or_ln8

]]></Node>
<StgValue><ssdm name="zext_ln559"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>PartSelect</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body250.split.i_ifconv:10 %tmp_43_i = partselect i2 @_ssdm_op_PartSelect.i2.i256.i32, i256 %DNA_9_read, i32 %zext_ln559

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body250.split.i_ifconv:11 %or_ln559 = or i2 %tmp_41_i, i2 %tmp_43_i

]]></Node>
<StgValue><ssdm name="or_ln559"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body250.split.i_ifconv:12 %icmp_ln559 = icmp_eq  i2 %or_ln559, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln559"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body250.split.i_ifconv:13 %p_cast = select i1 %icmp_ln559, i2 0, i2 1

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="7">
<![CDATA[
for.body250.split.i_ifconv:14 %index_15_cast = zext i7 %index_5

]]></Node>
<StgValue><ssdm name="index_15_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>PartSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
for.body250.split.i_ifconv:15 %storemerge2_i = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %storemerge246_i_load_1, i2 %p_cast, i32 %index_15_cast

]]></Node>
<StgValue><ssdm name="storemerge2_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body250.split.i_ifconv:16 %i_3 = add i8 %i_load, i8 2

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.body250.split.i_ifconv:17 %store_ln559 = store i128 %storemerge2_i, i128 %storemerge246_i

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body250.split.i_ifconv:18 %store_ln371 = store i8 %i_3, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body250.split.i_ifconv:19 %store_ln371 = store i7 %index_6, i7 %index

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.body250.split.i_ifconv:20 %br_ln556 = br void %for.body250.i

]]></Node>
<StgValue><ssdm name="br_ln556"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="128">
<![CDATA[
for.end273.i.exitStub:0 %storemerge246_i_load = load i128 %storemerge246_i

]]></Node>
<StgValue><ssdm name="storemerge246_i_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end273.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %storemerge246_i_out, i128 %storemerge246_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
for.end273.i.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
