

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sun Jul 28 18:53:32 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.645 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.000 ns|  12.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wsp2_V_offset3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp2_V_offset3"   --->   Operation 6 'read' 'wsp2_V_offset3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wsp2_V_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wsp2_V_offset"   --->   Operation 7 'read' 'wsp2_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wsp1_V_offset1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp1_V_offset1"   --->   Operation 8 'read' 'wsp1_V_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wsp1_V_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wsp1_V_offset"   --->   Operation 9 'read' 'wsp1_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wsp2_V_offset3_cast23 = zext i3 %wsp2_V_offset3_read"   --->   Operation 10 'zext' 'wsp2_V_offset3_cast23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i5 %wsp2_V_offset_read" [patchMaker.cpp:23]   --->   Operation 11 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %wsp2_V_offset_read, i2 0" [patchMaker.cpp:23]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %tmp" [patchMaker.cpp:23]   --->   Operation 13 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i8 %zext_ln23_1, i8 %zext_ln23" [patchMaker.cpp:23]   --->   Operation 14 'add' 'add_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 15 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i8 %add_ln23, i8 %wsp2_V_offset3_cast23" [patchMaker.cpp:23]   --->   Operation 15 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wsp1_V_offset1_cast25 = zext i3 %wsp1_V_offset1_read"   --->   Operation 16 'zext' 'wsp1_V_offset1_cast25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i5 %wsp1_V_offset_read" [patchMaker.cpp:23]   --->   Operation 17 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %wsp1_V_offset_read, i2 0" [patchMaker.cpp:23]   --->   Operation 18 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i7 %tmp_s" [patchMaker.cpp:23]   --->   Operation 19 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_2 = add i8 %zext_ln23_4, i8 %zext_ln23_3" [patchMaker.cpp:23]   --->   Operation 20 'add' 'add_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 21 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23_3 = add i8 %add_ln23_2, i8 %wsp1_V_offset1_cast25" [patchMaker.cpp:23]   --->   Operation 21 'add' 'add_ln23_3' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln23_1, i4 0" [patchMaker.cpp:23]   --->   Operation 22 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i12 %tmp_32" [patchMaker.cpp:23]   --->   Operation 23 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%wsp2_V_addr = getelementptr i64 %wsp2_V, i64 0, i64 %zext_ln23_2" [patchMaker.cpp:23]   --->   Operation 24 'getelementptr' 'wsp2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln23_3, i4 0" [patchMaker.cpp:23]   --->   Operation 25 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i12 %tmp_33" [patchMaker.cpp:23]   --->   Operation 26 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%wsp2_V_addr_1 = getelementptr i64 %wsp2_V, i64 0, i64 %zext_ln23_5" [patchMaker.cpp:23]   --->   Operation 27 'getelementptr' 'wsp2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.64ns)   --->   "%wsp2_V_load_2 = load i12 %wsp2_V_addr_1"   --->   Operation 28 'load' 'wsp2_V_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 29 [2/2] (1.64ns)   --->   "%wsp2_V_load = load i12 %wsp2_V_addr"   --->   Operation 29 'load' 'wsp2_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln870 = or i12 %tmp_32, i12 15"   --->   Operation 30 'or' 'or_ln870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i12 %or_ln870"   --->   Operation 31 'zext' 'zext_ln870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%wsp2_V_addr_3 = getelementptr i64 %wsp2_V, i64 0, i64 %zext_ln870"   --->   Operation 32 'getelementptr' 'wsp2_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln870_1 = or i12 %tmp_33, i12 15"   --->   Operation 33 'or' 'or_ln870_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i12 %or_ln870_1"   --->   Operation 34 'zext' 'zext_ln870_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%wsp2_V_addr_2 = getelementptr i64 %wsp2_V, i64 0, i64 %zext_ln870_1"   --->   Operation 35 'getelementptr' 'wsp2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (1.64ns)   --->   "%wsp2_V_load_2 = load i12 %wsp2_V_addr_1"   --->   Operation 36 'load' 'wsp2_V_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_3 : Operation 37 [1/2] (1.64ns)   --->   "%wsp2_V_load = load i12 %wsp2_V_addr"   --->   Operation 37 'load' 'wsp2_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_3 : Operation 38 [2/2] (1.64ns)   --->   "%wsp2_V_load_3 = load i12 %wsp2_V_addr_2"   --->   Operation 38 'load' 'wsp2_V_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_3 : Operation 39 [2/2] (1.64ns)   --->   "%wsp2_V_load_1 = load i12 %wsp2_V_addr_3"   --->   Operation 39 'load' 'wsp2_V_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 40 [1/1] (1.06ns)   --->   "%icmp_ln870 = icmp_eq  i64 %wsp2_V_load_2, i64 %wsp2_V_load"   --->   Operation 40 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (1.64ns)   --->   "%wsp2_V_load_3 = load i12 %wsp2_V_addr_2"   --->   Operation 41 'load' 'wsp2_V_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_4 : Operation 42 [1/2] (1.64ns)   --->   "%wsp2_V_load_1 = load i12 %wsp2_V_addr_3"   --->   Operation 42 'load' 'wsp2_V_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 43 [1/1] (1.06ns)   --->   "%icmp_ln870_1 = icmp_eq  i64 %wsp2_V_load_3, i64 %wsp2_V_load_1"   --->   Operation 43 'icmp' 'icmp_ln870_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.12ns)   --->   "%and_ln870 = and i1 %icmp_ln870, i1 %icmp_ln870_1"   --->   Operation 44 'and' 'and_ln870' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i1 %and_ln870" [patchMaker.cpp:37]   --->   Operation 45 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.838ns
The critical path consists of the following:
	wire read on port 'wsp2_V_offset3' [6]  (0 ns)
	'add' operation ('add_ln23_1', patchMaker.cpp:23) [15]  (0.838 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('wsp2_V_addr_1', patchMaker.cpp:23) [30]  (0 ns)
	'load' operation ('wsp2_V_load_2') on array 'wsp2_V' [34]  (1.65 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'load' operation ('wsp2_V_load_2') on array 'wsp2_V' [34]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('wsp2_V_load_3') on array 'wsp2_V' [37]  (1.65 ns)

 <State 5>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln870_1') [39]  (1.06 ns)
	'and' operation ('and_ln870') [40]  (0.122 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
