#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 30 23:25:34 2020
# Process ID: 11284
# Current directory: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1488 C:\Users\anuragchoudhury\Desktop\local_documents\Vivado\New_scheduler_implementation\LUD_v3_4_ip_project\Hardware\vivadoProjects\project_LUDH\project_LUDH.xpr
# Log file: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/vivado.log
# Journal file: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH'
INFO: [Project 1-313] Project file moved from 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/ip_repo/myip_1.0', nor could it be found using path 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_ip_project/Hardware/vivadoProjects/ip_repo/myip_1.0'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/ip_repo/myip_LUdecomposition_3.0', nor could it be found using path 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_ip_project/Hardware/vivadoProjects/ip_repo/myip_LUdecomposition_3.0'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/LUD_v3_2_ip', nor could it be found using path 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_ip_project/Hardware/LUD_v3_2_ip'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/LUD_v3_1_ip', nor could it be found using path 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_ip_project/Hardware/LUD_v3_1_ip'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/lud_ip_v2', nor could it be found using path 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_ip_project/Hardware/lud_ip_v2'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/LUD_v3_4_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/ip_repo/myip_LUdecomposition_3.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/LUD_v3_2_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/LUD_v3_1_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/lud_ip_v2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_CTRL_blk_mem_gen_0_0' generated file not found 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_CTRL/ip/design_CTRL_blk_mem_gen_0_0/design_CTRL_blk_mem_gen_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_BRAM_A_blk_mem_gen_0_0' generated file not found 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_BRAM_A/ip/design_BRAM_A_blk_mem_gen_0_0/design_BRAM_A_blk_mem_gen_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_BRAM_A_blk_mem_gen_0_0' generated file not found 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_BRAM_A/ip/design_BRAM_A_blk_mem_gen_0_0/design_BRAM_A_blk_mem_gen_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_DIV_floating_point_0_0' generated file not found 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/ip/design_DIV_floating_point_0_0/design_DIV_floating_point_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_DIV_floating_point_0_0' generated file not found 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/ip/design_DIV_floating_point_0_0/design_DIV_floating_point_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_MAC_floating_point_0_0' generated file not found 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/ip/design_MAC_floating_point_0_0/design_MAC_floating_point_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_MAC_floating_point_0_0' generated file not found 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/ip/design_MAC_floating_point_0_0/design_MAC_floating_point_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 693.055 ; gain = 102.930
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd}
Adding cell -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Successfully read diagram <design_DIV> from BD file <C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 909.012 ; gain = 0.000
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd}
Adding cell -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Successfully read diagram <design_MAC> from BD file <C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd>
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_BRAM_A/design_BRAM_A.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <design_BRAM_A> from BD file <C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_BRAM_A/design_BRAM_A.bd>
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
current_bd_design [get_bd_designs design_DIV]
close_bd_design [get_bd_designs design_DIV]
current_bd_design [get_bd_designs design_MAC]
close_bd_design [get_bd_designs design_MAC]
close_bd_design [get_bd_designs design_BRAM_A]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simTester_verilog' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simTester_verilog_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_CTRL/ip/design_CTRL_blk_mem_gen_0_0/sim/design_CTRL_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_CTRL_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_BRAM_A/ip/design_BRAM_A_blk_mem_gen_0_0/sim/design_BRAM_A_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_BRAM_A_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sim_1/new/simTester_verilog.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTester_verilog
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj simTester_verilog_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_DIV/ip/design_DIV_floating_point_0_0/sim/design_DIV_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_DIV_floating_point_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_MAC/ip/design_MAC_floating_point_0_0/sim/design_MAC_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_MAC_floating_point_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/Hardware/autoHdlFiles/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/Hardware/hdlFiles/regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myReg'
INFO: [VRFC 10-3107] analyzing entity 'myRegS'
INFO: [VRFC 10-3107] analyzing entity 'myReg_single_bit'
INFO: [VRFC 10-3107] analyzing entity 'myLatch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/Hardware/hdlFiles/quadBRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'quadPortBRAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/new/bram_ZYNQ_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_ZYNQ_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/new/bram_ZYNQ_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_ZYNQ_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/Hardware/autoHdlFiles/MUX_AU_IN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_AU_IN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/Hardware/autoHdlFiles/MUX_BRAM_IN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_BRAM_IN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/Hardware/autoHdlFiles/LUDHardware.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUDHardware'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/Hardware/hdlFiles/hardwareTester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUDH_Tester'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/Hardware/hdlFiles/hardwareTesterWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUDH_TEST_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/new/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myip_LUdecomposition_v2_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/new/myip_LUdecomposition_v2_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myip_LUdecomposition_v2_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_CTRL/sim/design_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_CTRL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/hdl/design_CTRL_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_CTRL_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_BRAM_A/sim/design_BRAM_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_BRAM_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_DIV/sim/design_DIV.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_DIV'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_MAC/sim/design_MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_MAC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/hdl/design_DIV_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_DIV_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/hdl/design_MAC_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_MAC_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/hdl/design_BRAM_A_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_BRAM_A_wrapper'
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2193.879 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '31' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 16c1ae1ce343424d95aa412287c18abf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simTester_verilog_behav xil_defaultlib.simTester_verilog xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.types
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg
Compiling package floating_point_v7_1_7.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling architecture behav of entity xil_defaultlib.myReg [\myReg(data_width=12)\]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_CTRL_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.design_CTRL [design_ctrl_default]
Compiling architecture structure of entity xil_defaultlib.design_CTRL_wrapper [design_ctrl_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_ZYNQ_decoder [\bram_ZYNQ_decoder(width=357)\]
Compiling architecture yostyle of entity xil_defaultlib.LUDH_Tester [ludh_tester_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_BRAM_A_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.design_BRAM_A [design_bram_a_default]
Compiling architecture structure of entity xil_defaultlib.design_BRAM_A_wrapper [design_bram_a_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_ZYNQ_mux [\bram_ZYNQ_mux(addr_width=10)\]
Compiling architecture behavioral of entity xil_defaultlib.bram_ZYNQ_decoder [\bram_ZYNQ_decoder(width=64)\]
Compiling architecture xilinx of entity axi_utils_v2_0_5.axi_slave_4to1 [\axi_slave_4to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=6)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(carryinreg=0,carryinsel...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,b_input="C...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(a_input="CASCADE",bcasc...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=53,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=6,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64,length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=105,length=0,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=105,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=18,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_ge [\compare_ge(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=108)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=108,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=107,res...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=107)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=96,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=96,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=109)\]
Compiling architecture synth of entity floating_point_v7_1_7.flt_fma_addsub_dsp2 [\flt_fma_addsub_dsp2(c_xdevicefa...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=109,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=109,res...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(a_w=118,a_fw=106...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=118,a_e...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=59,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=6,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=7,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add [\flt_fma_add(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma [\flt_fma(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=64,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=64,afull_t...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture design_mac_floating_point_0_0_arch of entity xil_defaultlib.design_MAC_floating_point_0_0 [design_mac_floating_point_0_0_de...]
Compiling architecture structure of entity xil_defaultlib.design_MAC [design_mac_default]
Compiling architecture structure of entity xil_defaultlib.design_MAC_wrapper [design_mac_wrapper_default]
Compiling architecture xilinx of entity axi_utils_v2_0_5.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55,length=3)\]
Compiling architecture virtex of entity floating_point_v7_1_7.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=16,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=16,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=16,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_7.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=64,depth=32,...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=64,depth=3...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture design_div_floating_point_0_0_arch of entity xil_defaultlib.design_DIV_floating_point_0_0 [design_div_floating_point_0_0_de...]
Compiling architecture structure of entity xil_defaultlib.design_DIV [design_div_default]
Compiling architecture structure of entity xil_defaultlib.design_DIV_wrapper [design_div_wrapper_default]
Compiling architecture behav of entity xil_defaultlib.MUX_AU_IN [mux_au_in_default]
Compiling architecture behav of entity xil_defaultlib.MUX_BRAM_IN [mux_bram_in_default]
Compiling architecture yostyle of entity xil_defaultlib.LUDHardware [ludhardware_default]
Compiling architecture justconnect of entity xil_defaultlib.LUDH_TEST_WRAPPER [ludh_test_wrapper_default]
Compiling module xil_defaultlib.mux_4x1(data_width=10)
Compiling module xil_defaultlib.mux_4x1(data_width=1)
Compiling module xil_defaultlib.mux_2x1(data_width=64)
Compiling module xil_defaultlib.simTester_verilog
Compiling module xil_defaultlib.glbl
Built simulation snapshot simTester_verilog_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim/xsim.dir/simTester_verilog_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 84.426 ; gain = 0.883
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 30 23:46:19 2020...
run_program: Time (s): cpu = 00:02:15 ; elapsed = 00:11:23 . Memory (MB): peak = 2193.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '682' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simTester_verilog_behav -key {Behavioral:sim_1:Functional:simTester_verilog} -tclbatch {simTester_verilog.tcl} -protoinst "protoinst_files/design_CTRL.protoinst" -protoinst "protoinst_files/design_BRAM_A.protoinst" -protoinst "protoinst_files/design_DIV.protoinst" -protoinst "protoinst_files/design_MAC.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_CTRL.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_BRAM_A.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_DIV.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_A/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_B/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_C/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_D/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_A/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_B/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_C/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_D/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_A/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_B/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_C/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_D/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_MAC.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_OPERATION
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_OPERATION
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_OPERATION
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_OPERATION
Time resolution is 1 ps
source simTester_verilog.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/simTester_verilog/Inst" to the wave window because it has 259584 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
add_wave: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2193.879 ; gain = 0.000
# run 1000ns
Block Memory Generator module simTester_verilog.uut1.tester.ctrlStorage.design_CTRL_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_A.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_B.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_C.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_D.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_E.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_F.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_G.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_H.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2193.879 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simTester_verilog_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:03:15 ; elapsed = 00:12:40 . Memory (MB): peak = 2193.879 ; gain = 0.000
run all
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 286440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 286560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 286680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
blk_mem_gen_v8_4_2 collision detected at time: 286880000, Instance: simTester_verilog.uut1.LUDH.block_G.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 287160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
run: Time (s): cpu = 00:01:43 ; elapsed = 00:06:19 . Memory (MB): peak = 2193.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2193.879 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 30 23:57:31 2020...
