
attiny13_capacitive_button.elf:     формат файла elf32-avr

Разделы:
Инд Имя           Размер    VMA       LMA       Файл      Вырав
  0 .text         00000162  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00000162  000001f6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  00800060  00800060  000001f6  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  000001f6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000208  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000038  00000000  00000000  00000244  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000112  00000000  00000000  0000027c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000000a4  00000000  00000000  0000038e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000016d  00000000  00000000  00000432  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000094  00000000  00000000  000005a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00004f7f  00000000  00000000  00000634  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000000ec  00000000  00000000  000055b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000028  00000000  00000000  0000569f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000179f  00000000  00000000  000056c7  2**0
                  CONTENTS, READONLY, DEBUGGING

Дизассемблирование раздела .text:

00000000 <__vectors>:
   0:	09 c0       	rjmp	.+18     	; 0x14 <__ctors_end>
   2:	16 c0       	rjmp	.+44     	; 0x30 <__bad_interrupt>
   4:	15 c0       	rjmp	.+42     	; 0x30 <__bad_interrupt>
   6:	14 c0       	rjmp	.+40     	; 0x30 <__bad_interrupt>
   8:	13 c0       	rjmp	.+38     	; 0x30 <__bad_interrupt>
   a:	12 c0       	rjmp	.+36     	; 0x30 <__bad_interrupt>
   c:	11 c0       	rjmp	.+34     	; 0x30 <__bad_interrupt>
   e:	10 c0       	rjmp	.+32     	; 0x30 <__bad_interrupt>
  10:	0f c0       	rjmp	.+30     	; 0x30 <__bad_interrupt>
  12:	0e c0       	rjmp	.+28     	; 0x30 <__bad_interrupt>

00000014 <__ctors_end>:
  14:	11 24       	eor	r1, r1
  16:	1f be       	out	0x3f, r1	; 63
  18:	cf e9       	ldi	r28, 0x9F	; 159
  1a:	cd bf       	out	0x3d, r28	; 61

0000001c <__do_clear_bss>:
  1c:	20 e0       	ldi	r18, 0x00	; 0
  1e:	a0 e6       	ldi	r26, 0x60	; 96
  20:	b0 e0       	ldi	r27, 0x00	; 0
  22:	01 c0       	rjmp	.+2      	; 0x26 <.do_clear_bss_start>

00000024 <.do_clear_bss_loop>:
  24:	1d 92       	st	X+, r1

00000026 <.do_clear_bss_start>:
  26:	a2 36       	cpi	r26, 0x62	; 98
  28:	b2 07       	cpc	r27, r18
  2a:	e1 f7       	brne	.-8      	; 0x24 <.do_clear_bss_loop>
  2c:	91 d0       	rcall	.+290    	; 0x150 <main>
  2e:	97 c0       	rjmp	.+302    	; 0x15e <_exit>

00000030 <__bad_interrupt>:
  30:	e7 cf       	rjmp	.-50     	; 0x0 <__vectors>

00000032 <pwm_setup>:
//
// write digital "low" to pin <pn> on port <prt>
//#define DIGIWRITE_L(prt, pn) prt &= ~(1<<pn)

void pwm_setup(void)
{
  32:	cf 93       	push	r28
  34:	df 93       	push	r29
  36:	cd b7       	in	r28, 0x3d	; 61
  38:	dd 27       	eor	r29, r29
	// set PB0 and PB1 in output mode
	DDRB |= (1<<PB1)|(1<<PB0);
  3a:	87 e3       	ldi	r24, 0x37	; 55
  3c:	90 e0       	ldi	r25, 0x00	; 0
  3e:	27 e3       	ldi	r18, 0x37	; 55
  40:	30 e0       	ldi	r19, 0x00	; 0
  42:	f9 01       	movw	r30, r18
  44:	20 81       	ld	r18, Z
  46:	23 60       	ori	r18, 0x03	; 3
  48:	fc 01       	movw	r30, r24
  4a:	20 83       	st	Z, r18

	// PWM out on PB0
	TCCR0A |= (1<<WGM01)|(1<<WGM00);
  4c:	8f e4       	ldi	r24, 0x4F	; 79
  4e:	90 e0       	ldi	r25, 0x00	; 0
  50:	2f e4       	ldi	r18, 0x4F	; 79
  52:	30 e0       	ldi	r19, 0x00	; 0
  54:	f9 01       	movw	r30, r18
  56:	20 81       	ld	r18, Z
  58:	23 60       	ori	r18, 0x03	; 3
  5a:	fc 01       	movw	r30, r24
  5c:	20 83       	st	Z, r18
	TCCR0A |= (1<<COM0A1);
  5e:	8f e4       	ldi	r24, 0x4F	; 79
  60:	90 e0       	ldi	r25, 0x00	; 0
  62:	2f e4       	ldi	r18, 0x4F	; 79
  64:	30 e0       	ldi	r19, 0x00	; 0
  66:	f9 01       	movw	r30, r18
  68:	20 81       	ld	r18, Z
  6a:	20 68       	ori	r18, 0x80	; 128
  6c:	fc 01       	movw	r30, r24
  6e:	20 83       	st	Z, r18
	TCCR0A |= (1<<COM0B1);
  70:	8f e4       	ldi	r24, 0x4F	; 79
  72:	90 e0       	ldi	r25, 0x00	; 0
  74:	2f e4       	ldi	r18, 0x4F	; 79
  76:	30 e0       	ldi	r19, 0x00	; 0
  78:	f9 01       	movw	r30, r18
  7a:	20 81       	ld	r18, Z
  7c:	20 62       	ori	r18, 0x20	; 32
  7e:	fc 01       	movw	r30, r24
  80:	20 83       	st	Z, r18
	TCCR0B |= (1<<CS00);
  82:	83 e5       	ldi	r24, 0x53	; 83
  84:	90 e0       	ldi	r25, 0x00	; 0
  86:	23 e5       	ldi	r18, 0x53	; 83
  88:	30 e0       	ldi	r19, 0x00	; 0
  8a:	f9 01       	movw	r30, r18
  8c:	20 81       	ld	r18, Z
  8e:	21 60       	ori	r18, 0x01	; 1
  90:	fc 01       	movw	r30, r24
  92:	20 83       	st	Z, r18
	// COM0A1 - 1 set "Clear OC0A on Compare Match, set OC0A at TOP"
	// WGM02:0 - 111 set Fast PWM Mode with TOP in OCRA
	// CS02:0 - 001 set clock source divider /32
	OCR0B = 0x80; // Duty about 50% (128 from 255)
  94:	89 e4       	ldi	r24, 0x49	; 73
  96:	90 e0       	ldi	r25, 0x00	; 0
  98:	20 e8       	ldi	r18, 0x80	; 128
  9a:	fc 01       	movw	r30, r24
  9c:	20 83       	st	Z, r18
}
  9e:	df 91       	pop	r29
  a0:	cf 91       	pop	r28
  a2:	08 95       	ret

000000a4 <adc_setup>:


void adc_setup(void)
{
  a4:	cf 93       	push	r28
  a6:	df 93       	push	r29
  a8:	cd b7       	in	r28, 0x3d	; 61
  aa:	dd 27       	eor	r29, r29
	// config ADC
	ADMUX |= (1<<ADLAR);
  ac:	87 e2       	ldi	r24, 0x27	; 39
  ae:	90 e0       	ldi	r25, 0x00	; 0
  b0:	27 e2       	ldi	r18, 0x27	; 39
  b2:	30 e0       	ldi	r19, 0x00	; 0
  b4:	f9 01       	movw	r30, r18
  b6:	20 81       	ld	r18, Z
  b8:	20 62       	ori	r18, 0x20	; 32
  ba:	fc 01       	movw	r30, r24
  bc:	20 83       	st	Z, r18
	ADMUX |= (1<<MUX1);
  be:	87 e2       	ldi	r24, 0x27	; 39
  c0:	90 e0       	ldi	r25, 0x00	; 0
  c2:	27 e2       	ldi	r18, 0x27	; 39
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	f9 01       	movw	r30, r18
  c8:	20 81       	ld	r18, Z
  ca:	22 60       	ori	r18, 0x02	; 2
  cc:	fc 01       	movw	r30, r24
  ce:	20 83       	st	Z, r18
	// REFS0 - 0 set Vcc as analog reference
	// ADLAR - 1 left align, use ADCH register
	// MUX1:0 - 0b10 ADC2 (PB4)

	ADCSRA |= (1<<ADPS2)|(1<<ADPS0);
  d0:	86 e2       	ldi	r24, 0x26	; 38
  d2:	90 e0       	ldi	r25, 0x00	; 0
  d4:	26 e2       	ldi	r18, 0x26	; 38
  d6:	30 e0       	ldi	r19, 0x00	; 0
  d8:	f9 01       	movw	r30, r18
  da:	20 81       	ld	r18, Z
  dc:	25 60       	ori	r18, 0x05	; 5
  de:	fc 01       	movw	r30, r24
  e0:	20 83       	st	Z, r18
	ADCSRA |= (1<<ADEN)|(1<<ADSC)|(1<<ADATE)|(1<<ADIE);
  e2:	86 e2       	ldi	r24, 0x26	; 38
  e4:	90 e0       	ldi	r25, 0x00	; 0
  e6:	26 e2       	ldi	r18, 0x26	; 38
  e8:	30 e0       	ldi	r19, 0x00	; 0
  ea:	f9 01       	movw	r30, r18
  ec:	20 81       	ld	r18, Z
  ee:	28 6e       	ori	r18, 0xE8	; 232
  f0:	fc 01       	movw	r30, r24
  f2:	20 83       	st	Z, r18
	// ADPS2:0 - set freq divider 0b101 - /32
	// ADEN - 1 enable ADC
	// ADATE - 1 enable Freerun mode
	// ADIE - 1 enable ADC interrupt
	// ADIF - 1 enable
}
  f4:	df 91       	pop	r29
  f6:	cf 91       	pop	r28
  f8:	08 95       	ret

000000fa <pson_switch>:

void pson_switch()
{
  fa:	cf 93       	push	r28
  fc:	df 93       	push	r29
  fe:	cd b7       	in	r28, 0x3d	; 61
 100:	dd 27       	eor	r29, r29
	if (atx_status)
 102:	80 91 60 00 	lds	r24, 0x0060
 106:	88 23       	and	r24, r24
 108:	91 f0       	breq	.+36     	; 0x12e <pson_switch+0x34>
	{
		DDRB &= ~(1<<PB2);
 10a:	87 e3       	ldi	r24, 0x37	; 55
 10c:	90 e0       	ldi	r25, 0x00	; 0
 10e:	27 e3       	ldi	r18, 0x37	; 55
 110:	30 e0       	ldi	r19, 0x00	; 0
 112:	f9 01       	movw	r30, r18
 114:	20 81       	ld	r18, Z
 116:	2b 7f       	andi	r18, 0xFB	; 251
 118:	fc 01       	movw	r30, r24
 11a:	20 83       	st	Z, r18
		atx_status = false;
 11c:	10 92 60 00 	sts	0x0060, r1
		OCR0B = 0x00;
 120:	89 e4       	ldi	r24, 0x49	; 73
 122:	90 e0       	ldi	r25, 0x00	; 0
 124:	fc 01       	movw	r30, r24
 126:	10 82       	st	Z, r1
		full_light = false;
 128:	10 92 61 00 	sts	0x0061, r1
 12c:	0e c0       	rjmp	.+28     	; 0x14a <pson_switch+0x50>
	}
	else
	{
		DDRB |= (1<<PB2);	// enable PB2 (ATX PS_ON )
 12e:	87 e3       	ldi	r24, 0x37	; 55
 130:	90 e0       	ldi	r25, 0x00	; 0
 132:	27 e3       	ldi	r18, 0x37	; 55
 134:	30 e0       	ldi	r19, 0x00	; 0
 136:	f9 01       	movw	r30, r18
 138:	20 81       	ld	r18, Z
 13a:	24 60       	ori	r18, 0x04	; 4
 13c:	fc 01       	movw	r30, r24
 13e:	20 83       	st	Z, r18
		OCR0B = 0x80;		// enable half duty PWM on PB1 (+12V power key)
 140:	89 e4       	ldi	r24, 0x49	; 73
 142:	90 e0       	ldi	r25, 0x00	; 0
 144:	20 e8       	ldi	r18, 0x80	; 128
 146:	fc 01       	movw	r30, r24
 148:	20 83       	st	Z, r18
	}
}
 14a:	df 91       	pop	r29
 14c:	cf 91       	pop	r28
 14e:	08 95       	ret

00000150 <main>:


int main(void)
{
 150:	cf 93       	push	r28
 152:	df 93       	push	r29
 154:	cd b7       	in	r28, 0x3d	; 61
 156:	dd 27       	eor	r29, r29
	//pwm_setup();
	adc_setup();
 158:	a5 df       	rcall	.-182    	; 0xa4 <adc_setup>
	sei();	// enable global interrupts
 15a:	78 94       	sei

	//main loop
	while (1)
	{

	}
 15c:	ff cf       	rjmp	.-2      	; 0x15c <main+0xc>

0000015e <_exit>:
 15e:	f8 94       	cli

00000160 <__stop_program>:
 160:	ff cf       	rjmp	.-2      	; 0x160 <__stop_program>
