-v /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing/definitions_pkg.sv
+incdir+/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing
+incdir+/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches
+incdir+/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/uart
+incdir+/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/uart/fifo
+incdir+/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/Image_Processing
+incdir+/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/testbenches
+incdir+/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/uart
+incdir+/home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/src/uart/fifo