<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\Top.sv<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\ip\cpu_rpll\cpu_rpll.v<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\ip\dvi_clkdiv\dvi_clkdiv.v<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\ip\dvi_x5_rpll\dvi_x5_rpll.v<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\target\Alu.sv<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\target\ClkCounter.sv<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\target\Core.sv<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\target\Decoupled.sv<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\target\GeneralPurposeOutput.sv<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\target\IOBus.sv<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\target\Mem.sv<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\target\Uart.sv<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\target\VideoController.sv<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\target\Vram.sv<br>
C:\Users\wakuto\Documents\Gowin\shinrabansho_fpga\src\ip\hdmi_tx_gw.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Apr  5 20:40:43 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 184.984MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.703s, Elapsed time = 0h 0m 0.888s, Peak memory usage = 184.984MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.278s, Peak memory usage = 184.984MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.609s, Elapsed time = 0h 0m 0.618s, Peak memory usage = 184.984MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.578s, Elapsed time = 0h 0m 0.753s, Peak memory usage = 184.984MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.083s, Peak memory usage = 184.984MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.065s, Peak memory usage = 184.984MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.045s, Peak memory usage = 184.984MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.796s, Elapsed time = 0h 0m 0.797s, Peak memory usage = 184.984MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.072s, Peak memory usage = 184.984MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.071s, Peak memory usage = 184.984MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 32s, Elapsed time = 0h 0m 32s, Peak memory usage = 202.633MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.376s, Peak memory usage = 202.633MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.594s, Peak memory usage = 202.633MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 37s, Elapsed time = 0h 0m 37s, Peak memory usage = 202.633MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1394</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>149</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>278</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>253</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>506</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>113</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>59</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3368</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>280</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1330</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1758</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>373</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>373</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S1</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP1</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4240(3387 LUT, 373 ALU, 80 RAM16) / 8640</td>
<td>50%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1394 / 6693</td>
<td>21%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1394 / 6693</td>
<td>21%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>12 / 26</td>
<td>47%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>i_clk_27MHz</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>i_clk_27MHz_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.0</td>
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.0</td>
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>166.667</td>
<td>6.0</td>
<td>0.000</td>
<td>83.333</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>250.000</td>
<td>4.0</td>
<td>0.000</td>
<td>125.000</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.6</td>
<td>0.000</td>
<td>2.694</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.8</td>
<td>0.000</td>
<td>4.040</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.2</td>
<td>0.000</td>
<td>6.734</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>12.522(MHz)</td>
<td>45</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>55.434(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-42.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>461.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_23_s14/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s18/I3</td>
</tr>
<tr>
<td>422.652</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s18/F</td>
</tr>
<tr>
<td>423.612</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/I3</td>
</tr>
<tr>
<td>424.238</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/F</td>
</tr>
<tr>
<td>425.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s15/I3</td>
</tr>
<tr>
<td>425.824</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>core/m_inst_mod/o_qb_15_s15/F</td>
</tr>
<tr>
<td>426.784</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/RAD[0]</td>
</tr>
<tr>
<td>427.043</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/DO</td>
</tr>
<tr>
<td>428.003</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s517/I1</td>
</tr>
<tr>
<td>429.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s517/F</td>
</tr>
<tr>
<td>430.062</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/I1</td>
</tr>
<tr>
<td>430.211</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/O</td>
</tr>
<tr>
<td>431.171</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/I0</td>
</tr>
<tr>
<td>432.203</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/F</td>
</tr>
<tr>
<td>433.163</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>434.195</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>435.155</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s2/I0</td>
</tr>
<tr>
<td>436.187</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s2/F</td>
</tr>
<tr>
<td>437.147</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s1/I0</td>
</tr>
<tr>
<td>438.179</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/w_a_30_s1/F</td>
</tr>
<tr>
<td>439.139</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s0/I1</td>
</tr>
<tr>
<td>440.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>core/w_a_30_s0/F</td>
</tr>
<tr>
<td>441.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n30_s4/I3</td>
</tr>
<tr>
<td>441.824</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>core/alu/n30_s4/F</td>
</tr>
<tr>
<td>442.784</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s25/I2</td>
</tr>
<tr>
<td>443.606</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s25/F</td>
</tr>
<tr>
<td>444.566</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s21/I1</td>
</tr>
<tr>
<td>445.665</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s21/F</td>
</tr>
<tr>
<td>446.625</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s17/I0</td>
</tr>
<tr>
<td>447.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/alu/w_out_9_s17/F</td>
</tr>
<tr>
<td>448.617</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s13/I0</td>
</tr>
<tr>
<td>449.649</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s13/F</td>
</tr>
<tr>
<td>450.609</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s6/I2</td>
</tr>
<tr>
<td>451.431</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s6/F</td>
</tr>
<tr>
<td>452.391</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s4/I0</td>
</tr>
<tr>
<td>453.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s4/F</td>
</tr>
<tr>
<td>454.383</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_9_s3/I0</td>
</tr>
<tr>
<td>455.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>core/alu/w_out_9_s3/F</td>
</tr>
<tr>
<td>456.375</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s10/I2</td>
</tr>
<tr>
<td>457.197</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s10/F</td>
</tr>
<tr>
<td>458.157</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s6/I3</td>
</tr>
<tr>
<td>458.783</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s6/F</td>
</tr>
<tr>
<td>459.743</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s2/I3</td>
</tr>
<tr>
<td>460.368</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s2/F</td>
</tr>
<tr>
<td>461.094</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>418.888</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.281, 45.319%; route: 22.806, 53.604%; tC2Q: 0.458, 1.077%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-41.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>460.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_23_s14/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s18/I3</td>
</tr>
<tr>
<td>422.652</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s18/F</td>
</tr>
<tr>
<td>423.612</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/I3</td>
</tr>
<tr>
<td>424.238</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/F</td>
</tr>
<tr>
<td>425.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s15/I3</td>
</tr>
<tr>
<td>425.824</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>core/m_inst_mod/o_qb_15_s15/F</td>
</tr>
<tr>
<td>426.784</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/RAD[0]</td>
</tr>
<tr>
<td>427.043</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/DO</td>
</tr>
<tr>
<td>428.003</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s517/I1</td>
</tr>
<tr>
<td>429.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s517/F</td>
</tr>
<tr>
<td>430.062</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/I1</td>
</tr>
<tr>
<td>430.211</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/O</td>
</tr>
<tr>
<td>431.171</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/I0</td>
</tr>
<tr>
<td>432.203</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/F</td>
</tr>
<tr>
<td>433.163</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>434.195</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>435.155</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s2/I0</td>
</tr>
<tr>
<td>436.187</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s2/F</td>
</tr>
<tr>
<td>437.147</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s1/I0</td>
</tr>
<tr>
<td>438.179</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/w_a_30_s1/F</td>
</tr>
<tr>
<td>439.139</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s0/I1</td>
</tr>
<tr>
<td>440.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>core/w_a_30_s0/F</td>
</tr>
<tr>
<td>441.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n34_s7/I3</td>
</tr>
<tr>
<td>441.824</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n34_s7/F</td>
</tr>
<tr>
<td>442.784</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n34_s2/I0</td>
</tr>
<tr>
<td>443.816</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n34_s2/F</td>
</tr>
<tr>
<td>444.776</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_pc_fetching_30_s19/I1</td>
</tr>
<tr>
<td>445.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/w_pc_fetching_30_s19/F</td>
</tr>
<tr>
<td>446.835</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_pc_fetching_30_s14/I1</td>
</tr>
<tr>
<td>447.934</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/w_pc_fetching_30_s14/F</td>
</tr>
<tr>
<td>448.894</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_pc_fetching_30_s9/I0</td>
</tr>
<tr>
<td>449.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/w_pc_fetching_30_s9/F</td>
</tr>
<tr>
<td>450.886</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_pc_fetching_30_s7/I1</td>
</tr>
<tr>
<td>451.985</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/w_pc_fetching_30_s7/F</td>
</tr>
<tr>
<td>452.945</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_vdata_in.valid_0_s3/I0</td>
</tr>
<tr>
<td>453.977</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>core/io_bus/if_vdata_in.valid_0_s3/F</td>
</tr>
<tr>
<td>454.937</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_vdata_in.valid_0_s2/I3</td>
</tr>
<tr>
<td>455.563</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_vdata_in.valid_0_s2/F</td>
</tr>
<tr>
<td>456.523</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_vdata_in.valid_0_s1/I2</td>
</tr>
<tr>
<td>457.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>core/io_bus/if_vdata_in.valid_0_s1/F</td>
</tr>
<tr>
<td>458.305</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_vdata_in.valid_0_s4/I2</td>
</tr>
<tr>
<td>459.127</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_vdata_in.valid_0_s4/F</td>
</tr>
<tr>
<td>460.087</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.000, 45.741%; route: 22.080, 53.156%; tC2Q: 0.458, 1.103%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>435.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_23_s14/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s37/I1</td>
</tr>
<tr>
<td>423.125</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s37/F</td>
</tr>
<tr>
<td>424.085</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s36/I1</td>
</tr>
<tr>
<td>425.184</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s36/F</td>
</tr>
<tr>
<td>426.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s34/I3</td>
</tr>
<tr>
<td>426.770</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>core/m_inst_mod/o_qb_12_s34/F</td>
</tr>
<tr>
<td>427.730</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/AD[2]</td>
</tr>
<tr>
<td>427.989</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/DO</td>
</tr>
<tr>
<td>428.949</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/I1</td>
</tr>
<tr>
<td>430.048</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/F</td>
</tr>
<tr>
<td>431.008</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s509/I1</td>
</tr>
<tr>
<td>432.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>433.067</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>434.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>435.059</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.412, 44.894%; route: 8.640, 52.330%; tC2Q: 0.458, 2.776%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>435.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_23_s14/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s37/I1</td>
</tr>
<tr>
<td>423.125</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s37/F</td>
</tr>
<tr>
<td>424.085</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s36/I1</td>
</tr>
<tr>
<td>425.184</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s36/F</td>
</tr>
<tr>
<td>426.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s34/I3</td>
</tr>
<tr>
<td>426.770</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>core/m_inst_mod/o_qb_12_s34/F</td>
</tr>
<tr>
<td>427.730</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/AD[2]</td>
</tr>
<tr>
<td>427.989</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/DO</td>
</tr>
<tr>
<td>428.949</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/I1</td>
</tr>
<tr>
<td>430.048</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/F</td>
</tr>
<tr>
<td>431.008</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s509/I1</td>
</tr>
<tr>
<td>432.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>433.067</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>434.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>435.059</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.412, 44.894%; route: 8.640, 52.330%; tC2Q: 0.458, 2.776%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>435.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>823</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_23_s14/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>core/m_inst_mod/o_qb_23_s14/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s37/I1</td>
</tr>
<tr>
<td>423.125</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s37/F</td>
</tr>
<tr>
<td>424.085</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s36/I1</td>
</tr>
<tr>
<td>425.184</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s36/F</td>
</tr>
<tr>
<td>426.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_12_s34/I3</td>
</tr>
<tr>
<td>426.770</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>core/m_inst_mod/o_qb_12_s34/F</td>
</tr>
<tr>
<td>427.730</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/AD[2]</td>
</tr>
<tr>
<td>427.989</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/DO</td>
</tr>
<tr>
<td>428.949</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/I1</td>
</tr>
<tr>
<td>430.048</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/F</td>
</tr>
<tr>
<td>431.008</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s509/I1</td>
</tr>
<tr>
<td>432.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>433.067</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>434.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>435.059</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>671</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.412, 44.894%; route: 8.640, 52.330%; tC2Q: 0.458, 2.776%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
