{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555962396259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555962396264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 20:46:36 2019 " "Processing started: Mon Apr 22 20:46:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555962396264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962396264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962396264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555962397245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555962397245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "D:/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555962407241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962407241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_IP_Top " "Found entity 1: VGA_IP_Top" {  } { { "VGA_IP_Top.v" "" { Text "D:/FPGA_MiniProject/VGA_IP_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555962407245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962407245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 4 4 " "Found 4 design units, including 4 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Found entity 1: vsync" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555962407249 ""} { "Info" "ISGN_ENTITY_NAME" "2 hsync " "Found entity 2: hsync" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555962407249 ""} { "Info" "ISGN_ENTITY_NAME" "3 color " "Found entity 3: color" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555962407249 ""} { "Info" "ISGN_ENTITY_NAME" "4 gridandwave " "Found entity 4: gridandwave" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555962407249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962407249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "D:/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555962407252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962407252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "testwave testWave FPGA_MiniProject.v(23) " "Verilog HDL Declaration information at FPGA_MiniProject.v(23): object \"testwave\" differs only in case from object \"testWave\" in the same scope" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555962407254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555962407255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962407255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinegen.v 1 1 " "Found 1 design units, including 1 entities, in source file sinegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_gen " "Found entity 1: sine_wave_gen" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555962407258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962407258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sample " "Found entity 1: Sample" {  } { { "Sample_IP.v" "" { Text "D:/FPGA_MiniProject/Sample_IP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555962407261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962407261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R VGATB.v(28) " "Verilog HDL Implicit Net warning at VGATB.v(28): created implicit net for \"R\"" {  } { { "VGATB.v" "" { Text "D:/FPGA_MiniProject/VGATB.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555962407261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "waveSigIn2 FPGA_MiniProject.v(47) " "Verilog HDL Implicit Net warning at FPGA_MiniProject.v(47): created implicit net for \"waveSigIn2\"" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555962407261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555962407371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FPGA_MiniProject.v(68) " "Verilog HDL assignment warning at FPGA_MiniProject.v(68): truncated value with size 32 to match size of target (3)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407373 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "waveSigIn2 0 FPGA_MiniProject.v(47) " "Net \"waveSigIn2\" at FPGA_MiniProject.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555962407374 "|FPGA_MiniProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_wave_gen sine_wave_gen:testWave " "Elaborating entity \"sine_wave_gen\" for hierarchy \"sine_wave_gen:testWave\"" {  } { { "FPGA_MiniProject.v" "testWave" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555962407382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(32) " "Verilog HDL assignment warning at sineGen.v(32): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407383 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(33) " "Verilog HDL assignment warning at sineGen.v(33): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407383 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(34) " "Verilog HDL assignment warning at sineGen.v(34): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407383 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(35) " "Verilog HDL assignment warning at sineGen.v(35): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407383 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(36) " "Verilog HDL assignment warning at sineGen.v(36): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407383 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(37) " "Verilog HDL assignment warning at sineGen.v(37): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407383 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(38) " "Verilog HDL assignment warning at sineGen.v(38): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(39) " "Verilog HDL assignment warning at sineGen.v(39): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(40) " "Verilog HDL assignment warning at sineGen.v(40): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(41) " "Verilog HDL assignment warning at sineGen.v(41): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(42) " "Verilog HDL assignment warning at sineGen.v(42): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(43) " "Verilog HDL assignment warning at sineGen.v(43): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(44) " "Verilog HDL assignment warning at sineGen.v(44): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(45) " "Verilog HDL assignment warning at sineGen.v(45): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(51) " "Verilog HDL assignment warning at sineGen.v(51): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.data_a 0 sineGen.v(9) " "Net \"sine.data_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.waddr_a 0 sineGen.v(9) " "Net \"sine.waddr_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.we_a 0 sineGen.v(9) " "Net \"sine.we_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555962407384 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_IP_Top VGA_IP_Top:VGA " "Elaborating entity \"VGA_IP_Top\" for hierarchy \"VGA_IP_Top:VGA\"" {  } { { "FPGA_MiniProject.v" "VGA" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555962407385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync VGA_IP_Top:VGA\|hsync:hs " "Elaborating entity \"hsync\" for hierarchy \"VGA_IP_Top:VGA\|hsync:hs\"" {  } { { "VGA_IP_Top.v" "hs" { Text "D:/FPGA_MiniProject/VGA_IP_Top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555962407387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(53) " "Verilog HDL assignment warning at VGA_IP.v(53): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407387 "|FPGA_MiniProject|VGA_IP_Top:VGA|hsync:hs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync VGA_IP_Top:VGA\|vsync:vs " "Elaborating entity \"vsync\" for hierarchy \"VGA_IP_Top:VGA\|vsync:vs\"" {  } { { "VGA_IP_Top.v" "vs" { Text "D:/FPGA_MiniProject/VGA_IP_Top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555962407388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(13) " "Verilog HDL assignment warning at VGA_IP.v(13): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407389 "|FPGA_MiniProject|VGA_IP_Top:VGA|vsync:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gridandwave VGA_IP_Top:VGA\|gridandwave:gaw " "Elaborating entity \"gridandwave\" for hierarchy \"VGA_IP_Top:VGA\|gridandwave:gaw\"" {  } { { "VGA_IP_Top.v" "gaw" { Text "D:/FPGA_MiniProject/VGA_IP_Top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555962407389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_IP.v(144) " "Verilog HDL assignment warning at VGA_IP.v(144): truncated value with size 20 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407391 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_IP.v(145) " "Verilog HDL assignment warning at VGA_IP.v(145): truncated value with size 20 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407391 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_IP.v(155) " "Verilog HDL assignment warning at VGA_IP.v(155): truncated value with size 32 to match size of target (20)" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407391 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_IP.v(288) " "Verilog HDL assignment warning at VGA_IP.v(288): truncated value with size 32 to match size of target (20)" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407391 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(291) " "Verilog HDL assignment warning at VGA_IP.v(291): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407391 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(292) " "Verilog HDL assignment warning at VGA_IP.v(292): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407391 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(293) " "Verilog HDL assignment warning at VGA_IP.v(293): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407391 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sample Sample:sample " "Elaborating entity \"Sample\" for hierarchy \"Sample:sample\"" {  } { { "FPGA_MiniProject.v" "sample" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555962407392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outputcounter Sample_IP.v(14) " "Verilog HDL or VHDL warning at Sample_IP.v(14): object \"outputcounter\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "D:/FPGA_MiniProject/Sample_IP.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555962407393 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "randomreg1 Sample_IP.v(16) " "Verilog HDL or VHDL warning at Sample_IP.v(16): object \"randomreg1\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "D:/FPGA_MiniProject/Sample_IP.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555962407393 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "randomreg2 Sample_IP.v(17) " "Verilog HDL or VHDL warning at Sample_IP.v(17): object \"randomreg2\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "D:/FPGA_MiniProject/Sample_IP.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555962407393 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Sample_IP.v(41) " "Verilog HDL assignment warning at Sample_IP.v(41): truncated value with size 32 to match size of target (14)" {  } { { "Sample_IP.v" "" { Text "D:/FPGA_MiniProject/Sample_IP.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407393 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Sample_IP.v(43) " "Verilog HDL assignment warning at Sample_IP.v(43): truncated value with size 32 to match size of target (14)" {  } { { "Sample_IP.v" "" { Text "D:/FPGA_MiniProject/Sample_IP.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555962407393 "|FPGA_MiniProject|Sample:sample"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sine_wave_gen:testWave\|sine " "RAM logic \"sine_wave_gen:testWave\|sine\" is uninferred due to inappropriate RAM size" {  } { { "sineGen.v" "sine" { Text "D:/FPGA_MiniProject/sineGen.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1555962407785 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1555962407785 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 D:/FPGA_MiniProject/db/FPGA_MiniProject.ram0_sine_wave_gen_630b7358.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"D:/FPGA_MiniProject/db/FPGA_MiniProject.ram0_sine_wave_gen_630b7358.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1555962407786 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Sample:sample\|sampleData_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Sample:sample\|sampleData_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 801 " "Parameter NUMWORDS_A set to 801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 801 " "Parameter NUMWORDS_B set to 801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555962407890 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555962407890 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555962407890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sample:sample\|altsyncram:sampleData_rtl_0 " "Elaborated megafunction instantiation \"Sample:sample\|altsyncram:sampleData_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555962408001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sample:sample\|altsyncram:sampleData_rtl_0 " "Instantiated megafunction \"Sample:sample\|altsyncram:sampleData_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 801 " "Parameter \"NUMWORDS_A\" = \"801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 801 " "Parameter \"NUMWORDS_B\" = \"801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555962408001 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555962408001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8n1 " "Found entity 1: altsyncram_u8n1" {  } { { "db/altsyncram_u8n1.tdf" "" { Text "D:/FPGA_MiniProject/db/altsyncram_u8n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555962408067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962408067 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555962408228 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555962408479 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555962408792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg " "Generated suppressed messages file D:/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962408828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555962408939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555962408939 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clockTest\[0\] " "No output dependent on input pin \"clockTest\[0\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555962409007 "|FPGA_MiniProject|clockTest[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clockTest\[1\] " "No output dependent on input pin \"clockTest\[1\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555962409007 "|FPGA_MiniProject|clockTest[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clockTest\[2\] " "No output dependent on input pin \"clockTest\[2\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555962409007 "|FPGA_MiniProject|clockTest[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555962409007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "297 " "Implemented 297 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555962409008 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555962409008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555962409008 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555962409008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555962409008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555962409029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 20:46:49 2019 " "Processing ended: Mon Apr 22 20:46:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555962409029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555962409029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555962409029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555962409029 ""}
