Analysis & Synthesis report for Lab6_4
Tue Mar 28 03:43:43 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |Lab6_4|proc:p0|datapath:dp|control_unit:ctrl0|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated
 14. Parameter Settings for User Entity Instance: mem:m0|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h5"
 17. Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h4"
 18. Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h3"
 19. Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h2"
 20. Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h1"
 21. Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h0"
 22. Port Connectivity Checks: "seg7_scroll:part4"
 23. Port Connectivity Checks: "regR:LEDout"
 24. Port Connectivity Checks: "mem:m0"
 25. Port Connectivity Checks: "proc:p0|datapath:dp|regIR:RIR"
 26. Port Connectivity Checks: "proc:p0|datapath:dp|counter:c0"
 27. Port Connectivity Checks: "proc:p0|datapath:dp|control_unit:ctrl0"
 28. Port Connectivity Checks: "proc:p0|datapath:dp"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 28 03:43:42 2017       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; Lab6_4                                      ;
; Top-level Entity Name           ; Lab6_4                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 72                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Lab6_4             ; Lab6_4             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; mem.v                            ; yes             ; User Wizard-Generated File             ; D:/gyq/uoft/ece342/lab6_4/mem.v                                              ;         ;
; proc.v                           ; yes             ; User Verilog HDL File                  ; D:/gyq/uoft/ece342/lab6_4/proc.v                                             ;         ;
; Lab6_2.v                         ; yes             ; User Verilog HDL File                  ; D:/gyq/uoft/ece342/lab6_4/Lab6_2.v                                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_opo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf                             ;         ;
; instr_mem.hex                    ; yes             ; Auto-Found Memory Initialization File  ; D:/gyq/uoft/ece342/lab6_4/instr_mem.hex                                      ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 72    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; SW[0] ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 72    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |Lab6_4                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 72   ; 0            ; |Lab6_4             ; Lab6_4      ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |Lab6_4|mem:m0  ; mem.v           ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab6_4|proc:p0|datapath:dp|control_unit:ctrl0|state                                                                                  ;
+---------------+----------+-------------+-------------+-------------+-------------+-------------+-------------+------------+-----------+---------------+
; Name          ; state.s0 ; state.ssub3 ; state.ssub2 ; state.ssub1 ; state.sadd3 ; state.sadd2 ; state.sadd1 ; state.smvi ; state.smv ; state.sresetn ;
+---------------+----------+-------------+-------------+-------------+-------------+-------------+-------------+------------+-----------+---------------+
; state.sresetn ; 0        ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0         ; 0             ;
; state.smv     ; 0        ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1         ; 1             ;
; state.smvi    ; 0        ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0         ; 1             ;
; state.sadd1   ; 0        ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0         ; 1             ;
; state.sadd2   ; 0        ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0         ; 1             ;
; state.sadd3   ; 0        ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0         ; 1             ;
; state.ssub1   ; 0        ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0         ; 1             ;
; state.ssub2   ; 0        ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0         ; 1             ;
; state.ssub3   ; 0        ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0         ; 1             ;
; state.s0      ; 1        ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0         ; 1             ;
+---------------+----------+-------------+-------------+-------------+-------------+-------------+-------------+------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+------------------------------------------------------+---------------------------------------------+
; Register name                                        ; Reason for Removal                          ;
+------------------------------------------------------+---------------------------------------------+
; seg7_scroll:part4|hex_reg:h5|qout[0..6]              ; Stuck at GND due to stuck port clock_enable ;
; seg7_scroll:part4|hex_reg:h4|qout[0..6]              ; Stuck at GND due to stuck port clock_enable ;
; seg7_scroll:part4|hex_reg:h3|qout[0..6]              ; Stuck at GND due to stuck port clock_enable ;
; seg7_scroll:part4|hex_reg:h2|qout[0..6]              ; Stuck at GND due to stuck port clock_enable ;
; seg7_scroll:part4|hex_reg:h1|qout[0..6]              ; Stuck at GND due to stuck port clock_enable ;
; seg7_scroll:part4|hex_reg:h0|qout[0..6]              ; Stuck at GND due to stuck port clock_enable ;
; regR:LEDout|qout[0..15]                              ; Stuck at GND due to stuck port clock_enable ;
; proc:p0|datapath:dp|control_unit:ctrl0|state~4       ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state~5       ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state~6       ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state~7       ; Lost fanout                                 ;
; FF:regrun|qout                                       ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state.sresetn ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state.smv     ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state.smvi    ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state.sadd1   ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state.sadd2   ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state.sadd3   ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state.ssub1   ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state.ssub2   ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state.ssub3   ; Lost fanout                                 ;
; proc:p0|datapath:dp|control_unit:ctrl0|state.s0      ; Lost fanout                                 ;
; Total Number of Removed Registers = 73               ;                                             ;
+------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                             ;
+------------------------------------------------+--------------------------------+-------------------------------------------------------+
; Register name                                  ; Reason for Removal             ; Registers Removed due to This Register                ;
+------------------------------------------------+--------------------------------+-------------------------------------------------------+
; proc:p0|datapath:dp|control_unit:ctrl0|state~4 ; Lost Fanouts                   ; proc:p0|datapath:dp|control_unit:ctrl0|state.sresetn, ;
;                                                ;                                ; proc:p0|datapath:dp|control_unit:ctrl0|state.smv,     ;
;                                                ;                                ; proc:p0|datapath:dp|control_unit:ctrl0|state.smvi,    ;
;                                                ;                                ; proc:p0|datapath:dp|control_unit:ctrl0|state.sadd1,   ;
;                                                ;                                ; proc:p0|datapath:dp|control_unit:ctrl0|state.sadd3,   ;
;                                                ;                                ; proc:p0|datapath:dp|control_unit:ctrl0|state.ssub2,   ;
;                                                ;                                ; proc:p0|datapath:dp|control_unit:ctrl0|state.ssub3,   ;
;                                                ;                                ; proc:p0|datapath:dp|control_unit:ctrl0|state.s0       ;
; seg7_scroll:part4|hex_reg:h1|qout[0]           ; Stuck at GND                   ; seg7_scroll:part4|hex_reg:h0|qout[3]                  ;
;                                                ; due to stuck port clock_enable ;                                                       ;
; seg7_scroll:part4|hex_reg:h1|qout[2]           ; Stuck at GND                   ; seg7_scroll:part4|hex_reg:h0|qout[4]                  ;
;                                                ; due to stuck port clock_enable ;                                                       ;
; seg7_scroll:part4|hex_reg:h1|qout[4]           ; Stuck at GND                   ; seg7_scroll:part4|hex_reg:h0|qout[5]                  ;
;                                                ; due to stuck port clock_enable ;                                                       ;
; seg7_scroll:part4|hex_reg:h1|qout[6]           ; Stuck at GND                   ; seg7_scroll:part4|hex_reg:h0|qout[6]                  ;
;                                                ; due to stuck port clock_enable ;                                                       ;
; proc:p0|datapath:dp|control_unit:ctrl0|state~5 ; Lost Fanouts                   ; proc:p0|datapath:dp|control_unit:ctrl0|state.sadd2    ;
+------------------------------------------------+--------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Source assignments for mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                 ;
; WIDTH_A                            ; 16                   ; Signed Integer          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer          ;
; NUMWORDS_A                         ; 128                  ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; instr_mem.hex        ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_opo1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; mem:m0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                            ;
;     -- WIDTH_A                            ; 16                                     ;
;     -- NUMWORDS_A                         ; 128                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h5"                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (7 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h4"                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (7 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h3"                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (7 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h2"                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (7 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h1"                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (7 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7_scroll:part4|hex_reg:h0"                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (7 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "seg7_scroll:part4"    ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; en_seg7_scroll ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-----------------------------------------+
; Port Connectivity Checks: "regR:LEDout" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; rin  ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem:m0"                                                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (7 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:p0|datapath:dp|regIR:RIR"                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; qout ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (1 bits) it drives; bit(s) "qout[8..1]" have no fanouts ;
; qout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:p0|datapath:dp|counter:c0"                                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; counterin ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "counterin[1..1]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:p0|datapath:dp|control_unit:ctrl0"                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; counter ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "counter[1..1]" have no fanouts ;
; counter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:p0|datapath:dp"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; busout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Mar 28 03:42:27 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6_4 -c Lab6_4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: mem File: D:/gyq/uoft/ece342/lab6_4/mem.v Line: 40
Info (12021): Found 8 design units, including 8 entities, in source file proc.v
    Info (12023): Found entity 1: proc File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 2
    Info (12023): Found entity 2: datapath File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 18
    Info (12023): Found entity 3: control_unit File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 64
    Info (12023): Found entity 4: multiplexer File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 747
    Info (12023): Found entity 5: regR File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 769
    Info (12023): Found entity 6: regIR File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 778
    Info (12023): Found entity 7: addsub File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 789
    Info (12023): Found entity 8: counter File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 800
Info (12021): Found 5 design units, including 5 entities, in source file lab6_2.v
    Info (12023): Found entity 1: Lab6_4 File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 1
    Info (12023): Found entity 2: FF File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 48
    Info (12023): Found entity 3: seg7_scroll File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 59
    Info (12023): Found entity 4: hex_reg File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 89
    Info (12023): Found entity 5: hexdisplay File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 98
Warning (10236): Verilog HDL Implicit Net warning at proc.v(42): created implicit net for "couterin" File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at proc.v(44): created implicit net for "ir" File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 44
Info (12127): Elaborating entity "Lab6_4" for the top level hierarchy
Warning (10858): Verilog HDL warning at Lab6_2.v(11): object W used but never assigned File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 11
Warning (10030): Net "W" at Lab6_2.v(11) has no driver or initial value, using a default initial value '0' File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 11
Info (12128): Elaborating entity "proc" for hierarchy "proc:p0" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at proc.v(8): object "keyposedege" assigned a value but never read File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 8
Info (12128): Elaborating entity "datapath" for hierarchy "proc:p0|datapath:dp" File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 15
Info (12128): Elaborating entity "control_unit" for hierarchy "proc:p0|datapath:dp|control_unit:ctrl0" File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 36
Warning (10230): Verilog HDL assignment warning at proc.v(186): truncated value with size 32 to match size of target (1) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 186
Warning (10230): Verilog HDL assignment warning at proc.v(283): truncated value with size 32 to match size of target (1) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 283
Warning (10230): Verilog HDL assignment warning at proc.v(460): truncated value with size 32 to match size of target (1) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 460
Warning (10230): Verilog HDL assignment warning at proc.v(637): truncated value with size 32 to match size of target (1) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 637
Info (12128): Elaborating entity "multiplexer" for hierarchy "proc:p0|datapath:dp|multiplexer:mux" File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 38
Warning (10240): Verilog HDL Always Construct warning at proc.v(755): inferring latch(es) for variable "busout", which holds its previous value in one or more paths through the always construct File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 755
Info (10041): Inferred latch for "busout[0]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[1]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[2]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[3]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[4]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[5]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[6]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[7]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[8]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[9]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[10]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[11]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[12]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[13]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[14]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (10041): Inferred latch for "busout[15]" at proc.v(756) File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 756
Info (12128): Elaborating entity "addsub" for hierarchy "proc:p0|datapath:dp|addsub:u0" File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 40
Info (12128): Elaborating entity "counter" for hierarchy "proc:p0|datapath:dp|counter:c0" File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 42
Info (12128): Elaborating entity "regIR" for hierarchy "proc:p0|datapath:dp|regIR:RIR" File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 44
Info (12128): Elaborating entity "regR" for hierarchy "proc:p0|datapath:dp|regR:G" File: D:/gyq/uoft/ece342/lab6_4/proc.v Line: 46
Info (12128): Elaborating entity "mem" for hierarchy "mem:m0" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem:m0|altsyncram:altsyncram_component" File: D:/gyq/uoft/ece342/lab6_4/mem.v Line: 86
Info (12130): Elaborated megafunction instantiation "mem:m0|altsyncram:altsyncram_component" File: D:/gyq/uoft/ece342/lab6_4/mem.v Line: 86
Info (12133): Instantiated megafunction "mem:m0|altsyncram:altsyncram_component" with the following parameter: File: D:/gyq/uoft/ece342/lab6_4/mem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instr_mem.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_opo1.tdf
    Info (12023): Found entity 1: altsyncram_opo1 File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_opo1" for hierarchy "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "FF" for hierarchy "FF:regrun" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 26
Info (12128): Elaborating entity "seg7_scroll" for hierarchy "seg7_scroll:part4" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 28
Info (12128): Elaborating entity "hex_reg" for hierarchy "seg7_scroll:part4|hex_reg:h0" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 74
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr[15]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[14]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[13]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[12]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[11]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[10]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[9]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[8]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[7]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[6]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[5]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[4]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[3]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[2]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[1]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[0]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "data[15]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[14]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[13]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[12]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[11]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[10]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[9]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[8]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[7]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[6]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[5]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[4]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[3]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[2]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[1]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[0]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr[15]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[14]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[13]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[12]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[11]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[10]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[9]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[8]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[7]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[6]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[5]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[4]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[3]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[2]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[1]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "addr[0]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 6
    Warning (12110): Net "data[15]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[14]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[13]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[12]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[11]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[10]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[9]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[8]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[7]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[6]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[5]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[4]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[3]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[2]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[1]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
    Warning (12110): Net "data[0]" is missing source, defaulting to GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 7
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[0]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 37
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[1]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 61
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[2]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 85
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[3]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 109
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[4]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 133
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[5]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 157
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[9]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 253
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[10]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 277
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[11]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 301
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[12]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 325
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[13]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 349
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[14]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 373
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[15]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 397
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[6]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 181
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[7]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 205
        Warning (14320): Synthesized away node "mem:m0|altsyncram:altsyncram_component|altsyncram_opo1:auto_generated|q_a[8]" File: D:/gyq/uoft/ece342/lab6_4/db/altsyncram_opo1.tdf Line: 229
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDs[0]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[1]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[2]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[3]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[4]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[5]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[6]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[7]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[8]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[9]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[10]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[11]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[12]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[13]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[14]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "LEDs[15]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 5
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 20
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/gyq/uoft/ece342/lab6_4/Lab6_4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 3
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 2
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 2
    Warning (15610): No output dependent on input pin "CLOCK_50" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 2
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/gyq/uoft/ece342/lab6_4/Lab6_2.v Line: 3
Info (21057): Implemented 72 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 58 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 172 warnings
    Info: Peak virtual memory: 708 megabytes
    Info: Processing ended: Tue Mar 28 03:43:43 2017
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/gyq/uoft/ece342/lab6_4/Lab6_4.map.smsg.


