/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\lib\T_io_memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\utility.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\translator.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\memory-space.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\ram.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\signal.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\sim-get-class.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view-read-only.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_io_memory.h"
#include "T_io_memory-protos.c"
static void  _DML_PIFACE_a__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_a__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_a__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_a__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_a__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_a__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_a__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_a__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_a__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_a__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_a__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_a__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_a__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_a__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_a__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_a__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_a__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_a__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_a__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_a__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_a__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_a__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_a__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_a__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_a__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_a__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_a__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_a__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_a__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_a__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_a__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_a__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_a__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_a__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_a__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_a__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_a__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_a__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_a__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_a__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_a__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_a__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_a__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_a__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_a__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_a__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_a__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_a__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_a__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_a__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_a__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_a__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_a__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_a__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_a__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_a__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_a__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_a__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_a__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_a__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_a__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_a__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_a__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_a__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_a__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_a__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_a__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_a__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_a__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_a__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_a__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_a__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_a__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_a__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_a__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_a__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_ab___group__function_io_memory_bank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab___group__function_io_memory_bank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab___group__function_io_memory_bank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab___group__function_io_memory_bank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_ab___group__function_io_memory_bank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_ab___group__function_io_memory_bank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab___group__function_io_memory_bank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab___group__function_io_memory_bank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_ab___group__function_io_memory_bank__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_ab___group__function_io_memory_bank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_ab___group__function_io_memory_bank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_ab___group__function_io_memory_bank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_ab___group__function_io_memory_bank__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_ab___group__function_io_memory_bank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_ab___group__function_io_memory_bank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab___group__function_io_memory_bank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab___group__function_io_memory_bank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab___group__function_io_memory_bank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_ab___group__function_io_memory_bank__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab___group__function_io_memory_bank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_ab___group__function_io_memory_bank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab___group__function_io_memory_bank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab___group__function_io_memory_bank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab___group__function_io_memory_bank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_ab___group__function_io_memory_bank__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_ab___group__function_io_memory_bank__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab__b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_ab__b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_ab__b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab__b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab__b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab__b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab__b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__b__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_ab__b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_ab__b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__b__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab__b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab__b__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_ab__b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_ab__b__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab__b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab__b__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_ab__b__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_ab__b__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_ab__b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_ab__b__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_ab__b__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_ab__b__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_ab__b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__b__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab__b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__b__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_ab__b__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__b__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_ab__b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__b__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab__b__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab__b__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__cc__b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__cc__b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__cc__b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__cc__b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__cc__b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__cc__b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__cc__b__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__cc__b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_ab__cc__b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__cc__b__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab__cc__b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab__cc__b__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_ab__cc__b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_ab__cc__b__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab__cc__b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab__cc__b__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_ab__cc__b__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_ab__cc__b__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_ab__cc__b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_ab__cc__b__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_ab__cc__b__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_ab__cc__b__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_ab__cc__b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__cc__b__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab__cc__b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__cc__b__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_ab__cc__b__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__cc__b__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_ab__cc__b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__cc__b__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab__cc__b__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab__cc__b__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_ab__cc__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_ab__cc__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_ab__function_io_memory_bank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__function_io_memory_bank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab__function_io_memory_bank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab__function_io_memory_bank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_ab__function_io_memory_bank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_ab__function_io_memory_bank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab__function_io_memory_bank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab__function_io_memory_bank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_ab__function_io_memory_bank__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_ab__function_io_memory_bank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_ab__function_io_memory_bank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_ab__function_io_memory_bank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_ab__function_io_memory_bank__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_ab__function_io_memory_bank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_ab__function_io_memory_bank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__function_io_memory_bank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_ab__function_io_memory_bank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_ab__function_io_memory_bank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_ab__function_io_memory_bank__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__function_io_memory_bank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_ab__function_io_memory_bank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ab__function_io_memory_bank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_ab__function_io_memory_bank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_ab__function_io_memory_bank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_ab__function_io_memory_bank__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_ab__function_io_memory_bank__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_ab__function_io_memory_port__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_ab__function_io_memory_port__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_ab__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_ab__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_b__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_b__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_b__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_b__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_bare__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_bare__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_bare__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_bare__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_c__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_c__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_c__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_c__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_c__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_c__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_c__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_c__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_c__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_c__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_c__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_c__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_c__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_c__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_c__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_c__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_c__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_c__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_c__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_c__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_c__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_c__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_c__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_c__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_c__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_c__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_c__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_c__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_c__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_c__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_c__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_c__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_c__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_c__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_c__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_c__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_c__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_c__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_c__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_c__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_c__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_c__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_c__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_c__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_c__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_c__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_c__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_c__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_c__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_c__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_c__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_c__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_c__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_c__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_c__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_c__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_c__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_c__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_c__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_c__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_c__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_c__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_c__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_c__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_c__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_c__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_c__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_c__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_c__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_c__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_c__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_c__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_d__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_d__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_d__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_d__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_d__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_d__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_d__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_d__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_d__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_d__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_d__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_d__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_d__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_d__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_d__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_d__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_d__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_d__instrumentation_order__get_connections(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_d__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_d__instrumentation_order__move_before(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_d__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_d__io_memory__operation(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_d__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_d__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_d__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_d__register_view__description(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_d__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_d__register_view__get_register_value(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_d__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_d__register_view__number_of_registers(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_d__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_d__register_view__register_info(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_d__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_d__register_view__set_register_value(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_d__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_d__register_view_catalog__register_names(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_d__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_d__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_d__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_d__register_view_read_only__is_read_only(_dev, (_portobj->indices)[0LL], (_portobj->indices)[1LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_e__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_e__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_e__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_e__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_e__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_e__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_e__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_e__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_e__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_e__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_e__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_e__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_e__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_e__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_e__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_e__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_e__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_e__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_e__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_e__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_e__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_e__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_e__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_e__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_e__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_e__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_e__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_e__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_e__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_e__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_e__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_e__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_e__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_e__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_e__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_e__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_e__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_e__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_e__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_e__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_e__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_e__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_e__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_e__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_e__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_e__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_e__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_e__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_e__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_e__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_e__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_e__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_e__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_e__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_e__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_e__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_e__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_e__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_e__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_e__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_e__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_e__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_e__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_e__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_e__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_e__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_e__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_e__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_e__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_e__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_e__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_e__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_e__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_e__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_e__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_e__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_e__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_e__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_e__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_e__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_f__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_f__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_f__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_f__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_f__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_f__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_f__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_f__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_f__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_f__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_f__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_f__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_f__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_f__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_f__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_f__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_f__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_f__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_f__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_f__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_f__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_f__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_f__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_f__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_f__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_f__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_f__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_f__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_f__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_f__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_f__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_f__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_f__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_f__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_f__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_f__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_f__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_f__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_f__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_f__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_f__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_f__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_f__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_f__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_f__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_f__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_f__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_f__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_f__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_f__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_f__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_f__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_f__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_f__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_f__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_f__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_f__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_f__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_f__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_f__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_f__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_f__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_f__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_f__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_f__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_f__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_f__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_f__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_f__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_f__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_f__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_f__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_f__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_f__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_f__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_f__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_f__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_f__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_f__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_f__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_function_io_memory_bank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_function_io_memory_bank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_function_io_memory_bank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_function_io_memory_bank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_function_io_memory_bank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_function_io_memory_bank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_function_io_memory_bank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_function_io_memory_bank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_function_io_memory_bank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_function_io_memory_bank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_function_io_memory_bank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_function_io_memory_bank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_function_io_memory_bank__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_function_io_memory_bank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_function_io_memory_bank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_function_io_memory_bank__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_function_io_memory_bank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_function_io_memory_bank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_function_io_memory_bank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_function_io_memory_bank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_function_io_memory_bank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_function_io_memory_bank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_function_io_memory_bank__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_function_io_memory_bank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_function_io_memory_bank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_function_io_memory_bank__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_function_io_memory_bank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_function_io_memory_bank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_function_io_memory_bank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_function_io_memory_bank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_function_io_memory_bank__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_function_io_memory_bank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_function_io_memory_bank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_function_io_memory_bank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_function_io_memory_bank__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_function_io_memory_bank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_function_io_memory_bank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_function_io_memory_bank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_function_io_memory_bank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_function_io_memory_bank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_function_io_memory_bank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_function_io_memory_bank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_function_io_memory_bank__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_function_io_memory_bank__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_bank__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_function_io_memory_port__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_port__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_function_io_memory_port__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_function_io_memory_port__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void
 test_notify_state_change(test_t *dev)
{
    if (!dev->_issuing_state_callbacks) {
        dev->_issuing_state_callbacks = true;
        SIM_notify(&dev->obj, Sim_Notify_State_Change);
        dev->_issuing_state_callbacks = false;
    }
}
// DML notification registration callback
static void _test_update_has_state_notifier(conf_object_t *_obj, notifier_type_t type, bool has_subscribers)
{
    if (type == Sim_Notify_State_Change) {
        test_t *_dev = (test_t*)_obj;
        _dev->_has_state_callbacks = has_subscribers;
    }
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    #line 667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_init___rec_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, init));
    #line 4091 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_post_init___rec_post_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, post_init));
    #line 4101 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 669 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_destroy___rec_destroy(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, destroy));
    #line 4127 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[92] UNUSED = {
    {"dev", NULL, 0, 1},
    {"a.bank_instrumentation_subscribe", NULL, 0, 2},
    {"a.instrumentation_order", NULL, 0, 3},
    {"a.register_view", NULL, 0, 4},
    {"a.register_view_catalog", NULL, 0, 5},
    {"a.register_view_read_only", NULL, 0, 6},
    {"a", NULL, 0, 7},
    {"ab._group.function_io_memory_bank.bank_instrumentation_subscribe", NULL, 0, 8},
    {"ab._group.function_io_memory_bank.instrumentation_order", NULL, 0, 9},
    {"ab._group.function_io_memory_bank.io_memory", NULL, 0, 10},
    {"ab._group.function_io_memory_bank.register_view", NULL, 0, 11},
    {"ab._group.function_io_memory_bank.register_view_catalog", NULL, 0, 12},
    {"ab._group.function_io_memory_bank.register_view_read_only", NULL, 0, 13},
    {"ab._group.function_io_memory_bank.transaction", NULL, 0, 14},
    {"ab._group.function_io_memory_bank", NULL, 0, 15},
    {"ab._group", NULL, 0, 16},
    {"ab.b.bank_instrumentation_subscribe", NULL, 0, 17},
    {"ab.b.instrumentation_order", NULL, 0, 18},
    {"ab.b.io_memory", NULL, 0, 19},
    {"ab.b.register_view", NULL, 0, 20},
    {"ab.b.register_view_catalog", NULL, 0, 21},
    {"ab.b.register_view_read_only", NULL, 0, 22},
    {"ab.b", NULL, 0, 23},
    {"ab.cc.b.bank_instrumentation_subscribe", NULL, 0, 24},
    {"ab.cc.b.instrumentation_order", NULL, 0, 25},
    {"ab.cc.b.io_memory", NULL, 0, 26},
    {"ab.cc.b.register_view", NULL, 0, 27},
    {"ab.cc.b.register_view_catalog", NULL, 0, 28},
    {"ab.cc.b.register_view_read_only", NULL, 0, 29},
    {"ab.cc.b", NULL, 0, 30},
    {"ab.cc.io_memory", NULL, 0, 31},
    {"ab.cc", NULL, 0, 32},
    {"ab.function_io_memory_bank.bank_instrumentation_subscribe", NULL, 0, 33},
    {"ab.function_io_memory_bank.instrumentation_order", NULL, 0, 34},
    {"ab.function_io_memory_bank.io_memory", NULL, 0, 35},
    {"ab.function_io_memory_bank.register_view", NULL, 0, 36},
    {"ab.function_io_memory_bank.register_view_catalog", NULL, 0, 37},
    {"ab.function_io_memory_bank.register_view_read_only", NULL, 0, 38},
    {"ab.function_io_memory_bank.transaction", NULL, 0, 39},
    {"ab.function_io_memory_bank", NULL, 0, 40},
    {"ab.function_io_memory_port.io_memory", NULL, 0, 41},
    {"ab.function_io_memory_port", NULL, 0, 42},
    {"ab.io_memory", NULL, 0, 43},
    {"ab", NULL, 0, 44},
    {"b.bank_instrumentation_subscribe", NULL, 0, 45},
    {"b.instrumentation_order", NULL, 0, 46},
    {"b.io_memory", NULL, 0, 47},
    {"b.register_view", NULL, 0, 48},
    {"b.register_view_catalog", NULL, 0, 49},
    {"b.register_view_read_only", NULL, 0, 50},
    {"b", NULL, 0, 51},
    {"bare.io_memory", NULL, 0, 52},
    {"bare", NULL, 0, 53},
    {"c.bank_instrumentation_subscribe", NULL, 0, 54},
    {"c.instrumentation_order", NULL, 0, 55},
    {"c.io_memory", NULL, 0, 56},
    {"c.register_view", NULL, 0, 57},
    {"c.register_view_catalog", NULL, 0, 58},
    {"c.register_view_read_only", NULL, 0, 59},
    {"c", NULL, 0, 60},
    {"d[%u][%u].bank_instrumentation_subscribe", (const uint32 []) {2, 2}, 2, 61},
    {"d[%u][%u].instrumentation_order", (const uint32 []) {2, 2}, 2, 62},
    {"d[%u][%u].io_memory", (const uint32 []) {2, 2}, 2, 63},
    {"d[%u][%u].register_view", (const uint32 []) {2, 2}, 2, 64},
    {"d[%u][%u].register_view_catalog", (const uint32 []) {2, 2}, 2, 65},
    {"d[%u][%u].register_view_read_only", (const uint32 []) {2, 2}, 2, 66},
    {"d[%u][%u]", (const uint32 []) {2, 2}, 2, 67},
    {"e.bank_instrumentation_subscribe", NULL, 0, 68},
    {"e.instrumentation_order", NULL, 0, 69},
    {"e.register_view", NULL, 0, 70},
    {"e.register_view_catalog", NULL, 0, 71},
    {"e.register_view_read_only", NULL, 0, 72},
    {"e.transaction", NULL, 0, 73},
    {"e", NULL, 0, 74},
    {"f.bank_instrumentation_subscribe", NULL, 0, 75},
    {"f.instrumentation_order", NULL, 0, 76},
    {"f.register_view", NULL, 0, 77},
    {"f.register_view_catalog", NULL, 0, 78},
    {"f.register_view_read_only", NULL, 0, 79},
    {"f.transaction", NULL, 0, 80},
    {"f", NULL, 0, 81},
    {"function_io_memory_bank.bank_instrumentation_subscribe", NULL, 0, 82},
    {"function_io_memory_bank.instrumentation_order", NULL, 0, 83},
    {"function_io_memory_bank.io_memory", NULL, 0, 84},
    {"function_io_memory_bank.register_view", NULL, 0, 85},
    {"function_io_memory_bank.register_view_catalog", NULL, 0, 86},
    {"function_io_memory_bank.register_view_read_only", NULL, 0, 87},
    {"function_io_memory_bank.transaction", NULL, 0, 88},
    {"function_io_memory_bank", NULL, 0, 89},
    {"function_io_memory_port.io_memory", NULL, 0, 90},
    {"function_io_memory_port", NULL, 0, 91},
    {"io_memory", NULL, 0, 92}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[92] UNUSED = {(&_tr__dev__device.object), (&_tr_a_bank_instrumentation_subscribe__implement.object), (&_tr_a_instrumentation_order__implement.object), (&_tr_a_register_view__implement.object), (&_tr_a_register_view_catalog__implement.object), (&_tr_a_register_view_read_only__implement.object), (&_tr_a__bank.object), (&_tr_ab__group_function_io_memory_bank_bank_instrumentation_subscribe__implement.object), (&_tr_ab__group_function_io_memory_bank_instrumentation_order__implement.object), (&_tr_ab__group_function_io_memory_bank_io_memory__implement.object), (&_tr_ab__group_function_io_memory_bank_register_view__implement.object), (&_tr_ab__group_function_io_memory_bank_register_view_catalog__implement.object), (&_tr_ab__group_function_io_memory_bank_register_view_read_only__implement.object), (&_tr_ab__group_function_io_memory_bank_transaction__bank_transaction.implement.object), (&_tr_ab__group_function_io_memory_bank__bank.object), (&_tr_ab__group__group.object), (&_tr_ab_b_bank_instrumentation_subscribe__implement.object), (&_tr_ab_b_instrumentation_order__implement.object), (&_tr_ab_b_io_memory__bank_io_memory.implement.object), (&_tr_ab_b_register_view__implement.object), (&_tr_ab_b_register_view_catalog__implement.object), (&_tr_ab_b_register_view_read_only__implement.object), (&_tr_ab_b__function_mapped_bank.bank.object), (&_tr_ab_cc_b_bank_instrumentation_subscribe__implement.object), (&_tr_ab_cc_b_instrumentation_order__implement.object), (&_tr_ab_cc_b_io_memory__bank_io_memory.implement.object), (&_tr_ab_cc_b_register_view__implement.object), (&_tr_ab_cc_b_register_view_catalog__implement.object), (&_tr_ab_cc_b_register_view_read_only__implement.object), (&_tr_ab_cc_b__function_mapped_bank.bank.object), (&_tr_ab_cc_io_memory__implement.object), (&_tr_ab_cc__subdevice.object), (&_tr_ab_function_io_memory_bank_bank_instrumentation_subscribe__implement.object), (&_tr_ab_function_io_memory_bank_instrumentation_order__implement.object), (&_tr_ab_function_io_memory_bank_io_memory__implement.object), (&_tr_ab_function_io_memory_bank_register_view__implement.object), (&_tr_ab_function_io_memory_bank_register_view_catalog__implement.object), (&_tr_ab_function_io_memory_bank_register_view_read_only__implement.object), (&_tr_ab_function_io_memory_bank_transaction__bank_transaction.implement.object), (&_tr_ab_function_io_memory_bank__bank.object), (&_tr_ab_function_io_memory_port_io_memory__implement.object), (&_tr_ab_function_io_memory_port__port.object), (&_tr_ab_io_memory__implement.object), (&_tr_ab__subdevice.object), (&_tr_b_bank_instrumentation_subscribe__implement.object), (&_tr_b_instrumentation_order__implement.object), (&_tr_b_io_memory__bank_io_memory.implement.object), (&_tr_b_register_view__implement.object), (&_tr_b_register_view_catalog__implement.object), (&_tr_b_register_view_read_only__implement.object), (&_tr_b__function_mapped_bank.bank.object), (&_tr_bare_io_memory__bank_io_memory.implement.object), (&_tr_bare__port.object), (&_tr_c_bank_instrumentation_subscribe__implement.object), (&_tr_c_instrumentation_order__implement.object), (&_tr_c_io_memory__bank_io_memory.implement.object), (&_tr_c_register_view__implement.object), (&_tr_c_register_view_catalog__implement.object), (&_tr_c_register_view_read_only__implement.object), (&_tr_c__function_mapped_bank.bank.object), (&_tr_d_bank_instrumentation_subscribe__implement.object), (&_tr_d_instrumentation_order__implement.object), (&_tr_d_io_memory__bank_io_memory.implement.object), (&_tr_d_register_view__implement.object), (&_tr_d_register_view_catalog__implement.object), (&_tr_d_register_view_read_only__implement.object), (&_tr_d__function_mapped_bank.bank.object), (&_tr_e_bank_instrumentation_subscribe__implement.object), (&_tr_e_instrumentation_order__implement.object), (&_tr_e_register_view__implement.object), (&_tr_e_register_view_catalog__implement.object), (&_tr_e_register_view_read_only__implement.object), (&_tr_e_transaction__bank_transaction.implement.object), (&_tr_e__bank.object), (&_tr_f_bank_instrumentation_subscribe__implement.object), (&_tr_f_instrumentation_order__implement.object), (&_tr_f_register_view__implement.object), (&_tr_f_register_view_catalog__implement.object), (&_tr_f_register_view_read_only__implement.object), (&_tr_f_transaction__bank_transaction.implement.object), (&_tr_f__function_mapped_bank.bank.object), (&_tr_function_io_memory_bank_bank_instrumentation_subscribe__implement.object), (&_tr_function_io_memory_bank_instrumentation_order__implement.object), (&_tr_function_io_memory_bank_io_memory__implement.object), (&_tr_function_io_memory_bank_register_view__implement.object), (&_tr_function_io_memory_bank_register_view_catalog__implement.object), (&_tr_function_io_memory_bank_register_view_read_only__implement.object), (&_tr_function_io_memory_bank_transaction__bank_transaction.implement.object), (&_tr_function_io_memory_bank__bank.object), (&_tr_function_io_memory_port_io_memory__implement.object), (&_tr_function_io_memory_port__port.object), (&_tr_io_memory__implement.object)};
static const _dml_port_object_assoc_t _port_object_assocs[92] UNUSED = {{0, 0}, {offsetof(test_t, a._obj), 1}, {offsetof(test_t, a._obj), 1}, {offsetof(test_t, a._obj), 1}, {offsetof(test_t, a._obj), 1}, {offsetof(test_t, a._obj), 1}, {offsetof(test_t, a._obj), 1}, {offsetof(test_t, ab._group.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab._group.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab._group.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab._group.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab._group.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab._group.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab._group.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab._group.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab._obj), 1}, {offsetof(test_t, ab.b._obj), 1}, {offsetof(test_t, ab.b._obj), 1}, {offsetof(test_t, ab.b._obj), 1}, {offsetof(test_t, ab.b._obj), 1}, {offsetof(test_t, ab.b._obj), 1}, {offsetof(test_t, ab.b._obj), 1}, {offsetof(test_t, ab.b._obj), 1}, {offsetof(test_t, ab.cc.b._obj), 1}, {offsetof(test_t, ab.cc.b._obj), 1}, {offsetof(test_t, ab.cc.b._obj), 1}, {offsetof(test_t, ab.cc.b._obj), 1}, {offsetof(test_t, ab.cc.b._obj), 1}, {offsetof(test_t, ab.cc.b._obj), 1}, {offsetof(test_t, ab.cc.b._obj), 1}, {offsetof(test_t, ab.cc._obj), 1}, {offsetof(test_t, ab.cc._obj), 1}, {offsetof(test_t, ab.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab.function_io_memory_bank._obj), 1}, {offsetof(test_t, ab.function_io_memory_port._obj), 1}, {offsetof(test_t, ab.function_io_memory_port._obj), 1}, {offsetof(test_t, ab._obj), 1}, {offsetof(test_t, ab._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, bare._obj), 1}, {offsetof(test_t, bare._obj), 1}, {offsetof(test_t, c._obj), 1}, {offsetof(test_t, c._obj), 1}, {offsetof(test_t, c._obj), 1}, {offsetof(test_t, c._obj), 1}, {offsetof(test_t, c._obj), 1}, {offsetof(test_t, c._obj), 1}, {offsetof(test_t, c._obj), 1}, {offsetof(test_t, d._obj), 1}, {offsetof(test_t, d._obj), 1}, {offsetof(test_t, d._obj), 1}, {offsetof(test_t, d._obj), 1}, {offsetof(test_t, d._obj), 1}, {offsetof(test_t, d._obj), 1}, {offsetof(test_t, d._obj), 1}, {offsetof(test_t, e._obj), 1}, {offsetof(test_t, e._obj), 1}, {offsetof(test_t, e._obj), 1}, {offsetof(test_t, e._obj), 1}, {offsetof(test_t, e._obj), 1}, {offsetof(test_t, e._obj), 1}, {offsetof(test_t, e._obj), 1}, {offsetof(test_t, f._obj), 1}, {offsetof(test_t, f._obj), 1}, {offsetof(test_t, f._obj), 1}, {offsetof(test_t, f._obj), 1}, {offsetof(test_t, f._obj), 1}, {offsetof(test_t, f._obj), 1}, {offsetof(test_t, f._obj), 1}, {offsetof(test_t, function_io_memory_bank._obj), 1}, {offsetof(test_t, function_io_memory_bank._obj), 1}, {offsetof(test_t, function_io_memory_bank._obj), 1}, {offsetof(test_t, function_io_memory_bank._obj), 1}, {offsetof(test_t, function_io_memory_bank._obj), 1}, {offsetof(test_t, function_io_memory_bank._obj), 1}, {offsetof(test_t, function_io_memory_bank._obj), 1}, {offsetof(test_t, function_io_memory_bank._obj), 1}, {offsetof(test_t, function_io_memory_port._obj), 1}, {offsetof(test_t, function_io_memory_port._obj), 1}, {0, 0}};
static void _startup_calls(void)
{
    _DML_M__register_all_attributes();
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})});
        {
            uint64 v356__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v356__ret__out1);
            *((uint64 [1LL]) {0}) = v356__ret__out1;
        }
        {
            int v357__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v357__ret__out1);
            *((int [1LL]) {0}) = v357__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})});
        {
            uint64 v358__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v358__ret__out1);
            *((uint64 [1LL]) {0}) = v358__ret__out1;
        }
        {
            int v359__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v359__ret__out1);
            *((int [1LL]) {0}) = v359__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_ab_b__function_mapped_bank.bank), ((_identity_t) {.id = 23, .encoded_index = 0})});
        {
            uint64 v360__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v360__ret__out1);
            *((uint64 [1LL]) {0}) = v360__ret__out1;
        }
        {
            int v361__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v361__ret__out1);
            *((int [1LL]) {0}) = v361__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_ab_cc_b__function_mapped_bank.bank), ((_identity_t) {.id = 30, .encoded_index = 0})});
        {
            uint64 v362__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v362__ret__out1);
            *((uint64 [1LL]) {0}) = v362__ret__out1;
        }
        {
            int v363__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v363__ret__out1);
            *((int [1LL]) {0}) = v363__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})});
        {
            uint64 v364__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v364__ret__out1);
            *((uint64 [1LL]) {0}) = v364__ret__out1;
        }
        {
            int v365__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v365__ret__out1);
            *((int [1LL]) {0}) = v365__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_b__function_mapped_bank.bank), ((_identity_t) {.id = 51, .encoded_index = 0})});
        {
            uint64 v366__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v366__ret__out1);
            *((uint64 [1LL]) {0}) = v366__ret__out1;
        }
        {
            int v367__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v367__ret__out1);
            *((int [1LL]) {0}) = v367__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_c__function_mapped_bank.bank), ((_identity_t) {.id = 60, .encoded_index = 0})});
        {
            uint64 v368__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v368__ret__out1);
            *((uint64 [1LL]) {0}) = v368__ret__out1;
        }
        {
            int v369__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v369__ret__out1);
            *((int [1LL]) {0}) = v369__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})});
        {
            uint64 v370__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v370__ret__out1);
            *((uint64 [1LL]) {0}) = v370__ret__out1;
        }
        {
            int v371__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v371__ret__out1);
            *((int [1LL]) {0}) = v371__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_f__function_mapped_bank.bank), ((_identity_t) {.id = 81, .encoded_index = 0})});
        {
            uint64 v372__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v372__ret__out1);
            *((uint64 [1LL]) {0}) = v372__ret__out1;
        }
        {
            int v373__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v373__ret__out1);
            *((int [1LL]) {0}) = v373__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})});
        {
            uint64 v374__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v374__ret__out1);
            *((uint64 [1LL]) {0}) = v374__ret__out1;
        }
        {
            int v375__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v375__ret__out1);
            *((int [1LL]) {0}) = v375__ret__out1;
        }
    }
    for (uint32 _i0 = 0; _i0 < 2; _i0++) {
        for (uint32 _i1 = 0; _i1 < 2; _i1++) {
            {
                _traitref_t _tref;
                _tref = ({uint32 __indices[] = {_i0, _i1}; ((bank) {(&_tr_d__function_mapped_bank.bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});});
                {
                    uint64 v376__ret__out1 UNUSED  = 0LL;
                    *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v376__ret__out1);
                    *((uint64 [1LL]) {0}) = v376__ret__out1;
                }
                {
                    int v377__ret__out1 UNUSED  = 0LL;
                    *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v377__ret__out1);
                    *((int [1LL]) {0}) = v377__ret__out1;
                }
            }
        }
    }
}
static void _init_data_objs(test_t *_dev)
{
    #line 700 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 4406 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    #line 699 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 4409 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
}

/* _qname._qname */
static char const *_DML_TM__qname___qname(test_t *_dev, _qname __qname)
#line 3742 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _qname v379_ref UNUSED  = __qname;
    return _DML_get_qname(((_traitref_t *)&v379_ref)->id, _id_infos, &_dev->_qname_cache, "test");
    #line 3746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4420 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* object.cancel_after */
static void  _DML_TM_object__cancel_after(test_t *_dev, object _object)
#line 562 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    object v381_ref UNUSED  = _object;
    _cancel_simple_events(&_dev->obj, ((_traitref_t *)&v381_ref)->id);
    return;
    #line 565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4430 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._reginfo_table */
static _register const *_DML_TM_bank___reginfo_table(bank _bank, uint64 *_out1)
#line 1944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4435 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_reginfo_table");
    }
    #line 1945 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v383_size UNUSED  = 0ULL;
    {
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v384_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v384_r, struct __register, offset) == 0xffffffffffffffffULL))
                (v383_size)++;
                #line 4468 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register *v383_table UNUSED  = MM_ZALLOC(v383_size, _register );
    uint64 v383_num UNUSED  = 0ULL;
    {
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v387_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v387_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v383_table[v383_num] = v387_r;
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (v383_num)++;
                }
                #line 4504 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0 = v383_table;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1 = v383_size;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
}
#line 4521 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._get_register */
static bool _DML_TM_bank___get_register(test_t *_dev, bank _bank, uint32 reg, _register *_out0)
#line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v392_table UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v392_table_size UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v393__ret__out1 UNUSED  = 0LL;
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v392_table = _DML_TM_bank___reginfo_table(_bank, &v393__ret__out1);
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v392_table_size = v393__ret__out1;
        #line 4537 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 1964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((v392_table_size) <= (int64 )reg)
    return 1;
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v392_table[(int64 )reg];
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 4547 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._num_registers */
static uint32 _DML_TM_bank___num_registers(test_t *_dev, bank _bank)
#line 1970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v396__ UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v396_table_size UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v397__ret__out1 UNUSED  = 0LL;
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v396__ = _DML_TM_bank___reginfo_table(_bank, &v397__ret__out1);
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v396_table_size = v397__ret__out1;
        #line 4563 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 1972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (uint32 )v396_table_size;
}
#line 4568 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._intersect */
static int _DML_TM_bank___intersect(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 roffset, uint64 rsize, bool endian_swap, int *_out1)
#line 1980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v399_start UNUSED  = (int )((roffset) - (offset));
    int v399_end UNUSED  = (int )((uint64 )v399_start + (rsize));
    if ((int64 )v399_start < 0LL)
    {
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v399_start = (int32 )0LL;
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (DML_lt_ui(size, (int64 )v399_end))
    {
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v399_end = (int )size;
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order) || !endian_swap)
    {
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = v399_end;
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v399_start;
        #line 4594 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 1990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    {
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = (int )((size) - (uint64 )v399_start);
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int )((size) - (uint64 )v399_end);
        #line 4603 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 1992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4607 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._sorted_regs */
static _register const *_DML_TM_bank___sorted_regs(bank _bank, int *_out1)
#line 1995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4612 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_sorted_regs");
    }
    #line 1996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v404_num UNUSED  = (int32 )0LL;
    {
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v405_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v405_r, struct __register, offset) == 0xffffffffffffffffULL))
                (int64 )++(v404_num);
                #line 4645 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )v404_num == 0LL)
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = NULL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = (int32 )0LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    }
    _register *v404_src UNUSED  = MM_ZALLOC((int64 )v404_num, _register );
    _register *v404_dest UNUSED  = MM_ZALLOC((int64 )v404_num, _register );
    int v404_i UNUSED  = (int32 )0LL;
    {
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v408_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v408_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 2008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v404_src[(int64 )v404_i] = v408_r;
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v404_i);
                }
                #line 4695 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v412_size UNUSED  = (int32 )1LL;
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v412_size < (int64 )v404_num; ({
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int *v413_tmp UNUSED  = &v412_size;
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v413_tmp = (int )((uint64 )*v413_tmp * 2ULL);
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
         }))
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v415_low UNUSED  = (int32 )0LL;
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v415_low < (int64 )v404_num; ({
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int *v416_tmp UNUSED  = &v415_low;
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *v416_tmp = (int )((uint64 )*v416_tmp + (uint64 )v412_size * 2ULL);
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                 }))
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    #line 2020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int v417_mid UNUSED  = (int )((uint64 )v415_low + (uint64 )v412_size);
                    int v417_end UNUSED  = (int )((uint64 )v417_mid + (uint64 )v412_size);
                    if ((int64 )v404_num < (int64 )v417_mid)
                    #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v417_mid = v404_num;
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    if ((int64 )v404_num < (int64 )v417_end)
                    #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v417_end = v404_num;
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    int v417_low_idx UNUSED  = v415_low;
                    int v417_high_idx UNUSED  = v417_mid;
                    int v417_dest_idx UNUSED  = v415_low;
                    while ((int64 )v417_low_idx < (int64 )v417_mid || (int64 )v417_high_idx < (int64 )v417_end)
                    #line 2027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        if ((int64 )v417_low_idx < (int64 )v417_mid && ((int64 )v417_end <= (int64 )v417_high_idx || VTABLE_PARAM(v404_src[(int64 )v417_low_idx], struct __register, offset) < VTABLE_PARAM(v404_src[(int64 )v417_high_idx], struct __register, offset)))
                        #line 2030 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v404_dest[(int64 )v417_dest_idx] = v404_src[(int64 )v417_low_idx];
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v417_low_idx);
                        }
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        else
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v404_dest[(int64 )v417_dest_idx] = v404_src[(int64 )v417_high_idx];
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v417_high_idx);
                        }
                        (int64 )++(v417_dest_idx);
                    }
                }
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _register *v414_tmp UNUSED  = v404_src;
            {
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v404_src = v404_dest;
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v404_dest = v414_tmp;
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v404_dest);
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = v404_src;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = v404_num;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
}
#line 4804 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._dispatch */
static int _DML_TM_bank___dispatch(test_t *_dev, bank _bank, uint64 offset, uint64 size, _register *hits, bool inquiry, uint64 *_out1)
#line 2055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v428_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v428_num_mapped_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v429__ret__out1 UNUSED  = 0LL;
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v428_regs = _DML_TM_bank___sorted_regs(_bank, &v429__ret__out1);
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v428_num_mapped_regs = v429__ret__out1;
        #line 4820 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v428_unmapped_bytes UNUSED  = (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL);
    if ((int64 )v428_num_mapped_regs == 0LL)
    #line 2058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out1 = v428_unmapped_bytes;
        #line 2059 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
    }
    #line 2063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v428_first UNUSED  = (int32 )0LL;
    int v428_last UNUSED  = (int )((uint64 )v428_num_mapped_regs - 1ULL);
    while ((int64 )v428_first < (int64 )v428_last)
    #line 2065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v431_middle UNUSED  = (int )(DML_div((int64 )(((uint64 )v428_first + (uint64 )v428_last) + 1ULL), 2LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2067));
        if ((offset) < VTABLE_PARAM(v428_regs[(int64 )v431_middle], struct __register, offset))
        #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v428_last = (int )((uint64 )v431_middle - 1ULL);
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        {
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v428_first = v431_middle;
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v428_nhits UNUSED  = (int32 )0LL;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2076, (int64 )v428_first == (int64 )v428_last);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2077, 0LL <= (int64 )v428_last);
    {
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v436_i UNUSED  = v428_last;
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v436_i < (int64 )v428_num_mapped_regs && VTABLE_PARAM(v428_regs[(int64 )v436_i], struct __register, offset) < (offset) + (size); (int64 )++(v436_i))
        #line 2080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _register v437_r UNUSED  = v428_regs[(int64 )v436_i];
            if (((offset) < VTABLE_PARAM(v437_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v437_r)) && ((VTABLE_PARAM(_bank, struct _bank, partial) || inquiry) || ((offset) <= VTABLE_PARAM(v437_r, struct __register, offset) && VTABLE_PARAM(v437_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v437_r)) <= (offset) + (size)))) && (VTABLE_PARAM(_bank, struct _bank, overlapping) || (VTABLE_PARAM(v437_r, struct __register, offset) <= (offset) && (offset) + (size) <= VTABLE_PARAM(v437_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v437_r)))))
            #line 2088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                {
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    hits[(int64 )v428_nhits] = v437_r;
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                (int64 )++(v428_nhits);
                DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2091, (int64 )v428_nhits <= 8LL);
            }
        }
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v440_i UNUSED  = (int32 )0LL;
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v440_i < (int64 )v428_nhits; (int64 )(v440_i)++)
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v441_start UNUSED  = 0LL;
            int v441_end UNUSED  = 0LL;
            {
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v442__ret__out1 UNUSED  = 0LL;
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v441_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(hits[(int64 )v440_i], struct __register, offset), (uint64 )(_DML_TM_register___size(hits[(int64 )v440_i])), 1, &v442__ret__out1);
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v441_end = v442__ret__out1;
                #line 4896 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v428_unmapped_bytes = DML_combine_bits(v428_unmapped_bytes, DML_shlu(0ULL, (uint64 )v441_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v441_end * 8ULL - 1ULL) - (uint64 )v441_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)) - 1ULL), (int64 )((uint64 )v441_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)));
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v428_unmapped_bytes;
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v428_nhits;
}
#line 4912 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank.unmapped_read */
static bool _DML_TM_bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 2106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Read, "%lld byte read access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 4921 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank.unmapped_write */
static bool _DML_TM_bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 2116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Write, "%lld byte write access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 4930 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank.read */
static bool _DML_TM_bank__read(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
#line 2125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    #line 2126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out0 = 0ULL;
        #line 2127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 0;
    }
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v449_hits[8LL] UNUSED ;
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v449_hits, 0, sizeof(_register [8LL]));
    int v449_num_hits UNUSED  = 0LL;
    uint64 v449_unmapped_bytes UNUSED  = 0LL;
    #line 2134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v449_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v451__ret__out1 UNUSED  = 0LL;
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v449_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v449_size, v449_hits, 0, &v451__ret__out1);
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v449_unmapped_bytes = v451__ret__out1;
        #line 4957 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v449_readval UNUSED  = 0ULL;
    if (!(((v449_unmapped_bytes) & (enabled_bytes)) == 0LL))
    {
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v453__ret__out0 UNUSED  = 0LL;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_read, _dev, _bank, offset, (v449_unmapped_bytes) & (enabled_bytes), aux, &v453__ret__out0))
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v449_readval = DML_combine_bits(v449_readval, DML_shlu(v453__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((v449_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 4971 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v454_r UNUSED  = (int32 )0LL;
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v454_r < (int64 )v449_num_hits; (int64 )++(v454_r))
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v455_r_start UNUSED  = 0LL;
            int v455_r_end UNUSED  = 0LL;
            {
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v456__ret__out1 UNUSED  = 0LL;
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v455_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v449_hits[(int64 )v454_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v449_hits[(int64 )v454_r])), offset, v449_size, 1, &v456__ret__out1);
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v455_r_end = v456__ret__out1;
                #line 4990 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2149 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v455_start UNUSED  = 0LL;
            int v455_end UNUSED  = 0LL;
            {
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v457__ret__out1 UNUSED  = 0LL;
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v455_start = _DML_TM_bank___intersect(_dev, _bank, offset, v449_size, VTABLE_PARAM(v449_hits[(int64 )v454_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v449_hits[(int64 )v454_r])), 1, &v457__ret__out1);
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v455_end = v457__ret__out1;
                #line 5002 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2154 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v455_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v455_r_enabled_bytes = DML_combine_bits(v455_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v455_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v455_end * 8ULL - 1ULL) - (uint64 )v455_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2156)) - 1ULL), (uint64 )v455_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v455_r_end * 8ULL - 1ULL) - (uint64 )v455_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)) - 1ULL), (int64 )((uint64 )v455_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)));
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v455_r_enabled_bytes) == 0LL)
            continue;
            #line 2161 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v455_r_val UNUSED  = CALL_TRAIT_METHOD(read_register, read_register, _dev, UPCAST(v449_hits[(int64 )v454_r], _register, read_register), v455_r_enabled_bytes, aux);
            if ((int64 )((uint64 )v455_r_end - (uint64 )v455_r_start) == (int64 )(_DML_TM_register___size(v449_hits[(int64 )v454_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Read from register %s -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v449_hits[(int64 )v454_r], _register, _conf_attribute.object._qname)), (int )((v449_size) * 2ULL), v455_r_val);
            #line 2166 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Partial read from register %s[%lld:%lld] -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v449_hits[(int64 )v454_r], _register, _conf_attribute.object._qname)), (uint64 )v455_r_end * 8ULL - 1ULL, (uint64 )v455_r_start * 8ULL, (int )(((uint64 )v455_r_end - (uint64 )v455_r_start) * 2ULL), (DML_shru(v455_r_val, (uint64 )v455_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v455_r_end * 8ULL - 1ULL) - (uint64 )v455_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2171)) - 1ULL));
            #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v449_readval = DML_combine_bits(v449_readval, DML_shlu((DML_shru((v455_r_val) & (v455_r_enabled_bytes), (uint64 )v455_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v455_r_end * 8ULL - 1ULL) - (uint64 )v455_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2175)) - 1ULL), (uint64 )v455_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v455_end * 8ULL - 1ULL) - (uint64 )v455_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)) - 1ULL), (int64 )((uint64 )v455_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)));
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v449_readval;
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 5036 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank.unmapped_get */
static bool _DML_TM_bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 2182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 5043 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank.get */
static bool _DML_TM_bank__get(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
#line 2186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v466_hits[8LL] UNUSED ;
    #line 2187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v466_hits, 0, sizeof(_register [8LL]));
    int v466_num_hits UNUSED  = 0LL;
    uint64 v466_unmapped_bytes UNUSED  = 0LL;
    {
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v467__ret__out1 UNUSED  = 0LL;
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v466_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v466_hits, 1, &v467__ret__out1);
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v466_unmapped_bytes = v467__ret__out1;
        #line 5060 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v466_readval UNUSED  = 0ULL;
    if (!((v466_unmapped_bytes) == 0LL))
    {
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v469__ret__out0 UNUSED  = 0LL;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, _bank, offset, v466_unmapped_bytes, &v469__ret__out0))
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v466_readval = DML_combine_bits(v466_readval, DML_shlu(v469__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 5074 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v470_r UNUSED  = (int32 )0LL;
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v470_r < (int64 )v466_num_hits; (int64 )++(v470_r))
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v471_r_start UNUSED  = 0LL;
            int v471_r_end UNUSED  = 0LL;
            {
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v472__ret__out1 UNUSED  = 0LL;
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v471_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v466_hits[(int64 )v470_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v466_hits[(int64 )v470_r])), offset, size, 1, &v472__ret__out1);
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v471_r_end = v472__ret__out1;
                #line 5093 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2204 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v471_start UNUSED  = 0LL;
            int v471_end UNUSED  = 0LL;
            {
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v473__ret__out1 UNUSED  = 0LL;
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v471_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v466_hits[(int64 )v470_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v466_hits[(int64 )v470_r])), 1, &v473__ret__out1);
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v471_end = v473__ret__out1;
                #line 5105 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v471_r_val UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v466_hits[(int64 )v470_r], _register, get._get));
            {
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v466_readval = DML_combine_bits(v466_readval, DML_shlu((DML_shru(v471_r_val, (uint64 )v471_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v471_r_end * 8ULL - 1ULL) - (uint64 )v471_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2211)) - 1ULL), (uint64 )v471_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v471_end * 8ULL - 1ULL) - (uint64 )v471_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)) - 1ULL), (int64 )((uint64 )v471_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)));
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v466_readval;
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 5123 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank.write */
static bool _DML_TM_bank__write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
#line 2218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v476_hits[8LL] UNUSED ;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v476_hits, 0, sizeof(_register [8LL]));
    int v476_num_hits UNUSED  = 0LL;
    uint64 v476_unmapped_bytes UNUSED  = 0LL;
    #line 2227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v476_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v478__ret__out1 UNUSED  = 0LL;
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v476_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v476_size, v476_hits, 0, &v478__ret__out1);
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v476_unmapped_bytes = v478__ret__out1;
        #line 5145 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v476_unmapped_bytes) & (enabled_bytes)) == 0LL))
    #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_write, _dev, _bank, offset, value, (v476_unmapped_bytes) & (enabled_bytes), aux))
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v481_r UNUSED  = (int32 )0LL;
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v481_r < (int64 )v476_num_hits; (int64 )++(v481_r))
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v482_r_start UNUSED  = 0LL;
            int v482_r_end UNUSED  = 0LL;
            {
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v483__ret__out1 UNUSED  = 0LL;
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v482_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v476_hits[(int64 )v481_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v476_hits[(int64 )v481_r])), offset, v476_size, 1, &v483__ret__out1);
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v482_r_end = v483__ret__out1;
                #line 5174 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v482_start UNUSED  = 0LL;
            int v482_end UNUSED  = 0LL;
            {
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v484__ret__out1 UNUSED  = 0LL;
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v482_start = _DML_TM_bank___intersect(_dev, _bank, offset, v476_size, VTABLE_PARAM(v476_hits[(int64 )v481_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v476_hits[(int64 )v481_r])), 1, &v484__ret__out1);
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v482_end = v484__ret__out1;
                #line 5186 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2245 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v482_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v482_r_enabled_bytes = DML_combine_bits(v482_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v482_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v482_end * 8ULL - 1ULL) - (uint64 )v482_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2247)) - 1ULL), (uint64 )v482_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v482_r_end * 8ULL - 1ULL) - (uint64 )v482_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)) - 1ULL), (int64 )((uint64 )v482_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)));
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v482_r_enabled_bytes) == 0LL)
            continue;
            #line 2252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v482_r_value UNUSED  = 0ULL;
            {
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v482_r_value = DML_combine_bits(v482_r_value, DML_shlu((DML_shru(value, (uint64 )v482_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v482_end * 8ULL - 1ULL) - (uint64 )v482_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2254)) - 1ULL), (uint64 )v482_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v482_r_end * 8ULL - 1ULL) - (uint64 )v482_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)) - 1ULL), (int64 )((uint64 )v482_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)));
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v482_r_end - (uint64 )v482_r_start) == (int64 )(_DML_TM_register___size(v476_hits[(int64 )v481_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v476_hits[(int64 )v481_r], _register, _conf_attribute.object._qname)), (int )((v476_size) * 2ULL), v482_r_value);
            #line 2259 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partial write to register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v476_hits[(int64 )v481_r], _register, _conf_attribute.object._qname)), (uint64 )v482_r_end * 8ULL - 1ULL, (uint64 )v482_r_start * 8ULL, (int )(((uint64 )v482_r_end - (uint64 )v482_r_start) * 2ULL), (DML_shru(v482_r_value, (uint64 )v482_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v482_r_end * 8ULL - 1ULL) - (uint64 )v482_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2264)) - 1ULL));
            #line 2268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(write_register, write_register, _dev, UPCAST(v476_hits[(int64 )v481_r], _register, write_register), (v482_r_value) & (v482_r_enabled_bytes), v482_r_enabled_bytes, aux);
        }
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5220 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank.set */
static void  _DML_TM_bank__set(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
#line 2272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v491_hits[8LL] UNUSED ;
    #line 2273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v491_hits, 0, sizeof(_register [8LL]));
    int v491_num_hits UNUSED  = 0LL;
    uint64 v491_unmapped_bytes UNUSED  = 0LL;
    #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v492__ret__out1 UNUSED  = 0LL;
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v491_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v491_hits, 1, &v492__ret__out1);
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v491_unmapped_bytes = v492__ret__out1;
        #line 5238 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2278 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v491_unmapped_bytes) == 0LL))
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Unmapped inquiry write at 0x%llx", offset);
    #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v494_r UNUSED  = (int32 )0LL;
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v494_r < (int64 )v491_num_hits; (int64 )++(v494_r))
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v495_r_start UNUSED  = 0LL;
            int v495_r_end UNUSED  = 0LL;
            {
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v496__ret__out1 UNUSED  = 0LL;
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v495_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v491_hits[(int64 )v494_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v491_hits[(int64 )v494_r])), offset, size, 1, &v496__ret__out1);
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v495_r_end = v496__ret__out1;
                #line 5260 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v495_start UNUSED  = 0LL;
            int v495_end UNUSED  = 0LL;
            {
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v497__ret__out1 UNUSED  = 0LL;
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v495_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v491_hits[(int64 )v494_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v491_hits[(int64 )v494_r])), 1, &v497__ret__out1);
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v495_end = v497__ret__out1;
                #line 5272 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v495_r_value UNUSED  = (int64 )v495_r_start == 0LL && (int64 )v495_r_end == (int64 )(_DML_TM_register___size(v491_hits[(int64 )v494_r])) ? 0ULL : (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v491_hits[(int64 )v494_r], _register, get._get)));
            #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v495_r_value = DML_combine_bits(v495_r_value, DML_shlu((DML_shru(value, (uint64 )v495_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v495_end * 8ULL - 1ULL) - (uint64 )v495_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2296)) - 1ULL), (uint64 )v495_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v495_r_end * 8ULL - 1ULL) - (uint64 )v495_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)) - 1ULL), (int64 )((uint64 )v495_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)));
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v495_r_end - (uint64 )v495_r_start) == (int64 )(_DML_TM_register___size(v491_hits[(int64 )v494_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Setting register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v491_hits[(int64 )v494_r], _register, _conf_attribute.object._qname)), (int )((size) * 2ULL), v495_r_value);
            #line 2301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partially setting register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v491_hits[(int64 )v494_r], _register, _conf_attribute.object._qname)), (uint64 )v495_r_end * 8ULL - 1ULL, (uint64 )v495_r_start * 8ULL, (int )(((uint64 )v495_r_end - (uint64 )v495_r_start) * 2ULL), (DML_shru(v495_r_value, (uint64 )v495_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v495_r_end * 8ULL - 1ULL) - (uint64 )v495_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2306)) - 1ULL));
            #line 2309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v491_hits[(int64 )v494_r], _register, set._set), v495_r_value);
        }
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5297 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._memop_set_read_value */
static void  _DML_TM_bank___memop_set_read_value(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 val)
#line 2313 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    SIM_set_mem_op_value_le(memop, val);
    else
    SIM_set_mem_op_value_be(memop, val);
    return;
    #line 2318 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5309 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._memop_write_value */
static uint64 _DML_TM_bank___memop_write_value(test_t *_dev, bank _bank, generic_transaction_t *memop)
#line 2319 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    return SIM_get_mem_op_value_le(memop);
    else
    return SIM_get_mem_op_value_be(memop);
}
#line 5319 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._set_read_value */
static void  _DML_TM_bank___set_read_value(test_t *_dev, bank _bank, uint64 size, uint8 *buf, uint64 val)
#line 2325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2326, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v507_v UNUSED  = dml_store_uint64_le_t(val);
        memcpy(buf, &v507_v, size);
    }
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v508_v UNUSED  = dml_store_uint64_be_t(val);
        memcpy(buf, ((char *)&v508_v + 8LL) - (size), size);
    }
    return;
    #line 2334 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._write_value */
static uint64 _DML_TM_bank___write_value(test_t *_dev, bank _bank, uint64 size, uint8 const *buf)
#line 2335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2336, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v511_v UNUSED ;
        #line 2338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v511_v, 0, sizeof(uint64_le_t ));
        memcpy(&v511_v, buf, size);
        return dml_load_uint64_le_t(v511_v);
    }
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v512_v UNUSED ;
        #line 2342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v512_v, 0, sizeof(uint64_be_t ));
        memcpy(((char *)&v512_v + 8LL) - (size), buf, size);
        return dml_load_uint64_be_t(v512_v);
    }
}
#line 5367 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._bank_obj */
static conf_object_t *_DML_TM_bank___bank_obj(test_t *_dev, bank _bank)
#line 2349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
    #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)), "bank.");
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2355 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
}
#line 5383 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank.io_memory_access */
static bool _DML_TM_bank__io_memory_access(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2360 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v518_size UNUSED  = (uint64 )SIM_get_mem_op_size(memop);
    bool v518_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
    conf_object_t *v518_ini UNUSED  = SIM_get_mem_op_initiator(memop);
    #line 2365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v518_success UNUSED  = 1;
    if (v518_inquiry)
    {
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_mem_op_is_read(memop))
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v520_value UNUSED  = 0LL;
            #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v522__ret__out0 UNUSED  = 0LL;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v518_size, &v522__ret__out0))
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw1;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v520_value = v522__ret__out0;
                #line 5410 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw1:
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v518_success = 0;
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v518_success)
            _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v520_value);
            #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v526_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, v518_size, v526_writevalue);
        }
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2382 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (SIM_mem_op_is_read(memop))
    #line 2383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v528_value UNUSED  = 0ULL;
        bool v528_inquiry_override UNUSED  = 0;
        #line 2388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), v518_ini, &v528_inquiry_override, &offset, v518_size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        #line 2390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v528_inquiry_override)
        {
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v531__ret__out0 UNUSED  = 0LL;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v518_size, &v531__ret__out0))
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw2;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v528_value = v531__ret__out0;
            #line 5454 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
        }
        #line 2392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v533__ret__out0 UNUSED  = 0LL;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, v518_size), aux, &v533__ret__out0))
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw2;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v528_value = v533__ret__out0;
            #line 5467 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
        }
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw2:
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v518_success = 0;
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), v518_ini, &offset, v518_size, &v528_value, &v518_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v518_success)
        _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v528_value);
        #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v537_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
        #line 2408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v537_suppress UNUSED  = 0;
        #line 2411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), v518_ini, &offset, v518_size, &v537_writevalue, &v537_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v537_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v537_writevalue, _DML_M__mask(_dev, v518_size), aux))
            #line 2414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw3;
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw3:
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v518_success = 0;
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), v518_ini, &offset, v518_size, &v518_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v518_success;
}
#line 5514 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank.transaction_access */
static exception_type_t _DML_TM_bank__transaction_access(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
#line 2429 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v544_size UNUSED  = (uint64 )SIM_transaction_size(t);
    conf_object_t *v544_ini UNUSED  = SIM_transaction_initiator(t);
    uint8 v544_buf[v544_size] UNUSED ;
    #line 2432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v544_buf, 0, sizeof(uint8 [v544_size]));
    if (SIM_transaction_is_write(t))
    #line 2433 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        buffer_t v545_bytes UNUSED ;
        #line 2434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v545_bytes, 0, sizeof(buffer_t ));
        {
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v545_bytes.data = v544_buf;
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v545_bytes.len = v544_size;
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_get_transaction_bytes(t, v545_bytes);
    }
    bool v544_inquiry UNUSED  = SIM_transaction_is_inquiry(t);
    bool v544_is_read UNUSED  = SIM_transaction_is_read(t);
    if ((v544_size) <= 8LL)
    {
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(_DML_TM_bank___transaction_access(_dev, _bank, v544_ini, v544_is_read, v544_inquiry, offset, v544_size, v544_buf, aux)))
        #line 2444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0x407LL;
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v549_sz UNUSED  = (int )(8ULL - DML_modu(offset, 8ULL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2446));
        uint64 v549_offs UNUSED  = 0ULL;
        while ((v549_offs) < (v544_size))
        #line 2448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(_DML_TM_bank___transaction_access(_dev, _bank, v544_ini, v544_is_read, v544_inquiry, (offset) + (v549_offs), (uint64 )v549_sz, v544_buf + (v549_offs), aux)))
            #line 2451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            return (int32 )0x407LL;
            uint64 *v551_tmp UNUSED  = &v549_offs;
            #line 2452 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v551_tmp = (*v551_tmp) + (uint64 )v549_sz;
            {
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v549_sz = (int )((v544_size) - (v549_offs) < 8LL ? (v544_size) - (v549_offs) : 8ULL);
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
    }
    if (SIM_transaction_is_read(t))
    #line 2456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bytes_t v553_bytes UNUSED ;
        #line 2457 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v553_bytes, 0, sizeof(bytes_t ));
        {
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v553_bytes.data = v544_buf;
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v553_bytes.len = v544_size;
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_set_transaction_bytes(t, v553_bytes);
    }
    #line 2463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
}
#line 5595 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank._transaction_access */
static bool _DML_TM_bank___transaction_access(test_t *_dev, bank _bank, conf_object_t *ini, bool is_read, bool inquiry, uint64 offset, uint64 size, uint8 *buf, void  *aux)
#line 2468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v557_success UNUSED  = 1;
    if (inquiry)
    {
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (is_read)
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v559_value UNUSED  = 0LL;
            #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v561__ret__out0 UNUSED  = 0LL;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v561__ret__out0))
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw4;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v559_value = v561__ret__out0;
                #line 5619 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw4:
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v557_success = 0;
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2480 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v557_success)
            _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v559_value);
            #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v565_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, size, v565_writevalue);
        }
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (is_read)
    #line 2488 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bool v567_inquiry_override UNUSED  = 0;
        #line 2492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &v567_inquiry_override, &offset, size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        uint64 v567_value UNUSED  = 0ULL;
        #line 2495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v567_inquiry_override)
        {
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v570__ret__out0 UNUSED  = 0LL;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v570__ret__out0))
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw5;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v567_value = v570__ret__out0;
            #line 5663 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
        }
        #line 2497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v572__ret__out0 UNUSED  = 0LL;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, size), aux, &v572__ret__out0))
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw5;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v567_value = v572__ret__out0;
            #line 5676 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
        }
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw5:
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v557_success = 0;
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v567_value, &v557_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v557_success)
        _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v567_value);
        #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v576_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
        #line 2514 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v576_suppress UNUSED  = 0;
        #line 2517 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v576_writevalue, &v576_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v576_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v576_writevalue, _DML_M__mask(_dev, size), aux))
            #line 2520 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw6;
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw6:
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v557_success = 0;
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2519 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2527 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v557_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2531 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v557_success;
}
#line 5723 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* subdevice._port_obj */
static conf_object_t *_DML_TM_subdevice___port_obj(test_t *_dev, subdevice _subdevice)
#line 1590 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
    #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) = SIM_object_descendant(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_subdevice, subdevice, object._qname)));
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1595, !(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
}
#line 5739 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* port._port_obj */
static conf_object_t *_DML_TM_port___port_obj(test_t *_dev, port _port)
#line 1564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
    #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_port, port, object._qname)), "port.");
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1570, !(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
}
#line 5756 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* read_only.write_field */
static void  _DML_TM_read_only__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 5761 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    read_only _read_only UNUSED = DOWNCAST(_write_field, read_only, write_field);
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val))) & (enabled_bits))))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_read_only).id), 0ULL, 1ULL, 2ULL);
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to read-only %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_read_only, read_only, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val)));
        #line 5771 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5777 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _get.get */
static uint64 _DML_TM__get__get(test_t *_dev, _get __get)
#line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(get_val, _default_get, _dev, UPCAST(__get, _get, get_val));
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5786 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _set.set */
static void  _DML_TM__set__set(test_t *_dev, _set __set, uint64 value)
#line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(set_val, _default_set, _dev, UPCAST(__set, _set, set_val), value);
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5797 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* init._rec_init */
static void  _DML_TM_init___rec_init(test_t *_dev, init _init)
#line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_init, offsetof(struct _init, _each_init));
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__init[__each_in_expr.base_idx + _outer_idx];
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                init v600_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_init___rec_init(_dev, v600_obj);
                #line 5820 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, _init);
    return;
    #line 391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5831 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* init_val.init */
static void  _DML_TM_init_val__init(test_t *_dev, init _init)
#line 3731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5836 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    init_val _init_val UNUSED = DOWNCAST(_init, init_val, init);
    #line 3732 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init_val, _default_init, _dev, _init_val);
    return;
    #line 3733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5843 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register.set_attribute */
static set_error_t _DML_TM_register__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 2946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5848 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2947 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(__register, _register, set._set), (uint64 )SIM_attr_integer(value));
    return (int32 )0LL;
}
#line 5854 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register.get_attribute */
static attr_value_t _DML_TM_register__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 2951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5859 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(__register, _register, get._get)));
}
#line 5864 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._size */
static int _DML_TM_register___size(_register __register)
#line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int )(DML_div((int64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize), 8LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2961));
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5873 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._num_fields */
static uint32 _DML_TM_register___num_fields(test_t *_dev, _register __register)
#line 2962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint32 v610_num_fields UNUSED  = (uint32 )0ULL;
    {
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v611_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                (int64 )(v610_num_fields)++;
                #line 5897 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v610_num_fields;
}
#line 5906 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._field_bits */
static uint64 _DML_TM_register___field_bits(_register __register)
#line 2970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v614_bits UNUSED  = 0ULL;
    {
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v615_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v614_bits = DML_combine_bits(v614_bits, DML_shlu(0xffffffffffffffffULL, (uint64 )VTABLE_PARAM(UPCAST(v615_f, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(v615_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v615_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(v615_f, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(v615_f, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)));
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 5934 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v614_bits;
}
#line 5943 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._get_get_fields */
static int _DML_TM_register___get_get_fields(test_t *_dev, _register __register, _get_field *fields, uint64 *_out1)
#line 2980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v619_unmapped UNUSED  = 0LL;
    {
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v619_unmapped = DML_combine_bits(v619_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)));
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v619_n UNUSED  = (int32 )0LL;
    uint64 v619_lsbs UNUSED  = 0ULL;
    #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v621_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v622_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v621_f, _get_field, _lsb), struct __lsb, lsb);
                    {
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v619_lsbs = DML_combine_bits(v619_lsbs, (uint64 )(DML_shl(1LL, (int64 )v622_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2989)), DML_shlu(1ULL, (uint64 )v622_lsb));
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v619_unmapped = DML_combine_bits(v619_unmapped, DML_shlu(0ULL, (uint64 )v622_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v622_lsb + (uint64 )VTABLE_PARAM(UPCAST(v621_f, _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v622_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)) - 1ULL), (int64 )v622_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)));
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v619_n);
                }
                #line 5989 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v625_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v619_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v625_f, _get_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2995)) - 1ULL)) - 1ULL)] = v625_f;
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 6018 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v619_unmapped;
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v619_n;
}
#line 6029 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._get_set_fields */
static int _DML_TM_register___get_set_fields(test_t *_dev, _register __register, _set_field *fields, uint64 *_out1)
#line 3002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v629_unmapped UNUSED  = 0LL;
    {
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v629_unmapped = DML_combine_bits(v629_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)));
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v629_n UNUSED  = (int32 )0LL;
    uint64 v629_lsbs UNUSED  = 0ULL;
    #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v631_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v632_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v631_f, _set_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v629_lsbs = DML_combine_bits(v629_lsbs, (uint64 )(DML_shl(1LL, (int64 )v632_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3011)), DML_shlu(1ULL, (uint64 )v632_lsb));
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v629_unmapped = DML_combine_bits(v629_unmapped, DML_shlu(0ULL, (uint64 )v632_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v632_lsb + (uint64 )VTABLE_PARAM(UPCAST(v631_f, _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v632_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)) - 1ULL), (int64 )v632_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)));
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v629_n);
                }
                #line 6075 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v635_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v629_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v635_f, _set_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3017)) - 1ULL)) - 1ULL)] = v635_f;
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 6104 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v629_unmapped;
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v629_n;
}
#line 6115 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._get_write_fields */
static int _DML_TM_register___get_write_fields(test_t *_dev, _register __register, _write_field *fields, uint64 *_out1)
#line 3024 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v639_unmapped UNUSED  = 0LL;
    {
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v639_unmapped = DML_combine_bits(v639_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)));
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v639_n UNUSED  = (int32 )0LL;
    uint64 v639_lsbs UNUSED  = 0ULL;
    #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v641_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v642_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v641_f, _write_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v639_lsbs = DML_combine_bits(v639_lsbs, (uint64 )(DML_shl(1LL, (int64 )v642_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3033)), DML_shlu(1ULL, (uint64 )v642_lsb));
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v639_unmapped = DML_combine_bits(v639_unmapped, DML_shlu(0ULL, (uint64 )v642_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v642_lsb + (uint64 )VTABLE_PARAM(UPCAST(v641_f, _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v642_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)) - 1ULL), (int64 )v642_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)));
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v639_n);
                }
                #line 6161 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v645_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v639_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v645_f, _write_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3039)) - 1ULL)) - 1ULL)] = v645_f;
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 6190 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v639_unmapped;
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v639_n;
}
#line 6201 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._get_read_fields */
static int _DML_TM_register___get_read_fields(test_t *_dev, _register __register, _read_field *fields, uint64 *_out1)
#line 3046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v649_unmapped UNUSED  = 0LL;
    {
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v649_unmapped = DML_combine_bits(v649_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)));
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v649_n UNUSED  = (int32 )0LL;
    uint64 v649_lsbs UNUSED  = 0ULL;
    #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v651_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v652_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v651_f, _read_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v649_lsbs = DML_combine_bits(v649_lsbs, (uint64 )(DML_shl(1LL, (int64 )v652_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3055)), DML_shlu(1ULL, (uint64 )v652_lsb));
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v649_unmapped = DML_combine_bits(v649_unmapped, DML_shlu(0ULL, (uint64 )v652_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v652_lsb + (uint64 )VTABLE_PARAM(UPCAST(v651_f, _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v652_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)) - 1ULL), (int64 )v652_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)));
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v649_n);
                }
                #line 6247 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v655_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v649_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v655_f, _read_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3061)) - 1ULL)) - 1ULL)] = v655_f;
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 6276 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v649_unmapped;
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v649_n;
}
#line 6287 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._default_init */
static void  _DML_TM_register___default_init(test_t *_dev, init_val _init_val)
#line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6292 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _register __register UNUSED = DOWNCAST(_init_val, _register, init_val);
    #line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v659_mapped UNUSED  = _DML_TM_register___field_bits(__register);
        #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v659_mapped)) | ((VTABLE_PARAM(UPCAST(__register, _register, init_val), struct _init_val, init_val)) & (~(v659_mapped))), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3075)) - 1ULL);
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6309 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register.read_unmapped_bits */
static uint64 _DML_TM_register__read_unmapped_bits(test_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
#line 3078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bits);
}
#line 6316 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._base_read_register */
static uint64 _DML_TM_register___base_read_register(test_t *_dev, _register __register, uint64 enabled_bytes, void  *aux)
#line 3083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0ULL;
    #line 3088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v664_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v664_field_bits) == 0LL)
    #line 3091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bytes);
    #line 3093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v664_num_fields UNUSED  = 0LL;
    _read_field v664_fields[64LL] UNUSED ;
    #line 3094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v664_fields, 0, sizeof(_read_field [64LL]));
    uint64 v664_unmapped UNUSED  = 0LL;
    {
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v667__ret__out1 UNUSED  = 0LL;
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v664_num_fields = _DML_TM_register___get_read_fields(_dev, __register, v664_fields, &v667__ret__out1);
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v664_unmapped = v667__ret__out1;
        #line 6341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 3097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v664_default_access_bits UNUSED  = (v664_unmapped) & (v664_field_bits);
    uint64 v664_unmapped_bits UNUSED  = (v664_unmapped) & (~(v664_field_bits));
    uint64 v664_val UNUSED  = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v664_default_access_bits)) & (enabled_bytes);
    #line 3101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v664_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    {
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v668_f UNUSED  = (int32 )0LL;
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v668_f < (int64 )v664_num_fields; (int64 )(v668_f)++)
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v669_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v664_fields[(int64 )v668_f], _read_field, _lsb), struct __lsb, lsb);
            int v669_f_msb UNUSED  = (int )(((uint64 )v669_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v664_fields[(int64 )v668_f], _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v669_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v669_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v669_f_msb - (uint64 )v669_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3106)) - 1ULL);
            if (!((v669_f_enabled_bytes) == 0LL))
            {
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v664_val = DML_combine_bits(v664_val, DML_shlu((CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(v664_fields[(int64 )v668_f], _read_field, read_field), v669_f_enabled_bytes, aux)) & (v669_f_enabled_bytes), (uint64 )v669_f_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v669_f_msb - (uint64 )v669_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)) - 1ULL), (int64 )v669_f_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)));
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3114 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v664_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v664_val = (v664_val) | ((CALL_TRAIT_METHOD(_register, read_unmapped_bits, _dev, __register, (v664_unmapped_bits) & (enabled_bytes), aux)) & ((v664_unmapped_bits) & (enabled_bytes)));
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v664_val;
}
#line 6381 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register.read_register */
static uint64 _DML_TM_register__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3123 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6386 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _register __register UNUSED = DOWNCAST(_read_register, _register, read_register);
    #line 3124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_register___base_read_register(_dev, __register, enabled_bytes, aux);
}
#line 6391 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register.write_unmapped_bits */
static void  _DML_TM_register__write_unmapped_bits(test_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
#line 3129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v677_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bits) * 8ULL);
    #line 3134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v677_write_outside_fields UNUSED  = DML_shlu(((enabled_bits) & (value)) ^ ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (value)), (uint64 )v677_lsb);
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v677_write_outside_fields) == 0LL))
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v678_unmapped_msb UNUSED  = (int32 )-1LL;
        strbuf_t v678_ranges UNUSED ;
        #line 3140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v678_ranges, 0, sizeof(strbuf_t ));
        sb_init(&v678_ranges);
        #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v679_i UNUSED  = (int )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize);
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; -1LL <= (int64 )v679_i; (int64 )(v679_i)--)
            if (0LL <= (int64 )v679_i && (int64 )((uint8 )(((DML_shru(enabled_bits, (uint64 )v679_i)) & (1ULL)) & (1ULL))))
            {
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if ((int64 )v678_unmapped_msb < 0LL)
                {
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v678_unmapped_msb = v679_i;
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (0LL <= (int64 )v678_unmapped_msb)
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (!(((DML_shru(v677_write_outside_fields, (uint64 )v679_i + 1ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v678_unmapped_msb - ((uint64 )v679_i + 1ULL)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3150)) - 1ULL)) == 0LL))
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    char v684_written[65LL] UNUSED ;
                    #line 3151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v684_written, 0, sizeof(char [65LL]));
                    char v684_current[65LL] UNUSED ;
                    #line 3152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v684_current, 0, sizeof(char [65LL]));
                    {
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v685_bit UNUSED  = (int )((uint64 )v679_i + 1ULL);
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v685_bit <= (int64 )v678_unmapped_msb; (int64 )(v685_bit)++)
                        {
                            {
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v684_written[(int64 )(((uint64 )v685_bit - (uint64 )v679_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(value, (uint64 )v685_bit - (uint64 )v677_lsb)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            {
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v684_current[(int64 )(((uint64 )v685_bit - (uint64 )v679_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), (uint64 )v685_bit)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3159 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 3163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    sb_addfmt(&v678_ranges, "\012\011%d:%d (value written = 0b%s, previous value = 0b%s)", v678_unmapped_msb, (int )((uint64 )v679_i + 1ULL), v684_written, v684_current);
                    {
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v684_written[(int64 )((uint64 )v678_unmapped_msb - (uint64 )v679_i)] = (int8 )0LL;
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v684_current[(int64 )((uint64 )v678_unmapped_msb - (uint64 )v679_i)] = (int8 )0LL;
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                }
                {
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v678_unmapped_msb = (int32 )-1LL;
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__register).id), 1ULL, 1ULL, 5ULL);
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, 0LL, "Write outside fields in register %s, bitranges;%s", _DML_TM__qname___qname(_dev, UPCAST(__register, _register, _conf_attribute.object._qname)), sb_str(&v678_ranges));
            #line 6489 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
        }
        #line 3173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        sb_free(&v678_ranges);
    }
    return;
    #line 3175 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6497 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._base_write_register */
static void  _DML_TM_register___base_write_register(test_t *_dev, _register __register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3179 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v693_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v693_field_bits) == 0LL)
    #line 3181 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        {
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(enabled_bytes))) | ((value) & (enabled_bytes));
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        return;
    }
    int v693_num_fields UNUSED  = 0LL;
    _write_field v693_fields[64LL] UNUSED ;
    #line 3186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v693_fields, 0, sizeof(_write_field [64LL]));
    uint64 v693_unmapped UNUSED  = 0LL;
    {
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v696__ret__out1 UNUSED  = 0LL;
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v693_num_fields = _DML_TM_register___get_write_fields(_dev, __register, v693_fields, &v696__ret__out1);
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v693_unmapped = v696__ret__out1;
        #line 6525 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 3189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v693_default_write_bits UNUSED  = (v693_unmapped) & (v693_field_bits);
    uint64 v693_unmapped_bits UNUSED  = (v693_unmapped) & (~(v693_field_bits));
    if ((enabled_bytes) == 0LL)
    return;
    #line 3195 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v693_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    int v693_r_msb UNUSED  = (int )(_DML_M__enabled_bytes_to_size(_dev, enabled_bytes) * 8ULL - 1ULL);
    {
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v698_f UNUSED  = (int32 )0LL;
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v698_f < (int64 )v693_num_fields; (int64 )(v698_f)++)
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v699_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v693_fields[(int64 )v698_f], _write_field, _lsb), struct __lsb, lsb);
            int v699_f_msb UNUSED  = (int )(((uint64 )v699_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v693_fields[(int64 )v698_f], _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v699_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v699_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v699_f_msb - (uint64 )v699_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3201)) - 1ULL);
            if (!((v699_f_enabled_bytes) == 0LL))
            #line 3202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                uint64 v700_f_value UNUSED  = (DML_shru(value, (uint64 )v699_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v699_f_msb - (uint64 )v699_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3203)) - 1ULL);
                #line 3205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(v693_fields[(int64 )v698_f], _write_field, write_field), (v700_f_value) & (v699_f_enabled_bytes), v699_f_enabled_bytes, aux);
            }
        }
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~((v693_default_write_bits) & (enabled_bytes)))) | (((value) & (v693_default_write_bits)) & (enabled_bytes));
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v693_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_register, write_unmapped_bits, _dev, __register, (value) & (v693_unmapped_bits), (v693_unmapped_bits) & (enabled_bytes), aux);
    return;
    #line 3215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6569 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register.write_register */
static void  _DML_TM_register__write_register(test_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6574 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _register __register UNUSED = DOWNCAST(_write_register, _register, write_register);
    #line 3219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_register___base_write_register(_dev, __register, value, enabled_bytes, aux);
    return;
    #line 3220 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6581 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register.set_val */
static void  _DML_TM_register__set_val(test_t *_dev, set_val _set_val, uint64 value)
#line 3223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6586 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(value, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3224)) - 1ULL);
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3225 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6597 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register.get_val */
static uint64 _DML_TM_register__get_val(test_t *_dev, get_val _get_val)
#line 3226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6602 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3227)) - 1ULL);
}
#line 6607 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._default_get */
static uint64 _DML_TM_register___default_get(test_t *_dev, get_val _get_val)
#line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6612 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _get_field v710_fields[64LL] UNUSED ;
        #line 3231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v710_fields, 0, sizeof(_get_field [64LL]));
        int v710_num UNUSED  = 0LL;
        uint64 v710_unmapped UNUSED  = 0LL;
        {
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v711__ret__out1 UNUSED  = 0LL;
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v710_num = _DML_TM_register___get_get_fields(_dev, __register, v710_fields, &v711__ret__out1);
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v710_unmapped = v711__ret__out1;
            #line 6628 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
        }
        #line 3235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v710_val UNUSED  = (_DML_TM_register__get_val(_dev, UPCAST(__register, _register, get._get.get_val))) & (v710_unmapped);
        {
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v712_i UNUSED  = (int32 )0LL;
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v712_i < (int64 )v710_num; (int64 )(v712_i)++)
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v713_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v710_fields[(int64 )v712_i], _get_field, _lsb), struct __lsb, lsb);
                {
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v710_val = DML_combine_bits(v710_val, DML_shlu(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v710_fields[(int64 )v712_i], _get_field, get._get)), (uint64 )v713_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v713_lsb + (uint64 )VTABLE_PARAM(UPCAST(v710_fields[(int64 )v712_i], _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v713_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)) - 1ULL), (int64 )v713_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)));
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v710_val;
        #line 6650 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 3241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6654 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* register._default_set */
static void  _DML_TM_register___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6659 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _set_field v716_fields[64LL] UNUSED ;
        #line 3244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v716_fields, 0, sizeof(_set_field [64LL]));
        int v716_num UNUSED  = 0LL;
        uint64 v716_unmapped UNUSED  = 0LL;
        {
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v717__ret__out1 UNUSED  = 0LL;
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v716_num = _DML_TM_register___get_set_fields(_dev, __register, v716_fields, &v717__ret__out1);
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v716_unmapped = v717__ret__out1;
            #line 6675 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
        }
        #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(v716_unmapped))) | ((value) & (v716_unmapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3249)) - 1ULL);
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v719_i UNUSED  = (int32 )0LL;
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v719_i < (int64 )v716_num; (int64 )(v719_i)++)
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v720_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v716_fields[(int64 )v719_i], _set_field, _lsb), struct __lsb, lsb);
                CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v716_fields[(int64 )v719_i], _set_field, set._set), (DML_shru(value, (uint64 )v720_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v720_lsb + (uint64 )VTABLE_PARAM(UPCAST(v716_fields[(int64 )v719_i], _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v720_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3252)) - 1ULL));
            }
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6702 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* destroy._rec_destroy */
static void  _DML_TM_destroy___rec_destroy(test_t *_dev, destroy _destroy)
#line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_destroy, offsetof(struct _destroy, _each_destroy));
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__destroy[__each_in_expr.base_idx + _outer_idx];
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                destroy v723_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_destroy___rec_destroy(_dev, v723_obj);
                #line 6725 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(destroy, destroy, _dev, _destroy);
    return;
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6736 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* post_init._rec_post_init */
static void  _DML_TM_post_init___rec_post_init(test_t *_dev, post_init _post_init)
#line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_post_init, offsetof(struct _post_init, _each_post_init));
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__post_init[__each_in_expr.base_idx + _outer_idx];
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                post_init v726_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_post_init___rec_post_init(_dev, v726_obj);
                #line 6759 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(post_init, post_init, _dev, _post_init);
    return;
    #line 414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6770 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* field.get_val */
static uint64 _DML_TM_field__get_val(test_t *_dev, get_val _get_val)
#line 3332 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6775 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb))) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3333)) - 1ULL);
}
#line 6780 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* field.set_val */
static void  _DML_TM_field__set_val(test_t *_dev, set_val _set_val, uint64 val)
#line 3336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6785 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)) = DML_combine_bits(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), DML_shlu(val, (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)));
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6796 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* field._default_get */
static uint64 _DML_TM_field___default_get(test_t *_dev, get_val _get_val)
#line 3340 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6801 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_field__get_val(_dev, UPCAST(_field, field, _get.get_val));
}
#line 6806 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* field._default_set */
static void  _DML_TM_field___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6811 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3344 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), value);
    return;
    #line 3345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6818 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* field._default_init */
static void  _DML_TM_field___default_init(test_t *_dev, init_val _init_val)
#line 3347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6823 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    field _field UNUSED = DOWNCAST(_init_val, field, init_val);
    #line 3348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), VTABLE_PARAM(UPCAST(_field, field, init_val), struct _init_val, init_val));
    return;
    #line 3349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6830 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _reg_write_as_field.write_register */
static void  _DML_TM__reg_write_as_field__write_register(test_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
#line 3619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6835 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _reg_write_as_field __reg_write_as_field UNUSED = DOWNCAST(_write_register, _reg_write_as_field, _register.write_register);
    #line 3620 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bytes) == 0LL))
    CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(__reg_write_as_field, _reg_write_as_field, write_field), (val) & (enabled_bytes), enabled_bytes, aux);
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6844 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _reg_read_as_field.read_register */
static uint64 _DML_TM__reg_read_as_field__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3610 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6849 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _reg_read_as_field __reg_read_as_field UNUSED = DOWNCAST(_read_register, _reg_read_as_field, _register.read_register);
    #line 3611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bytes) == 0LL ? 0ULL : (CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(__reg_read_as_field, _reg_read_as_field, read_field), enabled_bytes, aux)) & (enabled_bytes);
    #line 3613 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6855 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* power_on_reset.power_on_reset */
static void  _DML_TM_power_on_reset__power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 180 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(power_on_reset, _default_power_on_reset, _dev, _power_on_reset);
    return;
    #line 182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6864 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* power_on_reset._default_power_on_reset */
static void  _DML_TM_power_on_reset___default_power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 183 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, _power_on_reset);
    return;
    #line 185 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6873 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* power_on_reset.power_on_reset_subobjs */
static void  _DML_TM_power_on_reset__power_on_reset_subobjs(test_t *_dev, power_on_reset _power_on_reset)
#line 186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_power_on_reset, offsetof(struct _power_on_reset, _each_power_on_reset));
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__power_on_reset[__each_in_expr.base_idx + _outer_idx];
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                power_on_reset v750_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(power_on_reset, power_on_reset, _dev, v750_obj);
                #line 6896 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6906 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _init_val_power_on_reset._default_power_on_reset */
static void  _DML_TM__init_val_power_on_reset___default_power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6911 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _init_val_power_on_reset __init_val_power_on_reset UNUSED = DOWNCAST(_power_on_reset, _init_val_power_on_reset, power_on_reset);
    #line 194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, power_on_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, init_val.init));
    return;
    #line 196 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6919 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* hard_reset.hard_reset */
static void  _DML_TM_hard_reset__hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 221 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(_hard_reset, _default_hard_reset, _dev, __hard_reset);
    return;
    #line 223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6928 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* hard_reset._default_hard_reset */
static void  _DML_TM_hard_reset___default_hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, __hard_reset);
    return;
    #line 226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6937 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* hard_reset.hard_reset_subobjs */
static void  _DML_TM_hard_reset__hard_reset_subobjs(test_t *_dev, _hard_reset __hard_reset)
#line 227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__hard_reset, offsetof(struct __hard_reset, _each_hard_reset));
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__hard_reset[__each_in_expr.base_idx + _outer_idx];
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                _hard_reset v759_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, v759_obj);
                #line 6960 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6970 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _init_val_hard_reset._default_hard_reset */
static void  _DML_TM__init_val_hard_reset___default_hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6975 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _init_val_hard_reset __init_val_hard_reset UNUSED = DOWNCAST(__hard_reset, _init_val_hard_reset, _hard_reset);
    #line 235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, _hard_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, init_val.init));
    return;
    #line 237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6983 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* soft_reset.soft_reset */
static void  _DML_TM_soft_reset__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 280 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(_soft_reset, _default_soft_reset, _dev, __soft_reset);
    return;
    #line 282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6992 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* soft_reset._default_soft_reset */
static void  _DML_TM_soft_reset___default_soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, __soft_reset);
    return;
    #line 285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7001 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* soft_reset.soft_reset_subobjs */
static void  _DML_TM_soft_reset__soft_reset_subobjs(test_t *_dev, _soft_reset __soft_reset)
#line 286 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__soft_reset, offsetof(struct __soft_reset, _each_soft_reset));
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__soft_reset[__each_in_expr.base_idx + _outer_idx];
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                _soft_reset v768_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, v768_obj);
                #line 7024 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 289 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 289 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7034 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _init_val_soft_reset._default_soft_reset */
static void  _DML_TM__init_val_soft_reset___default_soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7039 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _init_val_soft_reset __init_val_soft_reset UNUSED = DOWNCAST(__soft_reset, _init_val_soft_reset, _soft_reset);
    #line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, _soft_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, init_val.init));
    return;
    #line 296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7047 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* soft_reset_val.soft_reset */
static void  _DML_TM_soft_reset_val__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7052 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    soft_reset_val _soft_reset_val UNUSED = DOWNCAST(__soft_reset, soft_reset_val, _soft_reset);
    #line 366 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(_soft_reset_val, soft_reset_val, _soft_reset));
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_soft_reset_val, soft_reset_val, set_val), VTABLE_PARAM(_soft_reset_val, struct _soft_reset_val, soft_reset_val));
    return;
    #line 368 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7060 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* write_only.read_field */
static uint64 _DML_TM_write_only__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7065 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    write_only _write_only UNUSED = DOWNCAST(_read_field, write_only, read_field);
    #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_write_only).id), 2ULL, 1ULL, 2ULL);
        #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from write-only register %s (returning 0).", _DML_TM__qname___qname(_dev, UPCAST(_write_only, write_only, _qname)));
        #line 7073 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0ULL;
}
#line 7078 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _simple_write._simple_write */
static void  _DML_TM__simple_write___simple_write(test_t *_dev, _simple_write __simple_write, uint64 value, uint64 enabled_bits)
#line 891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v776_patched UNUSED  = (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__simple_write, _simple_write, get_val))) & (~(enabled_bits));
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(__simple_write, _simple_write, set_val), (v776_patched) | ((value) & (enabled_bits)));
    return;
    #line 894 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7088 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* write_1_clears.write_field */
static void  _DML_TM_write_1_clears__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7093 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    write_1_clears _write_1_clears UNUSED = DOWNCAST(_write_field, write_1_clears, write_field);
    #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_clears, write_1_clears, _simple_write), ~(value), (enabled_bits) & (value));
    return;
    #line 493 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7100 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* clear_on_read.read_field */
static uint64 _DML_TM_clear_on_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7105 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    clear_on_read _clear_on_read UNUSED = DOWNCAST(_read_field, clear_on_read, read_field);
    #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        uint64 v780_value UNUSED  = CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_clear_on_read, clear_on_read, get_val));
        CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_clear_on_read, clear_on_read, set_val), 0ULL);
        return (v780_value) & (enabled_bits);
        #line 7112 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 513 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7116 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* write_1_only.write_field */
static void  _DML_TM_write_1_only__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 534 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7121 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    write_1_only _write_1_only UNUSED = DOWNCAST(_write_field, write_1_only, write_field);
    #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_only, write_1_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_1_only, write_1_only, _simple_write.get_val))) | (value), enabled_bits);
    return;
    #line 536 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7128 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* write_0_only.write_field */
static void  _DML_TM_write_0_only__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7133 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    write_0_only _write_0_only UNUSED = DOWNCAST(_write_field, write_0_only, write_field);
    #line 558 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_0_only, write_0_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_0_only, write_0_only, _simple_write.get_val))) & (value), enabled_bits);
    return;
    #line 559 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7140 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* no_reset.power_on_reset */
static void  _DML_TM_no_reset__power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7145 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    no_reset _no_reset UNUSED = DOWNCAST(_power_on_reset, no_reset, power_on_reset);
    #line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7151 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* no_reset.hard_reset */
static void  _DML_TM_no_reset__hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    no_reset _no_reset UNUSED = DOWNCAST(__hard_reset, no_reset, _hard_reset);
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* no_reset.soft_reset */
static void  _DML_TM_no_reset__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7167 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    no_reset _no_reset UNUSED = DOWNCAST(__soft_reset, no_reset, _soft_reset);
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7173 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* constant.write_field */
static void  _DML_TM_constant__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 643 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7178 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    constant _constant UNUSED = DOWNCAST(_write_field, constant, write_field);
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val))) & (enabled_bits))))
    #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_constant).id), 3ULL, 1ULL, 2ULL);
        #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to constant %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_constant, constant, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val)));
        #line 7188 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7194 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* reserved.write_field */
static void  _DML_TM_reserved__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7199 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    reserved _reserved UNUSED = DOWNCAST(_write_field, reserved, write_field);
    #line 763 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (!(*(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *))) && (VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val))) & (enabled_bits)))))
    {
        SIM_LOG_SPEC_VIOLATION(2LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to reserved %s %s (value written = %#llx, contents = %#llx), will not warn again.", VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_reserved, reserved, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val)));
        #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        {
            #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            *(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *)) = 1;
            #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
    }
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_reserved, reserved, _simple_write), val, enabled_bits);
    return;
    #line 773 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7216 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _log_unimpl_read.read_field */
static uint64 _DML_TM__log_unimpl_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 777 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7221 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _log_unimpl_read __log_unimpl_read UNUSED = DOWNCAST(_read_field, _log_unimpl_read, read_field);
    #line 778 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_read, _log_unimpl_read, _reg_or_field), struct __reg_or_field, is_register))
    {
        #line 779 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_read).id), 4ULL, 1ULL, 3ULL);
        #line 779 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_read, _log_unimpl_read, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val)));
        #line 7230 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val))) & (enabled_bits);
}
#line 7235 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _log_unimpl_write.write_field */
static void  _DML_TM__log_unimpl_write__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 788 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7240 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _log_unimpl_write __log_unimpl_write UNUSED = DOWNCAST(_write_field, _log_unimpl_write, write_field);
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val))) & (enabled_bits))))
    #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_write).id), 5ULL, 1ULL, 3ULL);
        #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val)));
        #line 7250 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 796 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write), val, enabled_bits);
    return;
    #line 797 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7257 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* silent_unimpl.write_field */
static void  _DML_TM_silent_unimpl__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7262 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_write_field, silent_unimpl, write_field);
    #line 927 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits))))
    #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 6ULL, 2ULL, 3ULL);
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
        #line 7272 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 934 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write), val, enabled_bits);
    return;
    #line 935 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7279 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* silent_unimpl.read_field */
static uint64 _DML_TM_silent_unimpl__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 936 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7284 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_read_field, silent_unimpl, read_field);
    #line 937 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register))
    {
        #line 938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 7ULL, 2ULL, 3ULL);
        #line 938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
        #line 7293 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 942 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits);
}
#line 7298 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* undocumented.write_field */
static void  _DML_TM_undocumented__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7303 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    undocumented _undocumented UNUSED = DOWNCAST(_write_field, undocumented, write_field);
    #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 8ULL, 1ULL, 2ULL);
        #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to poorly or non-documented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
        #line 7311 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_undocumented, undocumented, _simple_write), val, enabled_bits);
    return;
    #line 973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7318 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* undocumented.read_field */
static uint64 _DML_TM_undocumented__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 974 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    undocumented _undocumented UNUSED = DOWNCAST(_read_field, undocumented, read_field);
    #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 9ULL, 1ULL, 2ULL);
        #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Read from poorly or non-documented %s %s (contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
        #line 7331 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val))) & (enabled_bits);
}
#line 7336 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* sticky.soft_reset */
static void  _DML_TM_sticky__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    sticky _sticky UNUSED = DOWNCAST(__soft_reset, sticky, _soft_reset);
    #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7347 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* miss_pattern_bank.unmapped_read */
static bool _DML_TM_miss_pattern_bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7352 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        uint64 v818_tmp0 UNUSED ;
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        {
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint64 v819__ret__out0 UNUSED  = 0LL;
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, UPCAST(_miss_pattern_bank, miss_pattern_bank, bank), offset, bits, &v819__ret__out0))
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            return 1;
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            v818_tmp0 = v819__ret__out0;
            #line 7367 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
        }
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        *_out0 = v818_tmp0;
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 0;
        #line 7373 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 1203 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7377 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* miss_pattern_bank.unmapped_get */
static bool _DML_TM_miss_pattern_bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7382 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    *_out0 = (uint64 )VTABLE_PARAM(_miss_pattern_bank, struct _miss_pattern_bank, miss_pattern) * 0x101010101010101ULL;
    #line 1206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
}
#line 7389 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* miss_pattern_bank.unmapped_write */
static bool _DML_TM_miss_pattern_bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 1209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 7394 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
    #line 1210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7400 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bank_obj.bank_obj */
static conf_object_t *_DML_TM_bank_obj__bank_obj(test_t *_dev, bank_obj _bank_obj)
#line 1219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 1221 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return _DML_TM_bank___bank_obj(_dev, UPCAST(_bank_obj, bank_obj, bank));
}
#line 7408 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* connect.validate */
static bool _DML_TM_connect__validate(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 7415 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* connect.set_attribute */
static set_error_t _DML_TM_connect__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7420 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        conf_object_t *v830_obj UNUSED  = NULL;
        char const *v830_port UNUSED  = NULL;
        #line 1384 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_object(value))
        {
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v830_obj = SIM_attr_object(value);
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_list(value))
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v830_obj = SIM_attr_object(SIM_attr_list_item(value, (uint32 )0ULL));
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v830_port = SIM_attr_string(SIM_attr_list_item(value, (uint32 )1ULL));
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v830_obj == *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) && (*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL ? v830_port == NULL : !(v830_port == NULL) && (int64 )strcmp(v830_port, *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))) == 0LL))
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(v830_obj == NULL))
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            bool v835_valid UNUSED  = 1;
            {
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _num = _list.num / __each_in_expr.array_size;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _start = _num * __each_in_expr.array_idx;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        _interface v836_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                        if (VTABLE_PARAM(v836_iface, struct __interface, _required))
                        {
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            if (SIM_c_get_port_interface(v830_obj, VTABLE_PARAM(UPCAST(v836_iface, _interface, object.name), struct _name, name), v830_port) == NULL)
                            {
                                if (!(v830_port == NULL))
                                #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("Interface '%s' not found for port '%s' in object '%s'", VTABLE_PARAM(UPCAST(v836_iface, _interface, object.name), struct _name, name), v830_port, SIM_object_name(v830_obj));
                                else
                                #line 1413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("The %s object does not implement the required %s interface", SIM_object_name(v830_obj), VTABLE_PARAM(UPCAST(v836_iface, _interface, object.name), struct _name, name));
                                {
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                    v835_valid = 0;
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                }
                            }
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 7494 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
                    }
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!v835_valid)
            return (int32 )2LL;
            char const *v835_old_port UNUSED  = *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **));
            {
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v830_port;
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            bool v835_ok UNUSED  = CALL_TRAIT_METHOD(_connect, validate, _dev, __connect, v830_obj);
            {
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v835_old_port;
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            if (!v835_ok)
            return (int32 )3LL;
            #line 1427 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1430 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
        MM_FREE((void  *)*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
        {
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = !(v830_port == NULL) ? MM_STRDUP(v830_port) : NULL;
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        CALL_TRAIT_METHOD(_connect, set, _dev, __connect, v830_obj);
        return (int32 )0LL;
        #line 7530 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 1436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7534 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* connect.set */
static void  _DML_TM_connect__set(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) = obj;
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    {
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _interface v848_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *(VTABLE_SESSION(_dev, v848_iface, struct __interface, val, void const  **)) = obj == NULL ? NULL : SIM_c_get_port_interface(obj, VTABLE_PARAM(UPCAST(v848_iface, _interface, object.name), struct _name, name), *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 7566 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7576 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* connect.get_attribute */
static attr_value_t _DML_TM_connect__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 1446 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7581 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1447 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
    return SIM_make_attr_list((uint32 )2ULL, SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **))), SIM_make_attr_string(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))));
    #line 1450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    return SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)));
}
#line 7590 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* map_target.read */
static bool _DML_TM_map_target__read(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 *_out0)
#line 1282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    if (8LL < (size))
    #line 1283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.read: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1286 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 1;
    }
    uint8 v855_val[size] UNUSED ;
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v855_val, 0, sizeof(uint8 [size]));
    atom_t v855_atoms[4LL] UNUSED  = {ATOM_data(v855_val), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v855_t UNUSED ;
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v855_t, 0, sizeof(transaction_t ));
    {
        #line 1296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v855_t.atoms = v855_atoms;
        #line 1296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v855_t, addr)) == 0x401LL))
    return 1;
    *_out0 = SIM_get_transaction_value_le(&v855_t);
    #line 1299 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
}
#line 7621 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* map_target.read_bytes */
static bool _DML_TM_map_target__read_bytes(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 *bytes)
#line 1308 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    atom_t v859_atoms[4LL] UNUSED  = {ATOM_data(bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1315 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v859_t UNUSED ;
    #line 1315 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v859_t, 0, sizeof(transaction_t ));
    {
        #line 1316 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v859_t.atoms = v859_atoms;
        #line 1316 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v859_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1319 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7641 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* map_target.write */
static bool _DML_TM_map_target__write(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 value)
#line 1328 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    if (8LL < (size))
    #line 1329 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.write: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1332 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 1;
    }
    uint8 v862_buf[size] UNUSED ;
    #line 1334 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v862_buf, 0, sizeof(uint8 [size]));
    atom_t v862_atoms[5LL] UNUSED  = {ATOM_data(v862_buf), ATOM_size((uint32 )size), ATOM_flags(Sim_Transaction_Write), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v862_t UNUSED ;
    #line 1342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v862_t, 0, sizeof(transaction_t ));
    {
        #line 1343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v862_t.atoms = v862_atoms;
        #line 1343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    SIM_set_transaction_value_le(&v862_t, value);
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v862_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7672 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* map_target.write_bytes */
static bool _DML_TM_map_target__write_bytes(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 const *bytes)
#line 1356 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    atom_t v866_atoms[5LL] UNUSED  = {ATOM_flags(Sim_Transaction_Write), ATOM_data((uint8 *)bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1364 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v866_t UNUSED ;
    #line 1364 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v866_t, 0, sizeof(transaction_t ));
    {
        #line 1365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v866_t.atoms = v866_atoms;
        #line 1365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v866_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1368 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 7692 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* attribute.set_attribute */
static set_error_t _DML_TM_attribute__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 907 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7697 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (CALL_TRAIT_METHOD(attribute, set, _dev, _attribute, value))
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto throw7;
    return (int32 )0LL;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    throw7:;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )3LL;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7710 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* attribute.get_attribute */
static attr_value_t _DML_TM_attribute__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7715 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(attribute, get, _dev, _attribute);
}
#line 7720 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bool_attr.init */
static void  _DML_TM_bool_attr__init(test_t *_dev, init _init)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7725 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_init, bool_attr, init);
    #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = VTABLE_PARAM(_bool_attr, struct _bool_attr, init_val);
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7736 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bool_attr.get */
static attr_value_t _DML_TM_bool_attr__get(test_t *_dev, attribute _attribute)
#line 1214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7741 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_boolean(*(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)));
}
#line 7746 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* bool_attr.set */
static bool _DML_TM_bool_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7751 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = SIM_attr_boolean(val);
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7762 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* uint64_attr.init */
static void  _DML_TM_uint64_attr__init(test_t *_dev, init _init)
#line 1227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7767 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_init, uint64_attr, init);
    #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = VTABLE_PARAM(_uint64_attr, struct _uint64_attr, init_val);
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7778 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* uint64_attr.get */
static attr_value_t _DML_TM_uint64_attr__get(test_t *_dev, attribute _attribute)
#line 1230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7783 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(*(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)));
}
#line 7788 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* uint64_attr.set */
static bool _DML_TM_uint64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1233 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7793 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(val))
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("negative integer value: %lld", SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = (uint64 )SIM_attr_integer(val);
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7811 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* int64_attr.init */
static void  _DML_TM_int64_attr__init(test_t *_dev, init _init)
#line 1248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7816 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_init, int64_attr, init);
    #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = VTABLE_PARAM(_int64_attr, struct _int64_attr, init_val);
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7827 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* int64_attr.get */
static attr_value_t _DML_TM_int64_attr__get(test_t *_dev, attribute _attribute)
#line 1251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7832 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_int64(*(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)));
}
#line 7837 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* int64_attr.set */
static bool _DML_TM_int64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7842 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_int64(val))
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1257 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("integer value too large: %llu", (uint64 )SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = SIM_attr_integer(val);
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1261 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7860 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* double_attr.init */
static void  _DML_TM_double_attr__init(test_t *_dev, init _init)
#line 1269 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7865 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    double_attr _double_attr UNUSED = DOWNCAST(_init, double_attr, init);
    #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = VTABLE_PARAM(_double_attr, struct _double_attr, init_val);
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7876 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* double_attr.get */
static attr_value_t _DML_TM_double_attr__get(test_t *_dev, attribute _attribute)
#line 1272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7881 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_floating(*(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)));
}
#line 7886 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* double_attr.set */
static bool _DML_TM_double_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1275 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7891 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = SIM_attr_floating(val);
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7902 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* read_only_attr.set */
static bool _DML_TM_read_only_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7907 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    read_only_attr _read_only_attr UNUSED = DOWNCAST(_attribute, read_only_attr, pseudo_attr.attribute);
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1288, 0);
}
#line 7912 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* write_only_attr.get */
static attr_value_t _DML_TM_write_only_attr__get(test_t *_dev, attribute _attribute)
#line 1294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7917 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    write_only_attr _write_only_attr UNUSED = DOWNCAST(_attribute, write_only_attr, pseudo_attr.attribute);
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1295, 0);
}
#line 7922 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* read.read_field */
static uint64 _DML_TM_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 3654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7927 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    __read ___read UNUSED = DOWNCAST(_read_field, __read, read_field);
    #line 3655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bits) == 0LL ? 0ULL : (CALL_TRAIT_METHOD0(__read, read, _dev, ___read)) & (enabled_bits);
}
#line 7932 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* read.read */
static uint64 _DML_TM_read__read(test_t *_dev, __read ___read)
#line 3658 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___read, __read, _get));
}
#line 7939 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* write.write_field */
static void  _DML_TM_write__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 3685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7944 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    __write ___write UNUSED = DOWNCAST(_write_field, __write, write_field);
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bits) == 0LL))
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v921_patched UNUSED  = (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___write, __write, _get))) & (~(enabled_bits));
        CALL_TRAIT_METHOD(__write, write, _dev, ___write, (v921_patched) | ((val) & (enabled_bits)));
    }
    return;
    #line 3690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7956 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* write.write */
static void  _DML_TM_write__write(test_t *_dev, __write ___write, uint64 val)
#line 3692 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(___write, __write, _set), val);
    return;
    #line 3694 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7965 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _time_event._post */
static void  _DML_TM__time_event___post(test_t *_dev, _time_event __time_event, double when, void  *data)
#line 3944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v925_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v925_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3949 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_time(v925_clk, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, when, data);
    return;
    #line 3951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7979 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _time_event._next */
static double _DML_TM__time_event___next(test_t *_dev, _time_event __time_event, void  *data)
#line 3952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return SIM_event_find_next_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7987 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _cycle_event._post */
static void  _DML_TM__cycle_event___post(test_t *_dev, _cycle_event __cycle_event, uint64 when, void  *data)
#line 3959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v929_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v929_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_cycle(v929_clk, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, (int64 )when, data);
    return;
    #line 3966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8001 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _cycle_event._next */
static uint64 _DML_TM__cycle_event___next(test_t *_dev, _cycle_event __cycle_event, void  *data)
#line 3967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (uint64 )SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8009 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _simple_event._describe_event */
static char *_DML_TM__simple_event___describe_event(test_t *_dev, event _event, void  *data)
#line 3978 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8014 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname))));
}
#line 8019 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _simple_event._get_event_info */
static attr_value_t _DML_TM__simple_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 3981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8024 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(data == NULL))
    #line 3984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: non-NULL event data", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
}
#line 8033 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _simple_event._set_event_info */
static void  *_DML_TM__simple_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 3988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8038 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: strange event info", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return NULL;
}
#line 8046 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _simple_event._callback */
static void  _DML_TM__simple_event___callback(test_t *_dev, event _event, void  *data)
#line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8051 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(_simple_event, event, _dev, __simple_event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8059 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _simple_event._destroy */
static void  _DML_TM__simple_event___destroy(test_t *_dev, event _event, void  *data)
#line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8064 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8070 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _simple_event.posted */
static bool _DML_TM__simple_event__posted(test_t *_dev, _simple_event __simple_event)
#line 3997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    #line 4000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8078 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _simple_event.remove */
static void  _DML_TM__simple_event__remove(test_t *_dev, _simple_event __simple_event)
#line 4002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    return;
    #line 4005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8088 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* simple_time_event.post */
static void  _DML_TM_simple_time_event__post(test_t *_dev, simple_time_event _simple_time_event, double when)
#line 4009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), when, NULL);
    return;
    #line 4011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8097 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* simple_time_event.next */
static double _DML_TM_simple_time_event__next(test_t *_dev, simple_time_event _simple_time_event)
#line 4012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), NULL);
}
#line 8104 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* simple_cycle_event.post */
static void  _DML_TM_simple_cycle_event__post(test_t *_dev, simple_cycle_event _simple_cycle_event, cycles_t when)
#line 4018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), (uint64 )when, NULL);
    return;
    #line 4020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8113 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* simple_cycle_event.next */
static cycles_t _DML_TM_simple_cycle_event__next(test_t *_dev, simple_cycle_event _simple_cycle_event)
#line 4021 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), NULL));
}
#line 8120 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _custom_event._callback */
static void  _DML_TM__custom_event___callback(test_t *_dev, event _event, void  *data)
#line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8125 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, event, _dev, __custom_event, data);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8133 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _custom_event._describe_event */
static char *_DML_TM__custom_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8138 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__custom_event, _custom_event, _event.event.object._qname))));
}
#line 8143 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _custom_event._get_event_info */
static attr_value_t _DML_TM__custom_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8148 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, get_event_info, _dev, __custom_event, data);
}
#line 8153 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _custom_event._set_event_info */
static void  *_DML_TM__custom_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8158 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, set_event_info, _dev, __custom_event, info);
}
#line 8163 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _custom_event._destroy */
static void  _DML_TM__custom_event___destroy(test_t *_dev, event _event, void  *data)
#line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8168 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, destroy, _dev, __custom_event, data);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8176 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* custom_time_event.post */
static void  _DML_TM_custom_time_event__post(test_t *_dev, custom_time_event _custom_time_event, double when, void  *data)
#line 4065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_custom_time_event, custom_time_event, _time_event), when, data);
    return;
    #line 4067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8185 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* custom_cycle_event.post */
static void  _DML_TM_custom_cycle_event__post(test_t *_dev, custom_cycle_event _custom_cycle_event, cycles_t when, void  *data)
#line 4071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_custom_cycle_event, custom_cycle_event, _cycle_event), (uint64 )when, data);
    return;
    #line 4073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8194 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _uint64_event._callback */
static void  _DML_TM__uint64_event___callback(test_t *_dev, event _event, void  *user)
#line 4078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8199 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_uint64_event, event, _dev, __uint64_event, (uint64 )((uintptr_t )((uint64 )user)));
    return;
    #line 4080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8206 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _uint64_event._describe_event */
static char *_DML_TM__uint64_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4081 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8211 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_describe_uint64_event(!(VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__uint64_event, _uint64_event, _event.event.object._qname))), (uint64 )((uintptr_t )((uint64 )data)));
    #line 4084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8217 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _uint64_event._get_event_info */
static attr_value_t _DML_TM__uint64_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8222 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64((uint64 )((uintptr_t )((uint64 )data)));
}
#line 8227 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _uint64_event._set_event_info */
static void  *_DML_TM__uint64_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8232 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(info))
    #line 4091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "negative integer in event info: %lld", (uint64 )SIM_attr_integer(info));
    #line 4093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, (uint64 )SIM_attr_integer(info));
}
#line 8241 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _uint64_event._destroy */
static void  _DML_TM__uint64_event___destroy(test_t *_dev, event _event, void  *data)
#line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8246 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _uint64_event._int_to_voidp */
static void  *_DML_TM__uint64_event___int_to_voidp(test_t *_dev, _uint64_event __uint64_event, uint64 val)
#line 4097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 4099, (uint64 )sizeof(uintptr_t ) == (uint64 )sizeof(uint64 ));
    return (void  *)((uintptr_t )val);
}
#line 8261 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _uint64_event.posted */
static bool _DML_TM__uint64_event__posted(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    #line 4107 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8269 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _uint64_event.remove */
static void  _DML_TM__uint64_event__remove(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4109 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    return;
    #line 4112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8279 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* uint64_time_event.post */
static void  _DML_TM_uint64_time_event__post(test_t *_dev, uint64_time_event _uint64_time_event, double when, uint64 data)
#line 4118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
    return;
    #line 4120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8288 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* uint64_time_event.next */
static double _DML_TM_uint64_time_event__next(test_t *_dev, uint64_time_event _uint64_time_event, uint64 data)
#line 4121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
}
#line 8295 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* uint64_cycle_event.post */
static void  _DML_TM_uint64_cycle_event__post(test_t *_dev, uint64_cycle_event _uint64_cycle_event, cycles_t when, uint64 data)
#line 4127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), (uint64 )when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data));
    return;
    #line 4129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8304 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* uint64_cycle_event.next */
static cycles_t _DML_TM_uint64_cycle_event__next(test_t *_dev, uint64_cycle_event _uint64_cycle_event, uint64 data)
#line 4130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data)));
}
#line 8311 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
/* _enabled_bytes_to_offset */
static uint64 _DML_M__enabled_bytes_to_offset(test_t *_dev, uint64 enabled_bytes)
#line 1684 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1002_offset UNUSED  = (int32 )0LL;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1002_offset <= 8LL; (int64 )++(v1002_offset))
        if (!(((DML_shru(enabled_bytes, (uint64 )v1002_offset * 8ULL)) & (255ULL)) == 0LL))
        return (uint64 )v1002_offset;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1690, 0);
}
#line 8328 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* _mask */
static uint64 _DML_M__mask(test_t *_dev, uint64 size)
#line 1659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 8LL <= (size) ? 0xffffffffffffffffULL : (DML_shlu(1ULL, (size) * 8ULL)) - 1ULL;
}
#line 8336 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* _enabled_bytes_to_size */
static uint64 _DML_M__enabled_bytes_to_size(test_t *_dev, uint64 enabled_bytes)
#line 1673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1007_size UNUSED  = (int32 )8LL;
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; 0LL < (int64 )v1007_size; (int64 )--(v1007_size))
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(((enabled_bytes) & (0xff00000000000000ULL)) == 0LL))
            return (uint64 )v1007_size;
            #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                enabled_bytes = DML_shlu(enabled_bytes, 8ULL);
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1680 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1680, 0);
}
#line 8363 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.io_memory_access */
static bool _DML_M_function_io_memory_bank__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2759 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->function_io_memory_bank._obj, 0LL, "call to io_memory_access in transaction-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})}), bank, object._qname)));
    #line 2762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 8373 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.io_memory_access */
static bool _DML_M_f__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2759 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->f._obj, 0LL, "call to io_memory_access in transaction-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)));
    #line 2762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 8383 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.read */
static bool _DML_M_f__read(test_t *_dev, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
#line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\lib\\T_io_memory.dml", 171, (address) == 0x100LL);
    *_out0 = 255ULL;
    #line 172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    return 0;
}
#line 8394 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.transaction_access */
static exception_type_t _DML_M_e__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    return _DML_TM_bank__transaction_access(_dev, ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})}), t, offset, (void  *)0x4d2LL);
}
#line 8402 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.io_memory_access */
static bool _DML_M_e__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2759 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->e._obj, 0LL, "call to io_memory_access in transaction-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})}), bank, object._qname)));
    #line 2762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 8412 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.set */
static void  _DML_M_e__set(test_t *_dev, uint64 offset_, uint64 size_, uint64 value_)
#line 130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    #line 132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static0_offset = offset_;
        #line 132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    #line 134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static1_size = size_;
        #line 134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static2_value = value_;
        #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    return;
    #line 137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
}
#line 8439 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.write */
static bool _DML_M_e__write(test_t *_dev, uint64 offset_, uint64 value_, uint64 enabled_bytes, void  *aux_)
#line 151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    #line 153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static3_offset = offset_;
        #line 153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    #line 155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static4_value = value_;
        #line 155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    #line 157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static5_mask = enabled_bytes;
        #line 157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    #line 159 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 159 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static6_aux = (uint64 )((uintptr_t )((uint64 )aux_));
        #line 159 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    if ((_dev->static3_offset) == 13LL)
    return 1;
    return 0;
    #line 162 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
}
#line 8474 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.get */
static bool _DML_M_e__get(test_t *_dev, uint64 offset_, uint64 size_, uint64 *_out0)
#line 121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    #line 123 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 123 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static7_offset = offset_;
        #line 123 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    #line 125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static8_size = size_;
        #line 125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    if ((_dev->static7_offset) == 13LL)
    return 1;
    *_out0 = 0x1267ULL;
    #line 128 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    return 0;
}
#line 8498 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.read */
static bool _DML_M_e__read(test_t *_dev, uint64 offset_, uint64 enabled_bytes, void  *aux_, uint64 *_out0)
#line 139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    #line 141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static9_offset = offset_;
        #line 141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    #line 143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static10_mask = enabled_bytes;
        #line 143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    #line 145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    {
        #line 145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
        _dev->static11_aux = (uint64 )((uintptr_t )((uint64 )aux_));
        #line 145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    }
    if ((_dev->static9_offset) == 13LL)
    return 1;
    *_out0 = 0x1267ULL;
    #line 148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    return 0;
}
#line 8528 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].transaction_access */
static exception_type_t _DML_M_d__transaction_access(test_t *_dev, uint32 _idx0, uint32 _idx1, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->d._obj[_idx0][_idx1], 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 8538 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].read */
static bool _DML_M_d__read(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
#line 110 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    *_out0 = 16ULL * (uint64 )(_idx0) + (uint64 )(_idx1);
    #line 111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    return 0;
}
#line 8548 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.transaction_access */
static exception_type_t _DML_M_c__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->c._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 8558 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.read */
static bool _DML_M_c__read(test_t *_dev, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
#line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    *_out0 = 204ULL;
    #line 103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    return 0;
}
#line 8568 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.transaction_access */
static exception_type_t _DML_M_b__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->b._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 8578 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.read */
static bool _DML_M_b__read(test_t *_dev, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
#line 94 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    *_out0 = 187ULL;
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    return 0;
}
#line 8588 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.io_memory_access */
static bool _DML_M_ab__function_io_memory_bank__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2759 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->ab.function_io_memory_bank._obj, 0LL, "call to io_memory_access in transaction-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})}), bank, object._qname)));
    #line 2762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 8598 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.transaction_access */
static exception_type_t _DML_M_ab__cc__b__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->ab.cc.b._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 8608 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.read */
static bool _DML_M_ab__cc__b__read(test_t *_dev, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
#line 76 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    *_out0 = 204ULL;
    #line 77 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    return 0;
}
#line 8618 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.transaction_access */
static exception_type_t _DML_M_ab__b__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->ab.b._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 8628 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.read */
static bool _DML_M_ab__b__read(test_t *_dev, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
#line 53 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    *_out0 = 171ULL;
    #line 54 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    return 0;
}
#line 8638 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.io_memory_access */
static bool _DML_M_ab___group__function_io_memory_bank__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2759 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->ab._group.function_io_memory_bank._obj, 0LL, "call to io_memory_access in transaction-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})}), bank, object._qname)));
    #line 2762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 8648 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.transaction_access */
static exception_type_t _DML_M_a__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->a._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 8658 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.read */
static bool _DML_M_a__read(test_t *_dev, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
#line 41 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
{
    *_out0 = 170ULL;
    #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_io_memory.dml"
    return 0;
}
#line 8668 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* destroy */
static void  _DML_M_destroy(test_t *_dev)
#line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8678 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* post_init */
static void  _DML_M_post_init(test_t *_dev)
#line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8688 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* init */
static void  _DML_M_init(test_t *_dev)
#line 670 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 670 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 670 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8698 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* io_memory.operation */
static exception_type_t _DML_M_io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v1050_offset UNUSED  = (map_info.start) - (map_info.base);
    {
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__dev, 6, 0, 1};
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                function_mapped_bank v1051_b UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (SIM_port_object_parent(_DML_TM_bank___bank_obj(_dev, UPCAST(v1051_b, function_mapped_bank, bank))) == (&_dev->obj) && (int64 )VTABLE_PARAM(v1051_b, struct _function_mapped_bank, function) == (int64 )map_info.function)
                #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                {
                    if (!VTABLE_PARAM(UPCAST(v1051_b, function_mapped_bank, bank), struct _bank, use_io_memory))
                    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    {
                        map_target_t *v1054_mt UNUSED  = SIM_new_map_target(_DML_TM_bank___bank_obj(_dev, UPCAST(v1051_b, function_mapped_bank, bank)), NULL, NULL);
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        if (!(!(v1054_mt == NULL)))
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        {
                            exception_type_t v1055__exc UNUSED  = SIM_clear_exception();
                            SIM_LOG_ERROR(&_dev->obj, 0LL, "failed to create map target for %s: %s", SIM_object_name(_DML_TM_bank___bank_obj(_dev, UPCAST(v1051_b, function_mapped_bank, bank))), SIM_last_error());
                            #line 1145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                            return (int32 )0x407LL;
                        }
                        #line 1150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        uint64 v1054_before UNUSED  = SIM_get_mem_op_physical_address(mem_op);
                        #line 1152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, (v1054_before) + (v1050_offset));
                        exception_type_t v1054_ret UNUSED  = VT_map_target_access(v1054_mt, mem_op);
                        #line 1155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1054_before);
                        SIM_free_map_target(v1054_mt);
                        return v1054_ret;
                    }
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1051_b, function_mapped_bank, bank), mem_op, SIM_get_mem_op_physical_address(mem_op) + (v1050_offset), NULL))
                    #line 1163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    return (int32 )0x401LL;
                    else
                    return (int32 )0x407LL;
                    #line 1167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                }
                #line 8755 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (int32 )0x407LL;
}
#line 8766 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_port.io_memory.operation */
static exception_type_t _DML_M_function_io_memory_port__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v1058_offset UNUSED  = (map_info.start) - (map_info.base);
    {
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__dev, 6, 0, 1};
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                function_mapped_bank v1059_b UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (SIM_port_object_parent(_DML_TM_bank___bank_obj(_dev, UPCAST(v1059_b, function_mapped_bank, bank))) == (&_dev->obj) && (int64 )VTABLE_PARAM(v1059_b, struct _function_mapped_bank, function) == (int64 )map_info.function)
                #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                {
                    if (!VTABLE_PARAM(UPCAST(v1059_b, function_mapped_bank, bank), struct _bank, use_io_memory))
                    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    {
                        map_target_t *v1062_mt UNUSED  = SIM_new_map_target(_DML_TM_bank___bank_obj(_dev, UPCAST(v1059_b, function_mapped_bank, bank)), NULL, NULL);
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        if (!(!(v1062_mt == NULL)))
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        {
                            exception_type_t v1063__exc UNUSED  = SIM_clear_exception();
                            SIM_LOG_ERROR(_dev->function_io_memory_port._obj, 0LL, "failed to create map target for %s: %s", SIM_object_name(_DML_TM_bank___bank_obj(_dev, UPCAST(v1059_b, function_mapped_bank, bank))), SIM_last_error());
                            #line 1145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                            return (int32 )0x407LL;
                        }
                        #line 1150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        uint64 v1062_before UNUSED  = SIM_get_mem_op_physical_address(mem_op);
                        #line 1152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, (v1062_before) + (v1058_offset));
                        exception_type_t v1062_ret UNUSED  = VT_map_target_access(v1062_mt, mem_op);
                        #line 1155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1062_before);
                        SIM_free_map_target(v1062_mt);
                        return v1062_ret;
                    }
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1059_b, function_mapped_bank, bank), mem_op, SIM_get_mem_op_physical_address(mem_op) + (v1058_offset), NULL))
                    #line 1163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    return (int32 )0x401LL;
                    else
                    return (int32 )0x407LL;
                    #line 1167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                }
                #line 8823 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    SIM_LOG_ERROR(_dev->function_io_memory_port._obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (int32 )0x407LL;
}
#line 8834 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.transaction.issue */
static exception_type_t _DML_M_function_io_memory_bank__transaction__issue(test_t *_dev, transaction_t *transaction, uint64 addr)
#line 1654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return CALL_TRAIT_METHOD(bank, transaction_access, _dev, ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})}), transaction, addr, NULL);
}
#line 8842 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.register_view_read_only.is_read_only */
static bool _DML_M_function_io_memory_bank__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1068_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1068_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1070__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1070__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})}), reg, &v1070__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw8;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1068_r = v1070__ret__out0;
        #line 8863 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw8:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1068_r, struct __register, _is_read_only);
}
#line 8872 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.register_view_catalog.register_offsets */
static attr_value_t _DML_M_function_io_memory_bank__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1072_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1072_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1073__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1072_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})}), &v1073__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1072_table_size = v1073__ret__out1;
        #line 8889 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1072_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1072_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1074_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1074_i, v1072_table_size); (int64 )(v1074_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1072_ret, (uint32 )v1074_i, SIM_make_attr_uint64(VTABLE_PARAM(v1072_table[(int64 )v1074_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1072_ret;
}
#line 8905 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.register_view_catalog.register_names */
static attr_value_t _DML_M_function_io_memory_bank__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1076_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1076_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1077__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1076_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})}), &v1077__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1076_table_size = v1077__ret__out1;
        #line 8922 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1076_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1076_table_size);
    size_t v1076_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1078_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1078_i, v1076_table_size); (int64 )(v1078_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1076_ret, (uint32 )v1078_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1076_table[(int64 )v1078_i], _register, _conf_attribute.object._qname))) + (uint64 )v1076_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1076_ret;
}
#line 8939 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.register_view.set_register_value */
static void  _DML_M_function_io_memory_bank__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1080_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1080_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1082__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1082__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})}), reg, &v1082__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw9;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1080_r = v1082__ret__out0;
        #line 8960 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw9:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1080_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8971 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.register_view.register_info */
static attr_value_t _DML_M_function_io_memory_bank__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1084_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1084_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1086__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1086__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})}), reg, &v1086__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw10;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1084_r = v1086__ret__out0;
        #line 8992 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw10:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1084_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1084_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1084_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1084_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1088_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1089_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1088_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1084_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1088_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1088_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1088_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1088_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1088_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1084_fields, v1084_idx, v1089_elem);
                    (int64 )(v1084_idx)++;
                }
                #line 9026 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1084_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1084_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1084_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1084_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1084_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1084_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1084_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1084_r, struct __register, offset)), v1084_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1084_ret;
}
#line 9044 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.register_view.number_of_registers */
static uint32 _DML_M_function_io_memory_bank__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})}));
}
#line 9052 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.register_view.get_register_value */
static uint64 _DML_M_function_io_memory_bank__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1093_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1093_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1095__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1095__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})}), reg, &v1095__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw11;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1093_r = v1095__ret__out0;
        #line 9073 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw11:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1093_r, _register, get._get));
}
#line 9082 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.register_view.description */
static char const *_DML_M_function_io_memory_bank__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 9091 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.register_view.big_endian_bitorder */
static bool _DML_M_function_io_memory_bank__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 9099 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.io_memory.operation */
static exception_type_t _DML_M_function_io_memory_bank__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v1100_offset UNUSED  = (map_info.start) - (map_info.base);
    {
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__dev, 6, 0, 1};
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                function_mapped_bank v1101_b UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (SIM_port_object_parent(_DML_TM_bank___bank_obj(_dev, UPCAST(v1101_b, function_mapped_bank, bank))) == (&_dev->obj) && (int64 )VTABLE_PARAM(v1101_b, struct _function_mapped_bank, function) == (int64 )map_info.function)
                #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                {
                    if (!VTABLE_PARAM(UPCAST(v1101_b, function_mapped_bank, bank), struct _bank, use_io_memory))
                    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    {
                        map_target_t *v1104_mt UNUSED  = SIM_new_map_target(_DML_TM_bank___bank_obj(_dev, UPCAST(v1101_b, function_mapped_bank, bank)), NULL, NULL);
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        if (!(!(v1104_mt == NULL)))
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        {
                            exception_type_t v1105__exc UNUSED  = SIM_clear_exception();
                            SIM_LOG_ERROR(_dev->function_io_memory_bank._obj, 0LL, "failed to create map target for %s: %s", SIM_object_name(_DML_TM_bank___bank_obj(_dev, UPCAST(v1101_b, function_mapped_bank, bank))), SIM_last_error());
                            #line 1145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                            return (int32 )0x407LL;
                        }
                        #line 1150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        uint64 v1104_before UNUSED  = SIM_get_mem_op_physical_address(mem_op);
                        #line 1152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, (v1104_before) + (v1100_offset));
                        exception_type_t v1104_ret UNUSED  = VT_map_target_access(v1104_mt, mem_op);
                        #line 1155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1104_before);
                        SIM_free_map_target(v1104_mt);
                        return v1104_ret;
                    }
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1101_b, function_mapped_bank, bank), mem_op, SIM_get_mem_op_physical_address(mem_op) + (v1100_offset), NULL))
                    #line 1163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    return (int32 )0x401LL;
                    else
                    return (int32 )0x407LL;
                    #line 1167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                }
                #line 9156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    SIM_LOG_ERROR(_dev->function_io_memory_bank._obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (int32 )0x407LL;
}
#line 9167 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.instrumentation_order.move_before */
static bool _DML_M_function_io_memory_bank__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->function_io_memory_bank._connections);
}
#line 9175 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.instrumentation_order.get_connections */
static attr_value_t _DML_M_function_io_memory_bank__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->function_io_memory_bank._connections);
}
#line 9183 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})})), connection, &_dev->function_io_memory_bank._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9194 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->function_io_memory_bank._connections, &_dev->function_io_memory_bank._before_read_callbacks, &_dev->function_io_memory_bank._after_read_callbacks, &_dev->function_io_memory_bank._before_write_callbacks, &_dev->function_io_memory_bank._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9205 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->function_io_memory_bank._connections, &_dev->function_io_memory_bank._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9214 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->function_io_memory_bank._connections, &_dev->function_io_memory_bank._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9223 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->function_io_memory_bank._connections, &_dev->function_io_memory_bank._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9232 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_function_io_memory_bank__bank), ((_identity_t) {.id = 89, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->function_io_memory_bank._connections, &_dev->function_io_memory_bank._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9241 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->function_io_memory_bank._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9251 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* function_io_memory_bank.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->function_io_memory_bank._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9261 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.transaction.issue */
static exception_type_t _DML_M_f__transaction__issue(test_t *_dev, transaction_t *transaction, uint64 addr)
#line 1654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return CALL_TRAIT_METHOD(bank, transaction_access, _dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank), transaction, addr, NULL);
}
#line 9269 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.register_view_read_only.is_read_only */
static bool _DML_M_f__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1120_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1120_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1122__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1122__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1122__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw12;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1120_r = v1122__ret__out0;
        #line 9290 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw12:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1120_r, struct __register, _is_read_only);
}
#line 9299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.register_view_catalog.register_offsets */
static attr_value_t _DML_M_f__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1124_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1124_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1125__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1124_table = _DML_TM_bank___reginfo_table(UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank), &v1125__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1124_table_size = v1125__ret__out1;
        #line 9316 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1124_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1124_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1126_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1126_i, v1124_table_size); (int64 )(v1126_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1124_ret, (uint32 )v1126_i, SIM_make_attr_uint64(VTABLE_PARAM(v1124_table[(int64 )v1126_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1124_ret;
}
#line 9332 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.register_view_catalog.register_names */
static attr_value_t _DML_M_f__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1128_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1128_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1129__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1128_table = _DML_TM_bank___reginfo_table(UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank), &v1129__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1128_table_size = v1129__ret__out1;
        #line 9349 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1128_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1128_table_size);
    size_t v1128_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1130_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1130_i, v1128_table_size); (int64 )(v1130_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1128_ret, (uint32 )v1130_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1128_table[(int64 )v1130_i], _register, _conf_attribute.object._qname))) + (uint64 )v1128_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1128_ret;
}
#line 9366 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.register_view.set_register_value */
static void  _DML_M_f__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1132_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1132_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1134__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1134__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1134__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw13;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1132_r = v1134__ret__out0;
        #line 9387 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw13:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1132_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9398 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.register_view.register_info */
static attr_value_t _DML_M_f__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1136_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1136_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1138__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1138__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1138__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw14;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1136_r = v1138__ret__out0;
        #line 9419 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw14:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1136_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1136_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1136_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1136_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1140_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1141_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1140_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1136_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1140_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1140_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1140_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1140_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1140_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1136_fields, v1136_idx, v1141_elem);
                    (int64 )(v1136_idx)++;
                }
                #line 9453 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1136_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1136_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1136_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1136_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1136_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1136_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1136_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1136_r, struct __register, offset)), v1136_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1136_ret;
}
#line 9471 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.register_view.number_of_registers */
static uint32 _DML_M_f__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank));
}
#line 9479 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.register_view.get_register_value */
static uint64 _DML_M_f__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1145_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1145_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1147__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1147__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1147__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw15;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1145_r = v1147__ret__out0;
        #line 9500 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw15:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1145_r, _register, get._get));
}
#line 9509 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.register_view.description */
static char const *_DML_M_f__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 9518 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.register_view.big_endian_bitorder */
static bool _DML_M_f__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 9526 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.instrumentation_order.move_before */
static bool _DML_M_f__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->f._connections);
}
#line 9534 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.instrumentation_order.get_connections */
static attr_value_t _DML_M_f__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->f._connections);
}
#line 9542 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_f__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank)), connection, &_dev->f._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9553 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_f__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->f._connections, &_dev->f._before_read_callbacks, &_dev->f._after_read_callbacks, &_dev->f._before_write_callbacks, &_dev->f._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9564 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_f__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_write, user_data, &_dev->f._connections, &_dev->f._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9573 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_f__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_read, user_data, &_dev->f._connections, &_dev->f._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9582 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_f__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_write, user_data, &_dev->f._connections, &_dev->f._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9591 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_f__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_f__function_mapped_bank), ((_identity_t) {.id = 81, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_read, user_data, &_dev->f._connections, &_dev->f._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9600 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_f__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->f._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9610 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* f.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_f__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->f._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9620 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.transaction.issue */
static exception_type_t _DML_M_e__transaction__issue(test_t *_dev, transaction_t *transaction, uint64 addr)
#line 1654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M_e__transaction_access(_dev, transaction, addr, NULL);
}
#line 9628 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.register_view_read_only.is_read_only */
static bool _DML_M_e__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1164_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1164_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1166__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1166__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})}), reg, &v1166__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw16;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1164_r = v1166__ret__out0;
        #line 9649 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw16:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1164_r, struct __register, _is_read_only);
}
#line 9658 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.register_view_catalog.register_offsets */
static attr_value_t _DML_M_e__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1168_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1168_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1169__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1168_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})}), &v1169__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1168_table_size = v1169__ret__out1;
        #line 9675 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1168_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1168_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1170_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1170_i, v1168_table_size); (int64 )(v1170_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1168_ret, (uint32 )v1170_i, SIM_make_attr_uint64(VTABLE_PARAM(v1168_table[(int64 )v1170_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1168_ret;
}
#line 9691 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.register_view_catalog.register_names */
static attr_value_t _DML_M_e__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1172_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1172_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1173__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1172_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})}), &v1173__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1172_table_size = v1173__ret__out1;
        #line 9708 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1172_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1172_table_size);
    size_t v1172_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1174_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1174_i, v1172_table_size); (int64 )(v1174_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1172_ret, (uint32 )v1174_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1172_table[(int64 )v1174_i], _register, _conf_attribute.object._qname))) + (uint64 )v1172_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1172_ret;
}
#line 9725 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.register_view.set_register_value */
static void  _DML_M_e__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1176_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1176_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1178__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1178__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})}), reg, &v1178__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw17;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1176_r = v1178__ret__out0;
        #line 9746 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw17:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1176_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9757 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.register_view.register_info */
static attr_value_t _DML_M_e__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1180_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1180_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1182__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1182__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})}), reg, &v1182__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw18;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1180_r = v1182__ret__out0;
        #line 9778 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw18:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1180_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1180_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1180_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1180_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1184_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1185_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1184_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1180_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1184_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1184_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1184_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1184_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1184_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1180_fields, v1180_idx, v1185_elem);
                    (int64 )(v1180_idx)++;
                }
                #line 9812 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1180_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1180_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1180_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1180_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1180_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1180_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1180_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1180_r, struct __register, offset)), v1180_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1180_ret;
}
#line 9830 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.register_view.number_of_registers */
static uint32 _DML_M_e__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})}));
}
#line 9838 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.register_view.get_register_value */
static uint64 _DML_M_e__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1189_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1189_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1191__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1191__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})}), reg, &v1191__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw19;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1189_r = v1191__ret__out0;
        #line 9859 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw19:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1189_r, _register, get._get));
}
#line 9868 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.register_view.description */
static char const *_DML_M_e__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 9877 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.register_view.big_endian_bitorder */
static bool _DML_M_e__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 9885 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.instrumentation_order.move_before */
static bool _DML_M_e__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->e._connections);
}
#line 9893 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.instrumentation_order.get_connections */
static attr_value_t _DML_M_e__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->e._connections);
}
#line 9901 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_e__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})})), connection, &_dev->e._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9912 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_e__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->e._connections, &_dev->e._before_read_callbacks, &_dev->e._after_read_callbacks, &_dev->e._before_write_callbacks, &_dev->e._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9923 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_e__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->e._connections, &_dev->e._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9932 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_e__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->e._connections, &_dev->e._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9941 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_e__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->e._connections, &_dev->e._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9950 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_e__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_e__bank), ((_identity_t) {.id = 74, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->e._connections, &_dev->e._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9959 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_e__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->e._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9969 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* e.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_e__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->e._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9979 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].register_view_read_only.is_read_only */
static bool _DML_M_d__register_view_read_only__is_read_only(test_t *_dev, uint32 _idx0, uint32 _idx1, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1206_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1206_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1208__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1208__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank), reg, &v1208__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw20;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1206_r = v1208__ret__out0;
        #line 10000 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw20:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1206_r, struct __register, _is_read_only);
}
#line 10009 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].register_view_catalog.register_offsets */
static attr_value_t _DML_M_d__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1210_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1210_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1211__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1210_table = _DML_TM_bank___reginfo_table(UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank), &v1211__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1210_table_size = v1211__ret__out1;
        #line 10026 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1210_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1210_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1212_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1212_i, v1210_table_size); (int64 )(v1212_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1210_ret, (uint32 )v1212_i, SIM_make_attr_uint64(VTABLE_PARAM(v1210_table[(int64 )v1212_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1210_ret;
}
#line 10042 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].register_view_catalog.register_names */
static attr_value_t _DML_M_d__register_view_catalog__register_names(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1214_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1214_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1215__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1214_table = _DML_TM_bank___reginfo_table(UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank), &v1215__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1214_table_size = v1215__ret__out1;
        #line 10059 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1214_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1214_table_size);
    size_t v1214_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1216_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1216_i, v1214_table_size); (int64 )(v1216_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1214_ret, (uint32 )v1216_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1214_table[(int64 )v1216_i], _register, _conf_attribute.object._qname))) + (uint64 )v1214_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1214_ret;
}
#line 10076 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].register_view.set_register_value */
static void  _DML_M_d__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 _idx1, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1218_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1218_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1220__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1220__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank), reg, &v1220__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw21;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1218_r = v1220__ret__out0;
        #line 10097 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw21:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1218_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10108 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].register_view.register_info */
static attr_value_t _DML_M_d__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 _idx1, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1222_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1222_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1224__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1224__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank), reg, &v1224__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw22;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1222_r = v1224__ret__out0;
        #line 10129 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw22:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1222_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1222_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1222_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1222_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1226_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1227_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1226_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1222_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1226_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1226_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1226_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1226_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1226_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1222_fields, v1222_idx, v1227_elem);
                    (int64 )(v1222_idx)++;
                }
                #line 10163 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1222_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1222_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1222_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1222_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1222_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1222_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1222_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1222_r, struct __register, offset)), v1222_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1222_ret;
}
#line 10181 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].register_view.number_of_registers */
static uint32 _DML_M_d__register_view__number_of_registers(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank));
}
#line 10189 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].register_view.get_register_value */
static uint64 _DML_M_d__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 _idx1, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1231_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1231_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1233__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1233__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank), reg, &v1233__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw23;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1231_r = v1233__ret__out0;
        #line 10210 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw23:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1231_r, _register, get._get));
}
#line 10219 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].register_view.description */
static char const *_DML_M_d__register_view__description(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 10228 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].register_view.big_endian_bitorder */
static bool _DML_M_d__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 10236 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].io_memory.operation */
static exception_type_t _DML_M_d__io_memory__operation(test_t *_dev, uint32 _idx0, uint32 _idx1, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10249 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].instrumentation_order.move_before */
static bool _DML_M_d__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, uint32 _idx1, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->d._connections[_idx0][_idx1]);
}
#line 10257 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].instrumentation_order.get_connections */
static attr_value_t _DML_M_d__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->d._connections[_idx0][_idx1]);
}
#line 10265 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_d__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, uint32 _idx1, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank)), connection, &_dev->d._connections[_idx0][_idx1]);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10276 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_d__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, uint32 _idx1, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->d._connections[_idx0][_idx1], &_dev->d._before_read_callbacks[_idx0][_idx1], &_dev->d._after_read_callbacks[_idx0][_idx1], &_dev->d._before_write_callbacks[_idx0][_idx1], &_dev->d._after_write_callbacks[_idx0][_idx1]);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10287 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_d__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, uint32 _idx1, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank)), connection, offset, size, before_write, user_data, &_dev->d._connections[_idx0][_idx1], &_dev->d._before_write_callbacks[_idx0][_idx1]);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10296 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_d__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, uint32 _idx1, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank)), connection, offset, size, before_read, user_data, &_dev->d._connections[_idx0][_idx1], &_dev->d._before_read_callbacks[_idx0][_idx1]);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10305 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_d__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, uint32 _idx1, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank)), connection, offset, size, after_write, user_data, &_dev->d._connections[_idx0][_idx1], &_dev->d._after_write_callbacks[_idx0][_idx1]);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10314 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_d__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, uint32 _idx1, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(({uint32 __indices[] = {_idx0, _idx1}; ((function_mapped_bank) {(&_tr_d__function_mapped_bank), ((_identity_t) {.id = 67, .encoded_index = (__indices[0]) * 2 + (__indices[1])})});}), function_mapped_bank, bank)), connection, offset, size, after_read, user_data, &_dev->d._connections[_idx0][_idx1], &_dev->d._after_read_callbacks[_idx0][_idx1]);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_d__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, uint32 _idx1, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->d._connections[_idx0][_idx1]);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10333 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* d[i][j].bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_d__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, uint32 _idx1, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->d._connections[_idx0][_idx1]);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10343 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.register_view_read_only.is_read_only */
static bool _DML_M_c__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1251_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1251_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1253__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1253__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1253__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw24;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1251_r = v1253__ret__out0;
        #line 10364 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw24:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1251_r, struct __register, _is_read_only);
}
#line 10373 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.register_view_catalog.register_offsets */
static attr_value_t _DML_M_c__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1255_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1255_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1256__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1255_table = _DML_TM_bank___reginfo_table(UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank), &v1256__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1255_table_size = v1256__ret__out1;
        #line 10390 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1255_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1255_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1257_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1257_i, v1255_table_size); (int64 )(v1257_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1255_ret, (uint32 )v1257_i, SIM_make_attr_uint64(VTABLE_PARAM(v1255_table[(int64 )v1257_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1255_ret;
}
#line 10406 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.register_view_catalog.register_names */
static attr_value_t _DML_M_c__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1259_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1259_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1260__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1259_table = _DML_TM_bank___reginfo_table(UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank), &v1260__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1259_table_size = v1260__ret__out1;
        #line 10423 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1259_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1259_table_size);
    size_t v1259_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1261_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1261_i, v1259_table_size); (int64 )(v1261_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1259_ret, (uint32 )v1261_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1259_table[(int64 )v1261_i], _register, _conf_attribute.object._qname))) + (uint64 )v1259_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1259_ret;
}
#line 10440 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.register_view.set_register_value */
static void  _DML_M_c__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1263_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1263_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1265__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1265__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1265__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw25;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1263_r = v1265__ret__out0;
        #line 10461 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw25:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1263_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10472 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.register_view.register_info */
static attr_value_t _DML_M_c__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1267_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1267_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1269__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1269__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1269__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw26;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1267_r = v1269__ret__out0;
        #line 10493 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw26:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1267_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1267_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1267_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1267_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1271_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1272_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1271_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1267_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1271_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1271_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1271_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1271_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1271_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1267_fields, v1267_idx, v1272_elem);
                    (int64 )(v1267_idx)++;
                }
                #line 10527 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1267_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1267_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1267_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1267_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1267_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1267_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1267_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1267_r, struct __register, offset)), v1267_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1267_ret;
}
#line 10545 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.register_view.number_of_registers */
static uint32 _DML_M_c__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank));
}
#line 10553 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.register_view.get_register_value */
static uint64 _DML_M_c__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1276_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1276_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1278__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1278__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1278__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw27;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1276_r = v1278__ret__out0;
        #line 10574 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw27:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1276_r, _register, get._get));
}
#line 10583 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.register_view.description */
static char const *_DML_M_c__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 10592 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.register_view.big_endian_bitorder */
static bool _DML_M_c__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 10600 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.io_memory.operation */
static exception_type_t _DML_M_c__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10613 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.instrumentation_order.move_before */
static bool _DML_M_c__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->c._connections);
}
#line 10621 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.instrumentation_order.get_connections */
static attr_value_t _DML_M_c__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->c._connections);
}
#line 10629 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_c__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank)), connection, &_dev->c._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10640 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_c__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->c._connections, &_dev->c._before_read_callbacks, &_dev->c._after_read_callbacks, &_dev->c._before_write_callbacks, &_dev->c._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10651 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_c__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_write, user_data, &_dev->c._connections, &_dev->c._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10660 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_c__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_read, user_data, &_dev->c._connections, &_dev->c._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10669 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_c__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_write, user_data, &_dev->c._connections, &_dev->c._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10678 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_c__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_c__function_mapped_bank), ((_identity_t) {.id = 60, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_read, user_data, &_dev->c._connections, &_dev->c._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10687 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_c__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->c._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10697 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* c.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_c__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->c._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10707 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* bare.io_memory.operation */
static exception_type_t _DML_M_bare__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10720 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.register_view_read_only.is_read_only */
static bool _DML_M_b__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1299_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1299_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1301__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1301__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1301__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw28;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1299_r = v1301__ret__out0;
        #line 10741 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw28:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1299_r, struct __register, _is_read_only);
}
#line 10750 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.register_view_catalog.register_offsets */
static attr_value_t _DML_M_b__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1303_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1303_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1304__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1303_table = _DML_TM_bank___reginfo_table(UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank), &v1304__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1303_table_size = v1304__ret__out1;
        #line 10767 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1303_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1303_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1305_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1305_i, v1303_table_size); (int64 )(v1305_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1303_ret, (uint32 )v1305_i, SIM_make_attr_uint64(VTABLE_PARAM(v1303_table[(int64 )v1305_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1303_ret;
}
#line 10783 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.register_view_catalog.register_names */
static attr_value_t _DML_M_b__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1307_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1307_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1308__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1307_table = _DML_TM_bank___reginfo_table(UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank), &v1308__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1307_table_size = v1308__ret__out1;
        #line 10800 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1307_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1307_table_size);
    size_t v1307_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1309_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1309_i, v1307_table_size); (int64 )(v1309_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1307_ret, (uint32 )v1309_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1307_table[(int64 )v1309_i], _register, _conf_attribute.object._qname))) + (uint64 )v1307_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1307_ret;
}
#line 10817 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.register_view.set_register_value */
static void  _DML_M_b__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1311_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1311_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1313__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1313__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1313__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw29;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1311_r = v1313__ret__out0;
        #line 10838 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw29:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1311_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10849 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.register_view.register_info */
static attr_value_t _DML_M_b__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1315_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1315_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1317__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1317__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1317__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw30;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1315_r = v1317__ret__out0;
        #line 10870 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw30:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1315_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1315_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1315_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1315_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1319_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1320_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1319_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1315_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1319_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1319_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1319_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1319_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1319_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1315_fields, v1315_idx, v1320_elem);
                    (int64 )(v1315_idx)++;
                }
                #line 10904 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1315_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1315_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1315_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1315_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1315_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1315_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1315_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1315_r, struct __register, offset)), v1315_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1315_ret;
}
#line 10922 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.register_view.number_of_registers */
static uint32 _DML_M_b__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank));
}
#line 10930 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.register_view.get_register_value */
static uint64 _DML_M_b__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1324_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1324_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1326__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1326__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1326__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw31;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1324_r = v1326__ret__out0;
        #line 10951 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw31:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1324_r, _register, get._get));
}
#line 10960 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.register_view.description */
static char const *_DML_M_b__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 10969 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.register_view.big_endian_bitorder */
static bool _DML_M_b__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 10977 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.io_memory.operation */
static exception_type_t _DML_M_b__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10990 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.instrumentation_order.move_before */
static bool _DML_M_b__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->b._connections);
}
#line 10998 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.instrumentation_order.get_connections */
static attr_value_t _DML_M_b__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->b._connections);
}
#line 11006 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank)), connection, &_dev->b._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11017 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_b__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b._connections, &_dev->b._before_read_callbacks, &_dev->b._after_read_callbacks, &_dev->b._before_write_callbacks, &_dev->b._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11028 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_b__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_write, user_data, &_dev->b._connections, &_dev->b._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11037 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_b__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_read, user_data, &_dev->b._connections, &_dev->b._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11046 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_b__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_write, user_data, &_dev->b._connections, &_dev->b._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11055 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_b__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_b__function_mapped_bank), ((_identity_t) {.id = 51, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_read, user_data, &_dev->b._connections, &_dev->b._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11064 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11074 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* b.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11084 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.io_memory.operation */
static exception_type_t _DML_M_ab__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v1344_offset UNUSED  = (map_info.start) - (map_info.base);
    {
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__ab, 2, 0, 1};
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                function_mapped_bank v1345_b UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (SIM_port_object_parent(_DML_TM_bank___bank_obj(_dev, UPCAST(v1345_b, function_mapped_bank, bank))) == (_DML_TM_subdevice___port_obj(_dev, ((subdevice) {(&_tr_ab__subdevice), ((_identity_t) {.id = 44, .encoded_index = 0})}))) && (int64 )VTABLE_PARAM(v1345_b, struct _function_mapped_bank, function) == (int64 )map_info.function)
                #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                {
                    if (!VTABLE_PARAM(UPCAST(v1345_b, function_mapped_bank, bank), struct _bank, use_io_memory))
                    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    {
                        map_target_t *v1348_mt UNUSED  = SIM_new_map_target(_DML_TM_bank___bank_obj(_dev, UPCAST(v1345_b, function_mapped_bank, bank)), NULL, NULL);
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        if (!(!(v1348_mt == NULL)))
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        {
                            exception_type_t v1349__exc UNUSED  = SIM_clear_exception();
                            SIM_LOG_ERROR(_dev->ab._obj, 0LL, "failed to create map target for %s: %s", SIM_object_name(_DML_TM_bank___bank_obj(_dev, UPCAST(v1345_b, function_mapped_bank, bank))), SIM_last_error());
                            #line 1145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                            return (int32 )0x407LL;
                        }
                        #line 1150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        uint64 v1348_before UNUSED  = SIM_get_mem_op_physical_address(mem_op);
                        #line 1152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, (v1348_before) + (v1344_offset));
                        exception_type_t v1348_ret UNUSED  = VT_map_target_access(v1348_mt, mem_op);
                        #line 1155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1348_before);
                        SIM_free_map_target(v1348_mt);
                        return v1348_ret;
                    }
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1345_b, function_mapped_bank, bank), mem_op, SIM_get_mem_op_physical_address(mem_op) + (v1344_offset), NULL))
                    #line 1163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    return (int32 )0x401LL;
                    else
                    return (int32 )0x407LL;
                    #line 1167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                }
                #line 11141 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    SIM_LOG_ERROR(_dev->ab._obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (int32 )0x407LL;
}
#line 11152 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_port.io_memory.operation */
static exception_type_t _DML_M_ab__function_io_memory_port__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v1352_offset UNUSED  = (map_info.start) - (map_info.base);
    {
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__ab, 2, 0, 1};
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                function_mapped_bank v1353_b UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (SIM_port_object_parent(_DML_TM_bank___bank_obj(_dev, UPCAST(v1353_b, function_mapped_bank, bank))) == (_DML_TM_subdevice___port_obj(_dev, ((subdevice) {(&_tr_ab__subdevice), ((_identity_t) {.id = 44, .encoded_index = 0})}))) && (int64 )VTABLE_PARAM(v1353_b, struct _function_mapped_bank, function) == (int64 )map_info.function)
                #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                {
                    if (!VTABLE_PARAM(UPCAST(v1353_b, function_mapped_bank, bank), struct _bank, use_io_memory))
                    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    {
                        map_target_t *v1356_mt UNUSED  = SIM_new_map_target(_DML_TM_bank___bank_obj(_dev, UPCAST(v1353_b, function_mapped_bank, bank)), NULL, NULL);
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        if (!(!(v1356_mt == NULL)))
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        {
                            exception_type_t v1357__exc UNUSED  = SIM_clear_exception();
                            SIM_LOG_ERROR(_dev->ab.function_io_memory_port._obj, 0LL, "failed to create map target for %s: %s", SIM_object_name(_DML_TM_bank___bank_obj(_dev, UPCAST(v1353_b, function_mapped_bank, bank))), SIM_last_error());
                            #line 1145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                            return (int32 )0x407LL;
                        }
                        #line 1150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        uint64 v1356_before UNUSED  = SIM_get_mem_op_physical_address(mem_op);
                        #line 1152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, (v1356_before) + (v1352_offset));
                        exception_type_t v1356_ret UNUSED  = VT_map_target_access(v1356_mt, mem_op);
                        #line 1155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1356_before);
                        SIM_free_map_target(v1356_mt);
                        return v1356_ret;
                    }
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1353_b, function_mapped_bank, bank), mem_op, SIM_get_mem_op_physical_address(mem_op) + (v1352_offset), NULL))
                    #line 1163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    return (int32 )0x401LL;
                    else
                    return (int32 )0x407LL;
                    #line 1167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                }
                #line 11209 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    SIM_LOG_ERROR(_dev->ab.function_io_memory_port._obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (int32 )0x407LL;
}
#line 11220 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.transaction.issue */
static exception_type_t _DML_M_ab__function_io_memory_bank__transaction__issue(test_t *_dev, transaction_t *transaction, uint64 addr)
#line 1654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return CALL_TRAIT_METHOD(bank, transaction_access, _dev, ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})}), transaction, addr, NULL);
}
#line 11228 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.register_view_read_only.is_read_only */
static bool _DML_M_ab__function_io_memory_bank__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1362_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1362_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1364__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1364__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})}), reg, &v1364__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw32;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1362_r = v1364__ret__out0;
        #line 11249 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw32:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1362_r, struct __register, _is_read_only);
}
#line 11258 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.register_view_catalog.register_offsets */
static attr_value_t _DML_M_ab__function_io_memory_bank__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1366_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1366_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1367__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1366_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})}), &v1367__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1366_table_size = v1367__ret__out1;
        #line 11275 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1366_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1366_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1368_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1368_i, v1366_table_size); (int64 )(v1368_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1366_ret, (uint32 )v1368_i, SIM_make_attr_uint64(VTABLE_PARAM(v1366_table[(int64 )v1368_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1366_ret;
}
#line 11291 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.register_view_catalog.register_names */
static attr_value_t _DML_M_ab__function_io_memory_bank__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1370_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1370_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1371__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1370_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})}), &v1371__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1370_table_size = v1371__ret__out1;
        #line 11308 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1370_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1370_table_size);
    size_t v1370_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1372_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1372_i, v1370_table_size); (int64 )(v1372_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1370_ret, (uint32 )v1372_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1370_table[(int64 )v1372_i], _register, _conf_attribute.object._qname))) + (uint64 )v1370_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1370_ret;
}
#line 11325 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.register_view.set_register_value */
static void  _DML_M_ab__function_io_memory_bank__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1374_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1374_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1376__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1376__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})}), reg, &v1376__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw33;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1374_r = v1376__ret__out0;
        #line 11346 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw33:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1374_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11357 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.register_view.register_info */
static attr_value_t _DML_M_ab__function_io_memory_bank__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1378_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1378_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1380__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1380__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})}), reg, &v1380__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw34;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1378_r = v1380__ret__out0;
        #line 11378 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw34:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1378_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1378_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1378_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1378_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1382_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1383_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1382_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1378_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1382_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1382_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1382_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1382_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1382_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1378_fields, v1378_idx, v1383_elem);
                    (int64 )(v1378_idx)++;
                }
                #line 11412 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1378_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1378_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1378_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1378_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1378_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1378_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1378_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1378_r, struct __register, offset)), v1378_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1378_ret;
}
#line 11430 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.register_view.number_of_registers */
static uint32 _DML_M_ab__function_io_memory_bank__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})}));
}
#line 11438 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.register_view.get_register_value */
static uint64 _DML_M_ab__function_io_memory_bank__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1387_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1387_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1389__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1389__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})}), reg, &v1389__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw35;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1387_r = v1389__ret__out0;
        #line 11459 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw35:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1387_r, _register, get._get));
}
#line 11468 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.register_view.description */
static char const *_DML_M_ab__function_io_memory_bank__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 11477 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.register_view.big_endian_bitorder */
static bool _DML_M_ab__function_io_memory_bank__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 11485 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.io_memory.operation */
static exception_type_t _DML_M_ab__function_io_memory_bank__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v1394_offset UNUSED  = (map_info.start) - (map_info.base);
    {
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__ab, 2, 0, 1};
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                function_mapped_bank v1395_b UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (SIM_port_object_parent(_DML_TM_bank___bank_obj(_dev, UPCAST(v1395_b, function_mapped_bank, bank))) == (_DML_TM_subdevice___port_obj(_dev, ((subdevice) {(&_tr_ab__subdevice), ((_identity_t) {.id = 44, .encoded_index = 0})}))) && (int64 )VTABLE_PARAM(v1395_b, struct _function_mapped_bank, function) == (int64 )map_info.function)
                #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                {
                    if (!VTABLE_PARAM(UPCAST(v1395_b, function_mapped_bank, bank), struct _bank, use_io_memory))
                    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    {
                        map_target_t *v1398_mt UNUSED  = SIM_new_map_target(_DML_TM_bank___bank_obj(_dev, UPCAST(v1395_b, function_mapped_bank, bank)), NULL, NULL);
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        if (!(!(v1398_mt == NULL)))
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        {
                            exception_type_t v1399__exc UNUSED  = SIM_clear_exception();
                            SIM_LOG_ERROR(_dev->ab.function_io_memory_bank._obj, 0LL, "failed to create map target for %s: %s", SIM_object_name(_DML_TM_bank___bank_obj(_dev, UPCAST(v1395_b, function_mapped_bank, bank))), SIM_last_error());
                            #line 1145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                            return (int32 )0x407LL;
                        }
                        #line 1150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        uint64 v1398_before UNUSED  = SIM_get_mem_op_physical_address(mem_op);
                        #line 1152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, (v1398_before) + (v1394_offset));
                        exception_type_t v1398_ret UNUSED  = VT_map_target_access(v1398_mt, mem_op);
                        #line 1155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1398_before);
                        SIM_free_map_target(v1398_mt);
                        return v1398_ret;
                    }
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1395_b, function_mapped_bank, bank), mem_op, SIM_get_mem_op_physical_address(mem_op) + (v1394_offset), NULL))
                    #line 1163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    return (int32 )0x401LL;
                    else
                    return (int32 )0x407LL;
                    #line 1167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                }
                #line 11542 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    SIM_LOG_ERROR(_dev->ab.function_io_memory_bank._obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (int32 )0x407LL;
}
#line 11553 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.instrumentation_order.move_before */
static bool _DML_M_ab__function_io_memory_bank__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->ab.function_io_memory_bank._connections);
}
#line 11561 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.instrumentation_order.get_connections */
static attr_value_t _DML_M_ab__function_io_memory_bank__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->ab.function_io_memory_bank._connections);
}
#line 11569 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})})), connection, &_dev->ab.function_io_memory_bank._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11580 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->ab.function_io_memory_bank._connections, &_dev->ab.function_io_memory_bank._before_read_callbacks, &_dev->ab.function_io_memory_bank._after_read_callbacks, &_dev->ab.function_io_memory_bank._before_write_callbacks, &_dev->ab.function_io_memory_bank._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11591 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->ab.function_io_memory_bank._connections, &_dev->ab.function_io_memory_bank._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11600 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->ab.function_io_memory_bank._connections, &_dev->ab.function_io_memory_bank._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11609 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->ab.function_io_memory_bank._connections, &_dev->ab.function_io_memory_bank._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11618 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_ab_function_io_memory_bank__bank), ((_identity_t) {.id = 40, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->ab.function_io_memory_bank._connections, &_dev->ab.function_io_memory_bank._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11627 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->ab.function_io_memory_bank._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11637 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.function_io_memory_bank.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_ab__function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->ab.function_io_memory_bank._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11647 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.io_memory.operation */
static exception_type_t _DML_M_ab__cc__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v1412_offset UNUSED  = (map_info.start) - (map_info.base);
    {
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__ab_cc, 1, 0, 1};
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                function_mapped_bank v1413_b UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (SIM_port_object_parent(_DML_TM_bank___bank_obj(_dev, UPCAST(v1413_b, function_mapped_bank, bank))) == (_DML_TM_subdevice___port_obj(_dev, ((subdevice) {(&_tr_ab_cc__subdevice), ((_identity_t) {.id = 32, .encoded_index = 0})}))) && (int64 )VTABLE_PARAM(v1413_b, struct _function_mapped_bank, function) == (int64 )map_info.function)
                #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                {
                    if (!VTABLE_PARAM(UPCAST(v1413_b, function_mapped_bank, bank), struct _bank, use_io_memory))
                    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    {
                        map_target_t *v1416_mt UNUSED  = SIM_new_map_target(_DML_TM_bank___bank_obj(_dev, UPCAST(v1413_b, function_mapped_bank, bank)), NULL, NULL);
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        if (!(!(v1416_mt == NULL)))
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        {
                            exception_type_t v1417__exc UNUSED  = SIM_clear_exception();
                            SIM_LOG_ERROR(_dev->ab.cc._obj, 0LL, "failed to create map target for %s: %s", SIM_object_name(_DML_TM_bank___bank_obj(_dev, UPCAST(v1413_b, function_mapped_bank, bank))), SIM_last_error());
                            #line 1145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                            return (int32 )0x407LL;
                        }
                        #line 1150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        uint64 v1416_before UNUSED  = SIM_get_mem_op_physical_address(mem_op);
                        #line 1152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, (v1416_before) + (v1412_offset));
                        exception_type_t v1416_ret UNUSED  = VT_map_target_access(v1416_mt, mem_op);
                        #line 1155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1416_before);
                        SIM_free_map_target(v1416_mt);
                        return v1416_ret;
                    }
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1413_b, function_mapped_bank, bank), mem_op, SIM_get_mem_op_physical_address(mem_op) + (v1412_offset), NULL))
                    #line 1163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    return (int32 )0x401LL;
                    else
                    return (int32 )0x407LL;
                    #line 1167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                }
                #line 11704 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    SIM_LOG_ERROR(_dev->ab.cc._obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (int32 )0x407LL;
}
#line 11715 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.register_view_read_only.is_read_only */
static bool _DML_M_ab__cc__b__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1420_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1420_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1422__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1422__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1422__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw36;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1420_r = v1422__ret__out0;
        #line 11736 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw36:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1420_r, struct __register, _is_read_only);
}
#line 11745 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.register_view_catalog.register_offsets */
static attr_value_t _DML_M_ab__cc__b__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1424_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1424_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1425__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1424_table = _DML_TM_bank___reginfo_table(UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank), &v1425__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1424_table_size = v1425__ret__out1;
        #line 11762 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1424_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1424_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1426_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1426_i, v1424_table_size); (int64 )(v1426_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1424_ret, (uint32 )v1426_i, SIM_make_attr_uint64(VTABLE_PARAM(v1424_table[(int64 )v1426_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1424_ret;
}
#line 11778 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.register_view_catalog.register_names */
static attr_value_t _DML_M_ab__cc__b__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1428_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1428_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1429__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1428_table = _DML_TM_bank___reginfo_table(UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank), &v1429__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1428_table_size = v1429__ret__out1;
        #line 11795 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1428_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1428_table_size);
    size_t v1428_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1430_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1430_i, v1428_table_size); (int64 )(v1430_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1428_ret, (uint32 )v1430_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1428_table[(int64 )v1430_i], _register, _conf_attribute.object._qname))) + (uint64 )v1428_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1428_ret;
}
#line 11812 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.register_view.set_register_value */
static void  _DML_M_ab__cc__b__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1432_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1432_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1434__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1434__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1434__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw37;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1432_r = v1434__ret__out0;
        #line 11833 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw37:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1432_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11844 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.register_view.register_info */
static attr_value_t _DML_M_ab__cc__b__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1436_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1436_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1438__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1438__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1438__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw38;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1436_r = v1438__ret__out0;
        #line 11865 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw38:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1436_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1436_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1436_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1436_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1440_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1441_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1440_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1436_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1440_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1440_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1440_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1440_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1440_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1436_fields, v1436_idx, v1441_elem);
                    (int64 )(v1436_idx)++;
                }
                #line 11899 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1436_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1436_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1436_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1436_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1436_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1436_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1436_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1436_r, struct __register, offset)), v1436_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1436_ret;
}
#line 11917 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.register_view.number_of_registers */
static uint32 _DML_M_ab__cc__b__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank));
}
#line 11925 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.register_view.get_register_value */
static uint64 _DML_M_ab__cc__b__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1445_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1445_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1447__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1447__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1447__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw39;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1445_r = v1447__ret__out0;
        #line 11946 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw39:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1445_r, _register, get._get));
}
#line 11955 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.register_view.description */
static char const *_DML_M_ab__cc__b__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 11964 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.register_view.big_endian_bitorder */
static bool _DML_M_ab__cc__b__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 11972 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.io_memory.operation */
static exception_type_t _DML_M_ab__cc__b__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11985 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.instrumentation_order.move_before */
static bool _DML_M_ab__cc__b__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->ab.cc.b._connections);
}
#line 11993 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.instrumentation_order.get_connections */
static attr_value_t _DML_M_ab__cc__b__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->ab.cc.b._connections);
}
#line 12001 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_ab__cc__b__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank)), connection, &_dev->ab.cc.b._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12012 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_ab__cc__b__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->ab.cc.b._connections, &_dev->ab.cc.b._before_read_callbacks, &_dev->ab.cc.b._after_read_callbacks, &_dev->ab.cc.b._before_write_callbacks, &_dev->ab.cc.b._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12023 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_ab__cc__b__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_write, user_data, &_dev->ab.cc.b._connections, &_dev->ab.cc.b._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12032 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_ab__cc__b__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_read, user_data, &_dev->ab.cc.b._connections, &_dev->ab.cc.b._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12041 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_ab__cc__b__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_write, user_data, &_dev->ab.cc.b._connections, &_dev->ab.cc.b._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12050 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_ab__cc__b__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_cc_b__function_mapped_bank), ((_identity_t) {.id = 30, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_read, user_data, &_dev->ab.cc.b._connections, &_dev->ab.cc.b._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12059 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_ab__cc__b__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->ab.cc.b._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12069 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.cc.b.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_ab__cc__b__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->ab.cc.b._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12079 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.register_view_read_only.is_read_only */
static bool _DML_M_ab__b__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1465_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1465_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1467__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1467__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1467__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw40;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1465_r = v1467__ret__out0;
        #line 12100 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw40:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1465_r, struct __register, _is_read_only);
}
#line 12109 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.register_view_catalog.register_offsets */
static attr_value_t _DML_M_ab__b__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1469_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1469_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1470__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1469_table = _DML_TM_bank___reginfo_table(UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank), &v1470__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1469_table_size = v1470__ret__out1;
        #line 12126 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1469_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1469_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1471_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1471_i, v1469_table_size); (int64 )(v1471_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1469_ret, (uint32 )v1471_i, SIM_make_attr_uint64(VTABLE_PARAM(v1469_table[(int64 )v1471_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1469_ret;
}
#line 12142 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.register_view_catalog.register_names */
static attr_value_t _DML_M_ab__b__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1473_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1473_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1474__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1473_table = _DML_TM_bank___reginfo_table(UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank), &v1474__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1473_table_size = v1474__ret__out1;
        #line 12159 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1473_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1473_table_size);
    size_t v1473_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1475_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1475_i, v1473_table_size); (int64 )(v1475_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1473_ret, (uint32 )v1475_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1473_table[(int64 )v1475_i], _register, _conf_attribute.object._qname))) + (uint64 )v1473_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1473_ret;
}
#line 12176 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.register_view.set_register_value */
static void  _DML_M_ab__b__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1477_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1477_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1479__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1479__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1479__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw41;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1477_r = v1479__ret__out0;
        #line 12197 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw41:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1477_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12208 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.register_view.register_info */
static attr_value_t _DML_M_ab__b__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1481_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1481_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1483__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1483__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1483__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw42;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1481_r = v1483__ret__out0;
        #line 12229 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw42:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1481_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1481_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1481_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1481_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1485_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1486_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1485_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1481_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1485_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1485_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1485_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1485_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1485_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1481_fields, v1481_idx, v1486_elem);
                    (int64 )(v1481_idx)++;
                }
                #line 12263 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1481_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1481_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1481_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1481_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1481_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1481_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1481_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1481_r, struct __register, offset)), v1481_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1481_ret;
}
#line 12281 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.register_view.number_of_registers */
static uint32 _DML_M_ab__b__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank));
}
#line 12289 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.register_view.get_register_value */
static uint64 _DML_M_ab__b__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1490_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1490_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1492__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1492__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1492__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw43;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1490_r = v1492__ret__out0;
        #line 12310 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw43:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1490_r, _register, get._get));
}
#line 12319 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.register_view.description */
static char const *_DML_M_ab__b__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 12328 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.register_view.big_endian_bitorder */
static bool _DML_M_ab__b__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 12336 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.io_memory.operation */
static exception_type_t _DML_M_ab__b__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12349 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.instrumentation_order.move_before */
static bool _DML_M_ab__b__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->ab.b._connections);
}
#line 12357 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.instrumentation_order.get_connections */
static attr_value_t _DML_M_ab__b__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->ab.b._connections);
}
#line 12365 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_ab__b__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank)), connection, &_dev->ab.b._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12376 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_ab__b__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->ab.b._connections, &_dev->ab.b._before_read_callbacks, &_dev->ab.b._after_read_callbacks, &_dev->ab.b._before_write_callbacks, &_dev->ab.b._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12387 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_ab__b__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_write, user_data, &_dev->ab.b._connections, &_dev->ab.b._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12396 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_ab__b__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_read, user_data, &_dev->ab.b._connections, &_dev->ab.b._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12405 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_ab__b__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_write, user_data, &_dev->ab.b._connections, &_dev->ab.b._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12414 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_ab__b__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_ab_b__function_mapped_bank), ((_identity_t) {.id = 23, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_read, user_data, &_dev->ab.b._connections, &_dev->ab.b._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12423 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_ab__b__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->ab.b._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12433 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab.b.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_ab__b__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->ab.b._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12443 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.transaction.issue */
static exception_type_t _DML_M_ab___group__function_io_memory_bank__transaction__issue(test_t *_dev, transaction_t *transaction, uint64 addr)
#line 1654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return CALL_TRAIT_METHOD(bank, transaction_access, _dev, ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})}), transaction, addr, NULL);
}
#line 12451 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.register_view_read_only.is_read_only */
static bool _DML_M_ab___group__function_io_memory_bank__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1512_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1512_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1514__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1514__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})}), reg, &v1514__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw44;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1512_r = v1514__ret__out0;
        #line 12472 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw44:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1512_r, struct __register, _is_read_only);
}
#line 12481 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.register_view_catalog.register_offsets */
static attr_value_t _DML_M_ab___group__function_io_memory_bank__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1516_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1516_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1517__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1516_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})}), &v1517__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1516_table_size = v1517__ret__out1;
        #line 12498 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1516_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1516_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1518_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1518_i, v1516_table_size); (int64 )(v1518_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1516_ret, (uint32 )v1518_i, SIM_make_attr_uint64(VTABLE_PARAM(v1516_table[(int64 )v1518_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1516_ret;
}
#line 12514 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.register_view_catalog.register_names */
static attr_value_t _DML_M_ab___group__function_io_memory_bank__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1520_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1520_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1521__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1520_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})}), &v1521__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1520_table_size = v1521__ret__out1;
        #line 12531 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1520_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1520_table_size);
    size_t v1520_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1522_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1522_i, v1520_table_size); (int64 )(v1522_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1520_ret, (uint32 )v1522_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1520_table[(int64 )v1522_i], _register, _conf_attribute.object._qname))) + (uint64 )v1520_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1520_ret;
}
#line 12548 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.register_view.set_register_value */
static void  _DML_M_ab___group__function_io_memory_bank__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1524_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1524_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1526__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1526__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})}), reg, &v1526__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw45;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1524_r = v1526__ret__out0;
        #line 12569 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw45:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1524_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12580 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.register_view.register_info */
static attr_value_t _DML_M_ab___group__function_io_memory_bank__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1528_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1528_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1530__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1530__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})}), reg, &v1530__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw46;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1528_r = v1530__ret__out0;
        #line 12601 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw46:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1528_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1528_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1528_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1528_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1532_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1533_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1532_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1528_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1532_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1532_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1532_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1532_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1532_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1528_fields, v1528_idx, v1533_elem);
                    (int64 )(v1528_idx)++;
                }
                #line 12635 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1528_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1528_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1528_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1528_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1528_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1528_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1528_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1528_r, struct __register, offset)), v1528_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1528_ret;
}
#line 12653 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.register_view.number_of_registers */
static uint32 _DML_M_ab___group__function_io_memory_bank__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})}));
}
#line 12661 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.register_view.get_register_value */
static uint64 _DML_M_ab___group__function_io_memory_bank__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1537_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1537_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1539__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1539__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})}), reg, &v1539__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw47;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1537_r = v1539__ret__out0;
        #line 12682 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw47:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1537_r, _register, get._get));
}
#line 12691 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.register_view.description */
static char const *_DML_M_ab___group__function_io_memory_bank__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 12700 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.register_view.big_endian_bitorder */
static bool _DML_M_ab___group__function_io_memory_bank__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 12708 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.io_memory.operation */
static exception_type_t _DML_M_ab___group__function_io_memory_bank__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v1544_offset UNUSED  = (map_info.start) - (map_info.base);
    {
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__ab, 2, 0, 1};
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                function_mapped_bank v1545_b UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (SIM_port_object_parent(_DML_TM_bank___bank_obj(_dev, UPCAST(v1545_b, function_mapped_bank, bank))) == (_DML_TM_subdevice___port_obj(_dev, ((subdevice) {(&_tr_ab__subdevice), ((_identity_t) {.id = 44, .encoded_index = 0})}))) && (int64 )VTABLE_PARAM(v1545_b, struct _function_mapped_bank, function) == (int64 )map_info.function)
                #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                {
                    if (!VTABLE_PARAM(UPCAST(v1545_b, function_mapped_bank, bank), struct _bank, use_io_memory))
                    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    {
                        map_target_t *v1548_mt UNUSED  = SIM_new_map_target(_DML_TM_bank___bank_obj(_dev, UPCAST(v1545_b, function_mapped_bank, bank)), NULL, NULL);
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        if (!(!(v1548_mt == NULL)))
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        {
                            exception_type_t v1549__exc UNUSED  = SIM_clear_exception();
                            SIM_LOG_ERROR(_dev->ab._group.function_io_memory_bank._obj, 0LL, "failed to create map target for %s: %s", SIM_object_name(_DML_TM_bank___bank_obj(_dev, UPCAST(v1545_b, function_mapped_bank, bank))), SIM_last_error());
                            #line 1145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                            return (int32 )0x407LL;
                        }
                        #line 1150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        uint64 v1548_before UNUSED  = SIM_get_mem_op_physical_address(mem_op);
                        #line 1152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, (v1548_before) + (v1544_offset));
                        exception_type_t v1548_ret UNUSED  = VT_map_target_access(v1548_mt, mem_op);
                        #line 1155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1548_before);
                        SIM_free_map_target(v1548_mt);
                        return v1548_ret;
                    }
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1545_b, function_mapped_bank, bank), mem_op, SIM_get_mem_op_physical_address(mem_op) + (v1544_offset), NULL))
                    #line 1163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    return (int32 )0x401LL;
                    else
                    return (int32 )0x407LL;
                    #line 1167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                }
                #line 12765 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    SIM_LOG_ERROR(_dev->ab._group.function_io_memory_bank._obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (int32 )0x407LL;
}
#line 12776 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.instrumentation_order.move_before */
static bool _DML_M_ab___group__function_io_memory_bank__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->ab._group.function_io_memory_bank._connections);
}
#line 12784 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.instrumentation_order.get_connections */
static attr_value_t _DML_M_ab___group__function_io_memory_bank__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->ab._group.function_io_memory_bank._connections);
}
#line 12792 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})})), connection, &_dev->ab._group.function_io_memory_bank._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12803 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->ab._group.function_io_memory_bank._connections, &_dev->ab._group.function_io_memory_bank._before_read_callbacks, &_dev->ab._group.function_io_memory_bank._after_read_callbacks, &_dev->ab._group.function_io_memory_bank._before_write_callbacks, &_dev->ab._group.function_io_memory_bank._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12814 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->ab._group.function_io_memory_bank._connections, &_dev->ab._group.function_io_memory_bank._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12823 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->ab._group.function_io_memory_bank._connections, &_dev->ab._group.function_io_memory_bank._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12832 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->ab._group.function_io_memory_bank._connections, &_dev->ab._group.function_io_memory_bank._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12841 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_ab__group_function_io_memory_bank__bank), ((_identity_t) {.id = 15, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->ab._group.function_io_memory_bank._connections, &_dev->ab._group.function_io_memory_bank._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12850 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->ab._group.function_io_memory_bank._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12860 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* ab._group.function_io_memory_bank.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->ab._group.function_io_memory_bank._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12870 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.register_view_read_only.is_read_only */
static bool _DML_M_a__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1562_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1562_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1564__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1564__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})}), reg, &v1564__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw48;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1562_r = v1564__ret__out0;
        #line 12891 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw48:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1562_r, struct __register, _is_read_only);
}
#line 12900 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.register_view_catalog.register_offsets */
static attr_value_t _DML_M_a__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1566_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1566_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1567__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1566_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})}), &v1567__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1566_table_size = v1567__ret__out1;
        #line 12917 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1566_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1566_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1568_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1568_i, v1566_table_size); (int64 )(v1568_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1566_ret, (uint32 )v1568_i, SIM_make_attr_uint64(VTABLE_PARAM(v1566_table[(int64 )v1568_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1566_ret;
}
#line 12933 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.register_view_catalog.register_names */
static attr_value_t _DML_M_a__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1570_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1570_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1571__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1570_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})}), &v1571__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1570_table_size = v1571__ret__out1;
        #line 12950 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1570_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1570_table_size);
    size_t v1570_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1572_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1572_i, v1570_table_size); (int64 )(v1572_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1570_ret, (uint32 )v1572_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1570_table[(int64 )v1572_i], _register, _conf_attribute.object._qname))) + (uint64 )v1570_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1570_ret;
}
#line 12967 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.register_view.set_register_value */
static void  _DML_M_a__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1574_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1574_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1576__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1576__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})}), reg, &v1576__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw49;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1574_r = v1576__ret__out0;
        #line 12988 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw49:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1574_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12999 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.register_view.register_info */
static attr_value_t _DML_M_a__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1578_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1578_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1580__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1580__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})}), reg, &v1580__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw50;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1578_r = v1580__ret__out0;
        #line 13020 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw50:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1578_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1578_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1578_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1578_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1582_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1583_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1582_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1578_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1582_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1582_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1582_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1582_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1582_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1578_fields, v1578_idx, v1583_elem);
                    (int64 )(v1578_idx)++;
                }
                #line 13054 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1578_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1578_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1578_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1578_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1578_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1578_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1578_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1578_r, struct __register, offset)), v1578_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1578_ret;
}
#line 13072 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.register_view.number_of_registers */
static uint32 _DML_M_a__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})}));
}
#line 13080 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.register_view.get_register_value */
static uint64 _DML_M_a__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1587_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1587_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1589__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1589__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})}), reg, &v1589__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw51;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1587_r = v1589__ret__out0;
        #line 13101 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw51:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1587_r, _register, get._get));
}
#line 13110 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.register_view.description */
static char const *_DML_M_a__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 13119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.register_view.big_endian_bitorder */
static bool _DML_M_a__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 13127 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.instrumentation_order.move_before */
static bool _DML_M_a__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->a._connections);
}
#line 13135 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.instrumentation_order.get_connections */
static attr_value_t _DML_M_a__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->a._connections);
}
#line 13143 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_a__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})})), connection, &_dev->a._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13154 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_a__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->a._connections, &_dev->a._before_read_callbacks, &_dev->a._after_read_callbacks, &_dev->a._before_write_callbacks, &_dev->a._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13165 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_a__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->a._connections, &_dev->a._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13174 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_a__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->a._connections, &_dev->a._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13183 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_a__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->a._connections, &_dev->a._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13192 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_a__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_a__bank), ((_identity_t) {.id = 7, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->a._connections, &_dev->a._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13201 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_a__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->a._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13211 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* a.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_a__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->a._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13221 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* _register_all_attributes */
static void  _DML_M__register_all_attributes()
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_register_attributes(SIM_get_class("test"), _id_infos, _port_object_assocs, _each___conf_attribute, (_each_in_t){0, 0, 0, 1}, (&_DML_M__get_attribute_info), (&_trampoline_DML_M__get_attribute_attr_trampoline), (&_trampoline_DML_M__set_attribute_attr_trampoline), (&_DML_M__get_attribute_attr_portobj_trampoline), (&_DML_M__set_attribute_attr_portobj_trampoline));
    return;
    #line 1135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13232 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* _set_attribute_attr_portobj_trampoline */
static set_error_t _DML_M__set_attribute_attr_portobj_trampoline(conf_object_t *_portobj, attr_value_t *val, void  *_info)
#line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v1605_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v1605_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 1035 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1605_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v1605_offset_coefficient UNUSED  = v1605_info->num;
    {
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1606_i UNUSED  = (uint32 )0ULL;
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v1606_i, (int64 )v1605_portobj->ndims); (int64 )++(v1606_i))
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v1608_tmp UNUSED  = &v1605_offset_coefficient;
            #line 1038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1608_tmp = (uint32 )(DML_div((int64 )*v1608_tmp, (int64 )v1605_info->id_info->dimsizes[(int64 )v1606_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1038));
            uint32 *v1609_tmp UNUSED  = &v1605_flat_index_offset;
            #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1609_tmp = (uint32 )((uint64 )*v1609_tmp + (uint64 )v1605_portobj->indices[(int64 )v1606_i] * (uint64 )v1605_offset_coefficient);
        }
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__set_attribute_attr)(v1605_portobj->dev, _info, (uint32 )v1605_portobj->ndims, v1605_flat_index_offset, val);
    #line 1044 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13263 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* _set_attribute_attr */
static set_error_t _DML_M__set_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
#line 1048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v1610_conf_info UNUSED  = *_conf_info;
    _id_info_t v1610_id_info UNUSED  = *v1610_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1051, (int64 )start_dim <= (int64 )v1610_id_info.dimensions);
    if ((int64 )((uint64 )v1610_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 1052 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v1611_traitref UNUSED  = {.trait=v1610_conf_info.vtable, .id={.id=v1610_id_info.id, .encoded_index=flat_index_offset}};
        #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1611_traitref), *val);
    }
    #line 1058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v1610_items UNUSED  = MM_ZALLOC((int64 )v1610_conf_info.num, attr_value_t );
    attr_value_t *v1610_items_buf UNUSED  = MM_ZALLOC((int64 )v1610_conf_info.num, attr_value_t );
    {
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *v1610_items = *val;
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    size_t v1610_no_items UNUSED  = 1LL;
    bool v1610_allow_cutoff UNUSED  = v1610_conf_info.allow_cutoff;
    #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1614_i UNUSED  = start_dim;
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1614_i < (int64 )v1610_id_info.dimensions; (int64 )++(v1614_i))
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 v1615_frag_size UNUSED  = v1610_id_info.dimsizes[(int64 )v1614_i];
            size_t v1615_new_no_items UNUSED  = (uint64 )v1610_no_items * (uint64 )v1615_frag_size;
            if (v1610_allow_cutoff)
            {
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v1617_j UNUSED  = (uint32 )0ULL;
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v1617_j < (uint64 )v1610_no_items; (int64 )++(v1617_j))
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    uint32 v1618_subfrag_size UNUSED  = (uint32 )(SIM_attr_is_list(v1610_items[(int64 )v1617_j]) ? (int64 )SIM_attr_list_size(v1610_items[(int64 )v1617_j]) : 0LL);
                    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    attr_value_t *v1618_subfrags UNUSED  = 0LL < (int64 )v1618_subfrag_size ? SIM_attr_list(v1610_items[(int64 )v1617_j]) : NULL;
                    #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1619_k UNUSED  = (uint32 )0ULL;
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1619_k < (int64 )v1618_subfrag_size; (int64 )++(v1619_k))
                        #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1610_items_buf[(int64 )((uint64 )v1617_j * (uint64 )v1615_frag_size + (uint64 )v1619_k)] = v1618_subfrags[(int64 )v1619_k];
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1622_k UNUSED  = v1618_subfrag_size;
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1622_k < (int64 )v1615_frag_size; (int64 )++(v1622_k))
                        {
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1610_items_buf[(int64 )((uint64 )v1617_j * (uint64 )v1615_frag_size + (uint64 )v1622_k)] = SIM_make_attr_nil();
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            {
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v1626_j UNUSED  = (uint32 )0ULL;
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v1626_j < (uint64 )v1610_no_items; (int64 )++(v1626_j))
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t *v1627_subfrags UNUSED  = SIM_attr_list(v1610_items[(int64 )v1626_j]);
                    {
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1628_k UNUSED  = (uint32 )0ULL;
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1628_k < (int64 )v1615_frag_size; (int64 )++(v1628_k))
                        {
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1610_items_buf[(int64 )((uint64 )v1626_j * (uint64 )v1615_frag_size + (uint64 )v1628_k)] = v1627_subfrags[(int64 )v1628_k];
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1631_tmp0 UNUSED  = v1610_items_buf;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1631_tmp1 UNUSED  = v1610_items;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1610_items = v1631_tmp0;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1610_items_buf = v1631_tmp1;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1610_no_items = v1615_new_no_items;
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v1610_items_buf);
    {
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1633_i UNUSED  = (uint32 )0ULL;
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1633_i < (uint64 )v1610_no_items; (int64 )++(v1633_i))
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v1634_traitref UNUSED  = {.trait=v1610_conf_info.vtable, .id={.id=v1610_id_info.id, .encoded_index=(uint32 )((uint64 )v1633_i + (uint64 )flat_index_offset)}};
            #line 1098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            set_error_t v1634_status UNUSED  = CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1634_traitref), v1610_items[(int64 )v1633_i]);
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!((int64 )v1634_status == 0LL))
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                MM_FREE(v1610_items);
                return v1634_status;
            }
        }
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v1610_items);
    return (int32 )0LL;
}
#line 13417 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* _get_attribute_attr_portobj_trampoline */
static attr_value_t _DML_M__get_attribute_attr_portobj_trampoline(conf_object_t *_portobj, void  *_info)
#line 966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v1636_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v1636_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1636_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v1636_offset_coefficient UNUSED  = v1636_info->num;
    {
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1637_i UNUSED  = (uint32 )0ULL;
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v1637_i, (int64 )v1636_portobj->ndims); (int64 )++(v1637_i))
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v1639_tmp UNUSED  = &v1636_offset_coefficient;
            #line 973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1639_tmp = (uint32 )(DML_div((int64 )*v1639_tmp, (int64 )v1636_info->id_info->dimsizes[(int64 )v1637_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 973));
            uint32 *v1640_tmp UNUSED  = &v1636_flat_index_offset;
            #line 974 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1640_tmp = (uint32 )((uint64 )*v1640_tmp + (uint64 )v1636_portobj->indices[(int64 )v1637_i] * (uint64 )v1636_offset_coefficient);
        }
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__get_attribute_attr)(v1636_portobj->dev, _info, (uint32 )v1636_portobj->ndims, v1636_flat_index_offset);
    #line 979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13448 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* _get_attribute_attr */
static attr_value_t _DML_M__get_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
#line 983 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v1641_conf_info UNUSED  = *_conf_info;
    _id_info_t v1641_id_info UNUSED  = *v1641_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 986, (int64 )start_dim <= (int64 )v1641_id_info.dimensions);
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )((uint64 )v1641_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v1642_traitref UNUSED  = {.trait=v1641_conf_info.vtable, .id={.id=v1641_id_info.id, .encoded_index=flat_index_offset}};
        #line 991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1642_traitref));
    }
    #line 994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    size_t v1641_no_items UNUSED  = v1641_conf_info.num;
    {
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1644_i UNUSED  = (uint32 )0ULL;
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1644_i < (int64 )start_dim; (int64 )++(v1644_i))
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            size_t *v1646_tmp UNUSED  = &v1641_no_items;
            #line 996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1646_tmp = DML_divu((uint64 )*v1646_tmp, (uint64 )v1641_id_info.dimsizes[(int64 )v1644_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 996);
        }
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 998 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v1641_items UNUSED  = MM_ZALLOC((uint64 )v1641_no_items, attr_value_t );
    attr_value_t *v1641_items_buf UNUSED  = MM_ZALLOC((uint64 )v1641_no_items, attr_value_t );
    {
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1647_i UNUSED  = (int32 )0LL;
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1647_i, (uint64 )v1641_no_items); (int64 )++(v1647_i))
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v1648_traitref UNUSED  = {.trait=v1641_conf_info.vtable, .id={.id=v1641_id_info.id, .encoded_index=(uint32 )((uint64 )v1647_i + (uint64 )flat_index_offset)}};
            #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1641_items[(int64 )v1647_i] = CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1648_traitref));
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1650_i UNUSED  = (int )((uint64 )((int )v1641_id_info.dimensions) - 1ULL);
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_leq_ui((uint64 )start_dim, (int64 )v1650_i); (int64 )--(v1650_i))
        {
            uint32 v1651_new_frag_size UNUSED  = v1641_id_info.dimsizes[(int64 )v1650_i];
            size_t v1651_new_no_items UNUSED  = DML_divu((uint64 )v1641_no_items, (uint64 )v1651_new_frag_size, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1008);
            {
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1652_j UNUSED  = (int32 )0LL;
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; DML_lt_iu((int64 )v1652_j, (uint64 )v1651_new_no_items); (int64 )++(v1652_j))
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1641_items_buf[(int64 )v1652_j] = SIM_alloc_attr_list(v1651_new_frag_size);
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    attr_value_t *v1653_new_frag UNUSED  = SIM_attr_list(v1641_items_buf[(int64 )v1652_j]);
                    {
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v1655_k UNUSED  = (int32 )0LL;
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; DML_lt_iu((int64 )v1655_k, (uint64 )v1651_new_frag_size); (int64 )++(v1655_k))
                        {
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1653_new_frag[(int64 )v1655_k] = v1641_items[(int64 )((uint64 )v1652_j * (uint64 )v1651_new_frag_size + (uint64 )v1655_k)];
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1015 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1658_tmp0 UNUSED  = v1641_items_buf;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1658_tmp1 UNUSED  = v1641_items;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1641_items = v1658_tmp0;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1641_items_buf = v1658_tmp1;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1641_no_items = v1651_new_no_items;
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1641_to_ret UNUSED  = *v1641_items;
    MM_FREE(v1641_items);
    MM_FREE(v1641_items_buf);
    return v1641_to_ret;
}
#line 13568 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* _set_attribute_attr_trampoline */
static set_error_t _DML_M__set_attribute_attr_trampoline(test_t *_dev, attr_value_t *val, void  *info)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__set_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL, val);
}
#line 13576 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* _get_attribute_attr_trampoline */
static attr_value_t _DML_M__get_attribute_attr_trampoline(test_t *_dev, void  *info)
#line 960 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__get_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL);
}
#line 13584 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

/* _get_attribute_info */
static _dml_attr_conf_info_t _DML_M__get_attribute_info(_conf_attribute attr)
#line 936 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (_dml_attr_conf_info_t ) {.name=VTABLE_PARAM(attr, struct __conf_attribute, _attr_name), .type=VTABLE_PARAM(attr, struct __conf_attribute, _attr_type), .doc=VTABLE_PARAM(attr, struct __conf_attribute, _documentation), .parent_obj_class=!(VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) == NULL) ? *VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) : NULL, .proxy_info=VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_proxy_info), .flags=VTABLE_PARAM(attr, struct __conf_attribute, _flags), .object_relative_dims=VTABLE_PARAM(attr, struct __conf_attribute, _object_relative_dims), .readable=VTABLE_PARAM(attr, struct __conf_attribute, readable), .writable=VTABLE_PARAM(attr, struct __conf_attribute, writable), .should_be_registered=VTABLE_PARAM(attr, struct __conf_attribute, _should_be_registered), .allow_cutoff=VTABLE_PARAM(attr, struct __conf_attribute, _attr_allow_cutoff)};
    #line 944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13593 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\io_memory\\T_io_memory.c"

conf_class_t *
_initialize_T_io_memory(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    GET_API_FUNCTION(_SIM_rtn, SIM_register_tracked_notifier);
    if (_SIM_rtn != NULL) {
        _SIM_rtn(class, Sim_Notify_State_Change, "Notifier on potential DML state change" , _test_update_has_state_notifier);
    }
    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_a = _register_port_class("test.a", NULL, NULL);
    SIM_register_port(class, "bank.a", _port_class_a, NULL);
    _port_class_ab = _register_port_class("test.ab", NULL, NULL);
    SIM_register_port(class, "ab", _port_class_ab, NULL);
    _port_class_ab__group_function_io_memory_bank = _register_port_class("test.ab._group.function_io_memory_bank", NULL, NULL);
    SIM_register_port(_port_class_ab, "_group.bank.function_io_memory_bank", _port_class_ab__group_function_io_memory_bank, NULL);
    _port_class_ab_b = _register_port_class("test.ab.b", NULL, NULL);
    SIM_register_port(_port_class_ab, "bank.b", _port_class_ab_b, NULL);
    _port_class_ab_cc = _register_port_class("test.ab.cc", NULL, NULL);
    SIM_register_port(_port_class_ab, "cc", _port_class_ab_cc, NULL);
    _port_class_ab_cc_b = _register_port_class("test.ab.cc.b", NULL, NULL);
    SIM_register_port(_port_class_ab_cc, "bank.b", _port_class_ab_cc_b, NULL);
    _port_class_ab_function_io_memory_bank = _register_port_class("test.ab.function_io_memory_bank", NULL, NULL);
    SIM_register_port(_port_class_ab, "bank.function_io_memory_bank", _port_class_ab_function_io_memory_bank, NULL);
    _port_class_ab_function_io_memory_port = _register_port_class("test.ab.function_io_memory_port", NULL, NULL);
    SIM_register_port(_port_class_ab, "port.function_io_memory_port", _port_class_ab_function_io_memory_port, NULL);
    _port_class_b = _register_port_class("test.b", NULL, NULL);
    SIM_register_port(class, "bank.b", _port_class_b, NULL);
    _port_class_bare = _register_port_class("test.bare", NULL, NULL);
    SIM_register_port(class, "port.bare", _port_class_bare, NULL);
    _port_class_c = _register_port_class("test.c", NULL, NULL);
    SIM_register_port(class, "bank.c", _port_class_c, NULL);
    _port_class_d = _register_port_class("test.d", NULL, NULL);
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        for (int _i1 = 0; _i1 < 2; ++_i1) {
            strbuf_t portname = sb_newf("bank.d[%d][%d]", _i0, _i1);
            SIM_register_port(class, sb_str(&portname), _port_class_d, NULL);
            sb_free(&portname);
        }
    }
    _port_class_e = _register_port_class("test.e", NULL, NULL);
    SIM_register_port(class, "bank.e", _port_class_e, NULL);
    _port_class_f = _register_port_class("test.f", NULL, NULL);
    SIM_register_port(class, "bank.f", _port_class_f, NULL);
    _port_class_function_io_memory_bank = _register_port_class("test.function_io_memory_bank", NULL, NULL);
    SIM_register_port(class, "bank.function_io_memory_bank", _port_class_function_io_memory_bank, NULL);
    _port_class_function_io_memory_port = _register_port_class("test.function_io_memory_port", NULL, NULL);
    SIM_register_port(class, "port.function_io_memory_port", _port_class_function_io_memory_port, NULL);
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_a__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_a__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_a__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_a__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_a__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_a__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_a__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_a__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_a, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_a__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_a__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_a__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_a__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_a__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_a__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_a__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_a__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "a", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_a__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_a__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_a, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_a__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_a__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "a", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_a__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_a__register_view__description,
        .get_register_value = &_DML_PIFACE_a__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_a__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_a__register_view__register_info,
        .set_register_value = &_DML_PIFACE_a__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_a, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_a__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_a__register_view__description,
        .get_register_value = &_DML_IFACE_a__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_a__register_view__number_of_registers,
        .register_info = &_DML_IFACE_a__register_view__register_info,
        .set_register_value = &_DML_IFACE_a__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "a", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_a__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_a__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_a, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_a__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_a__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "a", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_a__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_a, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_a__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "a", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_ab___group__function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_ab__group_function_io_memory_bank, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_ab___group__function_io_memory_bank__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_ab___group__function_io_memory_bank__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_ab__group_function_io_memory_bank, "instrumentation_order", &instrumentation_order_interface);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_ab___group__function_io_memory_bank__io_memory__operation,
    };
        SIM_register_interface(_port_class_ab__group_function_io_memory_bank, "io_memory", &io_memory_interface);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_ab___group__function_io_memory_bank__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_ab___group__function_io_memory_bank__register_view__description,
        .get_register_value = &_DML_PIFACE_ab___group__function_io_memory_bank__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_ab___group__function_io_memory_bank__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_ab___group__function_io_memory_bank__register_view__register_info,
        .set_register_value = &_DML_PIFACE_ab___group__function_io_memory_bank__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_ab__group_function_io_memory_bank, "register_view", &register_view_interface);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_ab___group__function_io_memory_bank__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_ab___group__function_io_memory_bank__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_ab__group_function_io_memory_bank, "register_view_catalog", &register_view_catalog_interface);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_ab___group__function_io_memory_bank__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_ab__group_function_io_memory_bank, "register_view_read_only", &register_view_read_only_interface);
    }
    {
        static const transaction_interface_t transaction_interface = {
        .issue = &_DML_PIFACE_ab___group__function_io_memory_bank__transaction__issue,
    };
        SIM_register_interface(_port_class_ab__group_function_io_memory_bank, "transaction", &transaction_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_ab__b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_ab__b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_ab__b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_ab__b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_ab__b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_ab__b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_ab__b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_ab__b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_ab_b, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_ab__b__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_ab__b__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_ab_b, "instrumentation_order", &instrumentation_order_interface);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_ab__b__io_memory__operation,
    };
        SIM_register_interface(_port_class_ab_b, "io_memory", &io_memory_interface);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_ab__b__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_ab__b__register_view__description,
        .get_register_value = &_DML_PIFACE_ab__b__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_ab__b__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_ab__b__register_view__register_info,
        .set_register_value = &_DML_PIFACE_ab__b__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_ab_b, "register_view", &register_view_interface);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_ab__b__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_ab__b__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_ab_b, "register_view_catalog", &register_view_catalog_interface);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_ab__b__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_ab_b, "register_view_read_only", &register_view_read_only_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_ab__cc__b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_ab_cc_b, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_ab__cc__b__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_ab__cc__b__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_ab_cc_b, "instrumentation_order", &instrumentation_order_interface);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_ab__cc__b__io_memory__operation,
    };
        SIM_register_interface(_port_class_ab_cc_b, "io_memory", &io_memory_interface);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_ab__cc__b__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_ab__cc__b__register_view__description,
        .get_register_value = &_DML_PIFACE_ab__cc__b__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_ab__cc__b__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_ab__cc__b__register_view__register_info,
        .set_register_value = &_DML_PIFACE_ab__cc__b__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_ab_cc_b, "register_view", &register_view_interface);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_ab__cc__b__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_ab__cc__b__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_ab_cc_b, "register_view_catalog", &register_view_catalog_interface);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_ab__cc__b__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_ab_cc_b, "register_view_read_only", &register_view_read_only_interface);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_ab__cc__io_memory__operation,
    };
        SIM_register_interface(_port_class_ab_cc, "io_memory", &io_memory_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_ab__function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_ab_function_io_memory_bank, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_ab__function_io_memory_bank__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_ab__function_io_memory_bank__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_ab_function_io_memory_bank, "instrumentation_order", &instrumentation_order_interface);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_ab__function_io_memory_bank__io_memory__operation,
    };
        SIM_register_interface(_port_class_ab_function_io_memory_bank, "io_memory", &io_memory_interface);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_ab__function_io_memory_bank__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_ab__function_io_memory_bank__register_view__description,
        .get_register_value = &_DML_PIFACE_ab__function_io_memory_bank__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_ab__function_io_memory_bank__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_ab__function_io_memory_bank__register_view__register_info,
        .set_register_value = &_DML_PIFACE_ab__function_io_memory_bank__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_ab_function_io_memory_bank, "register_view", &register_view_interface);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_ab__function_io_memory_bank__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_ab__function_io_memory_bank__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_ab_function_io_memory_bank, "register_view_catalog", &register_view_catalog_interface);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_ab__function_io_memory_bank__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_ab_function_io_memory_bank, "register_view_read_only", &register_view_read_only_interface);
    }
    {
        static const transaction_interface_t transaction_interface = {
        .issue = &_DML_PIFACE_ab__function_io_memory_bank__transaction__issue,
    };
        SIM_register_interface(_port_class_ab_function_io_memory_bank, "transaction", &transaction_interface);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_ab__function_io_memory_port__io_memory__operation,
    };
        SIM_register_interface(_port_class_ab_function_io_memory_port, "io_memory", &io_memory_interface);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_ab__io_memory__operation,
    };
        SIM_register_interface(_port_class_ab, "io_memory", &io_memory_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "b", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "b", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b__io_memory__operation,
    };
        SIM_register_interface(_port_class_b, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_b__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "b", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b__register_view__description,
        .get_register_value = &_DML_PIFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_b__register_view__description,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers,
        .register_info = &_DML_IFACE_b__register_view__register_info,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "b", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "b", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_b__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_b, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_b__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "b", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_bare__io_memory__operation,
    };
        SIM_register_interface(_port_class_bare, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_bare__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "bare", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_c__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_c__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_c__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_c__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_c__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_c__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_c__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_c__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_c, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_c__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_c__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_c__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_c__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_c__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_c__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_c__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_c__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "c", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_c__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_c__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_c, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_c__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_c__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "c", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_c__io_memory__operation,
    };
        SIM_register_interface(_port_class_c, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_c__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "c", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_c__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_c__register_view__description,
        .get_register_value = &_DML_PIFACE_c__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_c__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_c__register_view__register_info,
        .set_register_value = &_DML_PIFACE_c__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_c, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_c__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_c__register_view__description,
        .get_register_value = &_DML_IFACE_c__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_c__register_view__number_of_registers,
        .register_info = &_DML_IFACE_c__register_view__register_info,
        .set_register_value = &_DML_IFACE_c__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "c", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_c__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_c__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_c, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_c__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_c__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "c", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_c__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_c, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_c__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "c", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_d__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_d__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_d__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_d__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_d__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_d__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_d__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_d__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_d, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_d__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_d__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_d, "instrumentation_order", &instrumentation_order_interface);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_d__io_memory__operation,
    };
        SIM_register_interface(_port_class_d, "io_memory", &io_memory_interface);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_d__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_d__register_view__description,
        .get_register_value = &_DML_PIFACE_d__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_d__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_d__register_view__register_info,
        .set_register_value = &_DML_PIFACE_d__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_d, "register_view", &register_view_interface);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_d__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_d__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_d, "register_view_catalog", &register_view_catalog_interface);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_d__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_d, "register_view_read_only", &register_view_read_only_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_e__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_e__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_e__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_e__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_e__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_e__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_e__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_e__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_e, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_e__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_e__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_e__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_e__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_e__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_e__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_e__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_e__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "e", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_e__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_e__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_e, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_e__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_e__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "e", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_e__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_e__register_view__description,
        .get_register_value = &_DML_PIFACE_e__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_e__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_e__register_view__register_info,
        .set_register_value = &_DML_PIFACE_e__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_e, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_e__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_e__register_view__description,
        .get_register_value = &_DML_IFACE_e__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_e__register_view__number_of_registers,
        .register_info = &_DML_IFACE_e__register_view__register_info,
        .set_register_value = &_DML_IFACE_e__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "e", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_e__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_e__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_e, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_e__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_e__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "e", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_e__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_e, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_e__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "e", NULL);
    }
    {
        static const transaction_interface_t transaction_interface = {
        .issue = &_DML_PIFACE_e__transaction__issue,
    };
        SIM_register_interface(_port_class_e, "transaction", &transaction_interface);
        static const transaction_interface_t port_iface = {
        .issue = &_DML_IFACE_e__transaction__issue,
    };
        SIM_register_port_interface(class, "transaction", &port_iface, "e", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_f__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_f__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_f__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_f__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_f__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_f__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_f__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_f__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_f, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_f__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_f__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_f__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_f__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_f__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_f__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_f__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_f__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "f", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_f__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_f__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_f, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_f__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_f__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "f", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_f__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_f__register_view__description,
        .get_register_value = &_DML_PIFACE_f__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_f__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_f__register_view__register_info,
        .set_register_value = &_DML_PIFACE_f__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_f, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_f__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_f__register_view__description,
        .get_register_value = &_DML_IFACE_f__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_f__register_view__number_of_registers,
        .register_info = &_DML_IFACE_f__register_view__register_info,
        .set_register_value = &_DML_IFACE_f__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "f", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_f__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_f__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_f, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_f__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_f__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "f", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_f__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_f, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_f__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "f", NULL);
    }
    {
        static const transaction_interface_t transaction_interface = {
        .issue = &_DML_PIFACE_f__transaction__issue,
    };
        SIM_register_interface(_port_class_f, "transaction", &transaction_interface);
        static const transaction_interface_t port_iface = {
        .issue = &_DML_IFACE_f__transaction__issue,
    };
        SIM_register_port_interface(class, "transaction", &port_iface, "f", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_function_io_memory_bank, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_function_io_memory_bank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "function_io_memory_bank", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_function_io_memory_bank__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_function_io_memory_bank__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_function_io_memory_bank, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_function_io_memory_bank__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_function_io_memory_bank__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "function_io_memory_bank", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_function_io_memory_bank__io_memory__operation,
    };
        SIM_register_interface(_port_class_function_io_memory_bank, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_function_io_memory_bank__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "function_io_memory_bank", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_function_io_memory_bank__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_function_io_memory_bank__register_view__description,
        .get_register_value = &_DML_PIFACE_function_io_memory_bank__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_function_io_memory_bank__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_function_io_memory_bank__register_view__register_info,
        .set_register_value = &_DML_PIFACE_function_io_memory_bank__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_function_io_memory_bank, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_function_io_memory_bank__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_function_io_memory_bank__register_view__description,
        .get_register_value = &_DML_IFACE_function_io_memory_bank__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_function_io_memory_bank__register_view__number_of_registers,
        .register_info = &_DML_IFACE_function_io_memory_bank__register_view__register_info,
        .set_register_value = &_DML_IFACE_function_io_memory_bank__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "function_io_memory_bank", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_function_io_memory_bank__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_function_io_memory_bank__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_function_io_memory_bank, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_function_io_memory_bank__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_function_io_memory_bank__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "function_io_memory_bank", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_function_io_memory_bank__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_function_io_memory_bank, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_function_io_memory_bank__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "function_io_memory_bank", NULL);
    }
    {
        static const transaction_interface_t transaction_interface = {
        .issue = &_DML_PIFACE_function_io_memory_bank__transaction__issue,
    };
        SIM_register_interface(_port_class_function_io_memory_bank, "transaction", &transaction_interface);
        static const transaction_interface_t port_iface = {
        .issue = &_DML_IFACE_function_io_memory_bank__transaction__issue,
    };
        SIM_register_port_interface(class, "transaction", &port_iface, "function_io_memory_bank", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_function_io_memory_port__io_memory__operation,
    };
        SIM_register_interface(_port_class_function_io_memory_port, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_function_io_memory_port__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "function_io_memory_port", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_IFACE_io_memory__operation,
    };
        SIM_register_interface(class, "io_memory", &io_memory_interface);
    }
    {
        const struct {
          const char *name;
          const char *type;
        } saved_attrinfo[12] = {
            {"get_offset", "i"},
            {"get_size", "i"},
            {"read_offset", "i"},
            {"read_mask", "i"},
            {"read_aux", "i"},
            {"set_offset", "i"},
            {"set_size", "i"},
            {"set_value", "i"},
            {"write_offset", "i"},
            {"write_value", "i"},
            {"write_mask", "i"},
            {"write_aux", "i"},
        };
        static const _saved_userdata_t saved_userdata[12] = {
            {offsetof(test_t, static7_offset), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
            {offsetof(test_t, static8_size), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
            {offsetof(test_t, static9_offset), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
            {offsetof(test_t, static10_mask), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
            {offsetof(test_t, static11_aux), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
            {offsetof(test_t, static0_offset), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
            {offsetof(test_t, static1_size), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
            {offsetof(test_t, static2_value), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
            {offsetof(test_t, static3_offset), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
            {offsetof(test_t, static4_value), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
            {offsetof(test_t, static5_mask), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
            {offsetof(test_t, static6_aux), 0, NULL, NULL, DML_deserialize_I64hu, DML_serialize_I64hu},
        };
        for (unsigned int idx = 0; idx < 12; ++idx) {
            SIM_register_attribute_with_user_data(_port_class_e, saved_attrinfo[idx].name,
                _get_port_saved_variable, (lang_void *)&saved_userdata[idx],
                _set_port_saved_variable, (lang_void *)&saved_userdata[idx],
                Sim_Attr_Optional | Sim_Attr_Internal,
                saved_attrinfo[idx].type, "saved variable");
        }
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_a, log_groups);
    SIM_log_register_groups(_port_class_ab, log_groups);
    SIM_log_register_groups(_port_class_ab__group_function_io_memory_bank, log_groups);
    SIM_log_register_groups(_port_class_ab_b, log_groups);
    SIM_log_register_groups(_port_class_ab_cc, log_groups);
    SIM_log_register_groups(_port_class_ab_cc_b, log_groups);
    SIM_log_register_groups(_port_class_ab_function_io_memory_bank, log_groups);
    SIM_log_register_groups(_port_class_ab_function_io_memory_port, log_groups);
    SIM_log_register_groups(_port_class_b, log_groups);
    SIM_log_register_groups(_port_class_bare, log_groups);
    SIM_log_register_groups(_port_class_c, log_groups);
    SIM_log_register_groups(_port_class_d, log_groups);
    SIM_log_register_groups(_port_class_e, log_groups);
    SIM_log_register_groups(_port_class_f, log_groups);
    SIM_log_register_groups(_port_class_function_io_memory_bank, log_groups);
    SIM_log_register_groups(_port_class_function_io_memory_port, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_destroy(struct _destroy *_ret, _each_in_param_t _destroy__each_destroy, void  (*_destroy_destroy)(test_t *arg0, destroy arg1))
{
    *_ret = (struct _destroy){
        .destroy = _destroy_destroy,
        ._each_destroy = _destroy__each_destroy,
        };
}
static void __attribute__((optimize("O0")))
_tinit_init(struct _init *_ret, _each_in_param_t _init__each_init, void  (*_init_init)(test_t *arg0, init arg1))
{
    *_ret = (struct _init){
        .init = _init_init,
        ._each_init = _init__each_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit__qname(struct __qname *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_desc(struct _desc *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_documentation(struct _documentation *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_limitations(struct _limitations *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_name(struct _name *_ret, char const **_name_name)
{
    *_ret = (struct _name){
        .name = _name_name,
        };
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret, char const **_object_name)
{
    _tinit__qname(&_ret->_qname);
    _tinit_desc(&_ret->desc);
    _tinit_documentation(&_ret->documentation);
    _tinit_limitations(&_ret->limitations);
    _tinit_name(&_ret->name, _object_name);
}
static void __attribute__((optimize("O0")))
_tinit_post_init(struct _post_init *_ret, _each_in_param_t _post_init__each_post_init, void  (*_post_init_post_init)(test_t *arg0, post_init arg1))
{
    *_ret = (struct _post_init){
        .post_init = _post_init_post_init,
        ._each_post_init = _post_init__each_post_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit_device(struct _device *_ret, _each_in_param_t _device__each_destroy, _each_in_param_t _device__each_init, _each_in_param_t _device__each_post_init, void  (*_device_destroy)(test_t *arg0, destroy arg1), void  (*_device_init)(test_t *arg0, init arg1), char const **_device_name, void  (*_device_post_init)(test_t *arg0, post_init arg1))
{
    _tinit_destroy(&_ret->destroy, _device__each_destroy, _device_destroy);
    _tinit_init(&_ret->init, _device__each_init, _device_init);
    _tinit_object(&_ret->object, _device_name);
    _tinit_post_init(&_ret->post_init, _device__each_post_init, _device_post_init);
}
static void __attribute__((optimize("O0")))
_tinit_implement(struct _implement *_ret, char const **_implement_name)
{
    _tinit_object(&_ret->object, _implement_name);
}
static void __attribute__((optimize("O0")))
_tinit_shown_desc(struct _shown_desc *_ret, char const **_shown_desc_shown_desc)
{
    *_ret = (struct _shown_desc){
        .shown_desc = _shown_desc_shown_desc,
        };
    _tinit_desc(&_ret->desc);
}
static void __attribute__((optimize("O0")))
_tinit_bank(struct _bank *_ret, uint32 _bank__after_read_callbacks, uint32 _bank__after_write_callbacks, uint32 _bank__before_read_callbacks, uint32 _bank__before_write_callbacks, uint32 _bank__cached_bank_obj, uint32 _bank__connections, _each_in_param_t _bank__each_register, bool (*_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_bank__le_byte_order, struct _memo_bank___reginfo_table *_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_bank__memo_outs__sorted_regs, bool *_bank_be_bitorder, bool (*_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_bank_name, bool *_bank_overlapping, bool *_bank_partial, bool (*_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_bank_shown_desc, exception_type_t (*_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_bank_use_io_memory, bool (*_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _bank){
        ._get_register = _bank__get_register == NULL ? _DML_TM_bank___get_register : _bank__get_register,
        .get = _bank_get == NULL ? _DML_TM_bank__get : _bank_get,
        .io_memory_access = _bank_io_memory_access == NULL ? _DML_TM_bank__io_memory_access : _bank_io_memory_access,
        .read = _bank_read == NULL ? _DML_TM_bank__read : _bank_read,
        .set = _bank_set == NULL ? _DML_TM_bank__set : _bank_set,
        .transaction_access = _bank_transaction_access == NULL ? _DML_TM_bank__transaction_access : _bank_transaction_access,
        .unmapped_get = _bank_unmapped_get == NULL ? _DML_TM_bank__unmapped_get : _bank_unmapped_get,
        .unmapped_read = _bank_unmapped_read == NULL ? _DML_TM_bank__unmapped_read : _bank_unmapped_read,
        .unmapped_write = _bank_unmapped_write == NULL ? _DML_TM_bank__unmapped_write : _bank_unmapped_write,
        .write = _bank_write == NULL ? _DML_TM_bank__write : _bank_write,
        ._each_register = _bank__each_register,
        ._le_byte_order = _bank__le_byte_order,
        .be_bitorder = _bank_be_bitorder,
        .overlapping = _bank_overlapping,
        .partial = _bank_partial,
        .use_io_memory = _bank_use_io_memory,
        ._after_read_callbacks = _bank__after_read_callbacks,
        ._after_write_callbacks = _bank__after_write_callbacks,
        ._before_read_callbacks = _bank__before_read_callbacks,
        ._before_write_callbacks = _bank__before_write_callbacks,
        ._cached_bank_obj = _bank__cached_bank_obj,
        ._connections = _bank__connections,
        ._memo_outs__reginfo_table = _bank__memo_outs__reginfo_table,
        ._memo_outs__sorted_regs = _bank__memo_outs__sorted_regs,
        };
    _tinit_object(&_ret->object, _bank_name);
    _tinit_shown_desc(&_ret->shown_desc, _bank_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_bank_transaction(struct _bank_transaction *_ret, char const **_bank_transaction_name)
{
    _tinit_implement(&_ret->implement, _bank_transaction_name);
}
static void __attribute__((optimize("O0")))
_tinit_group(struct _group *_ret, char const **_group_name)
{
    _tinit_object(&_ret->object, _group_name);
}
static void __attribute__((optimize("O0")))
_tinit_bank_io_memory(struct _bank_io_memory *_ret, char const **_bank_io_memory_name)
{
    _tinit_implement(&_ret->implement, _bank_io_memory_name);
}
static void __attribute__((optimize("O0")))
_tinit_function_mapped_bank(struct _function_mapped_bank *_ret, uint32 _function_mapped_bank__after_read_callbacks, uint32 _function_mapped_bank__after_write_callbacks, uint32 _function_mapped_bank__before_read_callbacks, uint32 _function_mapped_bank__before_write_callbacks, uint32 _function_mapped_bank__cached_bank_obj, uint32 _function_mapped_bank__connections, _each_in_param_t _function_mapped_bank__each_register, bool (*_function_mapped_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_function_mapped_bank__le_byte_order, struct _memo_bank___reginfo_table *_function_mapped_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_function_mapped_bank__memo_outs__sorted_regs, bool *_function_mapped_bank_be_bitorder, int *_function_mapped_bank_function, bool (*_function_mapped_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_function_mapped_bank_name, bool *_function_mapped_bank_overlapping, bool *_function_mapped_bank_partial, bool (*_function_mapped_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_function_mapped_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_function_mapped_bank_shown_desc, exception_type_t (*_function_mapped_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_function_mapped_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_function_mapped_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_function_mapped_bank_use_io_memory, bool (*_function_mapped_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _function_mapped_bank){
        .function = _function_mapped_bank_function,
        };
    _tinit_bank(&_ret->bank, _function_mapped_bank__after_read_callbacks, _function_mapped_bank__after_write_callbacks, _function_mapped_bank__before_read_callbacks, _function_mapped_bank__before_write_callbacks, _function_mapped_bank__cached_bank_obj, _function_mapped_bank__connections, _function_mapped_bank__each_register, _function_mapped_bank__get_register, _function_mapped_bank__le_byte_order, _function_mapped_bank__memo_outs__reginfo_table, _function_mapped_bank__memo_outs__sorted_regs, _function_mapped_bank_be_bitorder, _function_mapped_bank_get, _function_mapped_bank_io_memory_access, _function_mapped_bank_name, _function_mapped_bank_overlapping, _function_mapped_bank_partial, _function_mapped_bank_read, _function_mapped_bank_set, _function_mapped_bank_shown_desc, _function_mapped_bank_transaction_access, _function_mapped_bank_unmapped_get, _function_mapped_bank_unmapped_read, _function_mapped_bank_unmapped_write, _function_mapped_bank_use_io_memory, _function_mapped_bank_write);
}
static void __attribute__((optimize("O0")))
_tinit_subdevice(struct _subdevice *_ret, uint32 _subdevice__cached_port_obj, char const **_subdevice_name)
{
    *_ret = (struct _subdevice){
        ._cached_port_obj = _subdevice__cached_port_obj,
        };
    _tinit_object(&_ret->object, _subdevice_name);
}
static void __attribute__((optimize("O0")))
_tinit_port(struct _port *_ret, uint32 _port__cached_port_obj, char const **_port_name)
{
    *_ret = (struct _port){
        ._cached_port_obj = _port__cached_port_obj,
        };
    _tinit_object(&_ret->object, _port_name);
}
static void  init__trampoline_from_init(test_t *_dev, init _init)
{
    _DML_M_init(_dev);
}
static void  post_init__trampoline_from_post_init(test_t *_dev, post_init _post_init)
{
    _DML_M_post_init(_dev);
}
static void  destroy__trampoline_from_destroy(test_t *_dev, destroy _destroy)
{
    _DML_M_destroy(_dev);
}
static bool a__read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
{
    return _DML_M_a__read(_dev, address, enabled_bytes, user, _out0);
}
static exception_type_t a__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_a__transaction_access(_dev, t, offset, aux);
}
static bool ab___group__function_io_memory_bank__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_ab___group__function_io_memory_bank__io_memory_access(_dev, memop, offset, aux);
}
static bool ab__b__read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
{
    return _DML_M_ab__b__read(_dev, address, enabled_bytes, user, _out0);
}
static exception_type_t ab__b__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_ab__b__transaction_access(_dev, t, offset, aux);
}
static bool ab__cc__b__read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
{
    return _DML_M_ab__cc__b__read(_dev, address, enabled_bytes, user, _out0);
}
static exception_type_t ab__cc__b__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_ab__cc__b__transaction_access(_dev, t, offset, aux);
}
static bool ab__function_io_memory_bank__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_ab__function_io_memory_bank__io_memory_access(_dev, memop, offset, aux);
}
static bool b__read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
{
    return _DML_M_b__read(_dev, address, enabled_bytes, user, _out0);
}
static exception_type_t b__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_b__transaction_access(_dev, t, offset, aux);
}
static bool c__read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
{
    return _DML_M_c__read(_dev, address, enabled_bytes, user, _out0);
}
static exception_type_t c__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_c__transaction_access(_dev, t, offset, aux);
}
static bool d__read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
{
    uint32 _flat_index = _bank.id.encoded_index;
    return _DML_M_d__read(_dev, ((_flat_index / 2) % 2), ((_flat_index / 1) % 2), address, enabled_bytes, user, _out0);
}
static exception_type_t d__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    uint32 _flat_index = _bank.id.encoded_index;
    return _DML_M_d__transaction_access(_dev, ((_flat_index / 2) % 2), ((_flat_index / 1) % 2), t, offset, aux);
}
static bool e__read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 offset_, uint64 enabled_bytes, void  *aux_, uint64 *_out0)
{
    return _DML_M_e__read(_dev, offset_, enabled_bytes, aux_, _out0);
}
static bool e__get__trampoline_from_bank(test_t *_dev, bank _bank, uint64 offset_, uint64 size_, uint64 *_out0)
{
    return _DML_M_e__get(_dev, offset_, size_, _out0);
}
static bool e__write__trampoline_from_bank(test_t *_dev, bank _bank, uint64 offset_, uint64 value_, uint64 enabled_bytes, void  *aux_)
{
    return _DML_M_e__write(_dev, offset_, value_, enabled_bytes, aux_);
}
static void  e__set__trampoline_from_bank(test_t *_dev, bank _bank, uint64 offset_, uint64 size_, uint64 value_)
{
    _DML_M_e__set(_dev, offset_, size_, value_);
}
static bool e__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_e__io_memory_access(_dev, memop, offset, aux);
}
static exception_type_t e__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_e__transaction_access(_dev, t, offset, aux);
}
static bool f__read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 address, uint64 enabled_bytes, void  *user, uint64 *_out0)
{
    return _DML_M_f__read(_dev, address, enabled_bytes, user, _out0);
}
static bool f__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_f__io_memory_access(_dev, memop, offset, aux);
}
static bool function_io_memory_bank__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_function_io_memory_bank__io_memory_access(_dev, memop, offset, aux);
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_device(&_tr__dev__device, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, destroy__trampoline_from_destroy, init__trampoline_from_init, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "test"; &_tmp; }), post_init__trampoline_from_post_init);
    _tinit_bank(&_tr_a__bank, offsetof(test_t, a._after_read_callbacks), offsetof(test_t, a._after_write_callbacks), offsetof(test_t, a._before_read_callbacks), offsetof(test_t, a._before_write_callbacks), offsetof(test_t, a._cached_bank_obj), offsetof(test_t, a._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), a__read__trampoline_from_bank, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), a__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_a_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_a_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_implement(&_tr_a_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_a_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_a_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_subdevice(&_tr_ab__subdevice, offsetof(test_t, ab._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ab"; &_tmp; }));
    _tinit_group(&_tr_ab__group__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "_group"; &_tmp; }));
    _tinit_bank(&_tr_ab__group_function_io_memory_bank__bank, offsetof(test_t, ab._group.function_io_memory_bank._after_read_callbacks), offsetof(test_t, ab._group.function_io_memory_bank._after_write_callbacks), offsetof(test_t, ab._group.function_io_memory_bank._before_read_callbacks), offsetof(test_t, ab._group.function_io_memory_bank._before_write_callbacks), offsetof(test_t, ab._group.function_io_memory_bank._cached_bank_obj), offsetof(test_t, ab._group.function_io_memory_bank._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, ab___group__function_io_memory_bank__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "function_io_memory_bank"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL);
    _tinit_implement(&_tr_ab__group_function_io_memory_bank_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_ab__group_function_io_memory_bank_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_implement(&_tr_ab__group_function_io_memory_bank_io_memory__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_ab__group_function_io_memory_bank_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_ab__group_function_io_memory_bank_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_ab__group_function_io_memory_bank_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank_transaction(&_tr_ab__group_function_io_memory_bank_transaction__bank_transaction, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "transaction"; &_tmp; }));
    _tinit_function_mapped_bank(&_tr_ab_b__function_mapped_bank, offsetof(test_t, ab.b._after_read_callbacks), offsetof(test_t, ab.b._after_write_callbacks), offsetof(test_t, ab.b._before_read_callbacks), offsetof(test_t, ab.b._before_write_callbacks), offsetof(test_t, ab.b._cached_bank_obj), offsetof(test_t, ab.b._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static int _tmp __attribute__((aligned(2))); _tmp = (int32 )11LL; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ab__b__read__trampoline_from_bank, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ab__b__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_ab_b_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_ab_b_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits1(void)
{
    _tinit_bank_io_memory(&_tr_ab_b_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_ab_b_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_ab_b_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_ab_b_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_subdevice(&_tr_ab_cc__subdevice, offsetof(test_t, ab.cc._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cc"; &_tmp; }));
    _tinit_function_mapped_bank(&_tr_ab_cc_b__function_mapped_bank, offsetof(test_t, ab.cc.b._after_read_callbacks), offsetof(test_t, ab.cc.b._after_write_callbacks), offsetof(test_t, ab.cc.b._before_read_callbacks), offsetof(test_t, ab.cc.b._before_write_callbacks), offsetof(test_t, ab.cc.b._cached_bank_obj), offsetof(test_t, ab.cc.b._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static int _tmp __attribute__((aligned(2))); _tmp = (int32 )11LL; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ab__cc__b__read__trampoline_from_bank, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ab__cc__b__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_ab_cc_b_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_ab_cc_b_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_ab_cc_b_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_ab_cc_b_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_ab_cc_b_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_ab_cc_b_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_implement(&_tr_ab_cc_io_memory__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_bank(&_tr_ab_function_io_memory_bank__bank, offsetof(test_t, ab.function_io_memory_bank._after_read_callbacks), offsetof(test_t, ab.function_io_memory_bank._after_write_callbacks), offsetof(test_t, ab.function_io_memory_bank._before_read_callbacks), offsetof(test_t, ab.function_io_memory_bank._before_write_callbacks), offsetof(test_t, ab.function_io_memory_bank._cached_bank_obj), offsetof(test_t, ab.function_io_memory_bank._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, ab__function_io_memory_bank__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "function_io_memory_bank"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL);
    _tinit_implement(&_tr_ab_function_io_memory_bank_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_ab_function_io_memory_bank_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_implement(&_tr_ab_function_io_memory_bank_io_memory__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_ab_function_io_memory_bank_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_ab_function_io_memory_bank_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_ab_function_io_memory_bank_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits2(void)
{
    _tinit_bank_transaction(&_tr_ab_function_io_memory_bank_transaction__bank_transaction, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "transaction"; &_tmp; }));
    _tinit_port(&_tr_ab_function_io_memory_port__port, offsetof(test_t, ab.function_io_memory_port._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "function_io_memory_port"; &_tmp; }));
    _tinit_implement(&_tr_ab_function_io_memory_port_io_memory__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_ab_io_memory__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_function_mapped_bank(&_tr_b__function_mapped_bank, offsetof(test_t, b._after_read_callbacks), offsetof(test_t, b._after_write_callbacks), offsetof(test_t, b._before_read_callbacks), offsetof(test_t, b._before_write_callbacks), offsetof(test_t, b._cached_bank_obj), offsetof(test_t, b._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static int _tmp __attribute__((aligned(2))); _tmp = (int32 )11LL; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), b__read__trampoline_from_bank, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), b__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_b_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_b_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_b_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_b_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_b_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_b_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_port(&_tr_bare__port, offsetof(test_t, bare._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bare"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_bare_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_function_mapped_bank(&_tr_c__function_mapped_bank, offsetof(test_t, c._after_read_callbacks), offsetof(test_t, c._after_write_callbacks), offsetof(test_t, c._before_read_callbacks), offsetof(test_t, c._before_write_callbacks), offsetof(test_t, c._cached_bank_obj), offsetof(test_t, c._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static int _tmp __attribute__((aligned(2))); _tmp = (int32 )12LL; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "c"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), c__read__trampoline_from_bank, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), c__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_c_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_c_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_c_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_c_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_c_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_c_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits3(void)
{
    {
        int (*_param_function)[2LL][2LL] = malloc(sizeof(*_param_function));
        for (unsigned _i0 = 0; _i0 < 2; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 2; ++_i1) {
                (*_param_function)[_i0][_i1] = (int )((16ULL + 2ULL * (uint64 )(_i0)) + (uint64 )(_i1));
            }
        }
        _tinit_function_mapped_bank(&_tr_d__function_mapped_bank, offsetof(test_t, d._after_read_callbacks[0ULL][0ULL]), offsetof(test_t, d._after_write_callbacks[0ULL][0ULL]), offsetof(test_t, d._before_read_callbacks[0ULL][0ULL]), offsetof(test_t, d._before_write_callbacks[0ULL][0ULL]), offsetof(test_t, d._cached_bank_obj[0ULL][0ULL]), offsetof(test_t, d._connections[0ULL][0ULL]), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), calloc(1, sizeof(struct _memo_bank___reginfo_table [2LL][2LL])), calloc(1, sizeof(struct _memo_bank___sorted_regs [2LL][2LL])), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), (void *)((uintptr_t)_param_function + 1), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "d"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), d__read__trampoline_from_bank, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), d__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    }
    _tinit_implement(&_tr_d_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_d_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_d_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_d_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_d_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_d_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank(&_tr_e__bank, offsetof(test_t, e._after_read_callbacks), offsetof(test_t, e._after_write_callbacks), offsetof(test_t, e._before_read_callbacks), offsetof(test_t, e._before_write_callbacks), offsetof(test_t, e._cached_bank_obj), offsetof(test_t, e._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), e__get__trampoline_from_bank, e__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "e"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), e__read__trampoline_from_bank, e__set__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), e__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), e__write__trampoline_from_bank);
    _tinit_implement(&_tr_e_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_e_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_implement(&_tr_e_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_e_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_e_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank_transaction(&_tr_e_transaction__bank_transaction, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "transaction"; &_tmp; }));
    _tinit_function_mapped_bank(&_tr_f__function_mapped_bank, offsetof(test_t, f._after_read_callbacks), offsetof(test_t, f._after_write_callbacks), offsetof(test_t, f._before_read_callbacks), offsetof(test_t, f._before_write_callbacks), offsetof(test_t, f._cached_bank_obj), offsetof(test_t, f._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static int _tmp __attribute__((aligned(2))); _tmp = (int32 )15LL; &_tmp; }), NULL, f__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), f__read__trampoline_from_bank, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL);
    _tinit_implement(&_tr_f_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_f_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_implement(&_tr_f_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_f_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_f_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits4(void)
{
    _tinit_bank_transaction(&_tr_f_transaction__bank_transaction, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "transaction"; &_tmp; }));
    _tinit_bank(&_tr_function_io_memory_bank__bank, offsetof(test_t, function_io_memory_bank._after_read_callbacks), offsetof(test_t, function_io_memory_bank._after_write_callbacks), offsetof(test_t, function_io_memory_bank._before_read_callbacks), offsetof(test_t, function_io_memory_bank._before_write_callbacks), offsetof(test_t, function_io_memory_bank._cached_bank_obj), offsetof(test_t, function_io_memory_bank._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, function_io_memory_bank__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "function_io_memory_bank"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL);
    _tinit_implement(&_tr_function_io_memory_bank_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_function_io_memory_bank_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_implement(&_tr_function_io_memory_bank_io_memory__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_function_io_memory_bank_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_function_io_memory_bank_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_function_io_memory_bank_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank_transaction(&_tr_function_io_memory_bank_transaction__bank_transaction, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "transaction"; &_tmp; }));
    _tinit_port(&_tr_function_io_memory_port__port, offsetof(test_t, function_io_memory_port._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "function_io_memory_port"; &_tmp; }));
    _tinit_implement(&_tr_function_io_memory_port_io_memory__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_io_memory__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
    _initialize_traits2();
    _initialize_traits3();
    _initialize_traits4();
}
static const _vtable_list_t *const _each__init UNUSED = NULL;
static const _vtable_list_t *const _each__post_init UNUSED = NULL;
static const _vtable_list_t *const _each__destroy UNUSED = NULL;
static const _vtable_list_t *const _each__register UNUSED = NULL;
static const uint32 _each__function_mapped_bank__in__dev UNUSED = 0;
static const uint32 _each__function_mapped_bank__in__ab UNUSED = 6;
static const uint32 _each__function_mapped_bank__in__ab_cc UNUSED = 8;
static const _vtable_list_t _each__function_mapped_bank[9] UNUSED = {
    {&_tr_ab_b__function_mapped_bank, 1, 23},
    {&_tr_ab_cc_b__function_mapped_bank, 1, 30},
    {&_tr_b__function_mapped_bank, 1, 51},
    {&_tr_c__function_mapped_bank, 1, 60},
    {&_tr_d__function_mapped_bank, 4, 67},
    {&_tr_f__function_mapped_bank, 1, 81},
    {&_tr_ab_b__function_mapped_bank, 1, 23},
    {&_tr_ab_cc_b__function_mapped_bank, 1, 30},
    {&_tr_ab_cc_b__function_mapped_bank, 1, 30}
};
static const _vtable_list_t *const _each___conf_attribute UNUSED = NULL;
static const _vtable_list_t *const _each__name UNUSED = NULL;
static const _vtable_list_t *const _each___qname UNUSED = NULL;
static const _vtable_list_t *const _each__desc UNUSED = NULL;
static const _vtable_list_t *const _each__documentation UNUSED = NULL;
static const _vtable_list_t *const _each__limitations UNUSED = NULL;
static const _vtable_list_t *const _each__object UNUSED = NULL;
static const _vtable_list_t *const _each__implement UNUSED = NULL;
static const _vtable_list_t *const _each__bank_transaction UNUSED = NULL;
static const _vtable_list_t *const _each__bank_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__shown_desc UNUSED = NULL;
static const _vtable_list_t *const _each__bank UNUSED = NULL;
static const _vtable_list_t *const _each__subdevice UNUSED = NULL;
static const _vtable_list_t *const _each__group UNUSED = NULL;
static const _vtable_list_t *const _each__function_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__port UNUSED = NULL;
static const _vtable_list_t *const _each__write_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_or_field UNUSED = NULL;
static const _vtable_list_t *const _each__get_val UNUSED = NULL;
static const _vtable_list_t *const _each__read_only UNUSED = NULL;
static const _vtable_list_t *const _each___get UNUSED = NULL;
static const _vtable_list_t *const _each__get UNUSED = NULL;
static const _vtable_list_t *const _each__set_val UNUSED = NULL;
static const _vtable_list_t *const _each___set UNUSED = NULL;
static const _vtable_list_t *const _each__set UNUSED = NULL;
static const _vtable_list_t *const _each___bitsize UNUSED = NULL;
static const _vtable_list_t *const _each__read_register UNUSED = NULL;
static const _vtable_list_t *const _each__write_register UNUSED = NULL;
static const _vtable_list_t *const _each__init_val UNUSED = NULL;
static const _vtable_list_t *const _each__device UNUSED = NULL;
static const _vtable_list_t *const _each___lsb UNUSED = NULL;
static const _vtable_list_t *const _each___set_field UNUSED = NULL;
static const _vtable_list_t *const _each__field UNUSED = NULL;
static const _vtable_list_t *const _each___get_field UNUSED = NULL;
static const _vtable_list_t *const _each___write_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_field UNUSED = NULL;
static const _vtable_list_t *const _each___read_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_write_as_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_read_as_field UNUSED = NULL;
static const _vtable_list_t *const _each__power_on_reset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_power_on_reset UNUSED = NULL;
static const _vtable_list_t *const _each__poreset UNUSED = NULL;
static const _vtable_list_t *const _each__hard_reset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_hard_reset UNUSED = NULL;
static const _vtable_list_t *const _each__hreset UNUSED = NULL;
static const _vtable_list_t *const _each__soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each__sreset UNUSED = NULL;
static const _vtable_list_t *const _each__soft_reset_val UNUSED = NULL;
static const _vtable_list_t *const _each__ignore_write UNUSED = NULL;
static const _vtable_list_t *const _each__read_zero UNUSED = NULL;
static const _vtable_list_t *const _each__write_only UNUSED = NULL;
static const _vtable_list_t *const _each___simple_write UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_clears UNUSED = NULL;
static const _vtable_list_t *const _each__clear_on_read UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_only UNUSED = NULL;
static const _vtable_list_t *const _each__write_0_only UNUSED = NULL;
static const _vtable_list_t *const _each__read_constant UNUSED = NULL;
static const _vtable_list_t *const _each__no_reset UNUSED = NULL;
static const _vtable_list_t *const _each__constant UNUSED = NULL;
static const _vtable_list_t *const _each__silent_constant UNUSED = NULL;
static const _vtable_list_t *const _each__zeros UNUSED = NULL;
static const _vtable_list_t *const _each__ones UNUSED = NULL;
static const _vtable_list_t *const _each__ignore UNUSED = NULL;
static const _vtable_list_t *const _each__reserved UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_read UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_write UNUSED = NULL;
static const _vtable_list_t *const _each__unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__read_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__write_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__silent_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__undocumented UNUSED = NULL;
static const _vtable_list_t *const _each__unmapped UNUSED = NULL;
static const _vtable_list_t *const _each__sticky UNUSED = NULL;
static const _vtable_list_t *const _each__design_limitation UNUSED = NULL;
static const _vtable_list_t *const _each__miss_pattern_bank UNUSED = NULL;
static const _vtable_list_t *const _each__bank_obj UNUSED = NULL;
static const _vtable_list_t *const _each__interface UNUSED = NULL;
static const _vtable_list_t *const _each__connect UNUSED = NULL;
static const _vtable_list_t *const _each__map_target UNUSED = NULL;
static const _vtable_list_t *const _each__signal_port UNUSED = NULL;
static const _vtable_list_t *const _each__signal_connect UNUSED = NULL;
static const _vtable_list_t *const _each__attribute UNUSED = NULL;
static const _vtable_list_t *const _each__bool_attr UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__int64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__double_attr UNUSED = NULL;
static const _vtable_list_t *const _each__pseudo_attr UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__write_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__init_as_subobj UNUSED = NULL;
static const _vtable_list_t *const _each__read UNUSED = NULL;
static const _vtable_list_t *const _each__write UNUSED = NULL;
static const _vtable_list_t *const _each__event UNUSED = NULL;
static const _vtable_list_t *const _each___event UNUSED = NULL;
static const _vtable_list_t *const _each___time_event UNUSED = NULL;
static const _vtable_list_t *const _each___cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___simple_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___custom_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___uint64_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_cycle_event UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 92; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    return;
}

static void _init_port_objs(test_t *_dev)
{
    _dev->a._obj = _init_port_object(&_dev->obj, "bank.a", 0, NULL);
    _dev->ab._obj = _init_port_object(&_dev->obj, "ab", 0, NULL);
    _dev->ab._group.function_io_memory_bank._obj = _init_port_object(&_dev->obj, "ab._group.bank.function_io_memory_bank", 0, NULL);
    _dev->ab.b._obj = _init_port_object(&_dev->obj, "ab.bank.b", 0, NULL);
    _dev->ab.cc._obj = _init_port_object(&_dev->obj, "ab.cc", 0, NULL);
    _dev->ab.cc.b._obj = _init_port_object(&_dev->obj, "ab.cc.bank.b", 0, NULL);
    _dev->ab.function_io_memory_bank._obj = _init_port_object(&_dev->obj, "ab.bank.function_io_memory_bank", 0, NULL);
    _dev->ab.function_io_memory_port._obj = _init_port_object(&_dev->obj, "ab.port.function_io_memory_port", 0, NULL);
    _dev->b._obj = _init_port_object(&_dev->obj, "bank.b", 0, NULL);
    _dev->bare._obj = _init_port_object(&_dev->obj, "port.bare", 0, NULL);
    _dev->c._obj = _init_port_object(&_dev->obj, "bank.c", 0, NULL);
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        for (int _i1 = 0; _i1 < 2; ++_i1) {
            strbuf_t portname = sb_newf("bank.d[%d][%d]", _i0, _i1);
            _dev->d._obj[_i0][_i1] = _init_port_object(&_dev->obj, sb_str(&portname), 2, _indices_2[_i0][_i1]);
            sb_free(&portname);
        }
    }
    _dev->e._obj = _init_port_object(&_dev->obj, "bank.e", 0, NULL);
    _dev->f._obj = _init_port_object(&_dev->obj, "bank.f", 0, NULL);
    _dev->function_io_memory_bank._obj = _init_port_object(&_dev->obj, "bank.function_io_memory_bank", 0, NULL);
    _dev->function_io_memory_port._obj = _init_port_object(&_dev->obj, "port.function_io_memory_port", 0, NULL);
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
attr_value_t DML_serialize_I64hu(void const  *_in) {
    uint64 *in = (uint64 *)_in;
    attr_value_t out;
    {
        out = SIM_make_attr_uint64(*in);
    }
    return out;
}
set_error_t DML_deserialize_I64hu(attr_value_t in, void  *_out) {
    uint64 *out = (uint64 *)_out;
    set_error_t _success UNUSED = Sim_Set_Ok;
    if (SIM_attr_is_integer(in))
    {
        *out = SIM_attr_integer(in);
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected integer");
        goto _exit;
    }
    _exit:
    return _success;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr_trampoline(conf_object_t *_obj, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr_trampoline(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr_trampoline(conf_object_t *_obj, attr_value_t *val, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr_trampoline(_dev, val, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static const uint32 _indices_2[2][2][2] UNUSED = {{{0, 0},
    {0, 1}},
    {{1, 0},
    {1, 1}}};

