

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sat Mar 11 18:50:55 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F46J50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    11   000000                     
    12                           ; Version 2.40
    13                           ; Generated 17/11/2021 GMT
    14                           ; 
    15                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F46J50 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _PORTD	set	3971
    48   000000                     _PORTE	set	3972
    49   000000                     _TRISD	set	3989
    50   000000                     _TRISE	set	3990
    51   000000                     _PORTC	set	3970
    52   000000                     _TRISC	set	3988
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57   00FF3A                     __pcinit:
    58                           	callstack 0
    59   00FF3A                     start_initialization:
    60                           	callstack 0
    61   00FF3A                     __initialization:
    62                           	callstack 0
    63   00FF3A                     end_of_initialization:
    64                           	callstack 0
    65   00FF3A                     __end_of__initialization:
    66                           	callstack 0
    67   00FF3A  0100               	movlb	0
    68   00FF3C  EFA0  F07F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71   000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73   000001                     ??_main:
    74                           
    75                           ; 1 bytes @ 0x0
    76   000001                     	ds	1
    77   000002                     main@i:
    78                           	callstack 0
    79                           
    80                           ; 2 bytes @ 0x1
    81   000002                     	ds	2
    82   000004                     main@i_42:
    83                           	callstack 0
    84                           
    85                           ; 2 bytes @ 0x3
    86   000004                     	ds	2
    87                           
    88 ;;
    89 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    90 ;;
    91 ;; *************** function _main *****************
    92 ;; Defined at:
    93 ;;		line 16 in file "newmain.c"
    94 ;; Parameters:    Size  Location     Type
    95 ;;		None
    96 ;; Auto vars:     Size  Location     Type
    97 ;;  i               2    3[COMRAM] int 
    98 ;;  i               2    1[COMRAM] int 
    99 ;; Return value:  Size  Location     Type
   100 ;;                  1    wreg      void 
   101 ;; Registers used:
   102 ;;		wreg, status,2, status,0
   103 ;; Tracked objects:
   104 ;;		On entry : 0/0
   105 ;;		On exit  : 0/0
   106 ;;		Unchanged: 0/0
   107 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14
   108 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   109 ;;      Locals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   110 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   111 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   112 ;;Total ram usage:        5 bytes
   113 ;; This function calls:
   114 ;;		Nothing
   115 ;; This function is called by:
   116 ;;		Startup code after reset
   117 ;; This function uses a non-reentrant model
   118 ;;
   119                           
   120                           	psect	text0
   121   00FF40                     __ptext0:
   122                           	callstack 0
   123   00FF40                     _main:
   124                           	callstack 31
   125   00FF40                     
   126                           ;newmain.c: 21:   TRISC = 0x00;
   127   00FF40  0E00               	movlw	0
   128   00FF42  6E94               	movwf	148,c	;volatile
   129                           
   130                           ;newmain.c: 23:   TRISE = 0x00;
   131   00FF44  0E00               	movlw	0
   132   00FF46  6E96               	movwf	150,c	;volatile
   133                           
   134                           ;newmain.c: 24:   TRISD = 0x00;
   135   00FF48  0E00               	movlw	0
   136   00FF4A  6E95               	movwf	149,c	;volatile
   137                           
   138                           ;newmain.c: 28:   PORTC = 0x00;
   139   00FF4C  0E00               	movlw	0
   140   00FF4E  6E82               	movwf	130,c	;volatile
   141                           
   142                           ;newmain.c: 29:   PORTE = 0x00;
   143   00FF50  0E00               	movlw	0
   144   00FF52  6E84               	movwf	132,c	;volatile
   145                           
   146                           ;newmain.c: 32:   PORTD = 0x20;
   147   00FF54  0E20               	movlw	32
   148   00FF56  6E83               	movwf	131,c	;volatile
   149   00FF58                     l19:
   150                           
   151                           ;newmain.c: 35:   {;newmain.c: 36:       PORTD = 0x20;
   152   00FF58  0E20               	movlw	32
   153   00FF5A  6E83               	movwf	131,c	;volatile
   154                           
   155                           ;newmain.c: 37:       for(int i = 0; i < 100;i++){
   156   00FF5C  0E00               	movlw	0
   157   00FF5E  6E03               	movwf	(main@i+1)^0,c
   158   00FF60  0E00               	movlw	0
   159   00FF62  6E02               	movwf	main@i^0,c
   160   00FF64                     l708:
   161                           
   162                           ;newmain.c: 43:           PORTD |= 0x5F;
   163   00FF64  0E5F               	movlw	95
   164   00FF66  1283               	iorwf	131,f,c	;volatile
   165   00FF68                     
   166                           ;newmain.c: 44:           _delay((unsigned long)((4)*(4000000/4000.0)));
   167   00FF68  0E06               	movlw	6
   168   00FF6A  6E01               	movwf	??_main^0,c
   169   00FF6C  0E30               	movlw	48
   170   00FF6E                     u37:
   171   00FF6E  2EE8               	decfsz	wreg,f,c
   172   00FF70  D7FE               	bra	u37
   173   00FF72  2E01               	decfsz	??_main^0,f,c
   174   00FF74  D7FC               	bra	u37
   175   00FF76  D000               	nop2	
   176   00FF78                     
   177                           ;newmain.c: 50:           PORTD &= ~0x5F;
   178   00FF78  0EA0               	movlw	160
   179   00FF7A  1683               	andwf	131,f,c	;volatile
   180                           
   181                           ;newmain.c: 51:           _delay((unsigned long)((1)*(4000000/4000.0)));
   182   00FF7C  0EC8               	movlw	200
   183   00FF7E                     u47:
   184   00FF7E  D000               	nop2	
   185   00FF80  2EE8               	decfsz	wreg,f,c
   186   00FF82  D7FD               	bra	u47
   187   00FF84                     
   188                           ;newmain.c: 52:       }
   189   00FF84  4A02               	infsnz	main@i^0,f,c
   190   00FF86  2A03               	incf	(main@i+1)^0,f,c
   191   00FF88  BE03               	btfsc	(main@i+1)^0,7,c
   192   00FF8A  EFD0  F07F         	goto	u11
   193   00FF8E  5003               	movf	(main@i+1)^0,w,c
   194   00FF90  E109               	bnz	u10
   195   00FF92  0E64               	movlw	100
   196   00FF94  5C02               	subwf	main@i^0,w,c
   197   00FF96  A0D8               	btfss	status,0,c
   198   00FF98  EFD0  F07F         	goto	u11
   199   00FF9C  EFD2  F07F         	goto	u10
   200   00FFA0                     u11:
   201   00FFA0  EFB2  F07F         	goto	l708
   202   00FFA4                     u10:
   203   00FFA4                     
   204                           ;newmain.c: 53:       PORTD = 0x80;
   205   00FFA4  0E80               	movlw	128
   206   00FFA6  6E83               	movwf	131,c	;volatile
   207                           
   208                           ;newmain.c: 55:       for(int i = 0; i < 100;i++){
   209   00FFA8  0E00               	movlw	0
   210   00FFAA  6E05               	movwf	(main@i_42+1)^0,c
   211   00FFAC  0E00               	movlw	0
   212   00FFAE  6E04               	movwf	main@i_42^0,c
   213   00FFB0                     l722:
   214                           
   215                           ;newmain.c: 61:           PORTD |= 0x5F;
   216   00FFB0  0E5F               	movlw	95
   217   00FFB2  1283               	iorwf	131,f,c	;volatile
   218   00FFB4                     
   219                           ;newmain.c: 62:           _delay((unsigned long)((4)*(4000000/4000.0)));
   220   00FFB4  0E06               	movlw	6
   221   00FFB6  6E01               	movwf	??_main^0,c
   222   00FFB8  0E30               	movlw	48
   223   00FFBA                     u57:
   224   00FFBA  2EE8               	decfsz	wreg,f,c
   225   00FFBC  D7FE               	bra	u57
   226   00FFBE  2E01               	decfsz	??_main^0,f,c
   227   00FFC0  D7FC               	bra	u57
   228   00FFC2  D000               	nop2	
   229   00FFC4                     
   230                           ;newmain.c: 68:           PORTD &= ~0x5F;
   231   00FFC4  0EA0               	movlw	160
   232   00FFC6  1683               	andwf	131,f,c	;volatile
   233                           
   234                           ;newmain.c: 69:           _delay((unsigned long)((1)*(4000000/4000.0)));
   235   00FFC8  0EC8               	movlw	200
   236   00FFCA                     u67:
   237   00FFCA  D000               	nop2	
   238   00FFCC  2EE8               	decfsz	wreg,f,c
   239   00FFCE  D7FD               	bra	u67
   240   00FFD0                     
   241                           ;newmain.c: 70:       }
   242   00FFD0  4A04               	infsnz	main@i_42^0,f,c
   243   00FFD2  2A05               	incf	(main@i_42+1)^0,f,c
   244   00FFD4  BE05               	btfsc	(main@i_42+1)^0,7,c
   245   00FFD6  EFF6  F07F         	goto	u21
   246   00FFDA  5005               	movf	(main@i_42+1)^0,w,c
   247   00FFDC  E109               	bnz	u20
   248   00FFDE  0E64               	movlw	100
   249   00FFE0  5C04               	subwf	main@i_42^0,w,c
   250   00FFE2  A0D8               	btfss	status,0,c
   251   00FFE4  EFF6  F07F         	goto	u21
   252   00FFE8  EFF8  F07F         	goto	u20
   253   00FFEC                     u21:
   254   00FFEC  EFD8  F07F         	goto	l722
   255   00FFF0                     u20:
   256   00FFF0  EFAC  F07F         	goto	l19
   257   00FFF4  EF00  F000         	goto	start
   258   00FFF8                     __end_of_main:
   259                           	callstack 0
   260   000000                     
   261                           	psect	rparam
   262   000000                     
   263                           	psect	config
   264                           
   265                           ;Config register CONFIG1L @ 0xFFF8
   266                           ;	Watchdog Timer
   267                           ;	WDTEN = OFF, Disabled - Controlled by SWDTEN bit
   268                           ;	PLL Prescaler Selection bits
   269                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   270                           ;	Stack Overflow/Underflow Reset
   271                           ;	STVREN = OFF, Disabled
   272                           ;	Extended Instruction Set
   273                           ;	XINST = OFF, Disabled
   274                           ;	Background Debug
   275                           ;	DEBUG = 0x1, unprogrammed default
   276   00FFF8                     	org	65528
   277   00FFF8  8C                 	db	140
   278                           
   279                           ;Config register CONFIG1H @ 0xFFF9
   280                           ;	CPU System Clock Postscaler
   281                           ;	CPUDIV = OSC4_PLL6, CPU system clock divide by 6
   282                           ;	Code Protect
   283                           ;	CP0 = ON, Program memory is code-protected
   284   00FFF9                     	org	65529
   285   00FFF9  F0                 	db	240
   286                           
   287                           ;Config register CONFIG2L @ 0xFFFA
   288                           ;	Oscillator
   289                           ;	OSC = INTOSC, INTOSC
   290                           ;	T1OSCEN Enforcement
   291                           ;	T1DIG = OFF, Secondary Oscillator clock source may not be selected
   292                           ;	Low-Power Timer1 Oscillator
   293                           ;	LPT1OSC = OFF, High-power operation
   294                           ;	Fail-Safe Clock Monitor
   295                           ;	FCMEN = OFF, Disabled
   296                           ;	Internal External Oscillator Switch Over Mode
   297                           ;	IESO = OFF, Disabled
   298   00FFFA                     	org	65530
   299   00FFFA  10                 	db	16
   300                           
   301                           ;Config register CONFIG2H @ 0xFFFB
   302                           ;	Watchdog Postscaler
   303                           ;	WDTPS = 1, 1:1
   304   00FFFB                     	org	65531
   305   00FFFB  F0                 	db	240
   306                           
   307                           ;Config register CONFIG3L @ 0xFFFC
   308                           ;	DSWDT Clock Select
   309                           ;	DSWDTOSC = T1OSCREF, DSWDT uses T1OSC/T1CKI
   310                           ;	RTCC Clock Select
   311                           ;	RTCOSC = INTOSCREF, RTCC uses INTRC
   312                           ;	Deep Sleep BOR
   313                           ;	DSBOREN = OFF, Disabled
   314                           ;	Deep Sleep Watchdog Timer
   315                           ;	DSWDTEN = OFF, Disabled
   316                           ;	Deep Sleep Watchdog Postscaler
   317                           ;	DSWDTPS = 2, 1:2 (2.1 ms)
   318   00FFFC                     	org	65532
   319   00FFFC  00                 	db	0
   320                           
   321                           ;Config register CONFIG3H @ 0xFFFD
   322                           ;	IOLOCK One-Way Set Enable bit
   323                           ;	IOL1WAY = OFF, The IOLOCK bit (PPSCON<0>) can be set and cleared as needed
   324                           ;	MSSP address masking
   325                           ;	MSSP7B_EN = MSK5, 5 Bit address masking mode
   326   00FFFD                     	org	65533
   327   00FFFD  F0                 	db	240
   328                           
   329                           ;Config register CONFIG4L @ 0xFFFE
   330                           ;	Write/Erase Protect Page Start/End Location
   331                           ;	WPFP = PAGE_0, Write Protect Program Flash Page 0
   332                           ;	Write/Erase Protect Region Select (valid when WPDIS = 0)
   333                           ;	WPEND = PAGE_0, Page 0 through WPFP<5:0> erase/write protected
   334                           ;	Write/Erase Protect Configuration Region
   335                           ;	WPCFG = ON, Configuration Words page erase/write-protected
   336   00FFFE                     	org	65534
   337   00FFFE  00                 	db	0
   338                           
   339                           ;Config register CONFIG4H @ 0xFFFF
   340                           ;	Write Protect Disable bit
   341                           ;	WPDIS = ON, WPFP<5:0>/WPEND region erase/write protected
   342   00FFFF                     	org	65535
   343   00FFFF  F0                 	db	240
   344                           tosu	equ	0xFFF
   345                           tosh	equ	0xFFE
   346                           tosl	equ	0xFFD
   347                           stkptr	equ	0xFFC
   348                           pclatu	equ	0xFFB
   349                           pclath	equ	0xFFA
   350                           pcl	equ	0xFF9
   351                           tblptru	equ	0xFF8
   352                           tblptrh	equ	0xFF7
   353                           tblptrl	equ	0xFF6
   354                           tablat	equ	0xFF5
   355                           prodh	equ	0xFF4
   356                           prodl	equ	0xFF3
   357                           indf0	equ	0xFEF
   358                           postinc0	equ	0xFEE
   359                           postdec0	equ	0xFED
   360                           preinc0	equ	0xFEC
   361                           plusw0	equ	0xFEB
   362                           fsr0h	equ	0xFEA
   363                           fsr0l	equ	0xFE9
   364                           wreg	equ	0xFE8
   365                           indf1	equ	0xFE7
   366                           postinc1	equ	0xFE6
   367                           postdec1	equ	0xFE5
   368                           preinc1	equ	0xFE4
   369                           plusw1	equ	0xFE3
   370                           fsr1h	equ	0xFE2
   371                           fsr1l	equ	0xFE1
   372                           bsr	equ	0xFE0
   373                           indf2	equ	0xFDF
   374                           postinc2	equ	0xFDE
   375                           postdec2	equ	0xFDD
   376                           preinc2	equ	0xFDC
   377                           plusw2	equ	0xFDB
   378                           fsr2h	equ	0xFDA
   379                           fsr2l	equ	0xFD9
   380                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      5       5
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          192      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 5     5      0      60
                                              0 COMRAM     5     5      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      5       5       1        5.3%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14           C0      0       0      32        0.0%
BANK14              C0      0       0      33        0.0%
BITBIGSFRhh         69      0       0      34        0.0%
BITBIGSFRlhh         F      0       0      35        0.0%
BITBIGSFRll         C2      0       0      36        0.0%
ABS                  0      0       0      37        0.0%
BIGRAM             EBF      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sat Mar 11 18:50:55 2023

                     l19 FF58                       u10 FFA4                       u11 FFA0  
                     u20 FFF0                       u21 FFEC                       u37 FF6E  
                     u47 FF7E                       u57 FFBA                       u67 FFCA  
                    l710 FF68                      l702 FF40                      l712 FF78  
                    l722 FFB0                      l714 FF84                      l724 FFB4  
                    l716 FFA4                      l708 FF64                      l726 FFC4  
                    l728 FFD0                      wreg 000FE8                     _main FF40  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTC 000F82                    _PORTD 000F83                    _PORTE 000F84  
                  _TRISC 000F94                    _TRISD 000F95                    _TRISE 000F96  
                  main@i 0002                    status 000FD8          __initialization FF3A  
           __end_of_main FFF8                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001               __accesstop 0060  __end_of__initialization FF3A  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit FF3A                  __ramtop 1000  
                __ptext0 FF40     end_of_initialization FF3A      start_initialization FF3A  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
               main@i_42 0004  
