 
****************************************
Report : qor
Design : iir_top
Version: M-2016.12-SP2
Date   : Wed Jul  4 11:45:51 2018
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          3.85
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              15997
  Buf/Inv Cell Count:            1771
  Buf Cell Count:                   6
  Inv Cell Count:                1765
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     13157
  Sequential Cell Count:         2840
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    39017.880461
  Noncombinational Area: 22201.560102
  Buf/Inv Area:           1998.360079
  Total Buffer Area:            15.12
  Total Inverter Area:        1983.24
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             61219.440562
  Design Area:           61219.440562


  Design Rules
  -----------------------------------
  Total Number of Nets:         18172
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: aduae260-lap

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  1.72
  Mapping Optimization:               17.06
  -----------------------------------------
  Overall Compile Time:               56.08
  Overall Compile Wall Clock Time:    20.82

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
