// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FFT_fft_stage_clone (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_0_address0,
        in_r_0_ce0,
        in_r_0_q0,
        in_r_0_address1,
        in_r_0_ce1,
        in_r_0_q1,
        in_r_1_address0,
        in_r_1_ce0,
        in_r_1_q0,
        in_r_1_address1,
        in_r_1_ce1,
        in_r_1_q1,
        in_r_2_address0,
        in_r_2_ce0,
        in_r_2_q0,
        in_r_2_address1,
        in_r_2_ce1,
        in_r_2_q1,
        in_r_3_address0,
        in_r_3_ce0,
        in_r_3_q0,
        in_r_3_address1,
        in_r_3_ce1,
        in_r_3_q1,
        in_i_0_address0,
        in_i_0_ce0,
        in_i_0_q0,
        in_i_0_address1,
        in_i_0_ce1,
        in_i_0_q1,
        in_i_1_address0,
        in_i_1_ce0,
        in_i_1_q0,
        in_i_1_address1,
        in_i_1_ce1,
        in_i_1_q1,
        in_i_2_address0,
        in_i_2_ce0,
        in_i_2_q0,
        in_i_2_address1,
        in_i_2_ce1,
        in_i_2_q1,
        in_i_3_address0,
        in_i_3_ce0,
        in_i_3_q0,
        in_i_3_address1,
        in_i_3_ce1,
        in_i_3_q1,
        out_r_0_address0,
        out_r_0_ce0,
        out_r_0_we0,
        out_r_0_d0,
        out_r_0_address1,
        out_r_0_ce1,
        out_r_0_we1,
        out_r_0_d1,
        out_r_1_address0,
        out_r_1_ce0,
        out_r_1_we0,
        out_r_1_d0,
        out_r_1_address1,
        out_r_1_ce1,
        out_r_1_we1,
        out_r_1_d1,
        out_r_2_address0,
        out_r_2_ce0,
        out_r_2_we0,
        out_r_2_d0,
        out_r_2_address1,
        out_r_2_ce1,
        out_r_2_we1,
        out_r_2_d1,
        out_r_3_address0,
        out_r_3_ce0,
        out_r_3_we0,
        out_r_3_d0,
        out_r_3_address1,
        out_r_3_ce1,
        out_r_3_we1,
        out_r_3_d1,
        out_i_0_address0,
        out_i_0_ce0,
        out_i_0_we0,
        out_i_0_d0,
        out_i_0_address1,
        out_i_0_ce1,
        out_i_0_we1,
        out_i_0_d1,
        out_i_1_address0,
        out_i_1_ce0,
        out_i_1_we0,
        out_i_1_d0,
        out_i_1_address1,
        out_i_1_ce1,
        out_i_1_we1,
        out_i_1_d1,
        out_i_2_address0,
        out_i_2_ce0,
        out_i_2_we0,
        out_i_2_d0,
        out_i_2_address1,
        out_i_2_ce1,
        out_i_2_we1,
        out_i_2_d1,
        out_i_3_address0,
        out_i_3_ce0,
        out_i_3_we0,
        out_i_3_d0,
        out_i_3_address1,
        out_i_3_ce1,
        out_i_3_we1,
        out_i_3_d1,
        t,
        m,
        gm_re_tab_address0,
        gm_re_tab_ce0,
        gm_re_tab_q0,
        gm_im_tab_address0,
        gm_im_tab_ce0,
        gm_im_tab_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] in_r_0_address0;
output   in_r_0_ce0;
input  [63:0] in_r_0_q0;
output  [6:0] in_r_0_address1;
output   in_r_0_ce1;
input  [63:0] in_r_0_q1;
output  [6:0] in_r_1_address0;
output   in_r_1_ce0;
input  [63:0] in_r_1_q0;
output  [6:0] in_r_1_address1;
output   in_r_1_ce1;
input  [63:0] in_r_1_q1;
output  [6:0] in_r_2_address0;
output   in_r_2_ce0;
input  [63:0] in_r_2_q0;
output  [6:0] in_r_2_address1;
output   in_r_2_ce1;
input  [63:0] in_r_2_q1;
output  [6:0] in_r_3_address0;
output   in_r_3_ce0;
input  [63:0] in_r_3_q0;
output  [6:0] in_r_3_address1;
output   in_r_3_ce1;
input  [63:0] in_r_3_q1;
output  [6:0] in_i_0_address0;
output   in_i_0_ce0;
input  [63:0] in_i_0_q0;
output  [6:0] in_i_0_address1;
output   in_i_0_ce1;
input  [63:0] in_i_0_q1;
output  [6:0] in_i_1_address0;
output   in_i_1_ce0;
input  [63:0] in_i_1_q0;
output  [6:0] in_i_1_address1;
output   in_i_1_ce1;
input  [63:0] in_i_1_q1;
output  [6:0] in_i_2_address0;
output   in_i_2_ce0;
input  [63:0] in_i_2_q0;
output  [6:0] in_i_2_address1;
output   in_i_2_ce1;
input  [63:0] in_i_2_q1;
output  [6:0] in_i_3_address0;
output   in_i_3_ce0;
input  [63:0] in_i_3_q0;
output  [6:0] in_i_3_address1;
output   in_i_3_ce1;
input  [63:0] in_i_3_q1;
output  [6:0] out_r_0_address0;
output   out_r_0_ce0;
output   out_r_0_we0;
output  [63:0] out_r_0_d0;
output  [6:0] out_r_0_address1;
output   out_r_0_ce1;
output   out_r_0_we1;
output  [63:0] out_r_0_d1;
output  [6:0] out_r_1_address0;
output   out_r_1_ce0;
output   out_r_1_we0;
output  [63:0] out_r_1_d0;
output  [6:0] out_r_1_address1;
output   out_r_1_ce1;
output   out_r_1_we1;
output  [63:0] out_r_1_d1;
output  [6:0] out_r_2_address0;
output   out_r_2_ce0;
output   out_r_2_we0;
output  [63:0] out_r_2_d0;
output  [6:0] out_r_2_address1;
output   out_r_2_ce1;
output   out_r_2_we1;
output  [63:0] out_r_2_d1;
output  [6:0] out_r_3_address0;
output   out_r_3_ce0;
output   out_r_3_we0;
output  [63:0] out_r_3_d0;
output  [6:0] out_r_3_address1;
output   out_r_3_ce1;
output   out_r_3_we1;
output  [63:0] out_r_3_d1;
output  [6:0] out_i_0_address0;
output   out_i_0_ce0;
output   out_i_0_we0;
output  [63:0] out_i_0_d0;
output  [6:0] out_i_0_address1;
output   out_i_0_ce1;
output   out_i_0_we1;
output  [63:0] out_i_0_d1;
output  [6:0] out_i_1_address0;
output   out_i_1_ce0;
output   out_i_1_we0;
output  [63:0] out_i_1_d0;
output  [6:0] out_i_1_address1;
output   out_i_1_ce1;
output   out_i_1_we1;
output  [63:0] out_i_1_d1;
output  [6:0] out_i_2_address0;
output   out_i_2_ce0;
output   out_i_2_we0;
output  [63:0] out_i_2_d0;
output  [6:0] out_i_2_address1;
output   out_i_2_ce1;
output   out_i_2_we1;
output  [63:0] out_i_2_d1;
output  [6:0] out_i_3_address0;
output   out_i_3_ce0;
output   out_i_3_we0;
output  [63:0] out_i_3_d0;
output  [6:0] out_i_3_address1;
output   out_i_3_ce1;
output   out_i_3_we1;
output  [63:0] out_i_3_d1;
input  [8:0] t;
input  [8:0] m;
output  [9:0] gm_re_tab_address0;
output   gm_re_tab_ce0;
input  [63:0] gm_re_tab_q0;
output  [9:0] gm_im_tab_address0;
output   gm_im_tab_ce0;
input  [63:0] gm_im_tab_q0;

reg ap_idle;
reg[6:0] in_r_0_address0;
reg in_r_0_ce0;
reg[6:0] in_r_0_address1;
reg in_r_0_ce1;
reg[6:0] in_r_1_address0;
reg in_r_1_ce0;
reg[6:0] in_r_1_address1;
reg in_r_1_ce1;
reg[6:0] in_r_2_address0;
reg in_r_2_ce0;
reg[6:0] in_r_2_address1;
reg in_r_2_ce1;
reg[6:0] in_r_3_address0;
reg in_r_3_ce0;
reg[6:0] in_r_3_address1;
reg in_r_3_ce1;
reg[6:0] in_i_0_address0;
reg in_i_0_ce0;
reg[6:0] in_i_0_address1;
reg in_i_0_ce1;
reg[6:0] in_i_1_address0;
reg in_i_1_ce0;
reg[6:0] in_i_1_address1;
reg in_i_1_ce1;
reg[6:0] in_i_2_address0;
reg in_i_2_ce0;
reg[6:0] in_i_2_address1;
reg in_i_2_ce1;
reg[6:0] in_i_3_address0;
reg in_i_3_ce0;
reg[6:0] in_i_3_address1;
reg in_i_3_ce1;
reg[6:0] out_r_0_address0;
reg out_r_0_ce0;
reg out_r_0_we0;
reg[63:0] out_r_0_d0;
reg[6:0] out_r_0_address1;
reg out_r_0_ce1;
reg out_r_0_we1;
reg[63:0] out_r_0_d1;
reg[6:0] out_r_1_address0;
reg out_r_1_ce0;
reg out_r_1_we0;
reg[63:0] out_r_1_d0;
reg[6:0] out_r_1_address1;
reg out_r_1_ce1;
reg out_r_1_we1;
reg[63:0] out_r_1_d1;
reg[6:0] out_r_2_address0;
reg out_r_2_ce0;
reg out_r_2_we0;
reg[63:0] out_r_2_d0;
reg[6:0] out_r_2_address1;
reg out_r_2_ce1;
reg out_r_2_we1;
reg[63:0] out_r_2_d1;
reg[6:0] out_r_3_address0;
reg out_r_3_ce0;
reg out_r_3_we0;
reg[63:0] out_r_3_d0;
reg[6:0] out_r_3_address1;
reg out_r_3_ce1;
reg out_r_3_we1;
reg[63:0] out_r_3_d1;
reg[6:0] out_i_0_address0;
reg out_i_0_ce0;
reg out_i_0_we0;
reg[63:0] out_i_0_d0;
reg[6:0] out_i_0_address1;
reg out_i_0_ce1;
reg out_i_0_we1;
reg[63:0] out_i_0_d1;
reg[6:0] out_i_1_address0;
reg out_i_1_ce0;
reg out_i_1_we0;
reg[63:0] out_i_1_d0;
reg[6:0] out_i_1_address1;
reg out_i_1_ce1;
reg out_i_1_we1;
reg[63:0] out_i_1_d1;
reg[6:0] out_i_2_address0;
reg out_i_2_ce0;
reg out_i_2_we0;
reg[63:0] out_i_2_d0;
reg[6:0] out_i_2_address1;
reg out_i_2_ce1;
reg out_i_2_we1;
reg[63:0] out_i_2_d1;
reg[6:0] out_i_3_address0;
reg out_i_3_ce0;
reg out_i_3_we0;
reg[63:0] out_i_3_d0;
reg[6:0] out_i_3_address1;
reg out_i_3_ce1;
reg out_i_3_we1;
reg[63:0] out_i_3_d1;
reg[9:0] gm_re_tab_address0;
reg gm_re_tab_ce0;
reg[9:0] gm_im_tab_address0;
reg gm_im_tab_ce0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_state28_pp0_stage3_iter6;
wire    ap_block_state32_pp0_stage3_iter7;
wire    ap_block_state36_pp0_stage3_iter8;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] tmp_reg_2108;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] grp_fu_1374_p2;
reg   [63:0] reg_1398;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
wire    ap_block_state29_pp0_stage0_iter7;
wire    ap_block_state33_pp0_stage0_iter8;
wire    ap_block_state37_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] grp_fu_1378_p2;
reg   [63:0] reg_1406;
wire   [63:0] grp_fu_1358_p2;
reg   [63:0] reg_1414;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_state30_pp0_stage1_iter7;
wire    ap_block_state34_pp0_stage1_iter8;
wire    ap_block_state38_pp0_stage1_iter9;
wire    ap_block_pp0_stage1_11001;
wire   [63:0] grp_fu_1366_p2;
reg   [63:0] reg_1426;
wire   [7:0] ht_fu_1438_p4;
reg   [7:0] ht_reg_2073;
wire   [8:0] zext_ln72_fu_1448_p1;
reg   [8:0] zext_ln72_reg_2080;
reg   [1:0] trunc_ln_reg_2093;
reg   [8:0] n_5_reg_2101;
reg   [8:0] n_5_reg_2101_pp0_iter1_reg;
reg   [8:0] n_5_reg_2101_pp0_iter2_reg;
reg   [8:0] n_5_reg_2101_pp0_iter3_reg;
wire   [0:0] tmp_fu_1470_p3;
reg   [0:0] tmp_reg_2108_pp0_iter1_reg;
reg   [0:0] tmp_reg_2108_pp0_iter2_reg;
reg   [0:0] tmp_reg_2108_pp0_iter3_reg;
reg   [0:0] tmp_reg_2108_pp0_iter4_reg;
reg   [0:0] tmp_reg_2108_pp0_iter5_reg;
reg   [0:0] tmp_reg_2108_pp0_iter6_reg;
reg   [0:0] tmp_reg_2108_pp0_iter7_reg;
reg   [0:0] tmp_reg_2108_pp0_iter8_reg;
wire   [7:0] trunc_ln78_fu_1495_p1;
reg   [7:0] trunc_ln78_reg_2112;
wire   [7:0] n_fu_1498_p2;
reg   [7:0] n_reg_2118;
reg   [7:0] n_reg_2118_pp0_iter1_reg;
reg   [7:0] n_reg_2118_pp0_iter2_reg;
reg   [7:0] n_reg_2118_pp0_iter3_reg;
wire   [7:0] n_6_fu_1509_p2;
reg   [7:0] n_6_reg_2124;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_state27_pp0_stage2_iter6;
wire    ap_block_state31_pp0_stage2_iter7;
wire    ap_block_state35_pp0_stage2_iter8;
wire    ap_block_state39_pp0_stage2_iter9;
wire    ap_block_pp0_stage2_11001;
reg   [7:0] n_6_reg_2124_pp0_iter1_reg;
reg   [7:0] n_6_reg_2124_pp0_iter2_reg;
reg   [7:0] n_6_reg_2124_pp0_iter3_reg;
wire   [7:0] n_7_fu_1519_p2;
reg   [7:0] n_7_reg_2130;
reg   [7:0] n_7_reg_2130_pp0_iter1_reg;
reg   [7:0] n_7_reg_2130_pp0_iter2_reg;
reg   [7:0] n_7_reg_2130_pp0_iter3_reg;
wire  signed [8:0] grp_fu_1478_p2;
wire   [7:0] grp_fu_1504_p2;
reg   [7:0] i_gm_4_reg_2151;
reg   [63:0] gm_re_reg_2156;
reg   [63:0] gm_im_reg_2162;
wire   [8:0] zext_ln81_fu_1540_p1;
wire   [7:0] grp_fu_1514_p2;
reg   [7:0] i_gm_5_reg_2183;
reg   [63:0] gm_re_4_reg_2188;
reg   [63:0] gm_im_4_reg_2194;
wire   [8:0] zext_ln81_1_fu_1554_p1;
wire   [7:0] grp_fu_1524_p2;
reg   [7:0] i_gm_6_reg_2215;
wire   [1:0] trunc_ln81_fu_1568_p1;
reg   [1:0] trunc_ln81_reg_2220;
reg   [1:0] trunc_ln81_reg_2220_pp0_iter4_reg;
reg   [1:0] trunc_ln81_reg_2220_pp0_iter5_reg;
reg   [1:0] trunc_ln81_reg_2220_pp0_iter6_reg;
reg   [6:0] lshr_ln_reg_2227;
reg   [6:0] lshr_ln_reg_2227_pp0_iter4_reg;
wire   [63:0] zext_ln87_fu_1594_p1;
reg   [63:0] zext_ln87_reg_2232;
reg   [63:0] zext_ln87_reg_2232_pp0_iter4_reg;
reg   [63:0] zext_ln87_reg_2232_pp0_iter5_reg;
reg   [63:0] zext_ln87_reg_2232_pp0_iter6_reg;
reg   [63:0] zext_ln87_reg_2232_pp0_iter7_reg;
reg   [63:0] gm_re_5_reg_2289;
reg   [63:0] gm_im_5_reg_2295;
wire   [8:0] zext_ln81_2_fu_1609_p1;
wire   [1:0] add_ln87_4_fu_1623_p2;
reg   [1:0] add_ln87_4_reg_2316;
reg   [1:0] add_ln87_4_reg_2316_pp0_iter5_reg;
reg   [1:0] add_ln87_4_reg_2316_pp0_iter6_reg;
reg   [1:0] add_ln87_4_reg_2316_pp0_iter7_reg;
wire   [63:0] tmp_re_fu_1627_p6;
reg   [63:0] tmp_re_reg_2320;
wire   [63:0] tmp_im_fu_1641_p6;
reg   [63:0] tmp_im_reg_2326;
wire   [1:0] trunc_ln81_1_fu_1655_p1;
reg   [1:0] trunc_ln81_1_reg_2332;
reg   [1:0] trunc_ln81_1_reg_2332_pp0_iter5_reg;
reg   [1:0] trunc_ln81_1_reg_2332_pp0_iter6_reg;
reg   [1:0] trunc_ln81_1_reg_2332_pp0_iter7_reg;
reg   [1:0] trunc_ln81_1_reg_2332_pp0_iter8_reg;
reg   [6:0] lshr_ln85_3_reg_2339;
reg   [6:0] lshr_ln85_3_reg_2339_pp0_iter5_reg;
wire   [63:0] zext_ln87_5_fu_1681_p1;
reg   [63:0] zext_ln87_5_reg_2344;
reg   [63:0] zext_ln87_5_reg_2344_pp0_iter5_reg;
reg   [63:0] zext_ln87_5_reg_2344_pp0_iter6_reg;
reg   [63:0] zext_ln87_5_reg_2344_pp0_iter7_reg;
reg   [63:0] zext_ln87_5_reg_2344_pp0_iter8_reg;
reg   [63:0] gm_re_6_reg_2401;
reg   [63:0] gm_im_6_reg_2407;
wire   [1:0] add_ln87_5_fu_1696_p2;
reg   [1:0] add_ln87_5_reg_2413;
reg   [1:0] add_ln87_5_reg_2413_pp0_iter5_reg;
reg   [1:0] add_ln87_5_reg_2413_pp0_iter6_reg;
reg   [1:0] add_ln87_5_reg_2413_pp0_iter7_reg;
reg   [1:0] add_ln87_5_reg_2413_pp0_iter8_reg;
wire   [63:0] tmp_re_4_fu_1700_p6;
reg   [63:0] tmp_re_4_reg_2417;
wire   [63:0] tmp_im_4_fu_1714_p6;
reg   [63:0] tmp_im_4_reg_2423;
wire   [1:0] trunc_ln81_2_fu_1728_p1;
reg   [1:0] trunc_ln81_2_reg_2429;
reg   [1:0] trunc_ln81_2_reg_2429_pp0_iter5_reg;
reg   [1:0] trunc_ln81_2_reg_2429_pp0_iter6_reg;
reg   [1:0] trunc_ln81_2_reg_2429_pp0_iter7_reg;
reg   [1:0] trunc_ln81_2_reg_2429_pp0_iter8_reg;
reg   [6:0] lshr_ln85_4_reg_2436;
reg   [6:0] lshr_ln85_4_reg_2436_pp0_iter5_reg;
wire   [63:0] zext_ln87_6_fu_1754_p1;
reg   [63:0] zext_ln87_6_reg_2441;
reg   [63:0] zext_ln87_6_reg_2441_pp0_iter5_reg;
reg   [63:0] zext_ln87_6_reg_2441_pp0_iter6_reg;
reg   [63:0] zext_ln87_6_reg_2441_pp0_iter7_reg;
reg   [63:0] zext_ln87_6_reg_2441_pp0_iter8_reg;
wire   [1:0] add_ln87_6_fu_1769_p2;
reg   [1:0] add_ln87_6_reg_2498;
reg   [1:0] add_ln87_6_reg_2498_pp0_iter5_reg;
reg   [1:0] add_ln87_6_reg_2498_pp0_iter6_reg;
reg   [1:0] add_ln87_6_reg_2498_pp0_iter7_reg;
reg   [1:0] add_ln87_6_reg_2498_pp0_iter8_reg;
wire   [63:0] tmp_re_5_fu_1773_p6;
reg   [63:0] tmp_re_5_reg_2502;
wire   [63:0] tmp_im_5_fu_1787_p6;
reg   [63:0] tmp_im_5_reg_2508;
wire   [1:0] trunc_ln81_3_fu_1801_p1;
reg   [1:0] trunc_ln81_3_reg_2514;
reg   [1:0] trunc_ln81_3_reg_2514_pp0_iter5_reg;
reg   [1:0] trunc_ln81_3_reg_2514_pp0_iter6_reg;
reg   [1:0] trunc_ln81_3_reg_2514_pp0_iter7_reg;
reg   [1:0] trunc_ln81_3_reg_2514_pp0_iter8_reg;
reg   [6:0] lshr_ln85_5_reg_2521;
reg   [6:0] lshr_ln85_5_reg_2521_pp0_iter5_reg;
wire   [63:0] zext_ln87_7_fu_1827_p1;
reg   [63:0] zext_ln87_7_reg_2526;
reg   [63:0] zext_ln87_7_reg_2526_pp0_iter5_reg;
reg   [63:0] zext_ln87_7_reg_2526_pp0_iter6_reg;
reg   [63:0] zext_ln87_7_reg_2526_pp0_iter7_reg;
reg   [63:0] zext_ln87_7_reg_2526_pp0_iter8_reg;
wire   [1:0] add_ln87_7_fu_1839_p2;
reg   [1:0] add_ln87_7_reg_2578;
reg   [1:0] add_ln87_7_reg_2578_pp0_iter5_reg;
reg   [1:0] add_ln87_7_reg_2578_pp0_iter6_reg;
reg   [1:0] add_ln87_7_reg_2578_pp0_iter7_reg;
reg   [1:0] add_ln87_7_reg_2578_pp0_iter8_reg;
wire   [63:0] tmp_re_6_fu_1843_p6;
reg   [63:0] tmp_re_6_reg_2582;
wire   [63:0] tmp_im_6_fu_1857_p6;
reg   [63:0] tmp_im_6_reg_2588;
wire   [63:0] grp_fu_1382_p2;
reg   [63:0] mul_reg_2594;
wire   [63:0] grp_fu_1386_p2;
reg   [63:0] mul4_reg_2599;
wire   [63:0] grp_fu_1390_p2;
reg   [63:0] mul5_reg_2604;
wire   [63:0] grp_fu_1394_p2;
reg   [63:0] mul6_reg_2609;
reg   [63:0] mul33_1_reg_2614;
reg   [63:0] mul34_1_reg_2619;
reg   [63:0] mul35_1_reg_2624;
reg   [63:0] mul36_1_reg_2629;
wire   [63:0] zext_ln85_fu_1871_p1;
reg   [63:0] zext_ln85_reg_2634;
reg   [63:0] zext_ln85_reg_2634_pp0_iter6_reg;
reg   [63:0] mul33_2_reg_2686;
reg   [63:0] mul34_2_reg_2691;
reg   [63:0] mul35_2_reg_2696;
reg   [63:0] mul36_2_reg_2701;
wire   [63:0] x_re_fu_1882_p6;
reg   [63:0] x_re_reg_2706;
wire   [63:0] x_im_fu_1895_p6;
reg   [63:0] x_im_reg_2712;
wire   [63:0] zext_ln85_7_fu_1908_p1;
reg   [63:0] zext_ln85_7_reg_2718;
reg   [63:0] zext_ln85_7_reg_2718_pp0_iter7_reg;
reg   [63:0] zext_ln85_7_reg_2718_pp0_iter8_reg;
reg   [63:0] mul33_3_reg_2770;
reg   [63:0] mul34_3_reg_2775;
reg   [63:0] mul35_3_reg_2780;
reg   [63:0] mul36_3_reg_2785;
wire   [63:0] x_re_4_fu_1919_p6;
reg   [63:0] x_re_4_reg_2790;
wire   [63:0] x_im_4_fu_1932_p6;
reg   [63:0] x_im_4_reg_2796;
wire   [63:0] zext_ln85_8_fu_1945_p1;
reg   [63:0] zext_ln85_8_reg_2802;
reg   [63:0] zext_ln85_8_reg_2802_pp0_iter7_reg;
reg   [63:0] zext_ln85_8_reg_2802_pp0_iter8_reg;
wire   [63:0] grp_fu_1350_p2;
reg   [63:0] y_re_reg_2854;
wire   [63:0] grp_fu_1354_p2;
reg   [63:0] y_im_reg_2860;
wire   [63:0] x_re_5_fu_1956_p6;
reg   [63:0] x_re_5_reg_2866;
wire   [63:0] x_im_5_fu_1969_p6;
reg   [63:0] x_im_5_reg_2872;
wire   [63:0] zext_ln85_9_fu_1982_p1;
reg   [63:0] zext_ln85_9_reg_2878;
reg   [63:0] zext_ln85_9_reg_2878_pp0_iter7_reg;
reg   [63:0] zext_ln85_9_reg_2878_pp0_iter8_reg;
reg   [63:0] y_re_4_reg_2930;
reg   [63:0] y_im_4_reg_2936;
wire   [63:0] x_re_6_fu_1993_p6;
reg   [63:0] x_re_6_reg_2942;
wire   [63:0] x_im_6_fu_2006_p6;
reg   [63:0] x_im_6_reg_2948;
reg   [63:0] y_re_5_reg_2954;
reg   [63:0] y_im_5_reg_2960;
reg   [63:0] y_re_6_reg_2966;
reg   [63:0] y_im_6_reg_2972;
reg   [63:0] sub44_2_reg_2978;
reg   [63:0] sub50_1_reg_2986;
reg   [63:0] add38_3_reg_2994;
reg   [63:0] add41_2_reg_3002;
reg   [63:0] sub44_3_reg_3010;
reg   [63:0] sub50_2_reg_3018;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln83_fu_1534_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln83_4_fu_1548_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln83_5_fu_1562_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln83_6_fu_1617_p1;
reg   [8:0] n_01_fu_92;
wire   [8:0] n_8_fu_1484_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_n_5;
reg   [63:0] grp_fu_1350_p0;
reg   [63:0] grp_fu_1350_p1;
reg   [63:0] grp_fu_1354_p0;
reg   [63:0] grp_fu_1354_p1;
reg   [63:0] grp_fu_1358_p0;
reg   [63:0] grp_fu_1358_p1;
reg   [63:0] grp_fu_1366_p0;
reg   [63:0] grp_fu_1366_p1;
reg   [63:0] grp_fu_1374_p0;
reg   [63:0] grp_fu_1374_p1;
reg   [63:0] grp_fu_1378_p0;
reg   [63:0] grp_fu_1378_p1;
reg   [63:0] grp_fu_1382_p0;
reg   [63:0] grp_fu_1382_p1;
reg   [63:0] grp_fu_1386_p0;
reg   [63:0] grp_fu_1386_p1;
reg   [63:0] grp_fu_1390_p0;
reg   [63:0] grp_fu_1390_p1;
reg   [63:0] grp_fu_1394_p0;
reg   [63:0] grp_fu_1394_p1;
wire   [7:0] grp_fu_1478_p1;
wire   [7:0] grp_fu_1504_p0;
wire   [7:0] grp_fu_1514_p0;
wire   [7:0] grp_fu_1524_p0;
wire   [8:0] add_ln83_fu_1529_p2;
wire   [8:0] add_ln83_1_fu_1543_p2;
wire   [8:0] add_ln83_2_fu_1557_p2;
wire  signed [8:0] trunc_ln81_fu_1568_p0;
wire   [8:0] grp_fu_2019_p3;
wire  signed [8:0] lshr_ln_fu_1571_p1;
wire  signed [8:0] add_ln87_fu_1580_p0;
(* use_dsp48 = "no" *) wire   [8:0] add_ln87_fu_1580_p2;
wire   [6:0] lshr_ln1_fu_1584_p4;
wire   [8:0] add_ln83_3_fu_1612_p2;
wire   [8:0] grp_fu_2028_p3;
(* use_dsp48 = "no" *) wire   [8:0] add_ln87_1_fu_1667_p2;
wire   [6:0] lshr_ln87_4_fu_1671_p4;
wire   [8:0] grp_fu_2038_p3;
(* use_dsp48 = "no" *) wire   [8:0] add_ln87_2_fu_1740_p2;
wire   [6:0] lshr_ln87_5_fu_1744_p4;
wire   [8:0] grp_fu_2048_p3;
(* use_dsp48 = "no" *) wire   [8:0] add_ln87_3_fu_1813_p2;
wire   [6:0] lshr_ln87_6_fu_1817_p4;
wire   [7:0] grp_fu_2019_p1;
wire   [7:0] grp_fu_2028_p0;
wire   [7:0] grp_fu_2028_p1;
wire   [7:0] grp_fu_2028_p2;
wire   [7:0] grp_fu_2038_p0;
wire   [7:0] grp_fu_2038_p1;
wire   [7:0] grp_fu_2038_p2;
wire   [7:0] grp_fu_2048_p0;
wire   [7:0] grp_fu_2048_p1;
wire   [7:0] grp_fu_2048_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter8_stage2;
reg    ap_idle_pp0_0to7;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to9;
wire    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0;
reg    ap_enable_operation_580;
reg    ap_enable_state32_pp0_iter7_stage3;
reg    ap_enable_operation_614;
reg    ap_enable_state33_pp0_iter8_stage0;
reg    ap_enable_operation_646;
reg    ap_enable_state34_pp0_iter8_stage1;
reg    ap_enable_operation_674;
reg    ap_enable_state35_pp0_iter8_stage2;
reg    ap_enable_operation_698;
reg    ap_enable_state36_pp0_iter8_stage3;
reg    ap_enable_operation_718;
reg    ap_enable_state37_pp0_iter9_stage0;
reg    ap_enable_operation_738;
reg    ap_enable_state38_pp0_iter9_stage1;
reg    ap_enable_operation_758;
reg    ap_enable_state39_pp0_iter9_stage2;
reg    ap_enable_operation_582;
reg    ap_enable_operation_616;
reg    ap_enable_operation_648;
reg    ap_enable_operation_676;
reg    ap_enable_operation_700;
reg    ap_enable_operation_720;
reg    ap_enable_operation_740;
reg    ap_enable_operation_760;
reg    ap_enable_operation_584;
reg    ap_enable_operation_618;
reg    ap_enable_operation_650;
reg    ap_enable_operation_678;
reg    ap_enable_operation_702;
reg    ap_enable_operation_722;
reg    ap_enable_operation_742;
reg    ap_enable_operation_762;
reg    ap_enable_operation_586;
reg    ap_enable_operation_620;
reg    ap_enable_operation_652;
reg    ap_enable_operation_680;
reg    ap_enable_operation_704;
reg    ap_enable_operation_724;
reg    ap_enable_operation_744;
reg    ap_enable_operation_764;
reg    ap_enable_operation_588;
reg    ap_enable_operation_622;
reg    ap_enable_operation_654;
reg    ap_enable_operation_682;
reg    ap_enable_operation_706;
reg    ap_enable_operation_726;
reg    ap_enable_operation_746;
reg    ap_enable_operation_766;
reg    ap_enable_operation_590;
reg    ap_enable_operation_624;
reg    ap_enable_operation_656;
reg    ap_enable_operation_684;
reg    ap_enable_operation_708;
reg    ap_enable_operation_728;
reg    ap_enable_operation_748;
reg    ap_enable_operation_768;
reg    ap_enable_operation_592;
reg    ap_enable_operation_626;
reg    ap_enable_operation_658;
reg    ap_enable_operation_686;
reg    ap_enable_operation_710;
reg    ap_enable_operation_730;
reg    ap_enable_operation_750;
reg    ap_enable_operation_770;
reg    ap_enable_operation_594;
reg    ap_enable_operation_628;
reg    ap_enable_operation_660;
reg    ap_enable_operation_688;
reg    ap_enable_operation_712;
reg    ap_enable_operation_732;
reg    ap_enable_operation_752;
reg    ap_enable_operation_772;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] grp_fu_1478_p10;
wire   [8:0] grp_fu_2028_p20;
wire   [8:0] grp_fu_2038_p20;
wire   [8:0] grp_fu_2048_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

FFT_dsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_5_full_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1350_p0),
    .din1(grp_fu_1350_p1),
    .ce(1'b1),
    .dout(grp_fu_1350_p2)
);

FFT_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1354_p0),
    .din1(grp_fu_1354_p1),
    .ce(1'b1),
    .dout(grp_fu_1354_p2)
);

FFT_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1358_p0),
    .din1(grp_fu_1358_p1),
    .ce(1'b1),
    .dout(grp_fu_1358_p2)
);

FFT_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1366_p0),
    .din1(grp_fu_1366_p1),
    .ce(1'b1),
    .dout(grp_fu_1366_p2)
);

FFT_dsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_5_full_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1374_p0),
    .din1(grp_fu_1374_p1),
    .ce(1'b1),
    .dout(grp_fu_1374_p2)
);

FFT_dsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_5_full_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1378_p0),
    .din1(grp_fu_1378_p1),
    .ce(1'b1),
    .dout(grp_fu_1378_p2)
);

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1382_p0),
    .din1(grp_fu_1382_p1),
    .ce(1'b1),
    .dout(grp_fu_1382_p2)
);

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1386_p0),
    .din1(grp_fu_1386_p1),
    .ce(1'b1),
    .dout(grp_fu_1386_p2)
);

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1390_p0),
    .din1(grp_fu_1390_p1),
    .ce(1'b1),
    .dout(grp_fu_1390_p2)
);

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1394_p0),
    .din1(grp_fu_1394_p1),
    .ce(1'b1),
    .dout(grp_fu_1394_p2)
);

FFT_udiv_9ns_8ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
udiv_9ns_8ns_9_13_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_n_5),
    .din1(grp_fu_1478_p1),
    .ce(1'b1),
    .dout(grp_fu_1478_p2)
);

FFT_udiv_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
udiv_8ns_8ns_8_12_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1504_p0),
    .din1(ht_reg_2073),
    .ce(1'b1),
    .dout(grp_fu_1504_p2)
);

FFT_udiv_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
udiv_8ns_8ns_8_12_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1514_p0),
    .din1(ht_reg_2073),
    .ce(1'b1),
    .dout(grp_fu_1514_p2)
);

FFT_udiv_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
udiv_8ns_8ns_8_12_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1524_p0),
    .din1(ht_reg_2073),
    .ce(1'b1),
    .dout(grp_fu_1524_p2)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U37(
    .din0(in_r_0_q1),
    .din1(in_r_1_q1),
    .din2(in_r_2_q1),
    .din3(in_r_3_q1),
    .din4(add_ln87_4_fu_1623_p2),
    .dout(tmp_re_fu_1627_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U38(
    .din0(in_i_0_q1),
    .din1(in_i_1_q1),
    .din2(in_i_2_q1),
    .din3(in_i_3_q1),
    .din4(add_ln87_4_fu_1623_p2),
    .dout(tmp_im_fu_1641_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U39(
    .din0(in_r_0_q1),
    .din1(in_r_1_q1),
    .din2(in_r_2_q1),
    .din3(in_r_3_q1),
    .din4(add_ln87_5_fu_1696_p2),
    .dout(tmp_re_4_fu_1700_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U40(
    .din0(in_i_0_q1),
    .din1(in_i_1_q1),
    .din2(in_i_2_q1),
    .din3(in_i_3_q1),
    .din4(add_ln87_5_fu_1696_p2),
    .dout(tmp_im_4_fu_1714_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U41(
    .din0(in_r_0_q1),
    .din1(in_r_1_q1),
    .din2(in_r_2_q1),
    .din3(in_r_3_q1),
    .din4(add_ln87_6_fu_1769_p2),
    .dout(tmp_re_5_fu_1773_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U42(
    .din0(in_i_0_q1),
    .din1(in_i_1_q1),
    .din2(in_i_2_q1),
    .din3(in_i_3_q1),
    .din4(add_ln87_6_fu_1769_p2),
    .dout(tmp_im_5_fu_1787_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U43(
    .din0(in_r_0_q1),
    .din1(in_r_1_q1),
    .din2(in_r_2_q1),
    .din3(in_r_3_q1),
    .din4(add_ln87_7_fu_1839_p2),
    .dout(tmp_re_6_fu_1843_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U44(
    .din0(in_i_0_q1),
    .din1(in_i_1_q1),
    .din2(in_i_2_q1),
    .din3(in_i_3_q1),
    .din4(add_ln87_7_fu_1839_p2),
    .dout(tmp_im_6_fu_1857_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U45(
    .din0(in_r_0_q0),
    .din1(in_r_1_q0),
    .din2(in_r_2_q0),
    .din3(in_r_3_q0),
    .din4(trunc_ln81_reg_2220_pp0_iter5_reg),
    .dout(x_re_fu_1882_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U46(
    .din0(in_i_0_q0),
    .din1(in_i_1_q0),
    .din2(in_i_2_q0),
    .din3(in_i_3_q0),
    .din4(trunc_ln81_reg_2220_pp0_iter5_reg),
    .dout(x_im_fu_1895_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U47(
    .din0(in_r_0_q0),
    .din1(in_r_1_q0),
    .din2(in_r_2_q0),
    .din3(in_r_3_q0),
    .din4(trunc_ln81_1_reg_2332_pp0_iter6_reg),
    .dout(x_re_4_fu_1919_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U48(
    .din0(in_i_0_q0),
    .din1(in_i_1_q0),
    .din2(in_i_2_q0),
    .din3(in_i_3_q0),
    .din4(trunc_ln81_1_reg_2332_pp0_iter6_reg),
    .dout(x_im_4_fu_1932_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U49(
    .din0(in_r_0_q0),
    .din1(in_r_1_q0),
    .din2(in_r_2_q0),
    .din3(in_r_3_q0),
    .din4(trunc_ln81_2_reg_2429_pp0_iter6_reg),
    .dout(x_re_5_fu_1956_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U50(
    .din0(in_i_0_q0),
    .din1(in_i_1_q0),
    .din2(in_i_2_q0),
    .din3(in_i_3_q0),
    .din4(trunc_ln81_2_reg_2429_pp0_iter6_reg),
    .dout(x_im_5_fu_1969_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U51(
    .din0(in_r_0_q0),
    .din1(in_r_1_q0),
    .din2(in_r_2_q0),
    .din3(in_r_3_q0),
    .din4(trunc_ln81_3_reg_2514_pp0_iter6_reg),
    .dout(x_re_6_fu_1993_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U52(
    .din0(in_i_0_q0),
    .din1(in_i_1_q0),
    .din2(in_i_2_q0),
    .din3(in_i_3_q0),
    .din4(trunc_ln81_3_reg_2514_pp0_iter6_reg),
    .dout(x_im_6_fu_2006_p6)
);

FFT_mac_muladd_9s_8ns_9ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mac_muladd_9s_8ns_9ns_9_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1478_p2),
    .din1(grp_fu_2019_p1),
    .din2(n_5_reg_2101_pp0_iter3_reg),
    .ce(1'b1),
    .dout(grp_fu_2019_p3)
);

FFT_mac_muladd_8ns_8ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_8ns_8ns_8ns_9_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2028_p0),
    .din1(grp_fu_2028_p1),
    .din2(grp_fu_2028_p2),
    .ce(1'b1),
    .dout(grp_fu_2028_p3)
);

FFT_mac_muladd_8ns_8ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_8ns_8ns_8ns_9_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2038_p0),
    .din1(grp_fu_2038_p1),
    .din2(grp_fu_2038_p2),
    .ce(1'b1),
    .dout(grp_fu_2038_p3)
);

FFT_mac_muladd_8ns_8ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_8ns_8ns_8ns_9_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2048_p0),
    .din1(grp_fu_2048_p1),
    .din2(grp_fu_2048_p2),
    .ce(1'b1),
    .dout(grp_fu_2048_p3)
);

FFT_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_1470_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_01_fu_92 <= n_8_fu_1484_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_01_fu_92 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add38_3_reg_2994 <= grp_fu_1358_p2;
        add41_2_reg_3002 <= grp_fu_1366_p2;
        sub44_3_reg_3010 <= grp_fu_1374_p2;
        sub50_2_reg_3018 <= grp_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln87_4_reg_2316 <= add_ln87_4_fu_1623_p2;
        add_ln87_4_reg_2316_pp0_iter5_reg <= add_ln87_4_reg_2316;
        add_ln87_4_reg_2316_pp0_iter6_reg <= add_ln87_4_reg_2316_pp0_iter5_reg;
        add_ln87_4_reg_2316_pp0_iter7_reg <= add_ln87_4_reg_2316_pp0_iter6_reg;
        ht_reg_2073 <= {{t[8:1]}};
        i_gm_4_reg_2151 <= grp_fu_1504_p2;
        lshr_ln85_3_reg_2339 <= {{grp_fu_2028_p3[8:2]}};
        lshr_ln85_3_reg_2339_pp0_iter5_reg <= lshr_ln85_3_reg_2339;
        n_5_reg_2101 <= ap_sig_allocacmp_n_5;
        n_5_reg_2101_pp0_iter1_reg <= n_5_reg_2101;
        n_5_reg_2101_pp0_iter2_reg <= n_5_reg_2101_pp0_iter1_reg;
        n_5_reg_2101_pp0_iter3_reg <= n_5_reg_2101_pp0_iter2_reg;
        tmp_im_reg_2326 <= tmp_im_fu_1641_p6;
        tmp_re_reg_2320 <= tmp_re_fu_1627_p6;
        tmp_reg_2108 <= ap_sig_allocacmp_n_5[32'd8];
        tmp_reg_2108_pp0_iter1_reg <= tmp_reg_2108;
        tmp_reg_2108_pp0_iter2_reg <= tmp_reg_2108_pp0_iter1_reg;
        tmp_reg_2108_pp0_iter3_reg <= tmp_reg_2108_pp0_iter2_reg;
        tmp_reg_2108_pp0_iter4_reg <= tmp_reg_2108_pp0_iter3_reg;
        tmp_reg_2108_pp0_iter5_reg <= tmp_reg_2108_pp0_iter4_reg;
        tmp_reg_2108_pp0_iter6_reg <= tmp_reg_2108_pp0_iter5_reg;
        tmp_reg_2108_pp0_iter7_reg <= tmp_reg_2108_pp0_iter6_reg;
        tmp_reg_2108_pp0_iter8_reg <= tmp_reg_2108_pp0_iter7_reg;
        trunc_ln81_1_reg_2332 <= trunc_ln81_1_fu_1655_p1;
        trunc_ln81_1_reg_2332_pp0_iter5_reg <= trunc_ln81_1_reg_2332;
        trunc_ln81_1_reg_2332_pp0_iter6_reg <= trunc_ln81_1_reg_2332_pp0_iter5_reg;
        trunc_ln81_1_reg_2332_pp0_iter7_reg <= trunc_ln81_1_reg_2332_pp0_iter6_reg;
        trunc_ln81_1_reg_2332_pp0_iter8_reg <= trunc_ln81_1_reg_2332_pp0_iter7_reg;
        trunc_ln_reg_2093 <= {{t[2:1]}};
        x_im_reg_2712 <= x_im_fu_1895_p6;
        x_re_reg_2706 <= x_re_fu_1882_p6;
        zext_ln72_reg_2080[7 : 0] <= zext_ln72_fu_1448_p1[7 : 0];
        zext_ln85_7_reg_2718[6 : 0] <= zext_ln85_7_fu_1908_p1[6 : 0];
        zext_ln85_7_reg_2718_pp0_iter7_reg[6 : 0] <= zext_ln85_7_reg_2718[6 : 0];
        zext_ln85_7_reg_2718_pp0_iter8_reg[6 : 0] <= zext_ln85_7_reg_2718_pp0_iter7_reg[6 : 0];
        zext_ln87_5_reg_2344[6 : 0] <= zext_ln87_5_fu_1681_p1[6 : 0];
        zext_ln87_5_reg_2344_pp0_iter5_reg[6 : 0] <= zext_ln87_5_reg_2344[6 : 0];
        zext_ln87_5_reg_2344_pp0_iter6_reg[6 : 0] <= zext_ln87_5_reg_2344_pp0_iter5_reg[6 : 0];
        zext_ln87_5_reg_2344_pp0_iter7_reg[6 : 0] <= zext_ln87_5_reg_2344_pp0_iter6_reg[6 : 0];
        zext_ln87_5_reg_2344_pp0_iter8_reg[6 : 0] <= zext_ln87_5_reg_2344_pp0_iter7_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln87_5_reg_2413 <= add_ln87_5_fu_1696_p2;
        add_ln87_5_reg_2413_pp0_iter5_reg <= add_ln87_5_reg_2413;
        add_ln87_5_reg_2413_pp0_iter6_reg <= add_ln87_5_reg_2413_pp0_iter5_reg;
        add_ln87_5_reg_2413_pp0_iter7_reg <= add_ln87_5_reg_2413_pp0_iter6_reg;
        add_ln87_5_reg_2413_pp0_iter8_reg <= add_ln87_5_reg_2413_pp0_iter7_reg;
        i_gm_5_reg_2183 <= grp_fu_1514_p2;
        lshr_ln85_4_reg_2436 <= {{grp_fu_2038_p3[8:2]}};
        lshr_ln85_4_reg_2436_pp0_iter5_reg <= lshr_ln85_4_reg_2436;
        n_reg_2118_pp0_iter1_reg[7 : 1] <= n_reg_2118[7 : 1];
        n_reg_2118_pp0_iter2_reg[7 : 1] <= n_reg_2118_pp0_iter1_reg[7 : 1];
        n_reg_2118_pp0_iter3_reg[7 : 1] <= n_reg_2118_pp0_iter2_reg[7 : 1];
        tmp_im_4_reg_2423 <= tmp_im_4_fu_1714_p6;
        tmp_re_4_reg_2417 <= tmp_re_4_fu_1700_p6;
        trunc_ln81_2_reg_2429 <= trunc_ln81_2_fu_1728_p1;
        trunc_ln81_2_reg_2429_pp0_iter5_reg <= trunc_ln81_2_reg_2429;
        trunc_ln81_2_reg_2429_pp0_iter6_reg <= trunc_ln81_2_reg_2429_pp0_iter5_reg;
        trunc_ln81_2_reg_2429_pp0_iter7_reg <= trunc_ln81_2_reg_2429_pp0_iter6_reg;
        trunc_ln81_2_reg_2429_pp0_iter8_reg <= trunc_ln81_2_reg_2429_pp0_iter7_reg;
        x_im_4_reg_2796 <= x_im_4_fu_1932_p6;
        x_re_4_reg_2790 <= x_re_4_fu_1919_p6;
        zext_ln85_8_reg_2802[6 : 0] <= zext_ln85_8_fu_1945_p1[6 : 0];
        zext_ln85_8_reg_2802_pp0_iter7_reg[6 : 0] <= zext_ln85_8_reg_2802[6 : 0];
        zext_ln85_8_reg_2802_pp0_iter8_reg[6 : 0] <= zext_ln85_8_reg_2802_pp0_iter7_reg[6 : 0];
        zext_ln87_6_reg_2441[6 : 0] <= zext_ln87_6_fu_1754_p1[6 : 0];
        zext_ln87_6_reg_2441_pp0_iter5_reg[6 : 0] <= zext_ln87_6_reg_2441[6 : 0];
        zext_ln87_6_reg_2441_pp0_iter6_reg[6 : 0] <= zext_ln87_6_reg_2441_pp0_iter5_reg[6 : 0];
        zext_ln87_6_reg_2441_pp0_iter7_reg[6 : 0] <= zext_ln87_6_reg_2441_pp0_iter6_reg[6 : 0];
        zext_ln87_6_reg_2441_pp0_iter8_reg[6 : 0] <= zext_ln87_6_reg_2441_pp0_iter7_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln87_6_reg_2498 <= add_ln87_6_fu_1769_p2;
        add_ln87_6_reg_2498_pp0_iter5_reg <= add_ln87_6_reg_2498;
        add_ln87_6_reg_2498_pp0_iter6_reg <= add_ln87_6_reg_2498_pp0_iter5_reg;
        add_ln87_6_reg_2498_pp0_iter7_reg <= add_ln87_6_reg_2498_pp0_iter6_reg;
        add_ln87_6_reg_2498_pp0_iter8_reg <= add_ln87_6_reg_2498_pp0_iter7_reg;
        i_gm_6_reg_2215 <= grp_fu_1524_p2;
        lshr_ln85_5_reg_2521 <= {{grp_fu_2048_p3[8:2]}};
        lshr_ln85_5_reg_2521_pp0_iter5_reg <= lshr_ln85_5_reg_2521;
        n_6_reg_2124_pp0_iter1_reg[0] <= n_6_reg_2124[0];
n_6_reg_2124_pp0_iter1_reg[7 : 2] <= n_6_reg_2124[7 : 2];
        n_6_reg_2124_pp0_iter2_reg[0] <= n_6_reg_2124_pp0_iter1_reg[0];
n_6_reg_2124_pp0_iter2_reg[7 : 2] <= n_6_reg_2124_pp0_iter1_reg[7 : 2];
        n_6_reg_2124_pp0_iter3_reg[0] <= n_6_reg_2124_pp0_iter2_reg[0];
n_6_reg_2124_pp0_iter3_reg[7 : 2] <= n_6_reg_2124_pp0_iter2_reg[7 : 2];
        tmp_im_5_reg_2508 <= tmp_im_5_fu_1787_p6;
        tmp_re_5_reg_2502 <= tmp_re_5_fu_1773_p6;
        trunc_ln81_3_reg_2514 <= trunc_ln81_3_fu_1801_p1;
        trunc_ln81_3_reg_2514_pp0_iter5_reg <= trunc_ln81_3_reg_2514;
        trunc_ln81_3_reg_2514_pp0_iter6_reg <= trunc_ln81_3_reg_2514_pp0_iter5_reg;
        trunc_ln81_3_reg_2514_pp0_iter7_reg <= trunc_ln81_3_reg_2514_pp0_iter6_reg;
        trunc_ln81_3_reg_2514_pp0_iter8_reg <= trunc_ln81_3_reg_2514_pp0_iter7_reg;
        x_im_5_reg_2872 <= x_im_5_fu_1969_p6;
        x_re_5_reg_2866 <= x_re_5_fu_1956_p6;
        zext_ln85_9_reg_2878[6 : 0] <= zext_ln85_9_fu_1982_p1[6 : 0];
        zext_ln85_9_reg_2878_pp0_iter7_reg[6 : 0] <= zext_ln85_9_reg_2878[6 : 0];
        zext_ln85_9_reg_2878_pp0_iter8_reg[6 : 0] <= zext_ln85_9_reg_2878_pp0_iter7_reg[6 : 0];
        zext_ln87_7_reg_2526[6 : 0] <= zext_ln87_7_fu_1827_p1[6 : 0];
        zext_ln87_7_reg_2526_pp0_iter5_reg[6 : 0] <= zext_ln87_7_reg_2526[6 : 0];
        zext_ln87_7_reg_2526_pp0_iter6_reg[6 : 0] <= zext_ln87_7_reg_2526_pp0_iter5_reg[6 : 0];
        zext_ln87_7_reg_2526_pp0_iter7_reg[6 : 0] <= zext_ln87_7_reg_2526_pp0_iter6_reg[6 : 0];
        zext_ln87_7_reg_2526_pp0_iter8_reg[6 : 0] <= zext_ln87_7_reg_2526_pp0_iter7_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln87_7_reg_2578 <= add_ln87_7_fu_1839_p2;
        add_ln87_7_reg_2578_pp0_iter5_reg <= add_ln87_7_reg_2578;
        add_ln87_7_reg_2578_pp0_iter6_reg <= add_ln87_7_reg_2578_pp0_iter5_reg;
        add_ln87_7_reg_2578_pp0_iter7_reg <= add_ln87_7_reg_2578_pp0_iter6_reg;
        add_ln87_7_reg_2578_pp0_iter8_reg <= add_ln87_7_reg_2578_pp0_iter7_reg;
        lshr_ln_reg_2227 <= {{lshr_ln_fu_1571_p1[8:2]}};
        lshr_ln_reg_2227_pp0_iter4_reg <= lshr_ln_reg_2227;
        n_7_reg_2130_pp0_iter1_reg[7 : 2] <= n_7_reg_2130[7 : 2];
        n_7_reg_2130_pp0_iter2_reg[7 : 2] <= n_7_reg_2130_pp0_iter1_reg[7 : 2];
        n_7_reg_2130_pp0_iter3_reg[7 : 2] <= n_7_reg_2130_pp0_iter2_reg[7 : 2];
        tmp_im_6_reg_2588 <= tmp_im_6_fu_1857_p6;
        tmp_re_6_reg_2582 <= tmp_re_6_fu_1843_p6;
        trunc_ln81_reg_2220 <= trunc_ln81_fu_1568_p1;
        trunc_ln81_reg_2220_pp0_iter4_reg <= trunc_ln81_reg_2220;
        trunc_ln81_reg_2220_pp0_iter5_reg <= trunc_ln81_reg_2220_pp0_iter4_reg;
        trunc_ln81_reg_2220_pp0_iter6_reg <= trunc_ln81_reg_2220_pp0_iter5_reg;
        x_im_6_reg_2948 <= x_im_6_fu_2006_p6;
        x_re_6_reg_2942 <= x_re_6_fu_1993_p6;
        zext_ln85_reg_2634[6 : 0] <= zext_ln85_fu_1871_p1[6 : 0];
        zext_ln85_reg_2634_pp0_iter6_reg[6 : 0] <= zext_ln85_reg_2634[6 : 0];
        zext_ln87_reg_2232[6 : 0] <= zext_ln87_fu_1594_p1[6 : 0];
        zext_ln87_reg_2232_pp0_iter4_reg[6 : 0] <= zext_ln87_reg_2232[6 : 0];
        zext_ln87_reg_2232_pp0_iter5_reg[6 : 0] <= zext_ln87_reg_2232_pp0_iter4_reg[6 : 0];
        zext_ln87_reg_2232_pp0_iter6_reg[6 : 0] <= zext_ln87_reg_2232_pp0_iter5_reg[6 : 0];
        zext_ln87_reg_2232_pp0_iter7_reg[6 : 0] <= zext_ln87_reg_2232_pp0_iter6_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        gm_im_4_reg_2194 <= gm_im_tab_q0;
        gm_re_4_reg_2188 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        gm_im_5_reg_2295 <= gm_im_tab_q0;
        gm_re_5_reg_2289 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gm_im_6_reg_2407 <= gm_im_tab_q0;
        gm_re_6_reg_2401 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gm_im_reg_2162 <= gm_im_tab_q0;
        gm_re_reg_2156 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul33_1_reg_2614 <= grp_fu_1382_p2;
        mul34_1_reg_2619 <= grp_fu_1386_p2;
        mul35_1_reg_2624 <= grp_fu_1390_p2;
        mul36_1_reg_2629 <= grp_fu_1394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul33_2_reg_2686 <= grp_fu_1382_p2;
        mul34_2_reg_2691 <= grp_fu_1386_p2;
        mul35_2_reg_2696 <= grp_fu_1390_p2;
        mul36_2_reg_2701 <= grp_fu_1394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul33_3_reg_2770 <= grp_fu_1382_p2;
        mul34_3_reg_2775 <= grp_fu_1386_p2;
        mul35_3_reg_2780 <= grp_fu_1390_p2;
        mul36_3_reg_2785 <= grp_fu_1394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul4_reg_2599 <= grp_fu_1386_p2;
        mul5_reg_2604 <= grp_fu_1390_p2;
        mul6_reg_2609 <= grp_fu_1394_p2;
        mul_reg_2594 <= grp_fu_1382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_2108 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        n_6_reg_2124[0] <= n_6_fu_1509_p2[0];
n_6_reg_2124[7 : 2] <= n_6_fu_1509_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_2108 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        n_7_reg_2130[7 : 2] <= n_7_fu_1519_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_2108 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        n_reg_2118[7 : 1] <= n_fu_1498_p2[7 : 1];
        trunc_ln78_reg_2112 <= trunc_ln78_fu_1495_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1398 <= grp_fu_1374_p2;
        reg_1406 <= grp_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1414 <= grp_fu_1358_p2;
        reg_1426 <= grp_fu_1366_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub44_2_reg_2978 <= grp_fu_1374_p2;
        sub50_1_reg_2986 <= grp_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        y_im_4_reg_2936 <= grp_fu_1354_p2;
        y_re_4_reg_2930 <= grp_fu_1350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_im_5_reg_2960 <= grp_fu_1354_p2;
        y_re_5_reg_2954 <= grp_fu_1350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_im_6_reg_2972 <= grp_fu_1354_p2;
        y_re_6_reg_2966 <= grp_fu_1350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        y_im_reg_2860 <= grp_fu_1354_p2;
        y_re_reg_2854 <= grp_fu_1350_p2;
    end
end

always @ (*) begin
    if (((tmp_reg_2108 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_reg_2108_pp0_iter8_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter8_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter8_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to9 = 1'b1;
    end else begin
        ap_idle_pp0_1to9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_5 = 9'd0;
    end else begin
        ap_sig_allocacmp_n_5 = n_01_fu_92;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            gm_im_tab_address0 = zext_ln83_6_fu_1617_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            gm_im_tab_address0 = zext_ln83_5_fu_1562_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            gm_im_tab_address0 = zext_ln83_4_fu_1548_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            gm_im_tab_address0 = zext_ln83_fu_1534_p1;
        end else begin
            gm_im_tab_address0 = 'bx;
        end
    end else begin
        gm_im_tab_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        gm_im_tab_ce0 = 1'b1;
    end else begin
        gm_im_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            gm_re_tab_address0 = zext_ln83_6_fu_1617_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            gm_re_tab_address0 = zext_ln83_5_fu_1562_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            gm_re_tab_address0 = zext_ln83_4_fu_1548_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            gm_re_tab_address0 = zext_ln83_fu_1534_p1;
        end else begin
            gm_re_tab_address0 = 'bx;
        end
    end else begin
        gm_re_tab_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        gm_re_tab_ce0 = 1'b1;
    end else begin
        gm_re_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1350_p0 = mul33_3_reg_2770;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1350_p0 = mul33_2_reg_2686;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1350_p0 = mul33_1_reg_2614;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1350_p0 = mul_reg_2594;
    end else begin
        grp_fu_1350_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1350_p1 = mul34_3_reg_2775;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1350_p1 = mul34_2_reg_2691;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1350_p1 = mul34_1_reg_2619;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1350_p1 = mul4_reg_2599;
    end else begin
        grp_fu_1350_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1354_p0 = mul35_3_reg_2780;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1354_p0 = mul35_2_reg_2696;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1354_p0 = mul35_1_reg_2624;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1354_p0 = mul5_reg_2604;
    end else begin
        grp_fu_1354_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1354_p1 = mul36_3_reg_2785;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1354_p1 = mul36_2_reg_2701;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1354_p1 = mul36_1_reg_2629;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1354_p1 = mul6_reg_2609;
    end else begin
        grp_fu_1354_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1358_p0 = x_re_6_reg_2942;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1358_p0 = x_re_5_reg_2866;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1358_p0 = x_re_4_reg_2790;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1358_p0 = x_re_reg_2706;
    end else begin
        grp_fu_1358_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1358_p1 = y_re_6_reg_2966;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1358_p1 = y_re_5_reg_2954;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1358_p1 = y_re_4_reg_2930;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1358_p1 = y_re_reg_2854;
    end else begin
        grp_fu_1358_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1366_p0 = x_im_6_reg_2948;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1366_p0 = x_im_5_reg_2872;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1366_p0 = x_im_4_reg_2796;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1366_p0 = x_im_reg_2712;
    end else begin
        grp_fu_1366_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1366_p1 = y_im_6_reg_2972;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1366_p1 = y_im_5_reg_2960;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1366_p1 = y_im_4_reg_2936;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1366_p1 = y_im_reg_2860;
    end else begin
        grp_fu_1366_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1374_p0 = x_re_6_reg_2942;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1374_p0 = x_re_5_reg_2866;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1374_p0 = x_re_4_reg_2790;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1374_p0 = x_re_reg_2706;
    end else begin
        grp_fu_1374_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1374_p1 = y_re_6_reg_2966;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1374_p1 = y_re_5_reg_2954;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1374_p1 = y_re_4_reg_2930;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1374_p1 = y_re_reg_2854;
    end else begin
        grp_fu_1374_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1378_p0 = x_im_6_reg_2948;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1378_p0 = x_im_5_reg_2872;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1378_p0 = x_im_4_reg_2796;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1378_p0 = x_im_reg_2712;
    end else begin
        grp_fu_1378_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1378_p1 = y_im_6_reg_2972;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1378_p1 = y_im_5_reg_2960;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1378_p1 = y_im_4_reg_2936;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1378_p1 = y_im_reg_2860;
    end else begin
        grp_fu_1378_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1382_p0 = tmp_re_6_reg_2582;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1382_p0 = tmp_re_5_reg_2502;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1382_p0 = tmp_re_4_reg_2417;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1382_p0 = tmp_re_reg_2320;
    end else begin
        grp_fu_1382_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1382_p1 = gm_re_6_reg_2401;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1382_p1 = gm_re_5_reg_2289;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1382_p1 = gm_re_4_reg_2188;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1382_p1 = gm_re_reg_2156;
    end else begin
        grp_fu_1382_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1386_p0 = tmp_im_6_reg_2588;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1386_p0 = tmp_im_5_reg_2508;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1386_p0 = tmp_im_4_reg_2423;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1386_p0 = tmp_im_reg_2326;
    end else begin
        grp_fu_1386_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1386_p1 = gm_im_6_reg_2407;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1386_p1 = gm_im_5_reg_2295;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1386_p1 = gm_im_4_reg_2194;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1386_p1 = gm_im_reg_2162;
    end else begin
        grp_fu_1386_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1390_p0 = tmp_re_6_reg_2582;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1390_p0 = tmp_re_5_reg_2502;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1390_p0 = tmp_re_4_reg_2417;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1390_p0 = tmp_re_reg_2320;
    end else begin
        grp_fu_1390_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1390_p1 = gm_im_6_reg_2407;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1390_p1 = gm_im_5_reg_2295;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1390_p1 = gm_im_4_reg_2194;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1390_p1 = gm_im_reg_2162;
    end else begin
        grp_fu_1390_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1394_p0 = tmp_im_6_reg_2588;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1394_p0 = tmp_im_5_reg_2508;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1394_p0 = tmp_im_4_reg_2423;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1394_p0 = tmp_im_reg_2326;
    end else begin
        grp_fu_1394_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1394_p1 = gm_re_6_reg_2401;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1394_p1 = gm_re_5_reg_2289;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1394_p1 = gm_re_4_reg_2188;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1394_p1 = gm_re_reg_2156;
    end else begin
        grp_fu_1394_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_0_address0 = zext_ln85_9_fu_1982_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_0_address0 = zext_ln85_8_fu_1945_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_0_address0 = zext_ln85_7_fu_1908_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_0_address0 = zext_ln85_fu_1871_p1;
    end else begin
        in_i_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_0_address1 = zext_ln87_7_fu_1827_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_0_address1 = zext_ln87_6_fu_1754_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_0_address1 = zext_ln87_5_fu_1681_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_0_address1 = zext_ln87_fu_1594_p1;
    end else begin
        in_i_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_0_ce0 = 1'b1;
    end else begin
        in_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_0_ce1 = 1'b1;
    end else begin
        in_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_1_address0 = zext_ln85_9_fu_1982_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_1_address0 = zext_ln85_8_fu_1945_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_1_address0 = zext_ln85_7_fu_1908_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_1_address0 = zext_ln85_fu_1871_p1;
    end else begin
        in_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_1_address1 = zext_ln87_7_fu_1827_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_1_address1 = zext_ln87_6_fu_1754_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_1_address1 = zext_ln87_5_fu_1681_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_1_address1 = zext_ln87_fu_1594_p1;
    end else begin
        in_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_1_ce0 = 1'b1;
    end else begin
        in_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_1_ce1 = 1'b1;
    end else begin
        in_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_2_address0 = zext_ln85_9_fu_1982_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_2_address0 = zext_ln85_8_fu_1945_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_2_address0 = zext_ln85_7_fu_1908_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_2_address0 = zext_ln85_fu_1871_p1;
    end else begin
        in_i_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_2_address1 = zext_ln87_7_fu_1827_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_2_address1 = zext_ln87_6_fu_1754_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_2_address1 = zext_ln87_5_fu_1681_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_2_address1 = zext_ln87_fu_1594_p1;
    end else begin
        in_i_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_2_ce0 = 1'b1;
    end else begin
        in_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_2_ce1 = 1'b1;
    end else begin
        in_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_3_address0 = zext_ln85_9_fu_1982_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_3_address0 = zext_ln85_8_fu_1945_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_3_address0 = zext_ln85_7_fu_1908_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_3_address0 = zext_ln85_fu_1871_p1;
    end else begin
        in_i_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_3_address1 = zext_ln87_7_fu_1827_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_3_address1 = zext_ln87_6_fu_1754_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_3_address1 = zext_ln87_5_fu_1681_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_3_address1 = zext_ln87_fu_1594_p1;
    end else begin
        in_i_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_3_ce0 = 1'b1;
    end else begin
        in_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_3_ce1 = 1'b1;
    end else begin
        in_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_0_address0 = zext_ln85_9_fu_1982_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_0_address0 = zext_ln85_8_fu_1945_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_0_address0 = zext_ln85_7_fu_1908_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_0_address0 = zext_ln85_fu_1871_p1;
    end else begin
        in_r_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_0_address1 = zext_ln87_7_fu_1827_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_0_address1 = zext_ln87_6_fu_1754_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_0_address1 = zext_ln87_5_fu_1681_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_0_address1 = zext_ln87_fu_1594_p1;
    end else begin
        in_r_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_0_ce0 = 1'b1;
    end else begin
        in_r_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_0_ce1 = 1'b1;
    end else begin
        in_r_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_1_address0 = zext_ln85_9_fu_1982_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_1_address0 = zext_ln85_8_fu_1945_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_1_address0 = zext_ln85_7_fu_1908_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_1_address0 = zext_ln85_fu_1871_p1;
    end else begin
        in_r_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_1_address1 = zext_ln87_7_fu_1827_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_1_address1 = zext_ln87_6_fu_1754_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_1_address1 = zext_ln87_5_fu_1681_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_1_address1 = zext_ln87_fu_1594_p1;
    end else begin
        in_r_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_1_ce0 = 1'b1;
    end else begin
        in_r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_1_ce1 = 1'b1;
    end else begin
        in_r_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_2_address0 = zext_ln85_9_fu_1982_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_2_address0 = zext_ln85_8_fu_1945_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_2_address0 = zext_ln85_7_fu_1908_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_2_address0 = zext_ln85_fu_1871_p1;
    end else begin
        in_r_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_2_address1 = zext_ln87_7_fu_1827_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_2_address1 = zext_ln87_6_fu_1754_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_2_address1 = zext_ln87_5_fu_1681_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_2_address1 = zext_ln87_fu_1594_p1;
    end else begin
        in_r_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_2_ce0 = 1'b1;
    end else begin
        in_r_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_2_ce1 = 1'b1;
    end else begin
        in_r_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_3_address0 = zext_ln85_9_fu_1982_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_3_address0 = zext_ln85_8_fu_1945_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_3_address0 = zext_ln85_7_fu_1908_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_3_address0 = zext_ln85_fu_1871_p1;
    end else begin
        in_r_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_3_address1 = zext_ln87_7_fu_1827_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_3_address1 = zext_ln87_6_fu_1754_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_3_address1 = zext_ln87_5_fu_1681_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_3_address1 = zext_ln87_fu_1594_p1;
    end else begin
        in_r_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_3_ce0 = 1'b1;
    end else begin
        in_r_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_3_ce1 = 1'b1;
    end else begin
        in_r_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_0_address0 = zext_ln87_7_reg_2526_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_0_address0 = zext_ln85_9_reg_2878_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_0_address0 = zext_ln87_6_reg_2441_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_0_address0 = zext_ln85_8_reg_2802_pp0_iter8_reg;
    end else begin
        out_i_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_0_address1 = zext_ln87_5_reg_2344_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_0_address1 = zext_ln85_7_reg_2718_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_0_address1 = zext_ln87_reg_2232_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_0_address1 = zext_ln85_reg_2634_pp0_iter6_reg;
    end else begin
        out_i_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_0_ce0 = 1'b1;
    end else begin
        out_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_0_ce1 = 1'b1;
    end else begin
        out_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_0_d0 = sub50_2_reg_3018;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_0_d0 = add41_2_reg_3002;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_0_d0 = sub50_1_reg_2986;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_0_d0 = reg_1426;
    end else begin
        out_i_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_0_d1 = reg_1426;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_0_d1 = reg_1406;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_0_d1 = grp_fu_1366_p2;
    end else begin
        out_i_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd0 == add_ln87_7_reg_2578_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd0 == add_ln87_6_reg_2498_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_0_we0 = 1'b1;
    end else begin
        out_i_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd0 == add_ln87_5_reg_2413_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd0 == add_ln87_4_reg_2316_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_0_we1 = 1'b1;
    end else begin
        out_i_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_1_address0 = zext_ln87_7_reg_2526_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_1_address0 = zext_ln85_9_reg_2878_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_1_address0 = zext_ln87_6_reg_2441_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_1_address0 = zext_ln85_8_reg_2802_pp0_iter8_reg;
    end else begin
        out_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_1_address1 = zext_ln87_5_reg_2344_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_1_address1 = zext_ln85_7_reg_2718_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_1_address1 = zext_ln87_reg_2232_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_1_address1 = zext_ln85_reg_2634_pp0_iter6_reg;
    end else begin
        out_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_1_ce0 = 1'b1;
    end else begin
        out_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_1_ce1 = 1'b1;
    end else begin
        out_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_1_d0 = sub50_2_reg_3018;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_1_d0 = add41_2_reg_3002;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_1_d0 = sub50_1_reg_2986;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_1_d0 = reg_1426;
    end else begin
        out_i_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_1_d1 = reg_1426;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_1_d1 = reg_1406;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_1_d1 = grp_fu_1366_p2;
    end else begin
        out_i_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd1 == add_ln87_7_reg_2578_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd1 == add_ln87_6_reg_2498_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_1_we0 = 1'b1;
    end else begin
        out_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd1 == add_ln87_5_reg_2413_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd1 == add_ln87_4_reg_2316_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_1_we1 = 1'b1;
    end else begin
        out_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_2_address0 = zext_ln87_7_reg_2526_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_2_address0 = zext_ln85_9_reg_2878_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_2_address0 = zext_ln87_6_reg_2441_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_2_address0 = zext_ln85_8_reg_2802_pp0_iter8_reg;
    end else begin
        out_i_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_2_address1 = zext_ln87_5_reg_2344_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_2_address1 = zext_ln85_7_reg_2718_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_2_address1 = zext_ln87_reg_2232_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_2_address1 = zext_ln85_reg_2634_pp0_iter6_reg;
    end else begin
        out_i_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_2_ce0 = 1'b1;
    end else begin
        out_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_2_ce1 = 1'b1;
    end else begin
        out_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_2_d0 = sub50_2_reg_3018;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_2_d0 = add41_2_reg_3002;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_2_d0 = sub50_1_reg_2986;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_2_d0 = reg_1426;
    end else begin
        out_i_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_2_d1 = reg_1426;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_2_d1 = reg_1406;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_2_d1 = grp_fu_1366_p2;
    end else begin
        out_i_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd2 == add_ln87_7_reg_2578_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd2 == add_ln87_6_reg_2498_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_2_we0 = 1'b1;
    end else begin
        out_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd2 == add_ln87_5_reg_2413_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd2 == add_ln87_4_reg_2316_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_2_we1 = 1'b1;
    end else begin
        out_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_3_address0 = zext_ln87_7_reg_2526_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_3_address0 = zext_ln85_9_reg_2878_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_3_address0 = zext_ln87_6_reg_2441_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_3_address0 = zext_ln85_8_reg_2802_pp0_iter8_reg;
    end else begin
        out_i_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_3_address1 = zext_ln87_5_reg_2344_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_3_address1 = zext_ln85_7_reg_2718_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_3_address1 = zext_ln87_reg_2232_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_3_address1 = zext_ln85_reg_2634_pp0_iter6_reg;
    end else begin
        out_i_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_3_ce0 = 1'b1;
    end else begin
        out_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_3_ce1 = 1'b1;
    end else begin
        out_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_3_d0 = sub50_2_reg_3018;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_3_d0 = add41_2_reg_3002;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_3_d0 = sub50_1_reg_2986;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_3_d0 = reg_1426;
    end else begin
        out_i_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_3_d1 = reg_1426;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_3_d1 = reg_1406;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_3_d1 = grp_fu_1366_p2;
    end else begin
        out_i_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd3 == add_ln87_7_reg_2578_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd3 == add_ln87_6_reg_2498_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_3_we0 = 1'b1;
    end else begin
        out_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd3 == add_ln87_5_reg_2413_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd3 == add_ln87_4_reg_2316_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_3_we1 = 1'b1;
    end else begin
        out_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_0_address0 = zext_ln87_7_reg_2526_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_0_address0 = zext_ln85_9_reg_2878_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_0_address0 = zext_ln87_6_reg_2441_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_0_address0 = zext_ln85_8_reg_2802_pp0_iter8_reg;
    end else begin
        out_r_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_0_address1 = zext_ln87_5_reg_2344_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_0_address1 = zext_ln85_7_reg_2718_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_0_address1 = zext_ln87_reg_2232_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_0_address1 = zext_ln85_reg_2634_pp0_iter6_reg;
    end else begin
        out_r_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_0_ce0 = 1'b1;
    end else begin
        out_r_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_0_ce1 = 1'b1;
    end else begin
        out_r_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_0_d0 = sub44_3_reg_3010;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_0_d0 = add38_3_reg_2994;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_0_d0 = sub44_2_reg_2978;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_0_d0 = reg_1414;
    end else begin
        out_r_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_0_d1 = reg_1414;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_0_d1 = reg_1398;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_0_d1 = grp_fu_1358_p2;
    end else begin
        out_r_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd0 == add_ln87_7_reg_2578_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd0 == add_ln87_6_reg_2498_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_0_we0 = 1'b1;
    end else begin
        out_r_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd0 == add_ln87_5_reg_2413_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd0 == add_ln87_4_reg_2316_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_0_we1 = 1'b1;
    end else begin
        out_r_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_1_address0 = zext_ln87_7_reg_2526_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_1_address0 = zext_ln85_9_reg_2878_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_1_address0 = zext_ln87_6_reg_2441_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_1_address0 = zext_ln85_8_reg_2802_pp0_iter8_reg;
    end else begin
        out_r_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_1_address1 = zext_ln87_5_reg_2344_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_1_address1 = zext_ln85_7_reg_2718_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_1_address1 = zext_ln87_reg_2232_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_1_address1 = zext_ln85_reg_2634_pp0_iter6_reg;
    end else begin
        out_r_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_1_ce0 = 1'b1;
    end else begin
        out_r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_1_ce1 = 1'b1;
    end else begin
        out_r_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_1_d0 = sub44_3_reg_3010;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_1_d0 = add38_3_reg_2994;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_1_d0 = sub44_2_reg_2978;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_1_d0 = reg_1414;
    end else begin
        out_r_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_1_d1 = reg_1414;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_1_d1 = reg_1398;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_1_d1 = grp_fu_1358_p2;
    end else begin
        out_r_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd1 == add_ln87_7_reg_2578_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd1 == add_ln87_6_reg_2498_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_1_we0 = 1'b1;
    end else begin
        out_r_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd1 == add_ln87_5_reg_2413_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd1 == add_ln87_4_reg_2316_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_1_we1 = 1'b1;
    end else begin
        out_r_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_2_address0 = zext_ln87_7_reg_2526_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_2_address0 = zext_ln85_9_reg_2878_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_2_address0 = zext_ln87_6_reg_2441_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_2_address0 = zext_ln85_8_reg_2802_pp0_iter8_reg;
    end else begin
        out_r_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_2_address1 = zext_ln87_5_reg_2344_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_2_address1 = zext_ln85_7_reg_2718_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_2_address1 = zext_ln87_reg_2232_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_2_address1 = zext_ln85_reg_2634_pp0_iter6_reg;
    end else begin
        out_r_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_2_ce0 = 1'b1;
    end else begin
        out_r_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_2_ce1 = 1'b1;
    end else begin
        out_r_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_2_d0 = sub44_3_reg_3010;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_2_d0 = add38_3_reg_2994;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_2_d0 = sub44_2_reg_2978;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_2_d0 = reg_1414;
    end else begin
        out_r_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_2_d1 = reg_1414;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_2_d1 = reg_1398;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_2_d1 = grp_fu_1358_p2;
    end else begin
        out_r_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd2 == add_ln87_7_reg_2578_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd2 == add_ln87_6_reg_2498_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_2_we0 = 1'b1;
    end else begin
        out_r_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd2 == add_ln87_5_reg_2413_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd2 == add_ln87_4_reg_2316_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_2_we1 = 1'b1;
    end else begin
        out_r_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_3_address0 = zext_ln87_7_reg_2526_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_3_address0 = zext_ln85_9_reg_2878_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_3_address0 = zext_ln87_6_reg_2441_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_3_address0 = zext_ln85_8_reg_2802_pp0_iter8_reg;
    end else begin
        out_r_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_3_address1 = zext_ln87_5_reg_2344_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_3_address1 = zext_ln85_7_reg_2718_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_3_address1 = zext_ln87_reg_2232_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_3_address1 = zext_ln85_reg_2634_pp0_iter6_reg;
    end else begin
        out_r_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_3_ce0 = 1'b1;
    end else begin
        out_r_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_3_ce1 = 1'b1;
    end else begin
        out_r_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_3_d0 = sub44_3_reg_3010;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_3_d0 = add38_3_reg_2994;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_3_d0 = sub44_2_reg_2978;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_3_d0 = reg_1414;
    end else begin
        out_r_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_3_d1 = reg_1414;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_3_d1 = reg_1398;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_3_d1 = grp_fu_1358_p2;
    end else begin
        out_r_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd3 == add_ln87_7_reg_2578_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd3 == add_ln87_6_reg_2498_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_3_we0 = 1'b1;
    end else begin
        out_r_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd3 == add_ln87_5_reg_2413_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd3 == add_ln87_4_reg_2316_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_3_we1 = 1'b1;
    end else begin
        out_r_3_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to9 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln83_1_fu_1543_p2 = (zext_ln81_fu_1540_p1 + m);

assign add_ln83_2_fu_1557_p2 = (zext_ln81_1_fu_1554_p1 + m);

assign add_ln83_3_fu_1612_p2 = (zext_ln81_2_fu_1609_p1 + m);

assign add_ln83_fu_1529_p2 = ($signed(grp_fu_1478_p2) + $signed(m));

assign add_ln87_1_fu_1667_p2 = (grp_fu_2028_p3 + zext_ln72_reg_2080);

assign add_ln87_2_fu_1740_p2 = (grp_fu_2038_p3 + zext_ln72_reg_2080);

assign add_ln87_3_fu_1813_p2 = (grp_fu_2048_p3 + zext_ln72_reg_2080);

assign add_ln87_4_fu_1623_p2 = (trunc_ln81_reg_2220 + trunc_ln_reg_2093);

assign add_ln87_5_fu_1696_p2 = (trunc_ln81_1_reg_2332 + trunc_ln_reg_2093);

assign add_ln87_6_fu_1769_p2 = (trunc_ln81_2_reg_2429 + trunc_ln_reg_2093);

assign add_ln87_7_fu_1839_p2 = (trunc_ln81_3_reg_2514 + trunc_ln_reg_2093);

assign add_ln87_fu_1580_p0 = grp_fu_2019_p3;

assign add_ln87_fu_1580_p2 = ($signed(add_ln87_fu_1580_p0) + $signed(zext_ln72_reg_2080));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage3 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage3_subdone)) | ((ap_ST_fsm_pp0_stage2 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage2_subdone)) | ((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_580 = (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_582 = (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_584 = (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_586 = (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_588 = (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_590 = (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_592 = (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_594 = (trunc_ln81_reg_2220_pp0_iter6_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_614 = (2'd2 == add_ln87_4_reg_2316_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_616 = (2'd2 == add_ln87_4_reg_2316_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_618 = (2'd1 == add_ln87_4_reg_2316_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_620 = (2'd1 == add_ln87_4_reg_2316_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_622 = (2'd0 == add_ln87_4_reg_2316_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_624 = (2'd0 == add_ln87_4_reg_2316_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_626 = (2'd3 == add_ln87_4_reg_2316_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_628 = (2'd3 == add_ln87_4_reg_2316_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_646 = (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_648 = (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_650 = (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_652 = (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_654 = (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_656 = (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_658 = (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_660 = (trunc_ln81_1_reg_2332_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_674 = (2'd2 == add_ln87_5_reg_2413_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_676 = (2'd2 == add_ln87_5_reg_2413_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_678 = (2'd1 == add_ln87_5_reg_2413_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_680 = (2'd1 == add_ln87_5_reg_2413_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_682 = (2'd0 == add_ln87_5_reg_2413_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_684 = (2'd0 == add_ln87_5_reg_2413_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_686 = (2'd3 == add_ln87_5_reg_2413_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_688 = (2'd3 == add_ln87_5_reg_2413_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_698 = (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_700 = (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_702 = (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_704 = (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_706 = (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_708 = (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_710 = (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_712 = (trunc_ln81_2_reg_2429_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_718 = (2'd2 == add_ln87_6_reg_2498_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_720 = (2'd2 == add_ln87_6_reg_2498_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_722 = (2'd1 == add_ln87_6_reg_2498_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_724 = (2'd1 == add_ln87_6_reg_2498_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_726 = (2'd0 == add_ln87_6_reg_2498_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_728 = (2'd0 == add_ln87_6_reg_2498_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_730 = (2'd3 == add_ln87_6_reg_2498_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_732 = (2'd3 == add_ln87_6_reg_2498_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_738 = (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_740 = (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_742 = (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_744 = (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_746 = (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_748 = (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_750 = (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_752 = (trunc_ln81_3_reg_2514_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_758 = (2'd2 == add_ln87_7_reg_2578_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_760 = (2'd2 == add_ln87_7_reg_2578_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_762 = (2'd1 == add_ln87_7_reg_2578_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_764 = (2'd1 == add_ln87_7_reg_2578_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_766 = (2'd0 == add_ln87_7_reg_2578_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_768 = (2'd0 == add_ln87_7_reg_2578_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_770 = (2'd3 == add_ln87_7_reg_2578_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_772 = (2'd3 == add_ln87_7_reg_2578_pp0_iter8_reg);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state32_pp0_iter7_stage3 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_enable_state33_pp0_iter8_stage0 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state34_pp0_iter8_stage1 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state35_pp0_iter8_stage2 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_enable_state36_pp0_iter8_stage3 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_enable_state37_pp0_iter9_stage0 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state38_pp0_iter9_stage1 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state39_pp0_iter9_stage2 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign grp_fu_1478_p1 = grp_fu_1478_p10;

assign grp_fu_1478_p10 = ht_fu_1438_p4;

assign grp_fu_1504_p0 = (trunc_ln78_fu_1495_p1 | 8'd1);

assign grp_fu_1514_p0 = (trunc_ln78_reg_2112 | 8'd2);

assign grp_fu_1524_p0 = (trunc_ln78_reg_2112 | 8'd3);

assign grp_fu_2019_p1 = zext_ln72_reg_2080;

assign grp_fu_2028_p0 = zext_ln81_fu_1540_p1;

assign grp_fu_2028_p1 = zext_ln72_reg_2080;

assign grp_fu_2028_p2 = grp_fu_2028_p20;

assign grp_fu_2028_p20 = n_reg_2118_pp0_iter3_reg;

assign grp_fu_2038_p0 = zext_ln81_1_fu_1554_p1;

assign grp_fu_2038_p1 = zext_ln72_reg_2080;

assign grp_fu_2038_p2 = grp_fu_2038_p20;

assign grp_fu_2038_p20 = n_6_reg_2124_pp0_iter3_reg;

assign grp_fu_2048_p0 = zext_ln81_2_fu_1609_p1;

assign grp_fu_2048_p1 = zext_ln72_reg_2080;

assign grp_fu_2048_p2 = grp_fu_2048_p20;

assign grp_fu_2048_p20 = n_7_reg_2130_pp0_iter3_reg;

assign ht_fu_1438_p4 = {{t[8:1]}};

assign lshr_ln1_fu_1584_p4 = {{add_ln87_fu_1580_p2[8:2]}};

assign lshr_ln87_4_fu_1671_p4 = {{add_ln87_1_fu_1667_p2[8:2]}};

assign lshr_ln87_5_fu_1744_p4 = {{add_ln87_2_fu_1740_p2[8:2]}};

assign lshr_ln87_6_fu_1817_p4 = {{add_ln87_3_fu_1813_p2[8:2]}};

assign lshr_ln_fu_1571_p1 = grp_fu_2019_p3;

assign n_6_fu_1509_p2 = (trunc_ln78_reg_2112 | 8'd2);

assign n_7_fu_1519_p2 = (trunc_ln78_reg_2112 | 8'd3);

assign n_8_fu_1484_p2 = (ap_sig_allocacmp_n_5 + 9'd4);

assign n_fu_1498_p2 = (trunc_ln78_fu_1495_p1 | 8'd1);

assign tmp_fu_1470_p3 = ap_sig_allocacmp_n_5[32'd8];

assign trunc_ln78_fu_1495_p1 = n_5_reg_2101[7:0];

assign trunc_ln81_1_fu_1655_p1 = grp_fu_2028_p3[1:0];

assign trunc_ln81_2_fu_1728_p1 = grp_fu_2038_p3[1:0];

assign trunc_ln81_3_fu_1801_p1 = grp_fu_2048_p3[1:0];

assign trunc_ln81_fu_1568_p0 = grp_fu_2019_p3;

assign trunc_ln81_fu_1568_p1 = trunc_ln81_fu_1568_p0[1:0];

assign zext_ln72_fu_1448_p1 = ht_fu_1438_p4;

assign zext_ln81_1_fu_1554_p1 = i_gm_5_reg_2183;

assign zext_ln81_2_fu_1609_p1 = i_gm_6_reg_2215;

assign zext_ln81_fu_1540_p1 = i_gm_4_reg_2151;

assign zext_ln83_4_fu_1548_p1 = add_ln83_1_fu_1543_p2;

assign zext_ln83_5_fu_1562_p1 = add_ln83_2_fu_1557_p2;

assign zext_ln83_6_fu_1617_p1 = add_ln83_3_fu_1612_p2;

assign zext_ln83_fu_1534_p1 = add_ln83_fu_1529_p2;

assign zext_ln85_7_fu_1908_p1 = lshr_ln85_3_reg_2339_pp0_iter5_reg;

assign zext_ln85_8_fu_1945_p1 = lshr_ln85_4_reg_2436_pp0_iter5_reg;

assign zext_ln85_9_fu_1982_p1 = lshr_ln85_5_reg_2521_pp0_iter5_reg;

assign zext_ln85_fu_1871_p1 = lshr_ln_reg_2227_pp0_iter4_reg;

assign zext_ln87_5_fu_1681_p1 = lshr_ln87_4_fu_1671_p4;

assign zext_ln87_6_fu_1754_p1 = lshr_ln87_5_fu_1744_p4;

assign zext_ln87_7_fu_1827_p1 = lshr_ln87_6_fu_1817_p4;

assign zext_ln87_fu_1594_p1 = lshr_ln1_fu_1584_p4;

always @ (posedge ap_clk) begin
    zext_ln72_reg_2080[8] <= 1'b0;
    n_reg_2118[0] <= 1'b1;
    n_reg_2118_pp0_iter1_reg[0] <= 1'b1;
    n_reg_2118_pp0_iter2_reg[0] <= 1'b1;
    n_reg_2118_pp0_iter3_reg[0] <= 1'b1;
    n_6_reg_2124[1] <= 1'b1;
    n_6_reg_2124_pp0_iter1_reg[1] <= 1'b1;
    n_6_reg_2124_pp0_iter2_reg[1] <= 1'b1;
    n_6_reg_2124_pp0_iter3_reg[1] <= 1'b1;
    n_7_reg_2130[1:0] <= 2'b11;
    n_7_reg_2130_pp0_iter1_reg[1:0] <= 2'b11;
    n_7_reg_2130_pp0_iter2_reg[1:0] <= 2'b11;
    n_7_reg_2130_pp0_iter3_reg[1:0] <= 2'b11;
    zext_ln87_reg_2232[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_reg_2232_pp0_iter4_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_reg_2232_pp0_iter5_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_reg_2232_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_reg_2232_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_5_reg_2344[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_5_reg_2344_pp0_iter5_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_5_reg_2344_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_5_reg_2344_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_5_reg_2344_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_6_reg_2441[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_6_reg_2441_pp0_iter5_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_6_reg_2441_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_6_reg_2441_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_6_reg_2441_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_7_reg_2526[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_7_reg_2526_pp0_iter5_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_7_reg_2526_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_7_reg_2526_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln87_7_reg_2526_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_reg_2634[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_reg_2634_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_7_reg_2718[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_7_reg_2718_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_7_reg_2718_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_8_reg_2802[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_8_reg_2802_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_8_reg_2802_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_9_reg_2878[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_9_reg_2878_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_9_reg_2878_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //FFT_fft_stage_clone
