ALIDINA, M., MONTEIRO, J., DEVADAS, S., GHOSH, A., AND PAPAEFTHYMIOU, M. 1994. Precomputation-based sequential logic optimization for low power. In Proceedings of the 1994 International Workshop on Low Power Design. ACM/IEEE, 57-62.
AMRUTUR, B. S. AND HOROWITZ, M. 1994. Techniques to reduce power in fast wide memories. In Proceedings of the IEEE Symposium on Low Power Electronics. 92-93.
William C. Athas , Lars J. Svensson , Jeffrey G. Koller , Nestoras Tzartzanis , Eric Ying-Chin Chou, Low-power digital systems based on adiabatic-switching principles, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.398-407, Dec. 1994[doi>10.1109/92.335009]
ATHAS, W. 1996. Energy-recovery CMOS. In Low Power Design Methodologies. J. Rabaey and M. Pedram, Eds. Kluwer, Boston, Mass., 63-97.
R. Iris Bahar , Fabio Somenzi, Boolean techniques for low power driven re-synthesis, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.428-432, November 05-09, 1995, San Jose, California, USA
BAKOGLU, H. 1990. Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, Menlo Park, Calif.
Peter A. Beerel , Cheng-Ta Hsieh , Suhrid Wadekar, Estimation of energy consumption in speed-independent control circuits, Proceedings of the 1995 international symposium on Low power design, p.39-44, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224089]
Luca Benini , Giovanni De Micheli, Transformation and synthesis of FSMs for low-power gated-clock implementation, Proceedings of the 1995 international symposium on Low power design, p.21-26, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224086]
BENINI, L., FAVALLI, M. AND RICCO, B. 1994. Analysis of hazard contribution to power dissipation in CMOS IC's. In Proceedings of the 1994 ACM/IEEE International Workshop on Low Power Design. 27-32.
Michel R. C. M. Berkelaar , Jochen A. G. Jess, Gate sizing in MOS digital circuits with linear programming, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
Manjit Borah , Robert Michael Owens , Mary Jane Irwin, Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint, Proceedings of the 1995 international symposium on Low power design, p.167-172, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224111]
BRAYTON, R. K., HACHTEL, G. D. AND SANGIOVANNI-VINCENTELLI, A.L. 1990. Multilevel logic synthesis. Proc. IEEE 78 (Feb.), 264-300.
Robert King Brayton , Alberto L. Sangiovanni-Vincentelli , Curtis T. McMullen , Gary D. Hachtel, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1984
BRODERSEN, R. W., ET AL. 1991.Technologies for personal communications. In Proceedings of the VLSI Symposium. 5-9.
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
Premal Buch , Shen Lin , Vijay Nagasamy , Ernest S. Kuh, Techniques for fast circuit simulation applied to power estimation of CMOS circuits, Proceedings of the 1995 international symposium on Low power design, p.135-138, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224105]
Richard Burch , Farid Najm , Ping Yang , Dale Hocevar, Pattern-independent current estimation for reliability analysis of CMOS circuits, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.294-299, June 12-15, 1988, Atlantic City, New Jersey, USA
BURCH, R., NAJM, F. N., YANG, P. AND TRICK, T. 1993. A Monte Carlo approach for power estimation. IEEE Trans. VLSI Systems 1, 1 (Mar.), 63-71.
CARLEY, L. R. AND LYS, I. 1994. QuadRail: A design methodology for low power ICs. IEEE Trans. VLSI Systems 2, 4 (Dec.), 383-395.
CHAKRAVARTY, S. 1989. On the complexity of using BDDs for the synthesis and analysis of Boolean circuits. In Proceedings of the 27th Annual Allerton Conference on Communication, Control and Computing. 730-739.
CHANDRAKASAN, A., ALLMON, R., STRATAKOS, A. AND BRODERSEN, R. W. 1994. Design of portable systems. In Proceedings of the IEEE Custom Integrated Circuit Conference. San Diego, Calif.
CHANDRAKASAN, A., SHENG, S. AND BRODERSEN, R. W. 1992a Low-power techniques for portable real-time DSP applications. In Proceedings of VLSI Design.
CHANDRAKASAN, A., SHENG, S. AND BRODERSEN, R.W. 1992b. Low-power CMOS design. IEEE J. Solid-State Circuits. 472-484.
Anantha P. Chandrakasan , Miodrag Potkonjak , Jan Rabaey , Robert W. Brodersen, HYPER-LP: a system for power minimization using architectural transformations, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.300-303, November 1992, Santa Clara, California, USA
CHAO, K. Y. AND TONG, D. F. 1994. Low-power consideration in floorplan design. In Proceedings of the 1994 International Workshop on Low Power Design. ACM/IEEE 45-50.
Jui-Ming Chang , Massoud Pedram, Register allocation and binding for low power, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.29-35, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217502]
CHANG, J-M. AND PEDRAM, M. 1995b. Power efficient module allocation and binding. CENG Tech. Rep. 95-16. University of Southern California.
Tan-Li Chou , Kaushik Roy , Sharat Prasad, Estimation of circuit activity considering signal correlations and simultaneous switching, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.300-303, November 06-10, 1994, San Jose, California, USA
Tan-Li Chou , Kaushik Roy, Statistical estimation of sequential circuit activity, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.34-37, November 05-09, 1995, San Jose, California, USA
William A. Chren, Jr., Low delay-power product CMOS design using one-hot residue coding, Proceedings of the 1995 international symposium on Low power design, p.145-150, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224107]
CONG, J. AND PREAS, B. T. 1988. A new algorithm for standard cell global routing. In Proceedings of the IEEE International Conference on Computer Aided Design. 176-180.
Jason Cong , Cheng-Kok Koh, Simultaneous driver and wire sizing for performance and power optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.408-425, Dec. 1994[doi>10.1109/92.335010]
CONG, J. AND KOH, C-K. 1995. Minimum-cost bounded-skew clock routing. In Proceedings of the IEEE International Symposium on Circuits and Systems. 215-218.
CRITIC, M.A. 1987. Estimating dynamic power consumption of CMOS circuits. In Proceedings of the IEEE International Conference on Computer Aided Design. 534-537.
DAVARI, B., DENNARD, R. H. AND SHAHIDI, G.G. 1995. CMOS scaling for high performance and low power. Proc. IEEE 83, 4 (Apr.), 408-425.
DEVADAS, S., KEUTZER, K. AND WHITE, J. 1992. Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 11, 3 (Mar.), 373-383.
DING, C-S. AND PEDRAM, M. 1995. Tagged probabilistic simulation provides accurate and efficient power estimates at the gate level. In Proceedings of the IEEE Symposium on Low Power Electronics. 42-43.
DOBBERPUHL, D., ET AL. 1992. A 200MHz, 64b, dual issue CMOS microprocessor. Digest of Technical Paper. ISSC '92. 106-107.
EAGER, J. 1992. Advances in rechargeable batteries spark product innovation. In Proceed-ings of the 1992 Silicon Valley Computer Conference. (Santa Clara, Calif.), 243-253.
ERCOLANI, S., FAVALLI, M., DAMIANI, M., OLIVO, P. AND RICCO, B. 1989. Estimate of signal probability in combinational logic networks. In First European Test Conference. 132-138.
Amir H. Farrahi , Gustavo E. Téllez , Majid Sarrafzadeh, Memory segmentation to exploit sleep mode operation, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.36-41, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217503]
M. Favalli , L. Benini, Analysis of glitch power dissipation in CMOS ICs, Proceedings of the 1995 international symposium on Low power design, p.123-128, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224103]
FJELDLY, T. A. AND SHUn, M. 1993. Threshold voltage modeling and the subthreshold regime of operation of short-channel MOSFET's. IEEE Trans. Electron Devices 4, 1 (Jan.), 137-145.
FURBER, S. 1995. Computing without clocks: micropipelining the ARM processor. In Asynchronous Digital Circuit Design. G. Birtwistle and A. Davis, Eds. Springer Verlag, New York, 211-262.
GEORGE, B. J., GOSSAIN, D., TYLER, S. C., WLOKA, M. G. AND YEAP, G. K.H. 1994. Power analysis and characterization for semi-custom design. In Proceedings of the 1994 International Workshop on Low Power Design. 215-218.
A. Ghosh , S. Devadas , K. Keutzer , J. White, Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.253-259, June 08-12, 1992, Anaheim, California, USA
GOLDSTEIN, H. 1979. Controllability/observability of digital circuits. IEEE Trans. Circuits Syst. 26, 9 (Sep.), 685-693.
Gary D. Hachtel , Mariano Hermida , Abelardo Pardo , Massimo Poncino , Fabio Somenzi, Re-encoding sequential circuits to reduce power dissipation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.70-73, November 06-10, 1994, San Jose, California, USA
Gary D. Hachtel , Enrico Macii , Abelardo Pardo , Fabio Somenzi, Probabilistic analysis of large finite state machines, Proceedings of the 31st annual Design Automation Conference, p.270-275, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196374]
HAHM, M. 1995. Modest power savings for applications dominated by switching of large capacitive loads. In Proceedings of the 1995 IEEE Symposium on Low Power Electronics. 60-61.
HEDENSTIERNA, N. AND JEPPSON, K. 1987. CMOS circuit speed and buffer optimization. IEEE Trans. Computer-Aided Des. Integrated Circuits Syst. 6, 3 (Mar.), 270-281.
Anthony M. Hill , Sung-Mo Steve Kang, Determining accuracy bounds for simulation-based switching activity estimation, Proceedings of the 1995 international symposium on Low power design, p.215-220, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224119]
HOROWITZ, M., INDERMAUR, T. AND GONZALEZ, R. 1995. Low-power digital design. In Proceedings of the 1995 IEEE Symposium on Low Power Electronics. 8-11.
Dennis J. H. Huang , Andrew B. Kahng , Chung-Wen Albert Tsao, On the bounded-skew clock and Steiner routing problems, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.508-513, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217579]
Charlie X. Huang , Bill Zhang , An-Chang Deng , Burkhard Swirski, The design and implementation of PowerMill, Proceedings of the 1995 international symposium on Low power design, p.105-110, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224100]
Sasan Iman , Massoud Pedram, Multi-level network optimization for low power, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.372-377, November 06-10, 1994, San Jose, California, USA
Sasan Iman , Massoud Pedram, Logic extraction and factorization for low power, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.248-253, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217537]
Sasan Iman , Massoud Pedram, Two-level logic minimization for low power, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.433-438, November 05-09, 1995, San Jose, California, USA
IMAN, S., TSUI, C. Y. AND PEDRAM, M. 1995. PLA minimization for low power VLSI designs. CENG Tech. Rep. 95-27, Dept. of EL-Systems, University of Southern California.
ITOH, K., SASAKI, K. AND NAKAGOME, Y. 1995. Trends in low-power RAM circuit technologies. Proc. IEEE 83, 4 (Apr.), 524-543.
KANG, S.M. 1986. Accurate simulation of power dissipation in VLSI circuits. IEEE J. Solid State Circuits. 21, 5 (Oct.), 889-891.
KANG, S. M. AND LEBLEBICI, Y. 1996. CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill, New York.
KAPOOR, B. 1994. Improving the accuracy of circuit activity measurement. In Proceedings of the 1994 International Workshop on Low Power Design. 111-116.
KERNIGHAN, B. W. AND LIN, S. 1970. An efficient heuristic procedure for partitioning graphs. Bell Syst. Tech. J. 49, 2 (Feb.), 291-307.
K. Keutzer, DAGON: technology binding and local optimization by DAG matching, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.341-347, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37940]
KIRKPATRICK, S., GELATT, C. D. AND VECCHI, M.P. 1983. Optimization by simulated annealing. Science 220, 4598 (May), 671-680.
KLEINHANS, J. M., SIGL, a., JOHANNES, F. M. AND ANTREICH, K.J. 1991. GORDIAN: VLSI placement by quadratic programming and slicing optimization. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 10, 3 (Mar.), 356-365.
KOBAYASHI, T. AND SAKURAI, T. 1994. Self-adjusting threshold-voltage scheme for low voltage high speed operation. In Proceedings of CICC. 271-274.
Balakrishnan Krishnamurthy , Ioannis G. Tollis, Improved Techniques for Estimating Signal Probabilities, IEEE Transactions on Computers, v.38 n.7, p.1041-1045, July 1989[doi>10.1109/12.30854]
KUDVA, P. AND AKELLA, V. 1994. A technique for estimating power in asynchronous circuits. In Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems. 166-175.
Nand Kumar , Srinivas Katkoori , Leo Rader , Ranga Vemuri, Profile-Driven Behavioral Synthesis for Low-Power VLSI Systems, IEEE Design & Test, v.12 n.3, p.70-84, May 2010[doi>10.1109/MDT.1995.466383]
LANDMAN, P.E. AND RABAEY, J. 1993. Power estimation for high level synthesis. In Proceedings of the European Conference on Design Automation. 361-366.
Paul E. Landman , Jan M. Rabaey, Activity-sensitive architectural power analysis for the control path, Proceedings of the 1995 international symposium on Low power design, p.93-98, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224098]
Luciano Lavagno , Patrick C. McGeer , Alexander Saldanha , Alberto L. Sangiovanni-Vincentelli, Timed shared circuits: a power-efficient design style and synthesis tool, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.254-260, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217538]
LAWLER, E. L., LEVITT, K. N. AND TURNER, J. 1969. Module clustering to minimize delay in digital networks. IEEE Trans. Comput. 45-57.
LEE, K. W. AND SECHEN, C. 1988. A new global router for row-based layout. In Proceedings of the IEEE International Conference on Computer Aided Design. 180-183.
LEISERSON, C. E., ROSE, F. M. AND SAXE, J.B. 1983. Optimizing synchronous circuitry by retiming. In Proceedings of the Third Caltech Conference on VLSI. 23-36.
Christopher K. Lennard , A. Richard Newton, An estimation technique to guide low power resynthesis algorithms, Proceedings of the 1995 international symposium on Low power design, p.227-232, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224121]
LIEBERSTEIN, H.M. 1968. A Course in Numerical Analysis. Harper & Row, New York.
LIN, B. AND DE MAN, H. 1993. Low-power driven technology mapping under timing constraints. In Proceedings of the International Conference on Computer Design. 421-427.
How-Rern Lin , Ting-Ting Hwang, Power reduction by gate sizing with path-oriented slack calculation, Proceedings of the 1995 Asia and South Pacific Design Automation Conference, p.2-es, August 29-September 01, 1995, Makuhari, Massa, Chiba, Japan[doi>10.1145/224818.224827]
Jiing-Yuan Lin , Tai-Chien Liu , Wen-Zen Shen, A cell-based power estimation in CMOS combinational circuits, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.304-309, November 06-10, 1994, San Jose, California, USA
LIN, B., AND NEWTON, A.R. 1989. Synthesis of multiple-level logic from symbolic high-level description languages. In Proceedings of IFIP International Conference on Very Large-Scale Integration. 187-196.
MALINIAK, D. 1992. Better batteries for low-power jobs. Electron. Des. 40, 15 (July), 18.
Srilatha Manne , Abelardo Pardo , R. Iris Bahar , Gary D. Hachtel , Fabio Somenzi , Enrico Macii , Massimo Poncino, Computing the maximum power cycles of a sequential circuit, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.23-28, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217501]
Radu Marculescu , Diana Marculescu , Massoud Pedram, Switching activity analysis considering spatiotemporal correlations, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.294-299, November 06-10, 1994, San Jose, California, USA
Radu Marculescu , Diana Marculescu , Massoud Pedram, Efficient power estimation for highly correlated input streams, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.628-634, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217601]
Diana Marculescu , Radu Marculescu , Massoud Pedram, Information theoretic measures of energy consumption at register transfer level, Proceedings of the 1995 international symposium on Low power design, p.81-86, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224096]
Raul San Martin , John P. Knight, Power-profiler: optimizing ASICs power consumption at the behavioral level, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.42-47, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217504]
MEHRA, R., LIDSKY, D. B., ABNOUS, A., LANDMAN, P. E., AND RABAEY, J.M. 1996. Algorithm and architectural level methodologies for low power. In Low Power Design Methodologies. J. Rabaey and M. Pedram, Eds. Kluwer, New York, 333-362.
MEHRA, R., AND RABAEY, J. 1994. Behavioral level power estimation and exploration. In Proceedings of the 1994 International Workshop on Low Power Design. 197-202.
Huzefa Mehta , Manjit Borah , Robert Michael Owens , Mary Jane Irwin, Accurate estimation of combinational circuit activity, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.618-622, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217599]
Noel Menezes , Ross Baldick , Lawrence T. Pileggi, A sequential quadratic programming approach to concurrent gate and wire sizing, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.144-151, November 05-09, 1995, San Jose, California, USA
MENG, T. H., GORDON, B. M., TSERN, E. K., AND HUNG, C. 1995. Portable video-on-demand in wireless communication. Proc. IEEE 83, 4 (April), 659-680.
José Monteiro , Srinivas Devadas , Abhijit Ghosh, Retiming sequential circuits for low power, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.398-402, November 07-11, 1993, Santa Clara, California, USA
José Monteiro , Srinivas Devadas , Bill Lin, A methodology for efficient estimation of switching activity in sequential logic circuits, Proceedings of the 31st annual Design Automation Conference, p.12-17, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196252]
J. Monteiro , J. Rinderknecht , S. Devadas , A. Ghosh, Optimization of combinational and sequential logic circuits for low power using precomputation, Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95), p.430, March 27-29, 1995
MURGAI, R., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1994. Decomposition of logic functions for minimum transition activity. In Proceedings of the 1994 International Workshop on Low Power Design. 33-38.
NAJM, F. N., BURCH, R., YANG, P., AND HAJJ, L. 1990. Probabilistic simulation for reliability analysis of CMOS VLSI circuits. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 9, 4 (Apr.), 439-450.
NAJM, F.N. 1993. Transition density: A new measure of activity in digital circuits. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 12, 2 (Feb.), 310-323.
NAJM, F.N. 1994. Low pass filter for computing transition density in digital circuits. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 13, 9 (Sep.), 1123-1131.
Farid N. Najm, Towards a high-level power estimation capability, Proceedings of the 1995 international symposium on Low power design, p.87-92, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224097]
Farid N. Najm , Shashank Goel , Ibrahim N. Hajj, Power estimation in sequential circuits, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.635-640, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217602]
Lars S. Nielsen , Cees Niessen, Low-power operation using self-timed circuits and adaptive scaling of the supply voltage, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.391-397, Dec. 1994[doi>10.1109/92.335008]
OLSON, E., AND KANG, S. 1994. Low-power state assignment for finite state machines. In Proceedings of the 1994 International Workshop on Low Power Design. 63-68.
PARKER, K. P., AND MCCLUSKEY, g. 1975. Probabilistic treatment of general combinational networks. IEEE Trans. Comput. 24, 6 (June), 668-670.
PEDRAM, M., AND PREAS, B.T. 1989. Interconnection length estimation for optimized standard cell layouts. In Proceedings of the IEEE International Conference on Computer Aided Design. 390-393.
PEDRAM, M., MAREK-SADOWSKA, M., AND KUH, E. S. 1990. Floorplanning with pin assignment. In Proceedings of the IEEE International Conference on Computer Aided Design. 98-101.
Massoud Pedram , Narasimha Bhat, Layout driven technology mapping, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.99-105, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127635]
PEDRAM, M. 1994. Power estimation and optimization at the logic level. Int. J. High Speed Electron. Syst. 5, 2 (June), 179-202.
POWELL, S. R., AND CHAU, P.M. 1995. A model for estimating power dissipation in a class of DSP VLSI chips. IEEE Trans. Circuits Syst. 36, 6 (June), 646-650.
POWERS, R.A. 1995. Batteries for low power electronics. Proc. IEEE 38, 4 (Apr.), 687-693.
PRASAD, S. C., AND ROY, K. 1994. Circuit optimization for minimization of power consumption under delay constraint. In Proceedings of the 1994 International Workshop on Low Power Design. 15-20.
QUARLES, T. 1989. The SPICE3 implementation guide. Tech. Rep. M89-44, Electronics Research Laboratory, Univ. of California, Berkeley, Calif.
RABAEY, J., AND PEDRAM, M. EDS. 1996. Low Power Design Methodologies. Kluwer, New York.
Salil Raje , Majid Sarrafzadeh, Variable voltage scheduling, Proceedings of the 1995 international symposium on Low power design, p.9-14, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224084]
RAJGOPAL, S., AND MEHTA, a. 1994. Experiences with simulation-based schematic level current estimation. In Proceedings of the 1994 International Workshop on Low Power Design. 9-14.
RAJSKI, J., AND VASUDEVAMURTHY, J. 1993. The testability-preserving concurrent decomposition and factorization of Boolean expressions. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 11, 6 (June), 778-793.
Anand Raghunathan , Niraj K. Jha, Behavioral Synthesis for low Power, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.318-322, October 10-12, 1994
RAGHUNATHAN, A., AND JHA, N. K. 1995a. An ILP formulation for low power based on minimizing switched capacitance during datapath allocation. In Proceedings of the IEEE International Symposium on Circuits and Systems.
Anand Raghunathan , Niraj K. Jha, An iterative improvement algorithm for low power data path synthesis, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.597-602, November 05-09, 1995, San Jose, California, USA
ROBERTS, K.n. 1984. Automatic layout in the Highland system. In Proceedings of the IEEE International Conference on Computer Aided Design. 224-226.
RoY, K., AND PRASAD, S. C. 1993. Circuit activity based logic synthesis for low power reliable operations. IEEE Trans. VLSI Syst. 1, 4 (Dec.), 503-513.
A. Salz , M. Horowitz, IRSIM: an incremental MOS switch-level simulator, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.173-178, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74412]
SAVIR, J., DITLOW, G., AND BARDELL, P. 1984. Random pattern testability. IEEE Trans. Comput. 33, 1 (Jan.), 1041-1045.
SAVOJ, H., BRAYTON, R. K., AND TOUATI, H.J. 1991. Extracting local don't cares for network optimization. In Proceedings of the IEEE International Conference on Computer Aided Design. 514-517.
SCHNEIDER, P., AND SCHLICHTMANN, U. 1994. Decomposition of Boolean functions for low power based on a new power estimation technique. In Proceedings of the 1994 International Workshop on Low Power Design. 123-128.
Sharad C. Seth , Vishwani D. Agrawal, A new model for computation of probabilistic testability in combinational circuits, Integration, the VLSI Journal, v.7 n.1, p.49-75, April 1989[doi>10.1016/0167-9260(89)90059-X]
SETH, S. C., PAN, L., AND AGRAWAL, V. D. 1985. PREDICT--Probabilistic estimation of digital circuit testability. In Proceedings of the Fault Tolerant Computing Symposium. 220 -225.
Amelia Shen , Abhijit Ghosh , Srinivas Devadas , Kurt Keutzer, On average power dissipation and random pattern testability of CMOS combinational logic networks, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.402-407, November 1992, Santa Clara, California, USA
Wen-Zen Shen , Jiing-Yuan Lin , Fong-Wen Wang, Transistor reordering rules for power reduction in CMOS gates, Proceedings of the 1995 Asia and South Pacific Design Automation Conference, p.1-es, August 29-September 01, 1995, Makuhari, Massa, Chiba, Japan[doi>10.1145/224818.224825]
SMALL, C. 1994. Shrinking devices put the squeeze on system packaging. EDN 39, 4 (Feb.), 41-46.
SWAN, M., AND BURLESON, W. 1994. Limited-weight codes for low power I/O. In Proceedings of the 1994 International Workshop on Low-Power Design. 209-214.
STRATAKOS, A., BRODERSEN, R. W., AND SANDERS, S. R. 1994. High-efficiency low-voltage DC-DC conversion for portable applications. In Proceedings of the 1994 International Workshop on Low-Power Design. 105-110.
Su, C-L., TsuI, C-Y., AND DESPAIN, A.M. 1994. Low power architecture design and compilation techniques for high-performance processors. In COMPCON '94 Digest of Technical Papers. 489-498.
SVENSSON, C., AND LIU, D. 1994. A power estimation tool and prospects of power savings in CMOS VLSI chips. In Proceedings of the 1994 International Workshop on Low-Power Design. 171-176.
SVENSSON, C., AND LIU, D. 1996. Low power circuit techniques. In Low Power Design Methodologies. J. Rabaey and M. Pedram, Eds. Kluwer, New York, 38-64.
Yutaka Tamiya , Yusuke Matsunaga , Masahiro Fujita, LP based cell selection with constraints of timing, area, and power consumption, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.378-381, November 06-10, 1994, San Jose, California, USA
TAN, C-H., AND ALLEN, J. 1994. Minimization of power in VLSI circuits using transistor sizing, input ordering and statistical power estimation. In Proceedings of the 1994 International Workshop on Low-Power Design. 75-80.
Gustavo E. Téllez , Amir Farrahi , Majid Sarrafzadeh, Activity-driven clock design for low power circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.62-65, November 05-09, 1995, San Jose, California, USA
Vivek Tiwari , Pranav Ashar , Sharad Malik, Technology mapping for lower power, Proceedings of the 30th international Design Automation Conference, p.74-79, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164581]
Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994[doi>10.1109/92.335012]
Vivek Tiwari , Sharad Malik , Pranav Ashar, Guarded evaluation: pushing power management to logic synthesis/design, Proceedings of the 1995 international symposium on Low power design, p.221-226, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224120]
Ren-Song Tsay , Ernest S. Kuh , Chi-Ping Hsu, Proud: a fast sea-of-gates placement algorithm, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.318-323, June 12-15, 1988, Atlantic City, New Jersey, USA
TSAY, R.S. 1993. An exact zero-skew clock routing algorithm. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 12, 3 (Mar.), 242-249.
TsuI, C-Y. 1994. Power analysis and optimization for CMOS circuits. Ph.D. Dissertation. Dept. of Computer Engineering, Univ. of Southern California.
Chi-Ying Tsui , José Monteiro , Massoud Pedram , Srinivas Devadas , Alvin M. Despain , Bill Lin, Power estimation methods for sequential logic circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.3, p.404-416, Sept. 1995[doi>10.1109/92.406998]
Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Efficient estimation of dynamic power consumption under a real delay model, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.224-228, November 07-11, 1993, Santa Clara, California, USA
Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th international Design Automation Conference, p.68-73, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164577]
Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Exact and approximate methods for calculating signal and transition probabilities in FSMs, Proceedings of the 31st annual Design Automation Conference, p.18-23, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196255]
TsuI, C-Y., PEDRAM, M., AND DESPAIN, A.M. 1994b. Power efficient technology decomposition and mapping under an extended power consumption model. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 13, 9 (Sep.).
Chi-Ying Tsui , Massoud Pedram , Chih-Ang Chen , Alvin M. Despain, Low power state assignment targeting two-and multi-level logic implementations, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.82-87, November 06-10, 1994, San Jose, California, USA
TYAGI, A. 1987. Hercules: A power analyzer of MOS VLSI circuits. In Proceedings of the IEEE International Conference on Computer Aided Design. 530-533.
S. Turgis , N. Azemard , D. Auvergne, Explicit evaluation of short circuit power dissipation for CMOS logic structures, Proceedings of the 1995 international symposium on Low power design, p.129-134, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224104]
Taku Uchino , Fumihiro Minami , Takashi Mitsuhashi , Nobuyuki Goto, Switching activity analysis using Boolean approximation method, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.20-25, November 05-09, 1995, San Jose, California, USA
VAN BERKEL, C.H. (KEES), BURGESS, R., KESSELS, J., PEETERS, A., RONCKEN, M. AND SAEIJS, F. 1994. A fully-asynchronous low-power error corrector for the digital compact cassette player. In Proceedings of the IEEE International Solid-State Circuits Conference.
VAISHNAV, g., AND PEDRAM, M. 1993. PCUBE: A performance driven placement algorithm for low power designs. In Proceedings of the European Design Automation Conference. 72-77.
Hirendu Vaishnav , Massoud Pedram, Delay optimal partitioning targeting low power VLSI circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.638-643, November 05-09, 1995, San Jose, California, USA
Hirendu Vaishnav, Optimization of post-layout area, delay and power dissipation, University of Southern California, Los Angeles, CA, 1996
VAN OOSTENDE, P., SIX, P., AND VANDEWALLE, J., AND DE MAN, H. 1993. Estimation of typical power of synchronous {CMOS} circuits using a hierarchy of simulators. IEEE J. Solid State Circuits 28, 1 (Jan.), 26-39.
VEENDRICK, H. J.M. 1984. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE J. Solid State Circuits 19 (Aug.), 468-473.
VILLA, T., AND SANGIOVANNI-VINCENTELLI, A. 1990. NOVA: State assignment of finite state machines for optimal two-level logic implementations. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 9 (Sep.), 905-924.
Ashok Vittal , Malgorzata Marek-Sadowska, Power optimal buffered clock tree design, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.497-502, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217577]
Ashok Vittal , Malgorzata Marek-Sadowska, Power distribution topology design, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.503-507, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217578]
VRUDHULA, S. B. K., AND XIE, H-Y. 1994. Techniques for CMOS power estimation and logic synthesis for low power. In Proceedings of the 1994 International Workshop on Low Power Design. 21-26.
WUYTACK, S., CATTHOOR, F., FRANSSEN, F., NACHTERGAELE, L., AND DE MAN, H. 1994. Global communication and memory optimizing transformations for low power systems. In Proceedings of the 1994 International Workshop on Low Power Design. 203-208.
Michael G. Xakellis , Farid N. Najm, Statistical estimation of the switching activity in digital circuits, Proceedings of the 31st annual Design Automation Conference, p.728-733, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196628]
Joe G. Xi , Wayne W. M. Dai, Buffer insertion and sizing under process variations for low power clock distribution, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.491-496, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217576]
Gerhard Zimmerman, A new area and shape function estimation technique for VLSI layouts, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.60-65, June 12-15, 1988, Atlantic City, New Jersey, USA
ZHOU, D., AND LIU, X. Y. 1996. Optimal drivers for high speed low power ICs. Int. J. High-Speed Electron Syst. (to appear).
Qing Zhu , Wayne W.-M. Dai , Joe G. Xi, Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.628-633, November 07-11, 1993, Santa Clara, California, USA
