Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Fri Mar 31 10:46:00 2023
| Host         : cad104.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xcvp1802-lsvc4072-2MP-e-S
| Speed File   : -2MP
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. NOC Interfaces
7. AI Engines
8. ADVANCED
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. Netlist Logic
----------------

+----------------------------+---------+-------+------------+-----------+-------+
|          Site Type         |   Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+---------+-------+------------+-----------+-------+
| Registers                  | 1017181 |     0 |          0 |   6721792 | 15.13 |
|   Register as Flip Flop    | 1017181 |     0 |          0 |   6721792 | 15.13 |
|   Register as Latch        |       0 |     0 |          0 |   6721792 |  0.00 |
| CLB LUTs*                  | 2707166 |     0 |          0 |   3360896 | 80.55 |
|   LUT as Logic             | 2707165 |     0 |          0 |   3360896 | 80.55 |
|   LUT as Memory            |       1 |     0 |          0 |   1680448 | <0.01 |
|     LUT as Distributed RAM |       0 |     0 |            |           |       |
|     LUT as Shift Register  |       1 |     0 |            |           |       |
|       Variable Length      |       0 |     0 |            |           |       |
|       Fixed Length         |       0 |     0 |            |           |       |
| LOOKAHEAD8                 |   31712 |     0 |          0 |    420112 |  7.55 |
+----------------------------+---------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


2. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           | 4224 |     0 |          0 |      4941 | 85.49 |
|   RAMB36E5               | 4224 |     0 |          0 |      4941 | 85.49 |
|   RAMB18E5*              |    0 |     0 |          0 |      9882 |  0.00 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |      2549 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


3. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |  512 |     0 |          0 |     14352 |  3.57 |
|   DSP58            |  512 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |   44 |     0 |          0 |       702 |  6.27 |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs     |    7 |     0 |          0 |      2244 |  0.31 |
|   BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        44 |  0.00 |
|   BUFG_PS/MBUFG_PS       |    5 |     0 |          0 |        72 |  6.94 |
|   BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       480 |  0.00 |
|   BUFGCE/MBUFGCE         |    2 |     0 |          0 |       312 |  0.64 |
|   BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        88 |  0.00 |
|   BUFG_FABRIC            |    0 |     0 |          0 |      1248 |  0.00 |
| DPLL                     |    0 |     0 |          0 |        51 |  0.00 |
| XPLL                     |    3 |     0 |          0 |        26 | 11.54 |
| MMCM                     |    1 |     0 |          0 |        13 |  7.69 |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. NOC Interfaces
-----------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| PL NOC Master Unit |    0 |     0 |          0 |       100 |  0.00 |
| PL NOC Slave Unit  |    4 |     0 |          0 |       100 |  4.00 |
| PS NOC Master Unit |    4 |     0 |          0 |        13 | 30.77 |
| PS NOC Slave Unit  |    0 |     0 |          0 |         9 |  0.00 |
+--------------------+------+-------+------------+-----------+-------+


7. AI Engines
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+


8. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM5               |    0 |     0 |          0 |         1 |   0.00 |
| DCMAC              |    0 |     0 |          0 |         7 |   0.00 |
| DDRMC              |    1 |     0 |          0 |         4 |  25.00 |
| DDRMC_RIU          |    1 |     0 |          0 |         4 |  25.00 |
| GTME5_QUAD         |    0 |     0 |          0 |        35 |   0.00 |
| GTYP_QUAD          |    0 |     0 |          0 |         7 |   0.00 |
| MRMAC              |    0 |     0 |          0 |         8 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        14 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        14 |   0.00 |
| OBUFDS_GTME5       |    0 |     0 |          0 |        70 |   0.00 |
| OBUFDS_GTME5_ADV   |    0 |     0 |          0 |        70 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       351 |   0.00 |
| PCIE50E5           |    0 |     0 |          0 |         2 |   0.00 |
| PS9                |    4 |     0 |          0 |         4 | 100.00 |
| BLI Registers      |    0 |     0 |          0 |     50032 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
| HSC                |    0 |     0 |          0 |         4 |   0.00 |
| DCMAC              |    0 |     0 |          0 |         7 |   0.00 |
| ILKNF              |    0 |     0 |          0 |         3 |   0.00 |
+--------------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+--------------+---------+---------------------+
|   Ref Name   |   Used  | Functional Category |
+--------------+---------+---------------------+
| LUT6         | 1233069 |                 CLB |
| FDCE         |  982404 |            Register |
| LUT4         |  910064 |                 CLB |
| LUT5         |  617922 |                 CLB |
| LUT3         |  336689 |                 CLB |
| LUTCY2       |  217280 |                 CLB |
| LUTCY1       |  217280 |                 CLB |
| LUT2         |  172167 |                 CLB |
| FDPE         |   34752 |            Register |
| LOOKAHEAD8   |   31712 |                 CLB |
| RAMB36E5_INT |    4224 |            BLOCKRAM |
| LUT1         |    1444 |                 CLB |
| DSP58        |     512 |          Arithmetic |
| IOBUF        |      72 |                 I/O |
| OBUF         |      34 |                 I/O |
| XPHY         |      24 |                 I/O |
| FDRE         |      22 |            Register |
| XPIO_VREF    |      16 |                 I/O |
| IOBUFDS_COMP |       8 |                 I/O |
| BUFG_PS      |       5 |               Clock |
| PS9          |       4 |            Advanced |
| OBUFDS       |       4 |                 I/O |
| NOC_NSU512   |       4 |            Advanced |
| NOC_NMU128   |       4 |            Advanced |
| XPLL         |       3 |               Clock |
| FDSE         |       3 |            Register |
| BUFGCE       |       2 |               Clock |
| SRL16E       |       1 |                 CLB |
| MMCME5       |       1 |               Clock |
| IBUFDS       |       1 |                 I/O |
| DDRMC_RIU    |       1 |            Advanced |
| DDRMC        |       1 |            Advanced |
+--------------+---------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


12. SLR Connectivity
--------------------

+-----------------+------+-------+-----------+-------+
|                 | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| SLR3 <-> SLR2   |    0 |       |     18870 |  0.00 |
|   SLR2 -> SLR3  |    0 |       |           |  0.00 |
|   SLR3 -> SLR2  |    0 |       |           |  0.00 |
| SLR2 <-> SLR1   |    0 |       |     18870 |  0.00 |
|   SLR1 -> SLR2  |    0 |       |           |  0.00 |
|   SLR2 -> SLR1  |    0 |       |           |  0.00 |
| SLR1 <-> SLR0   |    0 |       |     18870 |  0.00 |
|   SLR0 -> SLR1  |    0 |       |           |  0.00 |
|   SLR1 -> SLR0  |    0 |       |           |  0.00 |
+-----------------+------+-------+-----------+-------+
| Total SLLs Used |    0 |       |           |       |
+-----------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |    0 |    0 |    0 |
| SLR2      |    0 |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |    0 |
+-----------+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+------+--------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+------+------+------+------+--------+--------+--------+--------+
| SLICE                      |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   SLICEL                   |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   SLICEM                   |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| LOOKAHEAD8                 |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   RAMB36                   |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+------+--------+--------+--------+--------+
* Note: Available Control Sets based on SLICE Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


