// Seed: 755494826
module module_0 (
    input id_0,
    output id_1,
    input reg id_2
);
  assign id_1 = id_2;
  always @(posedge 1'b0 or posedge id_0) if (id_2) id_1 <= 1;
  type_5(
      1, id_2, 1'h0 - 1'b0
  ); timeunit 1ps;
  type_0 id_3 (
      .id_0(id_0),
      .id_1(1)
  );
endmodule
