\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_Q202003M\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -low_power_gated_clock 0 -gclk_resource_count 24 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synlog\report\IOG_IOD_DDRX4_COMP_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  IOG_IOD_DDRX4_COMP  -implementation  synthesis_1  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\scratchproject.prs  -multisrs  -ovm  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.vm   -freq 100.000   -tcl  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\designer\IOG_IOD_DDRX4_COMP\synthesis.fdc  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_prem.srd  -sap  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.sap  -otap  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.tap  -omap  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.map  -devicelib  \\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_Q202003M\lib\generic\acg5.v  -ologparam  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP.plg  -osyn  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srm  -prjdir  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\  -prjname  IOG_IOD_DDRX4_COMP_syn  -log  D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synlog\IOG_IOD_DDRX4_COMP_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_Q202003M\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis_1 -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -low_power_gated_clock 0 -gclk_resource_count 24 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\IOG_IOD_DDRX4_COMP_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module IOG_IOD_DDRX4_COMP -implementation synthesis_1 -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\IOG_IOD_DDRX4_COMP.vm -freq 100.000 -tcl ..\..\..\designer\IOG_IOD_DDRX4_COMP\synthesis.fdc ..\synwork\IOG_IOD_DDRX4_COMP_prem.srd -sap ..\IOG_IOD_DDRX4_COMP.sap -otap ..\IOG_IOD_DDRX4_COMP.tap -omap ..\IOG_IOD_DDRX4_COMP.map -devicelib \\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_Q202003M\lib\generic\acg5.v -ologparam IOG_IOD_DDRX4_COMP.plg -osyn ..\IOG_IOD_DDRX4_COMP.srm -prjdir ..\..\ -prjname IOG_IOD_DDRX4_COMP_syn -log ..\synlog\IOG_IOD_DDRX4_COMP_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:15
file:..\scratchproject.prs|io:o|time:1598596412|size:7534|exec:0|csum:
file:..\IOG_IOD_DDRX4_COMP.vm|io:o|time:1599221200|size:1489334|exec:0|csum:
file:..\..\..\designer\IOG_IOD_DDRX4_COMP\synthesis.fdc|io:i|time:1599221166|size:37818|exec:0|csum:AEB4BE167FE10AC198C9B7C197DE4A0C
file:..\synwork\IOG_IOD_DDRX4_COMP_prem.srd|io:i|time:1599221185|size:284899|exec:0|csum:57B01A548B1962E825766B3D29492866
file:..\IOG_IOD_DDRX4_COMP.sap|io:o|time:1599221186|size:7887|exec:0|csum:
file:..\IOG_IOD_DDRX4_COMP.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\IOG_IOD_DDRX4_COMP.map|io:o|time:1599221201|size:28|exec:0|csum:
file:\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_Q202003M\lib\generic\acg5.v|io:i|time:1592011376|size:43688|exec:0|csum:6F5FCBFDAEA5BCE24BA1D3268399A45A
file:IOG_IOD_DDRX4_COMP.plg|io:o|time:1599221201|size:3789|exec:0|csum:
file:..\IOG_IOD_DDRX4_COMP.srm|io:o|time:1599221199|size:22368|exec:0|csum:
file:..\synlog\IOG_IOD_DDRX4_COMP_fpga_mapper.srr|io:o|time:1599221201|size:72148|exec:0|csum:
file:\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_Q202003M\bin64\m_generic.exe|io:i|time:1592011266|size:42731520|exec:1|csum:CF6D546A482FB3E56715AEEFA0781C1C
