Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar 26 11:05:05 2025
| Host         : NCDC-0047 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_uart_control_sets_placed.rpt
| Design       : top_uart
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |              56 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              23 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------+---------------------------------------+------------------+----------------+
|          Clock Signal         |     Enable Signal    |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------+---------------------------------------+------------------+----------------+
|  u3/CLK_BUFG                  | u1/rx_statusnext     | u1/FSM_sequential_rx_state[1]_i_2_n_0 |                1 |              1 |
|  u3/CLK_BUFG                  | u1/data_correct_next | u1/FSM_sequential_rx_state[1]_i_2_n_0 |                1 |              1 |
|  u2/tx_statuswire_reg_i_1_n_0 |                      |                                       |                1 |              1 |
|  sys_clk_IBUF_BUFG            |                      | rx_data1_i_1_n_0                      |                1 |              2 |
|  u3/CLK_BUFG                  |                      | u3/bclk_counter[2]_i_2_n_0            |                1 |              3 |
|  u3/sys_clk_generator         |                      | u3/bclk_counter[2]_i_2_n_0            |                1 |              3 |
|  u3/CLK_BUFG                  | u1/bit_count_next    | u1/FSM_sequential_rx_state[1]_i_2_n_0 |                1 |              4 |
|  u3/CLK_BUFG                  |                      | u1/FSM_sequential_rx_state[1]_i_2_n_0 |                1 |              5 |
|  u3/CLK_BUFG                  | u1/RHR_next          | u1/FSM_sequential_rx_state[1]_i_2_n_0 |                4 |              8 |
|  u3/CLK_BUFG                  | u1/RSR_next_0        | u1/FSM_sequential_rx_state[1]_i_2_n_0 |                2 |              9 |
|  u2/TSR_next_reg[9]_i_2_n_0   |                      |                                       |                4 |             10 |
|  u3/Q[0]                      |                      | u2/FSM_sequential_tx_state[1]_i_2_n_0 |                5 |             17 |
|  u3/main_counter[2]           |                      | u3/bclk_counter[2]_i_2_n_0            |                6 |             26 |
+-------------------------------+----------------------+---------------------------------------+------------------+----------------+


