
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000150bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  08015250  08015250  00016250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015690  08015690  000173a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015690  08015690  00016690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015698  08015698  000173a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015698  08015698  00016698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801569c  0801569c  0001669c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003a0  20000000  080156a0  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000173a0  2**0
                  CONTENTS
 10 .bss          00005970  200003a0  200003a0  000173a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005d10  20005d10  000173a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000173a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025e6d  00000000  00000000  000173d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000609f  00000000  00000000  0003d23d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f20  00000000  00000000  000432e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000017db  00000000  00000000  00045200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000290ed  00000000  00000000  000469db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002cfbe  00000000  00000000  0006fac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da150  00000000  00000000  0009ca86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00176bd6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000937c  00000000  00000000  00176c1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0017ff98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003a0 	.word	0x200003a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08015234 	.word	0x08015234

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003a4 	.word	0x200003a4
 80001cc:	08015234 	.word	0x08015234

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	@ 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	3a01      	subs	r2, #1
 8000d02:	bf28      	it	cs
 8000d04:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d08:	d2ed      	bcs.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_uldivmod>:
 8000e64:	b953      	cbnz	r3, 8000e7c <__aeabi_uldivmod+0x18>
 8000e66:	b94a      	cbnz	r2, 8000e7c <__aeabi_uldivmod+0x18>
 8000e68:	2900      	cmp	r1, #0
 8000e6a:	bf08      	it	eq
 8000e6c:	2800      	cmpeq	r0, #0
 8000e6e:	bf1c      	itt	ne
 8000e70:	f04f 31ff 	movne.w	r1, #4294967295
 8000e74:	f04f 30ff 	movne.w	r0, #4294967295
 8000e78:	f000 b988 	b.w	800118c <__aeabi_idiv0>
 8000e7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e84:	f000 f806 	bl	8000e94 <__udivmoddi4>
 8000e88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e90:	b004      	add	sp, #16
 8000e92:	4770      	bx	lr

08000e94 <__udivmoddi4>:
 8000e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e98:	9d08      	ldr	r5, [sp, #32]
 8000e9a:	468e      	mov	lr, r1
 8000e9c:	4604      	mov	r4, r0
 8000e9e:	4688      	mov	r8, r1
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d14a      	bne.n	8000f3a <__udivmoddi4+0xa6>
 8000ea4:	428a      	cmp	r2, r1
 8000ea6:	4617      	mov	r7, r2
 8000ea8:	d962      	bls.n	8000f70 <__udivmoddi4+0xdc>
 8000eaa:	fab2 f682 	clz	r6, r2
 8000eae:	b14e      	cbz	r6, 8000ec4 <__udivmoddi4+0x30>
 8000eb0:	f1c6 0320 	rsb	r3, r6, #32
 8000eb4:	fa01 f806 	lsl.w	r8, r1, r6
 8000eb8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ebc:	40b7      	lsls	r7, r6
 8000ebe:	ea43 0808 	orr.w	r8, r3, r8
 8000ec2:	40b4      	lsls	r4, r6
 8000ec4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec8:	fa1f fc87 	uxth.w	ip, r7
 8000ecc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ed0:	0c23      	lsrs	r3, r4, #16
 8000ed2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ed6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eda:	fb01 f20c 	mul.w	r2, r1, ip
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d909      	bls.n	8000ef6 <__udivmoddi4+0x62>
 8000ee2:	18fb      	adds	r3, r7, r3
 8000ee4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ee8:	f080 80ea 	bcs.w	80010c0 <__udivmoddi4+0x22c>
 8000eec:	429a      	cmp	r2, r3
 8000eee:	f240 80e7 	bls.w	80010c0 <__udivmoddi4+0x22c>
 8000ef2:	3902      	subs	r1, #2
 8000ef4:	443b      	add	r3, r7
 8000ef6:	1a9a      	subs	r2, r3, r2
 8000ef8:	b2a3      	uxth	r3, r4
 8000efa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000efe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f06:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f0a:	459c      	cmp	ip, r3
 8000f0c:	d909      	bls.n	8000f22 <__udivmoddi4+0x8e>
 8000f0e:	18fb      	adds	r3, r7, r3
 8000f10:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f14:	f080 80d6 	bcs.w	80010c4 <__udivmoddi4+0x230>
 8000f18:	459c      	cmp	ip, r3
 8000f1a:	f240 80d3 	bls.w	80010c4 <__udivmoddi4+0x230>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3802      	subs	r0, #2
 8000f22:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f26:	eba3 030c 	sub.w	r3, r3, ip
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	b11d      	cbz	r5, 8000f36 <__udivmoddi4+0xa2>
 8000f2e:	40f3      	lsrs	r3, r6
 8000f30:	2200      	movs	r2, #0
 8000f32:	e9c5 3200 	strd	r3, r2, [r5]
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d905      	bls.n	8000f4a <__udivmoddi4+0xb6>
 8000f3e:	b10d      	cbz	r5, 8000f44 <__udivmoddi4+0xb0>
 8000f40:	e9c5 0100 	strd	r0, r1, [r5]
 8000f44:	2100      	movs	r1, #0
 8000f46:	4608      	mov	r0, r1
 8000f48:	e7f5      	b.n	8000f36 <__udivmoddi4+0xa2>
 8000f4a:	fab3 f183 	clz	r1, r3
 8000f4e:	2900      	cmp	r1, #0
 8000f50:	d146      	bne.n	8000fe0 <__udivmoddi4+0x14c>
 8000f52:	4573      	cmp	r3, lr
 8000f54:	d302      	bcc.n	8000f5c <__udivmoddi4+0xc8>
 8000f56:	4282      	cmp	r2, r0
 8000f58:	f200 8105 	bhi.w	8001166 <__udivmoddi4+0x2d2>
 8000f5c:	1a84      	subs	r4, r0, r2
 8000f5e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000f62:	2001      	movs	r0, #1
 8000f64:	4690      	mov	r8, r2
 8000f66:	2d00      	cmp	r5, #0
 8000f68:	d0e5      	beq.n	8000f36 <__udivmoddi4+0xa2>
 8000f6a:	e9c5 4800 	strd	r4, r8, [r5]
 8000f6e:	e7e2      	b.n	8000f36 <__udivmoddi4+0xa2>
 8000f70:	2a00      	cmp	r2, #0
 8000f72:	f000 8090 	beq.w	8001096 <__udivmoddi4+0x202>
 8000f76:	fab2 f682 	clz	r6, r2
 8000f7a:	2e00      	cmp	r6, #0
 8000f7c:	f040 80a4 	bne.w	80010c8 <__udivmoddi4+0x234>
 8000f80:	1a8a      	subs	r2, r1, r2
 8000f82:	0c03      	lsrs	r3, r0, #16
 8000f84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f88:	b280      	uxth	r0, r0
 8000f8a:	b2bc      	uxth	r4, r7
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f92:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f9a:	fb04 f20c 	mul.w	r2, r4, ip
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d907      	bls.n	8000fb2 <__udivmoddi4+0x11e>
 8000fa2:	18fb      	adds	r3, r7, r3
 8000fa4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000fa8:	d202      	bcs.n	8000fb0 <__udivmoddi4+0x11c>
 8000faa:	429a      	cmp	r2, r3
 8000fac:	f200 80e0 	bhi.w	8001170 <__udivmoddi4+0x2dc>
 8000fb0:	46c4      	mov	ip, r8
 8000fb2:	1a9b      	subs	r3, r3, r2
 8000fb4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000fb8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000fbc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000fc0:	fb02 f404 	mul.w	r4, r2, r4
 8000fc4:	429c      	cmp	r4, r3
 8000fc6:	d907      	bls.n	8000fd8 <__udivmoddi4+0x144>
 8000fc8:	18fb      	adds	r3, r7, r3
 8000fca:	f102 30ff 	add.w	r0, r2, #4294967295
 8000fce:	d202      	bcs.n	8000fd6 <__udivmoddi4+0x142>
 8000fd0:	429c      	cmp	r4, r3
 8000fd2:	f200 80ca 	bhi.w	800116a <__udivmoddi4+0x2d6>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	1b1b      	subs	r3, r3, r4
 8000fda:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000fde:	e7a5      	b.n	8000f2c <__udivmoddi4+0x98>
 8000fe0:	f1c1 0620 	rsb	r6, r1, #32
 8000fe4:	408b      	lsls	r3, r1
 8000fe6:	fa22 f706 	lsr.w	r7, r2, r6
 8000fea:	431f      	orrs	r7, r3
 8000fec:	fa0e f401 	lsl.w	r4, lr, r1
 8000ff0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ff4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ff8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ffc:	4323      	orrs	r3, r4
 8000ffe:	fa00 f801 	lsl.w	r8, r0, r1
 8001002:	fa1f fc87 	uxth.w	ip, r7
 8001006:	fbbe f0f9 	udiv	r0, lr, r9
 800100a:	0c1c      	lsrs	r4, r3, #16
 800100c:	fb09 ee10 	mls	lr, r9, r0, lr
 8001010:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001014:	fb00 fe0c 	mul.w	lr, r0, ip
 8001018:	45a6      	cmp	lr, r4
 800101a:	fa02 f201 	lsl.w	r2, r2, r1
 800101e:	d909      	bls.n	8001034 <__udivmoddi4+0x1a0>
 8001020:	193c      	adds	r4, r7, r4
 8001022:	f100 3aff 	add.w	sl, r0, #4294967295
 8001026:	f080 809c 	bcs.w	8001162 <__udivmoddi4+0x2ce>
 800102a:	45a6      	cmp	lr, r4
 800102c:	f240 8099 	bls.w	8001162 <__udivmoddi4+0x2ce>
 8001030:	3802      	subs	r0, #2
 8001032:	443c      	add	r4, r7
 8001034:	eba4 040e 	sub.w	r4, r4, lr
 8001038:	fa1f fe83 	uxth.w	lr, r3
 800103c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001040:	fb09 4413 	mls	r4, r9, r3, r4
 8001044:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001048:	fb03 fc0c 	mul.w	ip, r3, ip
 800104c:	45a4      	cmp	ip, r4
 800104e:	d908      	bls.n	8001062 <__udivmoddi4+0x1ce>
 8001050:	193c      	adds	r4, r7, r4
 8001052:	f103 3eff 	add.w	lr, r3, #4294967295
 8001056:	f080 8082 	bcs.w	800115e <__udivmoddi4+0x2ca>
 800105a:	45a4      	cmp	ip, r4
 800105c:	d97f      	bls.n	800115e <__udivmoddi4+0x2ca>
 800105e:	3b02      	subs	r3, #2
 8001060:	443c      	add	r4, r7
 8001062:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001066:	eba4 040c 	sub.w	r4, r4, ip
 800106a:	fba0 ec02 	umull	lr, ip, r0, r2
 800106e:	4564      	cmp	r4, ip
 8001070:	4673      	mov	r3, lr
 8001072:	46e1      	mov	r9, ip
 8001074:	d362      	bcc.n	800113c <__udivmoddi4+0x2a8>
 8001076:	d05f      	beq.n	8001138 <__udivmoddi4+0x2a4>
 8001078:	b15d      	cbz	r5, 8001092 <__udivmoddi4+0x1fe>
 800107a:	ebb8 0203 	subs.w	r2, r8, r3
 800107e:	eb64 0409 	sbc.w	r4, r4, r9
 8001082:	fa04 f606 	lsl.w	r6, r4, r6
 8001086:	fa22 f301 	lsr.w	r3, r2, r1
 800108a:	431e      	orrs	r6, r3
 800108c:	40cc      	lsrs	r4, r1
 800108e:	e9c5 6400 	strd	r6, r4, [r5]
 8001092:	2100      	movs	r1, #0
 8001094:	e74f      	b.n	8000f36 <__udivmoddi4+0xa2>
 8001096:	fbb1 fcf2 	udiv	ip, r1, r2
 800109a:	0c01      	lsrs	r1, r0, #16
 800109c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80010a0:	b280      	uxth	r0, r0
 80010a2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80010a6:	463b      	mov	r3, r7
 80010a8:	4638      	mov	r0, r7
 80010aa:	463c      	mov	r4, r7
 80010ac:	46b8      	mov	r8, r7
 80010ae:	46be      	mov	lr, r7
 80010b0:	2620      	movs	r6, #32
 80010b2:	fbb1 f1f7 	udiv	r1, r1, r7
 80010b6:	eba2 0208 	sub.w	r2, r2, r8
 80010ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80010be:	e766      	b.n	8000f8e <__udivmoddi4+0xfa>
 80010c0:	4601      	mov	r1, r0
 80010c2:	e718      	b.n	8000ef6 <__udivmoddi4+0x62>
 80010c4:	4610      	mov	r0, r2
 80010c6:	e72c      	b.n	8000f22 <__udivmoddi4+0x8e>
 80010c8:	f1c6 0220 	rsb	r2, r6, #32
 80010cc:	fa2e f302 	lsr.w	r3, lr, r2
 80010d0:	40b7      	lsls	r7, r6
 80010d2:	40b1      	lsls	r1, r6
 80010d4:	fa20 f202 	lsr.w	r2, r0, r2
 80010d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010dc:	430a      	orrs	r2, r1
 80010de:	fbb3 f8fe 	udiv	r8, r3, lr
 80010e2:	b2bc      	uxth	r4, r7
 80010e4:	fb0e 3318 	mls	r3, lr, r8, r3
 80010e8:	0c11      	lsrs	r1, r2, #16
 80010ea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010ee:	fb08 f904 	mul.w	r9, r8, r4
 80010f2:	40b0      	lsls	r0, r6
 80010f4:	4589      	cmp	r9, r1
 80010f6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80010fa:	b280      	uxth	r0, r0
 80010fc:	d93e      	bls.n	800117c <__udivmoddi4+0x2e8>
 80010fe:	1879      	adds	r1, r7, r1
 8001100:	f108 3cff 	add.w	ip, r8, #4294967295
 8001104:	d201      	bcs.n	800110a <__udivmoddi4+0x276>
 8001106:	4589      	cmp	r9, r1
 8001108:	d81f      	bhi.n	800114a <__udivmoddi4+0x2b6>
 800110a:	eba1 0109 	sub.w	r1, r1, r9
 800110e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001112:	fb09 f804 	mul.w	r8, r9, r4
 8001116:	fb0e 1119 	mls	r1, lr, r9, r1
 800111a:	b292      	uxth	r2, r2
 800111c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001120:	4542      	cmp	r2, r8
 8001122:	d229      	bcs.n	8001178 <__udivmoddi4+0x2e4>
 8001124:	18ba      	adds	r2, r7, r2
 8001126:	f109 31ff 	add.w	r1, r9, #4294967295
 800112a:	d2c4      	bcs.n	80010b6 <__udivmoddi4+0x222>
 800112c:	4542      	cmp	r2, r8
 800112e:	d2c2      	bcs.n	80010b6 <__udivmoddi4+0x222>
 8001130:	f1a9 0102 	sub.w	r1, r9, #2
 8001134:	443a      	add	r2, r7
 8001136:	e7be      	b.n	80010b6 <__udivmoddi4+0x222>
 8001138:	45f0      	cmp	r8, lr
 800113a:	d29d      	bcs.n	8001078 <__udivmoddi4+0x1e4>
 800113c:	ebbe 0302 	subs.w	r3, lr, r2
 8001140:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001144:	3801      	subs	r0, #1
 8001146:	46e1      	mov	r9, ip
 8001148:	e796      	b.n	8001078 <__udivmoddi4+0x1e4>
 800114a:	eba7 0909 	sub.w	r9, r7, r9
 800114e:	4449      	add	r1, r9
 8001150:	f1a8 0c02 	sub.w	ip, r8, #2
 8001154:	fbb1 f9fe 	udiv	r9, r1, lr
 8001158:	fb09 f804 	mul.w	r8, r9, r4
 800115c:	e7db      	b.n	8001116 <__udivmoddi4+0x282>
 800115e:	4673      	mov	r3, lr
 8001160:	e77f      	b.n	8001062 <__udivmoddi4+0x1ce>
 8001162:	4650      	mov	r0, sl
 8001164:	e766      	b.n	8001034 <__udivmoddi4+0x1a0>
 8001166:	4608      	mov	r0, r1
 8001168:	e6fd      	b.n	8000f66 <__udivmoddi4+0xd2>
 800116a:	443b      	add	r3, r7
 800116c:	3a02      	subs	r2, #2
 800116e:	e733      	b.n	8000fd8 <__udivmoddi4+0x144>
 8001170:	f1ac 0c02 	sub.w	ip, ip, #2
 8001174:	443b      	add	r3, r7
 8001176:	e71c      	b.n	8000fb2 <__udivmoddi4+0x11e>
 8001178:	4649      	mov	r1, r9
 800117a:	e79c      	b.n	80010b6 <__udivmoddi4+0x222>
 800117c:	eba1 0109 	sub.w	r1, r1, r9
 8001180:	46c4      	mov	ip, r8
 8001182:	fbb1 f9fe 	udiv	r9, r1, lr
 8001186:	fb09 f804 	mul.w	r8, r9, r4
 800118a:	e7c4      	b.n	8001116 <__udivmoddi4+0x282>

0800118c <__aeabi_idiv0>:
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop

08001190 <SELECT>:

//-----[ SPI Functions ]-----

/* slave select */
static void SELECT(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001194:	2200      	movs	r2, #0
 8001196:	2110      	movs	r1, #16
 8001198:	4802      	ldr	r0, [pc, #8]	@ (80011a4 <SELECT+0x14>)
 800119a:	f006 f8fb 	bl	8007394 <HAL_GPIO_WritePin>
}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40020000 	.word	0x40020000

080011a8 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	2110      	movs	r1, #16
 80011b0:	4802      	ldr	r0, [pc, #8]	@ (80011bc <DESELECT+0x14>)
 80011b2:	f006 f8ef 	bl	8007394 <HAL_GPIO_WritePin>
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40020000 	.word	0x40020000

080011c0 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80011ca:	bf00      	nop
 80011cc:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <SPI_TxByte+0x30>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d1f8      	bne.n	80011cc <SPI_TxByte+0xc>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80011da:	1df9      	adds	r1, r7, #7
 80011dc:	2364      	movs	r3, #100	@ 0x64
 80011de:	2201      	movs	r2, #1
 80011e0:	4803      	ldr	r0, [pc, #12]	@ (80011f0 <SPI_TxByte+0x30>)
 80011e2:	f009 fd5e 	bl	800aca2 <HAL_SPI_Transmit>
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000564 	.word	0x20000564

080011f4 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001200:	bf00      	nop
 8001202:	4b08      	ldr	r3, [pc, #32]	@ (8001224 <SPI_TxBuffer+0x30>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f003 0302 	and.w	r3, r3, #2
 800120c:	2b02      	cmp	r3, #2
 800120e:	d1f8      	bne.n	8001202 <SPI_TxBuffer+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8001210:	887a      	ldrh	r2, [r7, #2]
 8001212:	2364      	movs	r3, #100	@ 0x64
 8001214:	6879      	ldr	r1, [r7, #4]
 8001216:	4803      	ldr	r0, [pc, #12]	@ (8001224 <SPI_TxBuffer+0x30>)
 8001218:	f009 fd43 	bl	800aca2 <HAL_SPI_Transmit>
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000564 	.word	0x20000564

08001228 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 800122e:	23ff      	movs	r3, #255	@ 0xff
 8001230:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001232:	bf00      	nop
 8001234:	4b09      	ldr	r3, [pc, #36]	@ (800125c <SPI_RxByte+0x34>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b02      	cmp	r3, #2
 8001240:	d1f8      	bne.n	8001234 <SPI_RxByte+0xc>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001242:	1dba      	adds	r2, r7, #6
 8001244:	1df9      	adds	r1, r7, #7
 8001246:	2364      	movs	r3, #100	@ 0x64
 8001248:	9300      	str	r3, [sp, #0]
 800124a:	2301      	movs	r3, #1
 800124c:	4803      	ldr	r0, [pc, #12]	@ (800125c <SPI_RxByte+0x34>)
 800124e:	f009 ff85 	bl	800b15c <HAL_SPI_TransmitReceive>
  return data;
 8001252:	79bb      	ldrb	r3, [r7, #6]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000564 	.word	0x20000564

08001260 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8001268:	f7ff ffde 	bl	8001228 <SPI_RxByte>
 800126c:	4603      	mov	r3, r0
 800126e:	461a      	mov	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	701a      	strb	r2, [r3, #0]
}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <SD_ReadyWait>:

//-----[ SD Card Functions ]-----

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
  uint8_t res;
  /* timeout 500ms */
  Timer2 = 500;
 8001282:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <SD_ReadyWait+0x30>)
 8001284:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001288:	801a      	strh	r2, [r3, #0]
  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 800128a:	f7ff ffcd 	bl	8001228 <SPI_RxByte>
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	2bff      	cmp	r3, #255	@ 0xff
 8001296:	d003      	beq.n	80012a0 <SD_ReadyWait+0x24>
 8001298:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <SD_ReadyWait+0x30>)
 800129a:	881b      	ldrh	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d1f4      	bne.n	800128a <SD_ReadyWait+0xe>
  return res;
 80012a0:	79fb      	ldrb	r3, [r7, #7]
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200003be 	.word	0x200003be

080012b0 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 80012b6:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80012ba:	60fb      	str	r3, [r7, #12]
  /* transmit bytes to wake up */
  DESELECT();
 80012bc:	f7ff ff74 	bl	80011a8 <DESELECT>
  for(int i = 0; i < 10; i++)
 80012c0:	2300      	movs	r3, #0
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	e005      	b.n	80012d2 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 80012c6:	20ff      	movs	r0, #255	@ 0xff
 80012c8:	f7ff ff7a 	bl	80011c0 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	3301      	adds	r3, #1
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	2b09      	cmp	r3, #9
 80012d6:	ddf6      	ble.n	80012c6 <SD_PowerOn+0x16>
  }
  /* slave select */
  SELECT();
 80012d8:	f7ff ff5a 	bl	8001190 <SELECT>
  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 80012dc:	2340      	movs	r3, #64	@ 0x40
 80012de:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95;
 80012f0:	2395      	movs	r3, #149	@ 0x95
 80012f2:	717b      	strb	r3, [r7, #5]
  SPI_TxBuffer(args, sizeof(args));
 80012f4:	463b      	mov	r3, r7
 80012f6:	2106      	movs	r1, #6
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff ff7b 	bl	80011f4 <SPI_TxBuffer>
  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 80012fe:	e002      	b.n	8001306 <SD_PowerOn+0x56>
  {
    cnt--;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	3b01      	subs	r3, #1
 8001304:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 8001306:	f7ff ff8f 	bl	8001228 <SPI_RxByte>
 800130a:	4603      	mov	r3, r0
 800130c:	2b01      	cmp	r3, #1
 800130e:	d002      	beq.n	8001316 <SD_PowerOn+0x66>
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f4      	bne.n	8001300 <SD_PowerOn+0x50>
  }
  DESELECT();
 8001316:	f7ff ff47 	bl	80011a8 <DESELECT>
  SPI_TxByte(0XFF);
 800131a:	20ff      	movs	r0, #255	@ 0xff
 800131c:	f7ff ff50 	bl	80011c0 <SPI_TxByte>
  PowerFlag = 1;
 8001320:	4b03      	ldr	r3, [pc, #12]	@ (8001330 <SD_PowerOn+0x80>)
 8001322:	2201      	movs	r2, #1
 8001324:	701a      	strb	r2, [r3, #0]
}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200003c1 	.word	0x200003c1

08001334 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001338:	4b03      	ldr	r3, [pc, #12]	@ (8001348 <SD_PowerOff+0x14>)
 800133a:	2200      	movs	r2, #0
 800133c:	701a      	strb	r2, [r3, #0]
}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	200003c1 	.word	0x200003c1

0800134c <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  return PowerFlag;
 8001350:	4b03      	ldr	r3, [pc, #12]	@ (8001360 <SD_CheckPower+0x14>)
 8001352:	781b      	ldrb	r3, [r3, #0]
}
 8001354:	4618      	mov	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	200003c1 	.word	0x200003c1

08001364 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
  uint8_t token;
  /* timeout 200ms */
  Timer1 = 200;
 800136e:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <SD_RxDataBlock+0x58>)
 8001370:	22c8      	movs	r2, #200	@ 0xc8
 8001372:	801a      	strh	r2, [r3, #0]
  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8001374:	f7ff ff58 	bl	8001228 <SPI_RxByte>
 8001378:	4603      	mov	r3, r0
 800137a:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	2bff      	cmp	r3, #255	@ 0xff
 8001380:	d103      	bne.n	800138a <SD_RxDataBlock+0x26>
 8001382:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <SD_RxDataBlock+0x58>)
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1f4      	bne.n	8001374 <SD_RxDataBlock+0x10>
  /* invalid response */
  if(token != 0xFE) return FALSE;
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	2bfe      	cmp	r3, #254	@ 0xfe
 800138e:	d001      	beq.n	8001394 <SD_RxDataBlock+0x30>
 8001390:	2300      	movs	r3, #0
 8001392:	e00f      	b.n	80013b4 <SD_RxDataBlock+0x50>
  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	1c5a      	adds	r2, r3, #1
 8001398:	607a      	str	r2, [r7, #4]
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff ff60 	bl	8001260 <SPI_RxBytePtr>
  } while(len--);
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	1e5a      	subs	r2, r3, #1
 80013a4:	603a      	str	r2, [r7, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1f4      	bne.n	8001394 <SD_RxDataBlock+0x30>
  /* discard CRC */
  SPI_RxByte();
 80013aa:	f7ff ff3d 	bl	8001228 <SPI_RxByte>
  SPI_RxByte();
 80013ae:	f7ff ff3b 	bl	8001228 <SPI_RxByte>
  return TRUE;
 80013b2:	2301      	movs	r3, #1
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	200003bc 	.word	0x200003bc

080013c0 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	70fb      	strb	r3, [r7, #3]
  uint8_t resp;
  uint8_t i = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	73bb      	strb	r3, [r7, #14]
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 80013d0:	f7ff ff54 	bl	800127c <SD_ReadyWait>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2bff      	cmp	r3, #255	@ 0xff
 80013d8:	d001      	beq.n	80013de <SD_TxDataBlock+0x1e>
 80013da:	2300      	movs	r3, #0
 80013dc:	e02f      	b.n	800143e <SD_TxDataBlock+0x7e>
  /* transmit token */
  SPI_TxByte(token);
 80013de:	78fb      	ldrb	r3, [r7, #3]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff feed 	bl	80011c0 <SPI_TxByte>
  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	2bfd      	cmp	r3, #253	@ 0xfd
 80013ea:	d020      	beq.n	800142e <SD_TxDataBlock+0x6e>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 80013ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff feff 	bl	80011f4 <SPI_TxBuffer>
    /* discard CRC */
    SPI_RxByte();
 80013f6:	f7ff ff17 	bl	8001228 <SPI_RxByte>
    SPI_RxByte();
 80013fa:	f7ff ff15 	bl	8001228 <SPI_RxByte>
    /* receive response */
    while (i <= 64)
 80013fe:	e00b      	b.n	8001418 <SD_TxDataBlock+0x58>
    {
      resp = SPI_RxByte();
 8001400:	f7ff ff12 	bl	8001228 <SPI_RxByte>
 8001404:	4603      	mov	r3, r0
 8001406:	73fb      	strb	r3, [r7, #15]
      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	f003 031f 	and.w	r3, r3, #31
 800140e:	2b05      	cmp	r3, #5
 8001410:	d006      	beq.n	8001420 <SD_TxDataBlock+0x60>
      i++;
 8001412:	7bbb      	ldrb	r3, [r7, #14]
 8001414:	3301      	adds	r3, #1
 8001416:	73bb      	strb	r3, [r7, #14]
    while (i <= 64)
 8001418:	7bbb      	ldrb	r3, [r7, #14]
 800141a:	2b40      	cmp	r3, #64	@ 0x40
 800141c:	d9f0      	bls.n	8001400 <SD_TxDataBlock+0x40>
 800141e:	e000      	b.n	8001422 <SD_TxDataBlock+0x62>
      if ((resp & 0x1F) == 0x05) break;
 8001420:	bf00      	nop
    }
    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 8001422:	bf00      	nop
 8001424:	f7ff ff00 	bl	8001228 <SPI_RxByte>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d0fa      	beq.n	8001424 <SD_TxDataBlock+0x64>
  }
  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	f003 031f 	and.w	r3, r3, #31
 8001434:	2b05      	cmp	r3, #5
 8001436:	d101      	bne.n	800143c <SD_TxDataBlock+0x7c>
 8001438:	2301      	movs	r3, #1
 800143a:	e000      	b.n	800143e <SD_TxDataBlock+0x7e>

  return FALSE;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b084      	sub	sp, #16
 800144a:	af00      	add	r7, sp, #0
 800144c:	4603      	mov	r3, r0
 800144e:	6039      	str	r1, [r7, #0]
 8001450:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 8001452:	f7ff ff13 	bl	800127c <SD_ReadyWait>
 8001456:	4603      	mov	r3, r0
 8001458:	2bff      	cmp	r3, #255	@ 0xff
 800145a:	d001      	beq.n	8001460 <SD_SendCmd+0x1a>
 800145c:	23ff      	movs	r3, #255	@ 0xff
 800145e:	e042      	b.n	80014e6 <SD_SendCmd+0xa0>
  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff feac 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	0e1b      	lsrs	r3, r3, #24
 800146c:	b2db      	uxtb	r3, r3
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff fea6 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	0c1b      	lsrs	r3, r3, #16
 8001478:	b2db      	uxtb	r3, r3
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff fea0 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	0a1b      	lsrs	r3, r3, #8
 8001484:	b2db      	uxtb	r3, r3
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff fe9a 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	b2db      	uxtb	r3, r3
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fe95 	bl	80011c0 <SPI_TxByte>
  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b40      	cmp	r3, #64	@ 0x40
 800149a:	d102      	bne.n	80014a2 <SD_SendCmd+0x5c>
 800149c:	2395      	movs	r3, #149	@ 0x95
 800149e:	73fb      	strb	r3, [r7, #15]
 80014a0:	e007      	b.n	80014b2 <SD_SendCmd+0x6c>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	2b48      	cmp	r3, #72	@ 0x48
 80014a6:	d102      	bne.n	80014ae <SD_SendCmd+0x68>
 80014a8:	2387      	movs	r3, #135	@ 0x87
 80014aa:	73fb      	strb	r3, [r7, #15]
 80014ac:	e001      	b.n	80014b2 <SD_SendCmd+0x6c>
  else crc = 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	73fb      	strb	r3, [r7, #15]
  /* transmit CRC */
  SPI_TxByte(crc);
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff fe83 	bl	80011c0 <SPI_TxByte>
  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	2b4c      	cmp	r3, #76	@ 0x4c
 80014be:	d101      	bne.n	80014c4 <SD_SendCmd+0x7e>
 80014c0:	f7ff feb2 	bl	8001228 <SPI_RxByte>
  /* receive response */
  uint8_t n = 10;
 80014c4:	230a      	movs	r3, #10
 80014c6:	73bb      	strb	r3, [r7, #14]
  do {
    res = SPI_RxByte();
 80014c8:	f7ff feae 	bl	8001228 <SPI_RxByte>
 80014cc:	4603      	mov	r3, r0
 80014ce:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80014d0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	da05      	bge.n	80014e4 <SD_SendCmd+0x9e>
 80014d8:	7bbb      	ldrb	r3, [r7, #14]
 80014da:	3b01      	subs	r3, #1
 80014dc:	73bb      	strb	r3, [r7, #14]
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d1f1      	bne.n	80014c8 <SD_SendCmd+0x82>

  return res;
 80014e4:	7b7b      	ldrb	r3, [r7, #13]
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <SD_disk_initialize>:

//-----[ user_diskio.c Functions ]-----

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80014f0:	b590      	push	{r4, r7, lr}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <SD_disk_initialize+0x14>
 8001500:	2301      	movs	r3, #1
 8001502:	e0d1      	b.n	80016a8 <SD_disk_initialize+0x1b8>
  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 8001504:	4b6a      	ldr	r3, [pc, #424]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d003      	beq.n	800151a <SD_disk_initialize+0x2a>
 8001512:	4b67      	ldr	r3, [pc, #412]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	e0c6      	b.n	80016a8 <SD_disk_initialize+0x1b8>
  /* power on */
  SD_PowerOn();
 800151a:	f7ff fec9 	bl	80012b0 <SD_PowerOn>
  /* slave select */
  SELECT();
 800151e:	f7ff fe37 	bl	8001190 <SELECT>
  /* check disk type */
  type = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	73bb      	strb	r3, [r7, #14]
  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 8001526:	2100      	movs	r1, #0
 8001528:	2040      	movs	r0, #64	@ 0x40
 800152a:	f7ff ff8c 	bl	8001446 <SD_SendCmd>
 800152e:	4603      	mov	r3, r0
 8001530:	2b01      	cmp	r3, #1
 8001532:	f040 80a1 	bne.w	8001678 <SD_disk_initialize+0x188>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 8001536:	4b5f      	ldr	r3, [pc, #380]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 8001538:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800153c:	801a      	strh	r2, [r3, #0]
    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800153e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001542:	2048      	movs	r0, #72	@ 0x48
 8001544:	f7ff ff7f 	bl	8001446 <SD_SendCmd>
 8001548:	4603      	mov	r3, r0
 800154a:	2b01      	cmp	r3, #1
 800154c:	d155      	bne.n	80015fa <SD_disk_initialize+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 800154e:	2300      	movs	r3, #0
 8001550:	73fb      	strb	r3, [r7, #15]
 8001552:	e00c      	b.n	800156e <SD_disk_initialize+0x7e>
      {
        ocr[n] = SPI_RxByte();
 8001554:	7bfc      	ldrb	r4, [r7, #15]
 8001556:	f7ff fe67 	bl	8001228 <SPI_RxByte>
 800155a:	4603      	mov	r3, r0
 800155c:	461a      	mov	r2, r3
 800155e:	f104 0310 	add.w	r3, r4, #16
 8001562:	443b      	add	r3, r7
 8001564:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	3301      	adds	r3, #1
 800156c:	73fb      	strb	r3, [r7, #15]
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	2b03      	cmp	r3, #3
 8001572:	d9ef      	bls.n	8001554 <SD_disk_initialize+0x64>
      }
      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001574:	7abb      	ldrb	r3, [r7, #10]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d17e      	bne.n	8001678 <SD_disk_initialize+0x188>
 800157a:	7afb      	ldrb	r3, [r7, #11]
 800157c:	2baa      	cmp	r3, #170	@ 0xaa
 800157e:	d17b      	bne.n	8001678 <SD_disk_initialize+0x188>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001580:	2100      	movs	r1, #0
 8001582:	2077      	movs	r0, #119	@ 0x77
 8001584:	f7ff ff5f 	bl	8001446 <SD_SendCmd>
 8001588:	4603      	mov	r3, r0
 800158a:	2b01      	cmp	r3, #1
 800158c:	d807      	bhi.n	800159e <SD_disk_initialize+0xae>
 800158e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001592:	2069      	movs	r0, #105	@ 0x69
 8001594:	f7ff ff57 	bl	8001446 <SD_SendCmd>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d004      	beq.n	80015a8 <SD_disk_initialize+0xb8>
        } while (Timer1);
 800159e:	4b45      	ldr	r3, [pc, #276]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 80015a0:	881b      	ldrh	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1ec      	bne.n	8001580 <SD_disk_initialize+0x90>
 80015a6:	e000      	b.n	80015aa <SD_disk_initialize+0xba>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80015a8:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80015aa:	4b42      	ldr	r3, [pc, #264]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d062      	beq.n	8001678 <SD_disk_initialize+0x188>
 80015b2:	2100      	movs	r1, #0
 80015b4:	207a      	movs	r0, #122	@ 0x7a
 80015b6:	f7ff ff46 	bl	8001446 <SD_SendCmd>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d15b      	bne.n	8001678 <SD_disk_initialize+0x188>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 80015c0:	2300      	movs	r3, #0
 80015c2:	73fb      	strb	r3, [r7, #15]
 80015c4:	e00c      	b.n	80015e0 <SD_disk_initialize+0xf0>
          {
            ocr[n] = SPI_RxByte();
 80015c6:	7bfc      	ldrb	r4, [r7, #15]
 80015c8:	f7ff fe2e 	bl	8001228 <SPI_RxByte>
 80015cc:	4603      	mov	r3, r0
 80015ce:	461a      	mov	r2, r3
 80015d0:	f104 0310 	add.w	r3, r4, #16
 80015d4:	443b      	add	r3, r7
 80015d6:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	3301      	adds	r3, #1
 80015de:	73fb      	strb	r3, [r7, #15]
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	2b03      	cmp	r3, #3
 80015e4:	d9ef      	bls.n	80015c6 <SD_disk_initialize+0xd6>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80015e6:	7a3b      	ldrb	r3, [r7, #8]
 80015e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <SD_disk_initialize+0x104>
 80015f0:	230c      	movs	r3, #12
 80015f2:	e000      	b.n	80015f6 <SD_disk_initialize+0x106>
 80015f4:	2304      	movs	r3, #4
 80015f6:	73bb      	strb	r3, [r7, #14]
 80015f8:	e03e      	b.n	8001678 <SD_disk_initialize+0x188>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80015fa:	2100      	movs	r1, #0
 80015fc:	2077      	movs	r0, #119	@ 0x77
 80015fe:	f7ff ff22 	bl	8001446 <SD_SendCmd>
 8001602:	4603      	mov	r3, r0
 8001604:	2b01      	cmp	r3, #1
 8001606:	d808      	bhi.n	800161a <SD_disk_initialize+0x12a>
 8001608:	2100      	movs	r1, #0
 800160a:	2069      	movs	r0, #105	@ 0x69
 800160c:	f7ff ff1b 	bl	8001446 <SD_SendCmd>
 8001610:	4603      	mov	r3, r0
 8001612:	2b01      	cmp	r3, #1
 8001614:	d801      	bhi.n	800161a <SD_disk_initialize+0x12a>
 8001616:	2302      	movs	r3, #2
 8001618:	e000      	b.n	800161c <SD_disk_initialize+0x12c>
 800161a:	2301      	movs	r3, #1
 800161c:	73bb      	strb	r3, [r7, #14]
      do
      {
        if (type == CT_SD1)
 800161e:	7bbb      	ldrb	r3, [r7, #14]
 8001620:	2b02      	cmp	r3, #2
 8001622:	d10e      	bne.n	8001642 <SD_disk_initialize+0x152>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8001624:	2100      	movs	r1, #0
 8001626:	2077      	movs	r0, #119	@ 0x77
 8001628:	f7ff ff0d 	bl	8001446 <SD_SendCmd>
 800162c:	4603      	mov	r3, r0
 800162e:	2b01      	cmp	r3, #1
 8001630:	d80e      	bhi.n	8001650 <SD_disk_initialize+0x160>
 8001632:	2100      	movs	r1, #0
 8001634:	2069      	movs	r0, #105	@ 0x69
 8001636:	f7ff ff06 	bl	8001446 <SD_SendCmd>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d107      	bne.n	8001650 <SD_disk_initialize+0x160>
 8001640:	e00c      	b.n	800165c <SD_disk_initialize+0x16c>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001642:	2100      	movs	r1, #0
 8001644:	2041      	movs	r0, #65	@ 0x41
 8001646:	f7ff fefe 	bl	8001446 <SD_SendCmd>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d004      	beq.n	800165a <SD_disk_initialize+0x16a>
        }
      } while (Timer1);
 8001650:	4b18      	ldr	r3, [pc, #96]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1e2      	bne.n	800161e <SD_disk_initialize+0x12e>
 8001658:	e000      	b.n	800165c <SD_disk_initialize+0x16c>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800165a:	bf00      	nop
      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 800165c:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d007      	beq.n	8001674 <SD_disk_initialize+0x184>
 8001664:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001668:	2050      	movs	r0, #80	@ 0x50
 800166a:	f7ff feec 	bl	8001446 <SD_SendCmd>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <SD_disk_initialize+0x188>
 8001674:	2300      	movs	r3, #0
 8001676:	73bb      	strb	r3, [r7, #14]
    }
  }
  CardType = type;
 8001678:	4a0f      	ldr	r2, [pc, #60]	@ (80016b8 <SD_disk_initialize+0x1c8>)
 800167a:	7bbb      	ldrb	r3, [r7, #14]
 800167c:	7013      	strb	r3, [r2, #0]
  /* Idle */
  DESELECT();
 800167e:	f7ff fd93 	bl	80011a8 <DESELECT>
  SPI_RxByte();
 8001682:	f7ff fdd1 	bl	8001228 <SPI_RxByte>
  /* Clear STA_NOINIT */
  if (type)
 8001686:	7bbb      	ldrb	r3, [r7, #14]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d008      	beq.n	800169e <SD_disk_initialize+0x1ae>
  {
    Stat &= ~STA_NOINIT;
 800168c:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	b2db      	uxtb	r3, r3
 8001692:	f023 0301 	bic.w	r3, r3, #1
 8001696:	b2da      	uxtb	r2, r3
 8001698:	4b05      	ldr	r3, [pc, #20]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 800169a:	701a      	strb	r2, [r3, #0]
 800169c:	e001      	b.n	80016a2 <SD_disk_initialize+0x1b2>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 800169e:	f7ff fe49 	bl	8001334 <SD_PowerOff>
  }
  return Stat;
 80016a2:	4b03      	ldr	r3, [pc, #12]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	b2db      	uxtb	r3, r3
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3714      	adds	r7, #20
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd90      	pop	{r4, r7, pc}
 80016b0:	20000000 	.word	0x20000000
 80016b4:	200003bc 	.word	0x200003bc
 80016b8:	200003c0 	.word	0x200003c0

080016bc <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if (drv) return STA_NOINIT;
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <SD_disk_status+0x14>
 80016cc:	2301      	movs	r3, #1
 80016ce:	e002      	b.n	80016d6 <SD_disk_status+0x1a>
  return Stat;
 80016d0:	4b04      	ldr	r3, [pc, #16]	@ (80016e4 <SD_disk_status+0x28>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b2db      	uxtb	r3, r3
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	20000000 	.word	0x20000000

080016e8 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	603b      	str	r3, [r7, #0]
 80016f4:	4603      	mov	r3, r0
 80016f6:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 80016f8:	7bfb      	ldrb	r3, [r7, #15]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d102      	bne.n	8001704 <SD_disk_read+0x1c>
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <SD_disk_read+0x20>
 8001704:	2304      	movs	r3, #4
 8001706:	e051      	b.n	80017ac <SD_disk_read+0xc4>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001708:	4b2a      	ldr	r3, [pc, #168]	@ (80017b4 <SD_disk_read+0xcc>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	b2db      	uxtb	r3, r3
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <SD_disk_read+0x32>
 8001716:	2303      	movs	r3, #3
 8001718:	e048      	b.n	80017ac <SD_disk_read+0xc4>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 800171a:	4b27      	ldr	r3, [pc, #156]	@ (80017b8 <SD_disk_read+0xd0>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	2b00      	cmp	r3, #0
 8001724:	d102      	bne.n	800172c <SD_disk_read+0x44>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	025b      	lsls	r3, r3, #9
 800172a:	607b      	str	r3, [r7, #4]

  SELECT();
 800172c:	f7ff fd30 	bl	8001190 <SELECT>

  if (count == 1)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d111      	bne.n	800175a <SD_disk_read+0x72>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	2051      	movs	r0, #81	@ 0x51
 800173a:	f7ff fe84 	bl	8001446 <SD_SendCmd>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d129      	bne.n	8001798 <SD_disk_read+0xb0>
 8001744:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001748:	68b8      	ldr	r0, [r7, #8]
 800174a:	f7ff fe0b 	bl	8001364 <SD_RxDataBlock>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d021      	beq.n	8001798 <SD_disk_read+0xb0>
 8001754:	2300      	movs	r3, #0
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	e01e      	b.n	8001798 <SD_disk_read+0xb0>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 800175a:	6879      	ldr	r1, [r7, #4]
 800175c:	2052      	movs	r0, #82	@ 0x52
 800175e:	f7ff fe72 	bl	8001446 <SD_SendCmd>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d117      	bne.n	8001798 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 8001768:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800176c:	68b8      	ldr	r0, [r7, #8]
 800176e:	f7ff fdf9 	bl	8001364 <SD_RxDataBlock>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d00a      	beq.n	800178e <SD_disk_read+0xa6>
        buff += 512;
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800177e:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	3b01      	subs	r3, #1
 8001784:	603b      	str	r3, [r7, #0]
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1ed      	bne.n	8001768 <SD_disk_read+0x80>
 800178c:	e000      	b.n	8001790 <SD_disk_read+0xa8>
        if (!SD_RxDataBlock(buff, 512)) break;
 800178e:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 8001790:	2100      	movs	r1, #0
 8001792:	204c      	movs	r0, #76	@ 0x4c
 8001794:	f7ff fe57 	bl	8001446 <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 8001798:	f7ff fd06 	bl	80011a8 <DESELECT>
  SPI_RxByte();
 800179c:	f7ff fd44 	bl	8001228 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	bf14      	ite	ne
 80017a6:	2301      	movne	r3, #1
 80017a8:	2300      	moveq	r3, #0
 80017aa:	b2db      	uxtb	r3, r3
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000000 	.word	0x20000000
 80017b8:	200003c0 	.word	0x200003c0

080017bc <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60b9      	str	r1, [r7, #8]
 80017c4:	607a      	str	r2, [r7, #4]
 80017c6:	603b      	str	r3, [r7, #0]
 80017c8:	4603      	mov	r3, r0
 80017ca:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d102      	bne.n	80017d8 <SD_disk_write+0x1c>
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <SD_disk_write+0x20>
 80017d8:	2304      	movs	r3, #4
 80017da:	e06b      	b.n	80018b4 <SD_disk_write+0xf8>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80017dc:	4b37      	ldr	r3, [pc, #220]	@ (80018bc <SD_disk_write+0x100>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <SD_disk_write+0x32>
 80017ea:	2303      	movs	r3, #3
 80017ec:	e062      	b.n	80018b4 <SD_disk_write+0xf8>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 80017ee:	4b33      	ldr	r3, [pc, #204]	@ (80018bc <SD_disk_write+0x100>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	f003 0304 	and.w	r3, r3, #4
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <SD_disk_write+0x44>
 80017fc:	2302      	movs	r3, #2
 80017fe:	e059      	b.n	80018b4 <SD_disk_write+0xf8>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8001800:	4b2f      	ldr	r3, [pc, #188]	@ (80018c0 <SD_disk_write+0x104>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	f003 0304 	and.w	r3, r3, #4
 8001808:	2b00      	cmp	r3, #0
 800180a:	d102      	bne.n	8001812 <SD_disk_write+0x56>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	025b      	lsls	r3, r3, #9
 8001810:	607b      	str	r3, [r7, #4]

  SELECT();
 8001812:	f7ff fcbd 	bl	8001190 <SELECT>

  if (count == 1)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d110      	bne.n	800183e <SD_disk_write+0x82>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 800181c:	6879      	ldr	r1, [r7, #4]
 800181e:	2058      	movs	r0, #88	@ 0x58
 8001820:	f7ff fe11 	bl	8001446 <SD_SendCmd>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d13a      	bne.n	80018a0 <SD_disk_write+0xe4>
 800182a:	21fe      	movs	r1, #254	@ 0xfe
 800182c:	68b8      	ldr	r0, [r7, #8]
 800182e:	f7ff fdc7 	bl	80013c0 <SD_TxDataBlock>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d033      	beq.n	80018a0 <SD_disk_write+0xe4>
      count = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	603b      	str	r3, [r7, #0]
 800183c:	e030      	b.n	80018a0 <SD_disk_write+0xe4>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 800183e:	4b20      	ldr	r3, [pc, #128]	@ (80018c0 <SD_disk_write+0x104>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d007      	beq.n	800185a <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 800184a:	2100      	movs	r1, #0
 800184c:	2077      	movs	r0, #119	@ 0x77
 800184e:	f7ff fdfa 	bl	8001446 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8001852:	6839      	ldr	r1, [r7, #0]
 8001854:	2057      	movs	r0, #87	@ 0x57
 8001856:	f7ff fdf6 	bl	8001446 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 800185a:	6879      	ldr	r1, [r7, #4]
 800185c:	2059      	movs	r0, #89	@ 0x59
 800185e:	f7ff fdf2 	bl	8001446 <SD_SendCmd>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d11b      	bne.n	80018a0 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001868:	21fc      	movs	r1, #252	@ 0xfc
 800186a:	68b8      	ldr	r0, [r7, #8]
 800186c:	f7ff fda8 	bl	80013c0 <SD_TxDataBlock>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d00a      	beq.n	800188c <SD_disk_write+0xd0>
        buff += 512;
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800187c:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	3b01      	subs	r3, #1
 8001882:	603b      	str	r3, [r7, #0]
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1ee      	bne.n	8001868 <SD_disk_write+0xac>
 800188a:	e000      	b.n	800188e <SD_disk_write+0xd2>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 800188c:	bf00      	nop

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 800188e:	21fd      	movs	r1, #253	@ 0xfd
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff fd95 	bl	80013c0 <SD_TxDataBlock>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <SD_disk_write+0xe4>
      {
        count = 1;
 800189c:	2301      	movs	r3, #1
 800189e:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 80018a0:	f7ff fc82 	bl	80011a8 <DESELECT>
  SPI_RxByte();
 80018a4:	f7ff fcc0 	bl	8001228 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	bf14      	ite	ne
 80018ae:	2301      	movne	r3, #1
 80018b0:	2300      	moveq	r3, #0
 80018b2:	b2db      	uxtb	r3, r3
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3710      	adds	r7, #16
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20000000 	.word	0x20000000
 80018c0:	200003c0 	.word	0x200003c0

080018c4 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 80018c4:	b590      	push	{r4, r7, lr}
 80018c6:	b08b      	sub	sp, #44	@ 0x2c
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	603a      	str	r2, [r7, #0]
 80018ce:	71fb      	strb	r3, [r7, #7]
 80018d0:	460b      	mov	r3, r1
 80018d2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <SD_disk_ioctl+0x1e>
 80018de:	2304      	movs	r3, #4
 80018e0:	e113      	b.n	8001b0a <SD_disk_ioctl+0x246>
  res = RES_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 80018e8:	79bb      	ldrb	r3, [r7, #6]
 80018ea:	2b05      	cmp	r3, #5
 80018ec:	d124      	bne.n	8001938 <SD_disk_ioctl+0x74>
  {
    switch (*ptr)
 80018ee:	6a3b      	ldr	r3, [r7, #32]
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d012      	beq.n	800191c <SD_disk_ioctl+0x58>
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	dc1a      	bgt.n	8001930 <SD_disk_ioctl+0x6c>
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d002      	beq.n	8001904 <SD_disk_ioctl+0x40>
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d006      	beq.n	8001910 <SD_disk_ioctl+0x4c>
 8001902:	e015      	b.n	8001930 <SD_disk_ioctl+0x6c>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 8001904:	f7ff fd16 	bl	8001334 <SD_PowerOff>
      res = RES_OK;
 8001908:	2300      	movs	r3, #0
 800190a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800190e:	e0fa      	b.n	8001b06 <SD_disk_ioctl+0x242>
    case 1:
      SD_PowerOn();   /* Power On */
 8001910:	f7ff fcce 	bl	80012b0 <SD_PowerOn>
      res = RES_OK;
 8001914:	2300      	movs	r3, #0
 8001916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800191a:	e0f4      	b.n	8001b06 <SD_disk_ioctl+0x242>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 800191c:	6a3b      	ldr	r3, [r7, #32]
 800191e:	1c5c      	adds	r4, r3, #1
 8001920:	f7ff fd14 	bl	800134c <SD_CheckPower>
 8001924:	4603      	mov	r3, r0
 8001926:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 8001928:	2300      	movs	r3, #0
 800192a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800192e:	e0ea      	b.n	8001b06 <SD_disk_ioctl+0x242>
    default:
      res = RES_PARERR;
 8001930:	2304      	movs	r3, #4
 8001932:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001936:	e0e6      	b.n	8001b06 <SD_disk_ioctl+0x242>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT){
 8001938:	4b76      	ldr	r3, [pc, #472]	@ (8001b14 <SD_disk_ioctl+0x250>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <SD_disk_ioctl+0x86>
    	return RES_NOTRDY;
 8001946:	2303      	movs	r3, #3
 8001948:	e0df      	b.n	8001b0a <SD_disk_ioctl+0x246>
    }
    SELECT();
 800194a:	f7ff fc21 	bl	8001190 <SELECT>
    switch (ctrl)
 800194e:	79bb      	ldrb	r3, [r7, #6]
 8001950:	2b0d      	cmp	r3, #13
 8001952:	f200 80c9 	bhi.w	8001ae8 <SD_disk_ioctl+0x224>
 8001956:	a201      	add	r2, pc, #4	@ (adr r2, 800195c <SD_disk_ioctl+0x98>)
 8001958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800195c:	08001a53 	.word	0x08001a53
 8001960:	08001995 	.word	0x08001995
 8001964:	08001a43 	.word	0x08001a43
 8001968:	08001ae9 	.word	0x08001ae9
 800196c:	08001ae9 	.word	0x08001ae9
 8001970:	08001ae9 	.word	0x08001ae9
 8001974:	08001ae9 	.word	0x08001ae9
 8001978:	08001ae9 	.word	0x08001ae9
 800197c:	08001ae9 	.word	0x08001ae9
 8001980:	08001ae9 	.word	0x08001ae9
 8001984:	08001ae9 	.word	0x08001ae9
 8001988:	08001a65 	.word	0x08001a65
 800198c:	08001a89 	.word	0x08001a89
 8001990:	08001aad 	.word	0x08001aad
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001994:	2100      	movs	r1, #0
 8001996:	2049      	movs	r0, #73	@ 0x49
 8001998:	f7ff fd55 	bl	8001446 <SD_SendCmd>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f040 80a6 	bne.w	8001af0 <SD_disk_ioctl+0x22c>
 80019a4:	f107 030c 	add.w	r3, r7, #12
 80019a8:	2110      	movs	r1, #16
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff fcda 	bl	8001364 <SD_RxDataBlock>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f000 809c 	beq.w	8001af0 <SD_disk_ioctl+0x22c>
      {
        if ((csd[0] >> 6) == 1)
 80019b8:	7b3b      	ldrb	r3, [r7, #12]
 80019ba:	099b      	lsrs	r3, r3, #6
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d10d      	bne.n	80019de <SD_disk_ioctl+0x11a>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80019c2:	7d7b      	ldrb	r3, [r7, #21]
 80019c4:	461a      	mov	r2, r3
 80019c6:	7d3b      	ldrb	r3, [r7, #20]
 80019c8:	021b      	lsls	r3, r3, #8
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	4413      	add	r3, r2
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	3301      	adds	r3, #1
 80019d2:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 80019d4:	8bfb      	ldrh	r3, [r7, #30]
 80019d6:	029a      	lsls	r2, r3, #10
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	e02d      	b.n	8001a3a <SD_disk_ioctl+0x176>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80019de:	7c7b      	ldrb	r3, [r7, #17]
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	7dbb      	ldrb	r3, [r7, #22]
 80019e8:	09db      	lsrs	r3, r3, #7
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	7d7b      	ldrb	r3, [r7, #21]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f003 0306 	and.w	r3, r3, #6
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	4413      	add	r3, r2
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	3302      	adds	r3, #2
 8001a02:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001a06:	7d3b      	ldrb	r3, [r7, #20]
 8001a08:	099b      	lsrs	r3, r3, #6
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	7cfb      	ldrb	r3, [r7, #19]
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	4413      	add	r3, r2
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	7cbb      	ldrb	r3, [r7, #18]
 8001a1a:	029b      	lsls	r3, r3, #10
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	4413      	add	r3, r2
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	3301      	adds	r3, #1
 8001a2a:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001a2c:	8bfa      	ldrh	r2, [r7, #30]
 8001a2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001a32:	3b09      	subs	r3, #9
 8001a34:	409a      	lsls	r2, r3
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8001a40:	e056      	b.n	8001af0 <SD_disk_ioctl+0x22c>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a48:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001a50:	e055      	b.n	8001afe <SD_disk_ioctl+0x23a>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001a52:	f7ff fc13 	bl	800127c <SD_ReadyWait>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2bff      	cmp	r3, #255	@ 0xff
 8001a5a:	d14b      	bne.n	8001af4 <SD_disk_ioctl+0x230>
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001a62:	e047      	b.n	8001af4 <SD_disk_ioctl+0x230>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001a64:	2100      	movs	r1, #0
 8001a66:	2049      	movs	r0, #73	@ 0x49
 8001a68:	f7ff fced 	bl	8001446 <SD_SendCmd>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d142      	bne.n	8001af8 <SD_disk_ioctl+0x234>
 8001a72:	2110      	movs	r1, #16
 8001a74:	6a38      	ldr	r0, [r7, #32]
 8001a76:	f7ff fc75 	bl	8001364 <SD_RxDataBlock>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d03b      	beq.n	8001af8 <SD_disk_ioctl+0x234>
 8001a80:	2300      	movs	r3, #0
 8001a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001a86:	e037      	b.n	8001af8 <SD_disk_ioctl+0x234>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001a88:	2100      	movs	r1, #0
 8001a8a:	204a      	movs	r0, #74	@ 0x4a
 8001a8c:	f7ff fcdb 	bl	8001446 <SD_SendCmd>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d132      	bne.n	8001afc <SD_disk_ioctl+0x238>
 8001a96:	2110      	movs	r1, #16
 8001a98:	6a38      	ldr	r0, [r7, #32]
 8001a9a:	f7ff fc63 	bl	8001364 <SD_RxDataBlock>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d02b      	beq.n	8001afc <SD_disk_ioctl+0x238>
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001aaa:	e027      	b.n	8001afc <SD_disk_ioctl+0x238>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 8001aac:	2100      	movs	r1, #0
 8001aae:	207a      	movs	r0, #122	@ 0x7a
 8001ab0:	f7ff fcc9 	bl	8001446 <SD_SendCmd>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d116      	bne.n	8001ae8 <SD_disk_ioctl+0x224>
      {
        for (n = 0; n < 4; n++)
 8001aba:	2300      	movs	r3, #0
 8001abc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ac0:	e00b      	b.n	8001ada <SD_disk_ioctl+0x216>
        {
          *ptr++ = SPI_RxByte();
 8001ac2:	6a3c      	ldr	r4, [r7, #32]
 8001ac4:	1c63      	adds	r3, r4, #1
 8001ac6:	623b      	str	r3, [r7, #32]
 8001ac8:	f7ff fbae 	bl	8001228 <SPI_RxByte>
 8001acc:	4603      	mov	r3, r0
 8001ace:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001ad0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ada:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ade:	2b03      	cmp	r3, #3
 8001ae0:	d9ef      	bls.n	8001ac2 <SD_disk_ioctl+0x1fe>
        }
        res = RES_OK;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
    default:
      res = RES_PARERR;
 8001ae8:	2304      	movs	r3, #4
 8001aea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001aee:	e006      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001af0:	bf00      	nop
 8001af2:	e004      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001af4:	bf00      	nop
 8001af6:	e002      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001af8:	bf00      	nop
 8001afa:	e000      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001afc:	bf00      	nop
    }
    DESELECT();
 8001afe:	f7ff fb53 	bl	80011a8 <DESELECT>
    SPI_RxByte();
 8001b02:	f7ff fb91 	bl	8001228 <SPI_RxByte>
  }
  return res;
 8001b06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	372c      	adds	r7, #44	@ 0x2c
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd90      	pop	{r4, r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000000 	.word	0x20000000

08001b18 <buzzer_init>:
 *      Author: aravs
 */

#include "Drivers/buzzer.h"

void buzzer_init(buzzer* bzr) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
    pwm_start(&bzr->pwm);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 f89a 	bl	8001c5c <pwm_start>
    buzzer_set_volume(bzr, 0.0f);
 8001b28:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001b3c <buzzer_init+0x24>
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f000 f807 	bl	8001b40 <buzzer_set_volume>
}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	00000000 	.word	0x00000000

08001b40 <buzzer_set_volume>:

void buzzer_set_volume(buzzer* bzr, float volume) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	ed87 0a00 	vstr	s0, [r7]
    if (volume < 0.0f) volume = 0.0f;
 8001b4c:	edd7 7a00 	vldr	s15, [r7]
 8001b50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b58:	d502      	bpl.n	8001b60 <buzzer_set_volume+0x20>
 8001b5a:	f04f 0300 	mov.w	r3, #0
 8001b5e:	603b      	str	r3, [r7, #0]
    if (volume > 1.0f) volume = 1.0f;
 8001b60:	edd7 7a00 	vldr	s15, [r7]
 8001b64:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001b68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b70:	dd02      	ble.n	8001b78 <buzzer_set_volume+0x38>
 8001b72:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001b76:	603b      	str	r3, [r7, #0]

    uint32_t duty = (uint32_t)(volume * bzr->pwm.resolution);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	ee07 3a90 	vmov	s15, r3
 8001b80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b84:	edd7 7a00 	vldr	s15, [r7]
 8001b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b90:	ee17 3a90 	vmov	r3, s15
 8001b94:	60fb      	str	r3, [r7, #12]
    pwm_set_duty(&bzr->pwm, duty);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	68f9      	ldr	r1, [r7, #12]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 f86e 	bl	8001c7c <pwm_set_duty>
}
 8001ba0:	bf00      	nop
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f000 f852 	bl	8001c5c <pwm_start>
    pwm_start(&led->g_pwm);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	330c      	adds	r3, #12
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 f84d 	bl	8001c5c <pwm_start>
    pwm_start(&led->b_pwm);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3318      	adds	r3, #24
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 f848 	bl	8001c5c <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 8001bcc:	2300      	movs	r3, #0
 8001bce:	4619      	mov	r1, r3
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f805 	bl	8001be0 <rgb_led_set_color>
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 8001bea:	78bb      	ldrb	r3, [r7, #2]
 8001bec:	461a      	mov	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	fb02 f303 	mul.w	r3, r2, r3
 8001bf6:	4a18      	ldr	r2, [pc, #96]	@ (8001c58 <rgb_led_set_color+0x78>)
 8001bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bfc:	09db      	lsrs	r3, r3, #7
 8001bfe:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 8001c00:	787b      	ldrb	r3, [r7, #1]
 8001c02:	461a      	mov	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	695b      	ldr	r3, [r3, #20]
 8001c08:	fb02 f303 	mul.w	r3, r2, r3
 8001c0c:	4a12      	ldr	r2, [pc, #72]	@ (8001c58 <rgb_led_set_color+0x78>)
 8001c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c12:	09db      	lsrs	r3, r3, #7
 8001c14:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 8001c16:	783b      	ldrb	r3, [r7, #0]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a1b      	ldr	r3, [r3, #32]
 8001c1e:	fb02 f303 	mul.w	r3, r2, r3
 8001c22:	4a0d      	ldr	r2, [pc, #52]	@ (8001c58 <rgb_led_set_color+0x78>)
 8001c24:	fba2 2303 	umull	r2, r3, r2, r3
 8001c28:	09db      	lsrs	r3, r3, #7
 8001c2a:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6979      	ldr	r1, [r7, #20]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f000 f823 	bl	8001c7c <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	330c      	adds	r3, #12
 8001c3a:	6939      	ldr	r1, [r7, #16]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f000 f81d 	bl	8001c7c <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	3318      	adds	r3, #24
 8001c46:	68f9      	ldr	r1, [r7, #12]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f000 f817 	bl	8001c7c <pwm_set_duty>
}
 8001c4e:	bf00      	nop
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	80808081 	.word	0x80808081

08001c5c <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4610      	mov	r0, r2
 8001c70:	f009 fe7a 	bl	800b968 <HAL_TIM_PWM_Start>
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d902      	bls.n	8001c96 <pwm_set_duty+0x1a>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d105      	bne.n	8001caa <pwm_set_duty+0x2e>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001ca8:	e018      	b.n	8001cdc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b04      	cmp	r3, #4
 8001cb0:	d105      	bne.n	8001cbe <pwm_set_duty+0x42>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001cbc:	e00e      	b.n	8001cdc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	2b08      	cmp	r3, #8
 8001cc4:	d105      	bne.n	8001cd2 <pwm_set_duty+0x56>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001cd0:	e004      	b.n	8001cdc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <pyro_init>:
 *      Author: aravs
 */

#include "Drivers/pyro.h"

void pyro_init(pyro* p) {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6818      	ldr	r0, [r3, #0]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	889b      	ldrh	r3, [r3, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f005 fb4a 	bl	8007394 <HAL_GPIO_WritePin>
	p->state = PYRO_STANDBY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	739a      	strb	r2, [r3, #14]
	p->fire_time = 0;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	615a      	str	r2, [r3, #20]
}
 8001d0c:	bf00      	nop
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <pyro_update>:
	} else if (p->state == PYRO_STANDBY) {
		p->state = PYRO_BROKEN;
	}
}

void pyro_update(pyro* p) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	899b      	ldrh	r3, [r3, #12]
 8001d24:	4619      	mov	r1, r3
 8001d26:	4610      	mov	r0, r2
 8001d28:	f005 fb1c 	bl	8007364 <HAL_GPIO_ReadPin>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	75fb      	strb	r3, [r7, #23]

	if (p->state == PYRO_STANDBY) {
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	7b9b      	ldrb	r3, [r3, #14]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d106      	bne.n	8001d46 <pyro_update+0x32>
		if (cont_state == GPIO_PIN_RESET) p->state = PYRO_BROKEN;
 8001d38:	7dfb      	ldrb	r3, [r7, #23]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d12f      	bne.n	8001d9e <pyro_update+0x8a>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2204      	movs	r2, #4
 8001d42:	739a      	strb	r2, [r3, #14]
		return;
 8001d44:	e02b      	b.n	8001d9e <pyro_update+0x8a>
	}

	if (p->state == PYRO_FIRING) {
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	7b9b      	ldrb	r3, [r3, #14]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d128      	bne.n	8001da0 <pyro_update+0x8c>
		uint32_t now = HAL_GetTick();
 8001d4e:	f003 ffb9 	bl	8005cc4 <HAL_GetTick>
 8001d52:	6138      	str	r0, [r7, #16]
		uint32_t elapsed = now - p->fire_time;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	695b      	ldr	r3, [r3, #20]
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	60fb      	str	r3, [r7, #12]

		if (cont_state == GPIO_PIN_RESET) {
 8001d5e:	7dfb      	ldrb	r3, [r7, #23]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d10b      	bne.n	8001d7c <pyro_update+0x68>
			p->state = PYRO_CONFIRMED;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2202      	movs	r2, #2
 8001d68:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6818      	ldr	r0, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	889b      	ldrh	r3, [r3, #4]
 8001d72:	2200      	movs	r2, #0
 8001d74:	4619      	mov	r1, r3
 8001d76:	f005 fb0d 	bl	8007394 <HAL_GPIO_WritePin>
 8001d7a:	e011      	b.n	8001da0 <pyro_update+0x8c>
		} else if (elapsed >= p->fire_duration) {
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d30c      	bcc.n	8001da0 <pyro_update+0x8c>
			p->state = PYRO_TIMEOUT;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2203      	movs	r2, #3
 8001d8a:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6818      	ldr	r0, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	889b      	ldrh	r3, [r3, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	4619      	mov	r1, r3
 8001d98:	f005 fafc 	bl	8007394 <HAL_GPIO_WritePin>
 8001d9c:	e000      	b.n	8001da0 <pyro_update+0x8c>
		return;
 8001d9e:	bf00      	nop
		}
	}
}
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <servo_start>:
 *      Author: aravs
 */

#include "Drivers/servo.h"

void servo_start(servo* s) {
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b082      	sub	sp, #8
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
	s->angle = s->config.INIT_ANGLE;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	601a      	str	r2, [r3, #0]

	pwm_start(&s->pwm);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	331c      	adds	r3, #28
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff ff4e 	bl	8001c5c <pwm_start>
	servo_set_angle(s, s->config.INIT_ANGLE);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001dc6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f804 	bl	8001dd8 <servo_set_angle>
}
 8001dd0:	bf00      	nop
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <servo_set_angle>:

void servo_stop(servo* s) {
	pwm_stop(&s->pwm);
}

void servo_set_angle(servo* s, float angle) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	ed87 0a00 	vstr	s0, [r7]
	if (angle > s->config.MAX_ANGLE) angle = s->config.MAX_ANGLE;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001dea:	ed97 7a00 	vldr	s14, [r7]
 8001dee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df6:	dd02      	ble.n	8001dfe <servo_set_angle+0x26>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	603b      	str	r3, [r7, #0]
	if (angle < 0.0f) angle = 0.0f;
 8001dfe:	edd7 7a00 	vldr	s15, [r7]
 8001e02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e0a:	d502      	bpl.n	8001e12 <servo_set_angle+0x3a>
 8001e0c:	f04f 0300 	mov.w	r3, #0
 8001e10:	603b      	str	r3, [r7, #0]

	s->angle = angle;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	601a      	str	r2, [r3, #0]

	const float angle_scaler = angle / s->config.MAX_ANGLE;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e1e:	edd7 6a00 	vldr	s13, [r7]
 8001e22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e26:	edc7 7a04 	vstr	s15, [r7, #16]
	const float delta_pw = s->config.MAX_PW - s->config.MIN_PW;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	ed93 7a04 	vldr	s14, [r3, #16]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e3a:	edc7 7a03 	vstr	s15, [r7, #12]

	float pulse = s->config.MIN_PW + angle_scaler * delta_pw;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e44:	edd7 6a04 	vldr	s13, [r7, #16]
 8001e48:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e54:	edc7 7a05 	vstr	s15, [r7, #20]

	if (s->config.DIRECTION == SERVO_NEGATIVE) {
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8001e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e62:	d10d      	bne.n	8001e80 <servo_set_angle+0xa8>
		pulse = s->config.MAX_PW - (pulse - s->config.MIN_PW);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	ed93 7a04 	vldr	s14, [r3, #16]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e70:	edd7 6a05 	vldr	s13, [r7, #20]
 8001e74:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001e78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e7c:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	uint32_t duty = (pulse / s->config.PERIOD) * s->pwm.resolution;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e86:	edd7 6a05 	vldr	s13, [r7, #20]
 8001e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e92:	ee07 3a90 	vmov	s15, r3
 8001e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ea2:	ee17 3a90 	vmov	r3, s15
 8001ea6:	60bb      	str	r3, [r7, #8]

	pwm_set_duty(&s->pwm, duty);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	331c      	adds	r3, #28
 8001eac:	68b9      	ldr	r1, [r7, #8]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff fee4 	bl	8001c7c <pwm_set_duty>
}
 8001eb4:	bf00      	nop
 8001eb6:	3718      	adds	r7, #24
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <cs_on>:
 * @brief  Enables CS (driving it low) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_on(W25QXX_HandleTypeDef *w25qxx) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
#ifndef W25QXX_QSPI
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_RESET);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6858      	ldr	r0, [r3, #4]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	891b      	ldrh	r3, [r3, #8]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	4619      	mov	r1, r3
 8001ed0:	f005 fa60 	bl	8007394 <HAL_GPIO_WritePin>
#endif
}
 8001ed4:	bf00      	nop
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <cs_off>:
 * @brief  Disables CS (driving it high) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_off(W25QXX_HandleTypeDef *w25qxx) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_SET);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6858      	ldr	r0, [r3, #4]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	891b      	ldrh	r3, [r3, #8]
 8001eec:	2201      	movs	r2, #1
 8001eee:	4619      	mov	r1, r3
 8001ef0:	f005 fa50 	bl	8007394 <HAL_GPIO_WritePin>
}
 8001ef4:	bf00      	nop
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <w25qxx_transmit>:
 * @param  W25Qxx handle
 * @param  Pointer to buffer with data to transmit
 * @param  Length (in bytes) of data to be transmitted
 * @retval None
 */
W25QXX_result_t w25qxx_transmit(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Transmit(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6818      	ldr	r0, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	f04f 33ff 	mov.w	r3, #4294967295
 8001f18:	68b9      	ldr	r1, [r7, #8]
 8001f1a:	f008 fec2 	bl	800aca2 <HAL_SPI_Transmit>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d101      	bne.n	8001f28 <w25qxx_transmit+0x2c>
        ret = W25QXX_Ok;
 8001f24:	2300      	movs	r3, #0
 8001f26:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8001f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3718      	adds	r7, #24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <w25qxx_receive>:

/*
 * Receive data from w25qxx
 */
W25QXX_result_t w25qxx_receive(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b086      	sub	sp, #24
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	60f8      	str	r0, [r7, #12]
 8001f3a:	60b9      	str	r1, [r7, #8]
 8001f3c:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Receive(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6818      	ldr	r0, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4e:	68b9      	ldr	r1, [r7, #8]
 8001f50:	f008 ffeb 	bl	800af2a <HAL_SPI_Receive>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <w25qxx_receive+0x2c>
        ret = W25QXX_Ok;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8001f5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3718      	adds	r7, #24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <w25qxx_read_id>:

uint32_t w25qxx_read_id(W25QXX_HandleTypeDef *w25qxx) {
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
    uint32_t ret = 0;
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]
    uint8_t buf[3];
    cs_on(w25qxx);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f7ff ffa1 	bl	8001ebc <cs_on>
    buf[0] = W25QXX_GET_ID;
 8001f7a:	239f      	movs	r3, #159	@ 0x9f
 8001f7c:	723b      	strb	r3, [r7, #8]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 8001f7e:	f107 0308 	add.w	r3, r7, #8
 8001f82:	2201      	movs	r2, #1
 8001f84:	4619      	mov	r1, r3
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7ff ffb8 	bl	8001efc <w25qxx_transmit>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d111      	bne.n	8001fb6 <w25qxx_read_id+0x4e>
        if (w25qxx_receive(w25qxx, buf, 3) == W25QXX_Ok) {
 8001f92:	f107 0308 	add.w	r3, r7, #8
 8001f96:	2203      	movs	r2, #3
 8001f98:	4619      	mov	r1, r3
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7ff ffc9 	bl	8001f32 <w25qxx_receive>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d107      	bne.n	8001fb6 <w25qxx_read_id+0x4e>
            ret = (uint32_t) ((buf[0] << 16) | (buf[1] << 8) | (buf[2]));
 8001fa6:	7a3b      	ldrb	r3, [r7, #8]
 8001fa8:	041a      	lsls	r2, r3, #16
 8001faa:	7a7b      	ldrb	r3, [r7, #9]
 8001fac:	021b      	lsls	r3, r3, #8
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	7aba      	ldrb	r2, [r7, #10]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	60fb      	str	r3, [r7, #12]
        }
    }
    cs_off(w25qxx);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7ff ff90 	bl	8001edc <cs_off>
    return ret;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <w25qxx_get_status>:

uint8_t w25qxx_get_status(W25QXX_HandleTypeDef *w25qxx) {
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b084      	sub	sp, #16
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
    uint8_t ret = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	73fb      	strb	r3, [r7, #15]
    uint8_t buf = W25QXX_READ_REGISTER_1;
 8001fd2:	2305      	movs	r3, #5
 8001fd4:	73bb      	strb	r3, [r7, #14]
    cs_on(w25qxx);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f7ff ff70 	bl	8001ebc <cs_on>
    if (w25qxx_transmit(w25qxx, &buf, 1) == W25QXX_Ok) {
 8001fdc:	f107 030e 	add.w	r3, r7, #14
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff ff89 	bl	8001efc <w25qxx_transmit>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d10b      	bne.n	8002008 <w25qxx_get_status+0x42>
        if (w25qxx_receive(w25qxx, &buf, 1) == W25QXX_Ok) {
 8001ff0:	f107 030e 	add.w	r3, r7, #14
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f7ff ff9a 	bl	8001f32 <w25qxx_receive>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d101      	bne.n	8002008 <w25qxx_get_status+0x42>
            ret = buf;
 8002004:	7bbb      	ldrb	r3, [r7, #14]
 8002006:	73fb      	strb	r3, [r7, #15]
        }
    }
    cs_off(w25qxx);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff ff67 	bl	8001edc <cs_off>
    return ret;
 800200e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <w25qxx_write_enable>:

W25QXX_result_t w25qxx_write_enable(W25QXX_HandleTypeDef *w25qxx) {
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
    W25_DBG("w25qxx_write_enable");
    W25QXX_result_t ret = W25QXX_Err;
 8002020:	2301      	movs	r3, #1
 8002022:	73fb      	strb	r3, [r7, #15]
    uint8_t buf[1];
    cs_on(w25qxx);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff ff49 	bl	8001ebc <cs_on>
    buf[0] = W25QXX_WRITE_ENABLE;
 800202a:	2306      	movs	r3, #6
 800202c:	733b      	strb	r3, [r7, #12]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 800202e:	f107 030c 	add.w	r3, r7, #12
 8002032:	2201      	movs	r2, #1
 8002034:	4619      	mov	r1, r3
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f7ff ff60 	bl	8001efc <w25qxx_transmit>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <w25qxx_write_enable+0x2e>
        ret = W25QXX_Ok;
 8002042:	2300      	movs	r3, #0
 8002044:	73fb      	strb	r3, [r7, #15]
    }
    cs_off(w25qxx);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff ff48 	bl	8001edc <cs_off>
    return ret;
 800204c:	7bfb      	ldrb	r3, [r7, #15]
}
 800204e:	4618      	mov	r0, r3
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <w25qxx_wait_for_ready>:

W25QXX_result_t w25qxx_wait_for_ready(W25QXX_HandleTypeDef *w25qxx, uint32_t timeout) {
 8002056:	b580      	push	{r7, lr}
 8002058:	b086      	sub	sp, #24
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
 800205e:	6039      	str	r1, [r7, #0]
    W25QXX_result_t ret = W25QXX_Ok;
 8002060:	2300      	movs	r3, #0
 8002062:	75fb      	strb	r3, [r7, #23]
    uint32_t begin = HAL_GetTick();
 8002064:	f003 fe2e 	bl	8005cc4 <HAL_GetTick>
 8002068:	60f8      	str	r0, [r7, #12]
    uint32_t now = HAL_GetTick();
 800206a:	f003 fe2b 	bl	8005cc4 <HAL_GetTick>
 800206e:	6138      	str	r0, [r7, #16]
    // Wait until the busy flags disappear.
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 8002070:	e002      	b.n	8002078 <w25qxx_wait_for_ready+0x22>
        now = HAL_GetTick();
 8002072:	f003 fe27 	bl	8005cc4 <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	429a      	cmp	r2, r3
 8002082:	d307      	bcc.n	8002094 <w25qxx_wait_for_ready+0x3e>
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7ff ff9e 	bl	8001fc6 <w25qxx_get_status>
 800208a:	4603      	mov	r3, r0
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1ee      	bne.n	8002072 <w25qxx_wait_for_ready+0x1c>
    }
    if (now - begin == timeout)
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	429a      	cmp	r2, r3
 800209e:	d101      	bne.n	80020a4 <w25qxx_wait_for_ready+0x4e>
        ret = W25QXX_Timeout;
 80020a0:	2302      	movs	r3, #2
 80020a2:	75fb      	strb	r3, [r7, #23]
    return ret;
 80020a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3718      	adds	r7, #24
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
	...

080020b0 <w25qxx_init>:

#ifdef W25QXX_QSPI
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, QSPI_HandleTypeDef *qhspi) {
#else
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b088      	sub	sp, #32
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
 80020bc:	807b      	strh	r3, [r7, #2]
#endif

    W25QXX_result_t result = W25QXX_Ok;
 80020be:	2300      	movs	r3, #0
 80020c0:	77fb      	strb	r3, [r7, #31]

    W25_DBG("w25qxx_init");

    char *version_buffer = malloc(strlen(W25QXX_VERSION) + 1);
 80020c2:	2014      	movs	r0, #20
 80020c4:	f00f feca 	bl	8011e5c <malloc>
 80020c8:	4603      	mov	r3, r0
 80020ca:	61bb      	str	r3, [r7, #24]
    if (version_buffer) {
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d007      	beq.n	80020e2 <w25qxx_init+0x32>
        sprintf(version_buffer, "%s", W25QXX_VERSION);
 80020d2:	4a4a      	ldr	r2, [pc, #296]	@ (80021fc <w25qxx_init+0x14c>)
 80020d4:	494a      	ldr	r1, [pc, #296]	@ (8002200 <w25qxx_init+0x150>)
 80020d6:	69b8      	ldr	r0, [r7, #24]
 80020d8:	f010 fc96 	bl	8012a08 <siprintf>
        free(version_buffer);
 80020dc:	69b8      	ldr	r0, [r7, #24]
 80020de:	f00f fec5 	bl	8011e6c <free>
    }

#ifdef W25QXX_QSPI
    w25qxx->qspiHandle = qhspi;
#else
    w25qxx->spiHandle = hspi;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	68ba      	ldr	r2, [r7, #8]
 80020e6:	601a      	str	r2, [r3, #0]
    w25qxx->cs_port = cs_port;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	605a      	str	r2, [r3, #4]
    w25qxx->cs_pin = cs_pin;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	887a      	ldrh	r2, [r7, #2]
 80020f2:	811a      	strh	r2, [r3, #8]

    cs_off(w25qxx);
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f7ff fef1 	bl	8001edc <cs_off>
#endif

    uint32_t id = w25qxx_read_id(w25qxx);
 80020fa:	68f8      	ldr	r0, [r7, #12]
 80020fc:	f7ff ff34 	bl	8001f68 <w25qxx_read_id>
 8002100:	6178      	str	r0, [r7, #20]
    if (id) {
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d069      	beq.n	80021dc <w25qxx_init+0x12c>
        w25qxx->manufacturer_id = (uint8_t) (id >> 16);
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	0c1b      	lsrs	r3, r3, #16
 800210c:	b2da      	uxtb	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	729a      	strb	r2, [r3, #10]
        w25qxx->device_id = (uint16_t) (id & 0xFFFF);
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	b29a      	uxth	r2, r3
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	819a      	strh	r2, [r3, #12]

        switch (w25qxx->manufacturer_id) {
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	7a9b      	ldrb	r3, [r3, #10]
 800211e:	2bc8      	cmp	r3, #200	@ 0xc8
 8002120:	d002      	beq.n	8002128 <w25qxx_init+0x78>
 8002122:	2bef      	cmp	r3, #239	@ 0xef
 8002124:	d021      	beq.n	800216a <w25qxx_init+0xba>
 8002126:	e056      	b.n	80021d6 <w25qxx_init+0x126>
        case W25QXX_MANUFACTURER_GIGADEVICE:

            w25qxx->block_size = 0x10000;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800212e:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002136:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2210      	movs	r2, #16
 800213c:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002144:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2210      	movs	r2, #16
 800214a:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	899b      	ldrh	r3, [r3, #12]
 8002150:	461a      	mov	r2, r3
 8002152:	f246 0317 	movw	r3, #24599	@ 0x6017
 8002156:	429a      	cmp	r2, r3
 8002158:	d104      	bne.n	8002164 <w25qxx_init+0xb4>
            case 0x6017:
                w25qxx->block_count = 0x80;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2280      	movs	r2, #128	@ 0x80
 800215e:	615a      	str	r2, [r3, #20]
                break;
 8002160:	bf00      	nop
            default:
                W25_DBG("Unknown Giga Device device");
                result = W25QXX_Err;
            }

            break;
 8002162:	e03d      	b.n	80021e0 <w25qxx_init+0x130>
                result = W25QXX_Err;
 8002164:	2301      	movs	r3, #1
 8002166:	77fb      	strb	r3, [r7, #31]
            break;
 8002168:	e03a      	b.n	80021e0 <w25qxx_init+0x130>
        case W25QXX_MANUFACTURER_WINBOND:

            w25qxx->block_size = 0x10000;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002170:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002178:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2210      	movs	r2, #16
 800217e:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002186:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2210      	movs	r2, #16
 800218c:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	899b      	ldrh	r3, [r3, #12]
 8002192:	f244 0218 	movw	r2, #16408	@ 0x4018
 8002196:	4293      	cmp	r3, r2
 8002198:	d00c      	beq.n	80021b4 <w25qxx_init+0x104>
 800219a:	f244 0218 	movw	r2, #16408	@ 0x4018
 800219e:	4293      	cmp	r3, r2
 80021a0:	dc15      	bgt.n	80021ce <w25qxx_init+0x11e>
 80021a2:	f244 0216 	movw	r2, #16406	@ 0x4016
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d00d      	beq.n	80021c6 <w25qxx_init+0x116>
 80021aa:	f244 0217 	movw	r2, #16407	@ 0x4017
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d005      	beq.n	80021be <w25qxx_init+0x10e>
 80021b2:	e00c      	b.n	80021ce <w25qxx_init+0x11e>
            case 0x4018:
                w25qxx->block_count = 0x100;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021ba:	615a      	str	r2, [r3, #20]
                break;
 80021bc:	e00a      	b.n	80021d4 <w25qxx_init+0x124>
            case 0x4017:
                w25qxx->block_count = 0x80;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2280      	movs	r2, #128	@ 0x80
 80021c2:	615a      	str	r2, [r3, #20]
                break;
 80021c4:	e006      	b.n	80021d4 <w25qxx_init+0x124>
            case 0x4016:
                w25qxx->block_count = 0x40;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2240      	movs	r2, #64	@ 0x40
 80021ca:	615a      	str	r2, [r3, #20]
                break;
 80021cc:	e002      	b.n	80021d4 <w25qxx_init+0x124>
            default:
                W25_DBG("Unknown Winbond device");
                result = W25QXX_Err;
 80021ce:	2301      	movs	r3, #1
 80021d0:	77fb      	strb	r3, [r7, #31]
            }

            break;
 80021d2:	e005      	b.n	80021e0 <w25qxx_init+0x130>
 80021d4:	e004      	b.n	80021e0 <w25qxx_init+0x130>
        default:
            W25_DBG("Unknown manufacturer");
            result = W25QXX_Err;
 80021d6:	2301      	movs	r3, #1
 80021d8:	77fb      	strb	r3, [r7, #31]
 80021da:	e001      	b.n	80021e0 <w25qxx_init+0x130>
        }
    } else {
        result = W25QXX_Err;
 80021dc:	2301      	movs	r3, #1
 80021de:	77fb      	strb	r3, [r7, #31]
    }

    if (result == W25QXX_Err) {
 80021e0:	7ffb      	ldrb	r3, [r7, #31]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d104      	bne.n	80021f0 <w25qxx_init+0x140>
        // Zero the handle so it is clear initialization failed!
        memset(w25qxx, 0, sizeof(W25QXX_HandleTypeDef));
 80021e6:	2228      	movs	r2, #40	@ 0x28
 80021e8:	2100      	movs	r1, #0
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	f010 fc71 	bl	8012ad2 <memset>
    }

    return result;
 80021f0:	7ffb      	ldrb	r3, [r7, #31]

}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3720      	adds	r7, #32
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	08015250 	.word	0x08015250
 8002200:	08015264 	.word	0x08015264

08002204 <w25qxx_write>:
    cs_off(w25qxx);

    return W25QXX_Ok;
}

W25QXX_result_t w25qxx_write(W25QXX_HandleTypeDef *w25qxx, uint32_t address, uint8_t *buf, uint32_t len) {
 8002204:	b580      	push	{r7, lr}
 8002206:	b08c      	sub	sp, #48	@ 0x30
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
 8002210:	603b      	str	r3, [r7, #0]

    W25_DBG("w25qxx_write - address 0x%08lx len 0x%04lx", address, len);

    // Let's determine the pages
    uint32_t first_page = address / w25qxx->page_size;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	fbb2 f3f3 	udiv	r3, r2, r3
 800221c:	623b      	str	r3, [r7, #32]
    uint32_t last_page = (address + len - 1) / w25qxx->page_size;
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	4413      	add	r3, r2
 8002224:	1e5a      	subs	r2, r3, #1
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6a1b      	ldr	r3, [r3, #32]
 800222a:	fbb2 f3f3 	udiv	r3, r2, r3
 800222e:	61fb      	str	r3, [r7, #28]

    W25_DBG("w25qxx_write %lu pages from %lu to %lu", 1 + last_page - first_page, first_page, last_page);

    uint32_t buffer_offset = 0;
 8002230:	2300      	movs	r3, #0
 8002232:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t start_address = address;
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	62bb      	str	r3, [r7, #40]	@ 0x28

    for (uint32_t page = first_page; page <= last_page; ++page) {
 8002238:	6a3b      	ldr	r3, [r7, #32]
 800223a:	627b      	str	r3, [r7, #36]	@ 0x24
 800223c:	e05a      	b.n	80022f4 <w25qxx_write+0xf0>

        uint32_t write_len = w25qxx->page_size - (start_address & (w25qxx->page_size - 1));
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	6a1a      	ldr	r2, [r3, #32]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	1e59      	subs	r1, r3, #1
 8002248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800224a:	400b      	ands	r3, r1
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	61bb      	str	r3, [r7, #24]
        write_len = len > write_len ? write_len : len;
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	4293      	cmp	r3, r2
 8002256:	bf28      	it	cs
 8002258:	4613      	movcs	r3, r2
 800225a:	61bb      	str	r3, [r7, #24]

        W25_DBG("w25qxx_write: handling page %lu start_address = 0x%08lx buffer_offset = 0x%08lx len = %04lx", page, start_address, buffer_offset, write_len);

        // First wait for device to get ready
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 800225c:	f04f 31ff 	mov.w	r1, #4294967295
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f7ff fef8 	bl	8002056 <w25qxx_wait_for_ready>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <w25qxx_write+0x6c>
            return W25QXX_Err;
 800226c:	2301      	movs	r3, #1
 800226e:	e046      	b.n	80022fe <w25qxx_write+0xfa>
        }

        if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f7ff fed1 	bl	8002018 <w25qxx_write_enable>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d12c      	bne.n	80022d6 <w25qxx_write+0xd2>

            uint8_t tx[4] = {
 800227c:	2302      	movs	r3, #2
 800227e:	753b      	strb	r3, [r7, #20]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002282:	0c1b      	lsrs	r3, r3, #16
 8002284:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002286:	757b      	strb	r3, [r7, #21]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800228a:	0a1b      	lsrs	r3, r3, #8
 800228c:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 800228e:	75bb      	strb	r3, [r7, #22]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002292:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002294:	75fb      	strb	r3, [r7, #23]

            cs_on(w25qxx);
 8002296:	68f8      	ldr	r0, [r7, #12]
 8002298:	f7ff fe10 	bl	8001ebc <cs_on>
            if (w25qxx_transmit(w25qxx, tx, 4) == W25QXX_Ok) { // size will always be fixed
 800229c:	f107 0314 	add.w	r3, r7, #20
 80022a0:	2204      	movs	r2, #4
 80022a2:	4619      	mov	r1, r3
 80022a4:	68f8      	ldr	r0, [r7, #12]
 80022a6:	f7ff fe29 	bl	8001efc <w25qxx_transmit>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d10f      	bne.n	80022d0 <w25qxx_write+0xcc>
                // Now write the buffer
                if (w25qxx_transmit(w25qxx, buf + buffer_offset, write_len) != W25QXX_Ok) {
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022b4:	4413      	add	r3, r2
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	4619      	mov	r1, r3
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	f7ff fe1e 	bl	8001efc <w25qxx_transmit>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d004      	beq.n	80022d0 <w25qxx_write+0xcc>
                    cs_off(w25qxx);
 80022c6:	68f8      	ldr	r0, [r7, #12]
 80022c8:	f7ff fe08 	bl	8001edc <cs_off>
                    return W25QXX_Err;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e016      	b.n	80022fe <w25qxx_write+0xfa>
                }
            }
            cs_off(w25qxx);
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f7ff fe03 	bl	8001edc <cs_off>
        }
        start_address += write_len;
 80022d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	4413      	add	r3, r2
 80022dc:	62bb      	str	r3, [r7, #40]	@ 0x28
        buffer_offset += write_len;
 80022de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	4413      	add	r3, r2
 80022e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        len -= write_len;
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	603b      	str	r3, [r7, #0]
    for (uint32_t page = first_page; page <= last_page; ++page) {
 80022ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f0:	3301      	adds	r3, #1
 80022f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80022f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d9a0      	bls.n	800223e <w25qxx_write+0x3a>
    }

    return W25QXX_Ok;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3730      	adds	r7, #48	@ 0x30
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <w25qxx_chip_erase>:
    }

    return ret;
}

W25QXX_result_t w25qxx_chip_erase(W25QXX_HandleTypeDef *w25qxx) {
 8002306:	b580      	push	{r7, lr}
 8002308:	b084      	sub	sp, #16
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
    if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7ff fe82 	bl	8002018 <w25qxx_write_enable>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d11d      	bne.n	8002356 <w25qxx_chip_erase+0x50>
        uint8_t tx[1] = {
 800231a:	23c7      	movs	r3, #199	@ 0xc7
 800231c:	733b      	strb	r3, [r7, #12]
        W25QXX_CHIP_ERASE };
        cs_on(w25qxx);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7ff fdcc 	bl	8001ebc <cs_on>
        if (w25qxx_transmit(w25qxx, tx, 1) != W25QXX_Ok) {
 8002324:	f107 030c 	add.w	r3, r7, #12
 8002328:	2201      	movs	r2, #1
 800232a:	4619      	mov	r1, r3
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f7ff fde5 	bl	8001efc <w25qxx_transmit>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <w25qxx_chip_erase+0x36>
            return W25QXX_Err;
 8002338:	2301      	movs	r3, #1
 800233a:	e00d      	b.n	8002358 <w25qxx_chip_erase+0x52>
        }
        cs_off(w25qxx);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f7ff fdcd 	bl	8001edc <cs_off>
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 8002342:	f04f 31ff 	mov.w	r1, #4294967295
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f7ff fe85 	bl	8002056 <w25qxx_wait_for_ready>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <w25qxx_chip_erase+0x50>
            return W25QXX_Err;
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <w25qxx_chip_erase+0x52>
        }
    }
    return W25QXX_Ok;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 8002360:	b580      	push	{r7, lr}
 8002362:	b0ae      	sub	sp, #184	@ 0xb8
 8002364:	af00      	add	r7, sp, #0
 8002366:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 800236a:	edc7 0a08 	vstr	s1, [r7, #32]
 800236e:	ed87 1a07 	vstr	s2, [r7, #28]
 8002372:	edc7 1a06 	vstr	s3, [r7, #24]
 8002376:	ed87 2a05 	vstr	s4, [r7, #20]
 800237a:	edc7 2a04 	vstr	s5, [r7, #16]
 800237e:	ed87 3a03 	vstr	s6, [r7, #12]
 8002382:	edc7 3a02 	vstr	s7, [r7, #8]
 8002386:	ed87 4a01 	vstr	s8, [r7, #4]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 800238a:	edd7 7a03 	vldr	s15, [r7, #12]
 800238e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002396:	d11d      	bne.n	80023d4 <MadgwickAHRSupdate+0x74>
 8002398:	edd7 7a02 	vldr	s15, [r7, #8]
 800239c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a4:	d116      	bne.n	80023d4 <MadgwickAHRSupdate+0x74>
 80023a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80023aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b2:	d10f      	bne.n	80023d4 <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 80023b4:	edd7 2a04 	vldr	s5, [r7, #16]
 80023b8:	ed97 2a05 	vldr	s4, [r7, #20]
 80023bc:	edd7 1a06 	vldr	s3, [r7, #24]
 80023c0:	ed97 1a07 	vldr	s2, [r7, #28]
 80023c4:	edd7 0a08 	vldr	s1, [r7, #32]
 80023c8:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80023cc:	f000 fede 	bl	800318c <MadgwickAHRSupdateIMU>
		return;
 80023d0:	f000 becc 	b.w	800316c <MadgwickAHRSupdate+0xe0c>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80023d4:	4be4      	ldr	r3, [pc, #912]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80023d6:	edd3 7a00 	vldr	s15, [r3]
 80023da:	eeb1 7a67 	vneg.f32	s14, s15
 80023de:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80023e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023e6:	4be1      	ldr	r3, [pc, #900]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 80023e8:	edd3 6a00 	vldr	s13, [r3]
 80023ec:	edd7 7a08 	vldr	s15, [r7, #32]
 80023f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023f8:	4bdd      	ldr	r3, [pc, #884]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 80023fa:	edd3 6a00 	vldr	s13, [r3]
 80023fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8002402:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002406:	ee77 7a67 	vsub.f32	s15, s14, s15
 800240a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800240e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002412:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002416:	4bd7      	ldr	r3, [pc, #860]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 8002418:	ed93 7a00 	vldr	s14, [r3]
 800241c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002420:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002424:	4bd1      	ldr	r3, [pc, #836]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 8002426:	edd3 6a00 	vldr	s13, [r3]
 800242a:	edd7 7a07 	vldr	s15, [r7, #28]
 800242e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002432:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002436:	4bce      	ldr	r3, [pc, #824]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 8002438:	edd3 6a00 	vldr	s13, [r3]
 800243c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002440:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002444:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002448:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800244c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002450:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8002454:	4bc7      	ldr	r3, [pc, #796]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 8002456:	ed93 7a00 	vldr	s14, [r3]
 800245a:	edd7 7a08 	vldr	s15, [r7, #32]
 800245e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002462:	4bc1      	ldr	r3, [pc, #772]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 8002464:	edd3 6a00 	vldr	s13, [r3]
 8002468:	edd7 7a07 	vldr	s15, [r7, #28]
 800246c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002470:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002474:	4bbe      	ldr	r3, [pc, #760]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 8002476:	edd3 6a00 	vldr	s13, [r3]
 800247a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800247e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002482:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002486:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800248a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248e:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002492:	4bb8      	ldr	r3, [pc, #736]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 8002494:	ed93 7a00 	vldr	s14, [r3]
 8002498:	edd7 7a07 	vldr	s15, [r7, #28]
 800249c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024a0:	4bb1      	ldr	r3, [pc, #708]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80024a2:	edd3 6a00 	vldr	s13, [r3]
 80024a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80024aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024b2:	4bae      	ldr	r3, [pc, #696]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 80024b4:	edd3 6a00 	vldr	s13, [r3]
 80024b8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80024bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024c4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024cc:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80024d0:	edd7 7a06 	vldr	s15, [r7, #24]
 80024d4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024dc:	d10e      	bne.n	80024fc <MadgwickAHRSupdate+0x19c>
 80024de:	edd7 7a05 	vldr	s15, [r7, #20]
 80024e2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ea:	d107      	bne.n	80024fc <MadgwickAHRSupdate+0x19c>
 80024ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80024f0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024f8:	f000 85ac 	beq.w	8003054 <MadgwickAHRSupdate+0xcf4>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80024fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002500:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002504:	edd7 7a05 	vldr	s15, [r7, #20]
 8002508:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800250c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002510:	edd7 7a04 	vldr	s15, [r7, #16]
 8002514:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800251c:	eeb0 0a67 	vmov.f32	s0, s15
 8002520:	f001 f958 	bl	80037d4 <invSqrt>
 8002524:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		ax *= recipNorm;
 8002528:	ed97 7a06 	vldr	s14, [r7, #24]
 800252c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002530:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002534:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 8002538:	ed97 7a05 	vldr	s14, [r7, #20]
 800253c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002544:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 8002548:	ed97 7a04 	vldr	s14, [r7, #16]
 800254c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002550:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002554:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 8002558:	edd7 7a03 	vldr	s15, [r7, #12]
 800255c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002560:	edd7 7a02 	vldr	s15, [r7, #8]
 8002564:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002568:	ee37 7a27 	vadd.f32	s14, s14, s15
 800256c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002570:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002574:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002578:	eeb0 0a67 	vmov.f32	s0, s15
 800257c:	f001 f92a 	bl	80037d4 <invSqrt>
 8002580:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		mx *= recipNorm;
 8002584:	ed97 7a03 	vldr	s14, [r7, #12]
 8002588:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800258c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002590:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 8002594:	ed97 7a02 	vldr	s14, [r7, #8]
 8002598:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800259c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025a0:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 80025a4:	ed97 7a01 	vldr	s14, [r7, #4]
 80025a8:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80025ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b0:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 80025b4:	4b6f      	ldr	r3, [pc, #444]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 80025b6:	edd3 7a00 	vldr	s15, [r3]
 80025ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80025be:	ed97 7a03 	vldr	s14, [r7, #12]
 80025c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c6:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
		_2q0my = 2.0f * q0 * my;
 80025ca:	4b6a      	ldr	r3, [pc, #424]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 80025cc:	edd3 7a00 	vldr	s15, [r3]
 80025d0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80025d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80025d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025dc:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
		_2q0mz = 2.0f * q0 * mz;
 80025e0:	4b64      	ldr	r3, [pc, #400]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 80025e2:	edd3 7a00 	vldr	s15, [r3]
 80025e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80025ea:	ed97 7a01 	vldr	s14, [r7, #4]
 80025ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f2:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
		_2q1mx = 2.0f * q1 * mx;
 80025f6:	4b5c      	ldr	r3, [pc, #368]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80025f8:	edd3 7a00 	vldr	s15, [r3]
 80025fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002600:	ed97 7a03 	vldr	s14, [r7, #12]
 8002604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002608:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
		_2q0 = 2.0f * q0;
 800260c:	4b59      	ldr	r3, [pc, #356]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 800260e:	edd3 7a00 	vldr	s15, [r3]
 8002612:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002616:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
		_2q1 = 2.0f * q1;
 800261a:	4b53      	ldr	r3, [pc, #332]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 800261c:	edd3 7a00 	vldr	s15, [r3]
 8002620:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002624:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		_2q2 = 2.0f * q2;
 8002628:	4b50      	ldr	r3, [pc, #320]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 800262a:	edd3 7a00 	vldr	s15, [r3]
 800262e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002632:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
		_2q3 = 2.0f * q3;
 8002636:	4b4e      	ldr	r3, [pc, #312]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 8002638:	edd3 7a00 	vldr	s15, [r3]
 800263c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002640:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
		_2q0q2 = 2.0f * q0 * q2;
 8002644:	4b4b      	ldr	r3, [pc, #300]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 8002646:	edd3 7a00 	vldr	s15, [r3]
 800264a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800264e:	4b47      	ldr	r3, [pc, #284]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 8002650:	edd3 7a00 	vldr	s15, [r3]
 8002654:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002658:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		_2q2q3 = 2.0f * q2 * q3;
 800265c:	4b43      	ldr	r3, [pc, #268]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 800265e:	edd3 7a00 	vldr	s15, [r3]
 8002662:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002666:	4b42      	ldr	r3, [pc, #264]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 8002668:	edd3 7a00 	vldr	s15, [r3]
 800266c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002670:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		q0q0 = q0 * q0;
 8002674:	4b3f      	ldr	r3, [pc, #252]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 8002676:	ed93 7a00 	vldr	s14, [r3]
 800267a:	4b3e      	ldr	r3, [pc, #248]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 800267c:	edd3 7a00 	vldr	s15, [r3]
 8002680:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002684:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
		q0q1 = q0 * q1;
 8002688:	4b3a      	ldr	r3, [pc, #232]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 800268a:	ed93 7a00 	vldr	s14, [r3]
 800268e:	4b36      	ldr	r3, [pc, #216]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 8002690:	edd3 7a00 	vldr	s15, [r3]
 8002694:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002698:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
		q0q2 = q0 * q2;
 800269c:	4b35      	ldr	r3, [pc, #212]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 800269e:	ed93 7a00 	vldr	s14, [r3]
 80026a2:	4b32      	ldr	r3, [pc, #200]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 80026a4:	edd3 7a00 	vldr	s15, [r3]
 80026a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ac:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
		q0q3 = q0 * q3;
 80026b0:	4b30      	ldr	r3, [pc, #192]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 80026b2:	ed93 7a00 	vldr	s14, [r3]
 80026b6:	4b2e      	ldr	r3, [pc, #184]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 80026b8:	edd3 7a00 	vldr	s15, [r3]
 80026bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c0:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		q1q1 = q1 * q1;
 80026c4:	4b28      	ldr	r3, [pc, #160]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80026c6:	ed93 7a00 	vldr	s14, [r3]
 80026ca:	4b27      	ldr	r3, [pc, #156]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80026cc:	edd3 7a00 	vldr	s15, [r3]
 80026d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026d4:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		q1q2 = q1 * q2;
 80026d8:	4b23      	ldr	r3, [pc, #140]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80026da:	ed93 7a00 	vldr	s14, [r3]
 80026de:	4b23      	ldr	r3, [pc, #140]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 80026e0:	edd3 7a00 	vldr	s15, [r3]
 80026e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026e8:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		q1q3 = q1 * q3;
 80026ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80026ee:	ed93 7a00 	vldr	s14, [r3]
 80026f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 80026f4:	edd3 7a00 	vldr	s15, [r3]
 80026f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026fc:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		q2q2 = q2 * q2;
 8002700:	4b1a      	ldr	r3, [pc, #104]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 8002702:	ed93 7a00 	vldr	s14, [r3]
 8002706:	4b19      	ldr	r3, [pc, #100]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 8002708:	edd3 7a00 	vldr	s15, [r3]
 800270c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002710:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		q2q3 = q2 * q3;
 8002714:	4b15      	ldr	r3, [pc, #84]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 8002716:	ed93 7a00 	vldr	s14, [r3]
 800271a:	4b15      	ldr	r3, [pc, #84]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 800271c:	edd3 7a00 	vldr	s15, [r3]
 8002720:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002724:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		q3q3 = q3 * q3;
 8002728:	4b11      	ldr	r3, [pc, #68]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 800272a:	ed93 7a00 	vldr	s14, [r3]
 800272e:	4b10      	ldr	r3, [pc, #64]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 8002730:	edd3 7a00 	vldr	s15, [r3]
 8002734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002738:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 800273c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002740:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002744:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002748:	4b09      	ldr	r3, [pc, #36]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 800274a:	edd3 6a00 	vldr	s13, [r3]
 800274e:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002752:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002756:	ee37 7a67 	vsub.f32	s14, s14, s15
 800275a:	4b04      	ldr	r3, [pc, #16]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 800275c:	edd3 6a00 	vldr	s13, [r3]
 8002760:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002764:	e008      	b.n	8002778 <MadgwickAHRSupdate+0x418>
 8002766:	bf00      	nop
 8002768:	200003c4 	.word	0x200003c4
 800276c:	200003c8 	.word	0x200003c8
 8002770:	200003cc 	.word	0x200003cc
 8002774:	20000008 	.word	0x20000008
 8002778:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800277c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002780:	edd7 6a03 	vldr	s13, [r7, #12]
 8002784:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002788:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800278c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002790:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002794:	edd7 7a02 	vldr	s15, [r7, #8]
 8002798:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800279c:	4bf5      	ldr	r3, [pc, #980]	@ (8002b74 <MadgwickAHRSupdate+0x814>)
 800279e:	edd3 7a00 	vldr	s15, [r3]
 80027a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027aa:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 80027ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80027b2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80027b6:	4bf0      	ldr	r3, [pc, #960]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 80027b8:	edd3 7a00 	vldr	s15, [r3]
 80027bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027c4:	edd7 6a03 	vldr	s13, [r7, #12]
 80027c8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80027cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027d4:	edd7 6a03 	vldr	s13, [r7, #12]
 80027d8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80027dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027e4:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 80027e8:	4be3      	ldr	r3, [pc, #908]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 80027ea:	ed93 7a00 	vldr	s14, [r3]
 80027ee:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80027f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027f6:	edd7 6a02 	vldr	s13, [r7, #8]
 80027fa:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80027fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002802:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002806:	4bdd      	ldr	r3, [pc, #884]	@ (8002b7c <MadgwickAHRSupdate+0x81c>)
 8002808:	edd3 6a00 	vldr	s13, [r3]
 800280c:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002810:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002814:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002818:	4bd6      	ldr	r3, [pc, #856]	@ (8002b74 <MadgwickAHRSupdate+0x814>)
 800281a:	edd3 6a00 	vldr	s13, [r3]
 800281e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002822:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002826:	ee37 7a27 	vadd.f32	s14, s14, s15
 800282a:	edd7 6a02 	vldr	s13, [r7, #8]
 800282e:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002832:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002836:	ee37 7a67 	vsub.f32	s14, s14, s15
 800283a:	edd7 6a02 	vldr	s13, [r7, #8]
 800283e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002842:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002846:	ee37 7a27 	vadd.f32	s14, s14, s15
 800284a:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 800284e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002852:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002856:	4bc8      	ldr	r3, [pc, #800]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 8002858:	edd3 7a00 	vldr	s15, [r3]
 800285c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002860:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002864:	edd7 6a02 	vldr	s13, [r7, #8]
 8002868:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800286c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002870:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002874:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 8002878:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800287c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002880:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002884:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002888:	ee77 7a27 	vadd.f32	s15, s14, s15
 800288c:	ee17 0a90 	vmov	r0, s15
 8002890:	f7fd fe5a 	bl	8000548 <__aeabi_f2d>
 8002894:	4602      	mov	r2, r0
 8002896:	460b      	mov	r3, r1
 8002898:	ec43 2b10 	vmov	d0, r2, r3
 800289c:	f012 f930 	bl	8014b00 <sqrt>
 80028a0:	ec53 2b10 	vmov	r2, r3, d0
 80028a4:	4610      	mov	r0, r2
 80028a6:	4619      	mov	r1, r3
 80028a8:	f7fe f97e 	bl	8000ba8 <__aeabi_d2f>
 80028ac:	4603      	mov	r3, r0
 80028ae:	64bb      	str	r3, [r7, #72]	@ 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 80028b0:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80028b4:	eeb1 7a67 	vneg.f32	s14, s15
 80028b8:	4bae      	ldr	r3, [pc, #696]	@ (8002b74 <MadgwickAHRSupdate+0x814>)
 80028ba:	edd3 7a00 	vldr	s15, [r3]
 80028be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028c2:	4bae      	ldr	r3, [pc, #696]	@ (8002b7c <MadgwickAHRSupdate+0x81c>)
 80028c4:	edd3 6a00 	vldr	s13, [r3]
 80028c8:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80028cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028d4:	edd7 6a01 	vldr	s13, [r7, #4]
 80028d8:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80028dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028e4:	4ba4      	ldr	r3, [pc, #656]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 80028e6:	edd3 6a00 	vldr	s13, [r3]
 80028ea:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80028ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028f6:	edd7 6a01 	vldr	s13, [r7, #4]
 80028fa:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80028fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002902:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002906:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 800290a:	edd7 7a02 	vldr	s15, [r7, #8]
 800290e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002912:	4b99      	ldr	r3, [pc, #612]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 8002914:	edd3 7a00 	vldr	s15, [r3]
 8002918:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800291c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002920:	edd7 6a01 	vldr	s13, [r7, #4]
 8002924:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002928:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800292c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002930:	edd7 6a01 	vldr	s13, [r7, #4]
 8002934:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002938:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800293c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002940:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4bx = 2.0f * _2bx;
 8002944:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002948:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800294c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_4bz = 2.0f * _2bz;
 8002950:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002954:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002958:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800295c:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002960:	eeb1 7a67 	vneg.f32	s14, s15
 8002964:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002968:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800296c:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002970:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002974:	edd7 7a06 	vldr	s15, [r7, #24]
 8002978:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800297c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002980:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002984:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002988:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800298c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002990:	edd7 7a05 	vldr	s15, [r7, #20]
 8002994:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002998:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800299c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029a4:	4b73      	ldr	r3, [pc, #460]	@ (8002b74 <MadgwickAHRSupdate+0x814>)
 80029a6:	edd3 6a00 	vldr	s13, [r3]
 80029aa:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80029ae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80029b2:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80029b6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80029ba:	ee36 6a67 	vsub.f32	s12, s12, s15
 80029be:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80029c2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80029c6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80029ca:	ee26 6a27 	vmul.f32	s12, s12, s15
 80029ce:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 80029d2:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80029d6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80029da:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80029de:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80029e2:	ee36 6a27 	vadd.f32	s12, s12, s15
 80029e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80029ea:	ee76 7a67 	vsub.f32	s15, s12, s15
 80029ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029f6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80029fa:	eef1 6a67 	vneg.f32	s13, s15
 80029fe:	4b5e      	ldr	r3, [pc, #376]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 8002a00:	edd3 7a00 	vldr	s15, [r3]
 8002a04:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a08:	4b5c      	ldr	r3, [pc, #368]	@ (8002b7c <MadgwickAHRSupdate+0x81c>)
 8002a0a:	ed93 6a00 	vldr	s12, [r3]
 8002a0e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002a12:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a16:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002a1a:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002a1e:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002a22:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002a26:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002a2a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a2e:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002a32:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002a36:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002a3a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002a3e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a42:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a46:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a4a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a56:	4b47      	ldr	r3, [pc, #284]	@ (8002b74 <MadgwickAHRSupdate+0x814>)
 8002a58:	edd3 6a00 	vldr	s13, [r3]
 8002a5c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002a60:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a64:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002a68:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002a6c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a70:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002a74:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a78:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002a7c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002a80:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002a84:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002a88:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002a8c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002a90:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a94:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a98:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a9c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002aa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aa8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002aac:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002ab0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002ab4:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002ab8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002abc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ac0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ac4:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002ac8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002acc:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002ad0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002ad4:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002ad8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002adc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ae0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002ae4:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002ae8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002af0:	4b22      	ldr	r3, [pc, #136]	@ (8002b7c <MadgwickAHRSupdate+0x81c>)
 8002af2:	edd3 7a00 	vldr	s15, [r3]
 8002af6:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002afa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002afe:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002b02:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b06:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002b0a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b0e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002b12:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b16:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b1a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b1e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b2a:	4b13      	ldr	r3, [pc, #76]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 8002b2c:	edd3 6a00 	vldr	s13, [r3]
 8002b30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b34:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b38:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002b3c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002b40:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b44:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002b48:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b4c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b50:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002b54:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002b58:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002b5c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002b60:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b64:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002b68:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002b6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b70:	e006      	b.n	8002b80 <MadgwickAHRSupdate+0x820>
 8002b72:	bf00      	nop
 8002b74:	200003c8 	.word	0x200003c8
 8002b78:	200003cc 	.word	0x200003cc
 8002b7c:	200003c4 	.word	0x200003c4
 8002b80:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b8c:	4bf6      	ldr	r3, [pc, #984]	@ (8002f68 <MadgwickAHRSupdate+0xc08>)
 8002b8e:	edd3 6a00 	vldr	s13, [r3]
 8002b92:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b96:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b9a:	4bf4      	ldr	r3, [pc, #976]	@ (8002f6c <MadgwickAHRSupdate+0xc0c>)
 8002b9c:	ed93 6a00 	vldr	s12, [r3]
 8002ba0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ba4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002ba8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002bac:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002bb0:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002bb4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002bb8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002bbc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bc0:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002bc4:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002bc8:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002bcc:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002bd0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002bd4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002bd8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bdc:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002be0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002be4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002be8:	4be1      	ldr	r3, [pc, #900]	@ (8002f70 <MadgwickAHRSupdate+0xc10>)
 8002bea:	edd3 6a00 	vldr	s13, [r3]
 8002bee:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002bf2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bf6:	4bdf      	ldr	r3, [pc, #892]	@ (8002f74 <MadgwickAHRSupdate+0xc14>)
 8002bf8:	ed93 6a00 	vldr	s12, [r3]
 8002bfc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002c00:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002c04:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c08:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002c0c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002c10:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c14:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002c18:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002c1c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002c20:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002c24:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c28:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002c2c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002c34:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c38:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c40:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c4c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002c50:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002c54:	eeb1 7a67 	vneg.f32	s14, s15
 8002c58:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002c5c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c60:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002c64:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c68:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c6c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002c70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c74:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002c78:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c7c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002c80:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002c84:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c88:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c8c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002c90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c98:	4bb3      	ldr	r3, [pc, #716]	@ (8002f68 <MadgwickAHRSupdate+0xc08>)
 8002c9a:	edd3 7a00 	vldr	s15, [r3]
 8002c9e:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002ca2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ca6:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002caa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002cae:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002cb2:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cb6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002cba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002cbe:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cc2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cc6:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002cca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cd2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002cd6:	eef1 6a67 	vneg.f32	s13, s15
 8002cda:	4ba3      	ldr	r3, [pc, #652]	@ (8002f68 <MadgwickAHRSupdate+0xc08>)
 8002cdc:	edd3 7a00 	vldr	s15, [r3]
 8002ce0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ce4:	4ba1      	ldr	r3, [pc, #644]	@ (8002f6c <MadgwickAHRSupdate+0xc0c>)
 8002ce6:	ed93 6a00 	vldr	s12, [r3]
 8002cea:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002cee:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002cf2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002cf6:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002cfa:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002cfe:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d02:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002d06:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d0a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d0e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d12:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002d16:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002d1a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002d1e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d22:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002d26:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d2a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d2e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d3a:	4b8e      	ldr	r3, [pc, #568]	@ (8002f74 <MadgwickAHRSupdate+0xc14>)
 8002d3c:	edd3 6a00 	vldr	s13, [r3]
 8002d40:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d44:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d48:	4b89      	ldr	r3, [pc, #548]	@ (8002f70 <MadgwickAHRSupdate+0xc10>)
 8002d4a:	ed93 6a00 	vldr	s12, [r3]
 8002d4e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d52:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d56:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d5a:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002d5e:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002d62:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d66:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d6a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d6e:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002d72:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002d76:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002d7a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d7e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002d82:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d86:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d8a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d92:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d96:	4b75      	ldr	r3, [pc, #468]	@ (8002f6c <MadgwickAHRSupdate+0xc0c>)
 8002d98:	edd3 6a00 	vldr	s13, [r3]
 8002d9c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002da0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002da4:	4b70      	ldr	r3, [pc, #448]	@ (8002f68 <MadgwickAHRSupdate+0xc08>)
 8002da6:	ed93 6a00 	vldr	s12, [r3]
 8002daa:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002dae:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002db2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002db6:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002dba:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002dbe:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002dc2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002dc6:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002dca:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002dce:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002dd2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002dd6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002dda:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002dde:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002de2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002de6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002dea:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dee:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002df6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dfa:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002dfe:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002e02:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002e06:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002e0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e0e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002e12:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e16:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002e1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e1e:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002e22:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002e26:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002e2a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002e2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e32:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e36:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002e3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e42:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002e46:	eef1 6a67 	vneg.f32	s13, s15
 8002e4a:	4b49      	ldr	r3, [pc, #292]	@ (8002f70 <MadgwickAHRSupdate+0xc10>)
 8002e4c:	edd3 7a00 	vldr	s15, [r3]
 8002e50:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e54:	4b47      	ldr	r3, [pc, #284]	@ (8002f74 <MadgwickAHRSupdate+0xc14>)
 8002e56:	ed93 6a00 	vldr	s12, [r3]
 8002e5a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e5e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e62:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002e66:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002e6a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002e6e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e72:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002e76:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e7a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002e7e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e82:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002e86:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002e8a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002e8e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e92:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e96:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e9e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ea2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ea6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eaa:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002eae:	eef1 6a67 	vneg.f32	s13, s15
 8002eb2:	4b2e      	ldr	r3, [pc, #184]	@ (8002f6c <MadgwickAHRSupdate+0xc0c>)
 8002eb4:	edd3 7a00 	vldr	s15, [r3]
 8002eb8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ebc:	4b2a      	ldr	r3, [pc, #168]	@ (8002f68 <MadgwickAHRSupdate+0xc08>)
 8002ebe:	ed93 6a00 	vldr	s12, [r3]
 8002ec2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ec6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002eca:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002ece:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002ed2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002ed6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002eda:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002ede:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ee2:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002ee6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002eea:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002eee:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ef2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ef6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002efa:	edd7 7a02 	vldr	s15, [r7, #8]
 8002efe:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002f74 <MadgwickAHRSupdate+0xc14>)
 8002f0c:	edd3 6a00 	vldr	s13, [r3]
 8002f10:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f14:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f18:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002f1c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002f20:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f24:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f28:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f2c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002f30:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002f34:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f38:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002f3c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f40:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f44:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f48:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f50:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f5c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8002f60:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002f64:	e008      	b.n	8002f78 <MadgwickAHRSupdate+0xc18>
 8002f66:	bf00      	nop
 8002f68:	200003c8 	.word	0x200003c8
 8002f6c:	20000008 	.word	0x20000008
 8002f70:	200003cc 	.word	0x200003cc
 8002f74:	200003c4 	.word	0x200003c4
 8002f78:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002f7c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002f80:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f88:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002f8c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f94:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f98:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fa0:	eeb0 0a67 	vmov.f32	s0, s15
 8002fa4:	f000 fc16 	bl	80037d4 <invSqrt>
 8002fa8:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		s0 *= recipNorm;
 8002fac:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002fb0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fb8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 *= recipNorm;
 8002fbc:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002fc0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fc8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 *= recipNorm;
 8002fcc:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002fd0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002fd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fd8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 *= recipNorm;
 8002fdc:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002fe0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fe8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8002fec:	4b61      	ldr	r3, [pc, #388]	@ (8003174 <MadgwickAHRSupdate+0xe14>)
 8002fee:	ed93 7a00 	vldr	s14, [r3]
 8002ff2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ffa:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8002ffe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003002:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
		qDot2 -= beta * s1;
 8003006:	4b5b      	ldr	r3, [pc, #364]	@ (8003174 <MadgwickAHRSupdate+0xe14>)
 8003008:	ed93 7a00 	vldr	s14, [r3]
 800300c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003014:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8003018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800301c:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
		qDot3 -= beta * s2;
 8003020:	4b54      	ldr	r3, [pc, #336]	@ (8003174 <MadgwickAHRSupdate+0xe14>)
 8003022:	ed93 7a00 	vldr	s14, [r3]
 8003026:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800302a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800302e:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8003032:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003036:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
		qDot4 -= beta * s3;
 800303a:	4b4e      	ldr	r3, [pc, #312]	@ (8003174 <MadgwickAHRSupdate+0xe14>)
 800303c:	ed93 7a00 	vldr	s14, [r3]
 8003040:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003048:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 800304c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003050:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8003054:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8003058:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8003178 <MadgwickAHRSupdate+0xe18>
 800305c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003060:	4b46      	ldr	r3, [pc, #280]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 8003062:	edd3 7a00 	vldr	s15, [r3]
 8003066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800306a:	4b44      	ldr	r3, [pc, #272]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 800306c:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8003070:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003074:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8003178 <MadgwickAHRSupdate+0xe18>
 8003078:	ee27 7a87 	vmul.f32	s14, s15, s14
 800307c:	4b40      	ldr	r3, [pc, #256]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 800307e:	edd3 7a00 	vldr	s15, [r3]
 8003082:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003086:	4b3e      	ldr	r3, [pc, #248]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 8003088:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 800308c:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8003090:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8003178 <MadgwickAHRSupdate+0xe18>
 8003094:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003098:	4b3a      	ldr	r3, [pc, #232]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 800309a:	edd3 7a00 	vldr	s15, [r3]
 800309e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030a2:	4b38      	ldr	r3, [pc, #224]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 80030a4:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 80030a8:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80030ac:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003178 <MadgwickAHRSupdate+0xe18>
 80030b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030b4:	4b34      	ldr	r3, [pc, #208]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 80030b6:	edd3 7a00 	vldr	s15, [r3]
 80030ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030be:	4b32      	ldr	r3, [pc, #200]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 80030c0:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80030c4:	4b2d      	ldr	r3, [pc, #180]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 80030c6:	ed93 7a00 	vldr	s14, [r3]
 80030ca:	4b2c      	ldr	r3, [pc, #176]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 80030cc:	edd3 7a00 	vldr	s15, [r3]
 80030d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030d4:	4b2a      	ldr	r3, [pc, #168]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 80030d6:	edd3 6a00 	vldr	s13, [r3]
 80030da:	4b29      	ldr	r3, [pc, #164]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 80030dc:	edd3 7a00 	vldr	s15, [r3]
 80030e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030e8:	4b26      	ldr	r3, [pc, #152]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 80030ea:	edd3 6a00 	vldr	s13, [r3]
 80030ee:	4b25      	ldr	r3, [pc, #148]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 80030f0:	edd3 7a00 	vldr	s15, [r3]
 80030f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030fc:	4b22      	ldr	r3, [pc, #136]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 80030fe:	edd3 6a00 	vldr	s13, [r3]
 8003102:	4b21      	ldr	r3, [pc, #132]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 8003104:	edd3 7a00 	vldr	s15, [r3]
 8003108:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800310c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003110:	eeb0 0a67 	vmov.f32	s0, s15
 8003114:	f000 fb5e 	bl	80037d4 <invSqrt>
 8003118:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
	q0 *= recipNorm;
 800311c:	4b17      	ldr	r3, [pc, #92]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 800311e:	ed93 7a00 	vldr	s14, [r3]
 8003122:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800312a:	4b14      	ldr	r3, [pc, #80]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 800312c:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8003130:	4b13      	ldr	r3, [pc, #76]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 8003132:	ed93 7a00 	vldr	s14, [r3]
 8003136:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800313a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313e:	4b10      	ldr	r3, [pc, #64]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 8003140:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8003144:	4b0f      	ldr	r3, [pc, #60]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 8003146:	ed93 7a00 	vldr	s14, [r3]
 800314a:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800314e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003152:	4b0c      	ldr	r3, [pc, #48]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 8003154:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8003158:	4b0b      	ldr	r3, [pc, #44]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 800315a:	ed93 7a00 	vldr	s14, [r3]
 800315e:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003166:	4b08      	ldr	r3, [pc, #32]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 8003168:	edc3 7a00 	vstr	s15, [r3]
}
 800316c:	37b8      	adds	r7, #184	@ 0xb8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000004 	.word	0x20000004
 8003178:	3a83126f 	.word	0x3a83126f
 800317c:	20000008 	.word	0x20000008
 8003180:	200003c4 	.word	0x200003c4
 8003184:	200003c8 	.word	0x200003c8
 8003188:	200003cc 	.word	0x200003cc

0800318c <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 800318c:	b580      	push	{r7, lr}
 800318e:	b09c      	sub	sp, #112	@ 0x70
 8003190:	af00      	add	r7, sp, #0
 8003192:	ed87 0a05 	vstr	s0, [r7, #20]
 8003196:	edc7 0a04 	vstr	s1, [r7, #16]
 800319a:	ed87 1a03 	vstr	s2, [r7, #12]
 800319e:	edc7 1a02 	vstr	s3, [r7, #8]
 80031a2:	ed87 2a01 	vstr	s4, [r7, #4]
 80031a6:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80031aa:	4bec      	ldr	r3, [pc, #944]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 80031ac:	edd3 7a00 	vldr	s15, [r3]
 80031b0:	eeb1 7a67 	vneg.f32	s14, s15
 80031b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80031b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031bc:	4be8      	ldr	r3, [pc, #928]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80031be:	edd3 6a00 	vldr	s13, [r3]
 80031c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80031c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80031ce:	4be5      	ldr	r3, [pc, #916]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 80031d0:	edd3 6a00 	vldr	s13, [r3]
 80031d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80031d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031e0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80031e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031e8:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80031ec:	4bde      	ldr	r3, [pc, #888]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 80031ee:	ed93 7a00 	vldr	s14, [r3]
 80031f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80031f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031fa:	4bd9      	ldr	r3, [pc, #868]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80031fc:	edd3 6a00 	vldr	s13, [r3]
 8003200:	edd7 7a03 	vldr	s15, [r7, #12]
 8003204:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003208:	ee37 7a27 	vadd.f32	s14, s14, s15
 800320c:	4bd5      	ldr	r3, [pc, #852]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 800320e:	edd3 6a00 	vldr	s13, [r3]
 8003212:	edd7 7a04 	vldr	s15, [r7, #16]
 8003216:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800321a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800321e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003222:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003226:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800322a:	4bcf      	ldr	r3, [pc, #828]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 800322c:	ed93 7a00 	vldr	s14, [r3]
 8003230:	edd7 7a04 	vldr	s15, [r7, #16]
 8003234:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003238:	4bc8      	ldr	r3, [pc, #800]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 800323a:	edd3 6a00 	vldr	s13, [r3]
 800323e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003242:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003246:	ee37 7a67 	vsub.f32	s14, s14, s15
 800324a:	4bc6      	ldr	r3, [pc, #792]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 800324c:	edd3 6a00 	vldr	s13, [r3]
 8003250:	edd7 7a05 	vldr	s15, [r7, #20]
 8003254:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003258:	ee77 7a27 	vadd.f32	s15, s14, s15
 800325c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003260:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003264:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8003268:	4bbf      	ldr	r3, [pc, #764]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 800326a:	ed93 7a00 	vldr	s14, [r3]
 800326e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003272:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003276:	4bb9      	ldr	r3, [pc, #740]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 8003278:	edd3 6a00 	vldr	s13, [r3]
 800327c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003280:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003284:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003288:	4bb5      	ldr	r3, [pc, #724]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 800328a:	edd3 6a00 	vldr	s13, [r3]
 800328e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003292:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003296:	ee77 7a67 	vsub.f32	s15, s14, s15
 800329a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800329e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032a2:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80032a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80032aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80032ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b2:	d10e      	bne.n	80032d2 <MadgwickAHRSupdateIMU+0x146>
 80032b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80032b8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80032bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c0:	d107      	bne.n	80032d2 <MadgwickAHRSupdateIMU+0x146>
 80032c2:	edd7 7a00 	vldr	s15, [r7]
 80032c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80032ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ce:	f000 81e5 	beq.w	800369c <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80032d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80032d6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80032da:	edd7 7a01 	vldr	s15, [r7, #4]
 80032de:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80032e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032e6:	edd7 7a00 	vldr	s15, [r7]
 80032ea:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80032ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032f2:	eeb0 0a67 	vmov.f32	s0, s15
 80032f6:	f000 fa6d 	bl	80037d4 <invSqrt>
 80032fa:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 80032fe:	ed97 7a02 	vldr	s14, [r7, #8]
 8003302:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003306:	ee67 7a27 	vmul.f32	s15, s14, s15
 800330a:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 800330e:	ed97 7a01 	vldr	s14, [r7, #4]
 8003312:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800331a:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 800331e:	ed97 7a00 	vldr	s14, [r7]
 8003322:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800332a:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 800332e:	4b8e      	ldr	r3, [pc, #568]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 8003330:	edd3 7a00 	vldr	s15, [r3]
 8003334:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003338:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 800333c:	4b87      	ldr	r3, [pc, #540]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 800333e:	edd3 7a00 	vldr	s15, [r3]
 8003342:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003346:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 800334a:	4b85      	ldr	r3, [pc, #532]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 800334c:	edd3 7a00 	vldr	s15, [r3]
 8003350:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003354:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 8003358:	4b82      	ldr	r3, [pc, #520]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 800335a:	edd3 7a00 	vldr	s15, [r3]
 800335e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003362:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 8003366:	4b80      	ldr	r3, [pc, #512]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 8003368:	edd3 7a00 	vldr	s15, [r3]
 800336c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003370:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003374:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 8003378:	4b78      	ldr	r3, [pc, #480]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 800337a:	edd3 7a00 	vldr	s15, [r3]
 800337e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003382:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003386:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 800338a:	4b75      	ldr	r3, [pc, #468]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 800338c:	edd3 7a00 	vldr	s15, [r3]
 8003390:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003394:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003398:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 800339c:	4b6f      	ldr	r3, [pc, #444]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 800339e:	edd3 7a00 	vldr	s15, [r3]
 80033a2:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80033a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033aa:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 80033ae:	4b6c      	ldr	r3, [pc, #432]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80033b0:	edd3 7a00 	vldr	s15, [r3]
 80033b4:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80033b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033bc:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 80033c0:	4b69      	ldr	r3, [pc, #420]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 80033c2:	ed93 7a00 	vldr	s14, [r3]
 80033c6:	4b68      	ldr	r3, [pc, #416]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 80033c8:	edd3 7a00 	vldr	s15, [r3]
 80033cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033d0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 80033d4:	4b61      	ldr	r3, [pc, #388]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 80033d6:	ed93 7a00 	vldr	s14, [r3]
 80033da:	4b60      	ldr	r3, [pc, #384]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 80033dc:	edd3 7a00 	vldr	s15, [r3]
 80033e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033e4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 80033e8:	4b5d      	ldr	r3, [pc, #372]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80033ea:	ed93 7a00 	vldr	s14, [r3]
 80033ee:	4b5c      	ldr	r3, [pc, #368]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80033f0:	edd3 7a00 	vldr	s15, [r3]
 80033f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033f8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 80033fc:	4b59      	ldr	r3, [pc, #356]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 80033fe:	ed93 7a00 	vldr	s14, [r3]
 8003402:	4b58      	ldr	r3, [pc, #352]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 8003404:	edd3 7a00 	vldr	s15, [r3]
 8003408:	ee67 7a27 	vmul.f32	s15, s14, s15
 800340c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8003410:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003414:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003418:	ee27 7a27 	vmul.f32	s14, s14, s15
 800341c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8003420:	edd7 7a02 	vldr	s15, [r7, #8]
 8003424:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003428:	ee37 7a27 	vadd.f32	s14, s14, s15
 800342c:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8003430:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003434:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003438:	ee37 7a27 	vadd.f32	s14, s14, s15
 800343c:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8003440:	edd7 7a01 	vldr	s15, [r7, #4]
 8003444:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003448:	ee77 7a67 	vsub.f32	s15, s14, s15
 800344c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8003450:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8003454:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003458:	ee27 7a27 	vmul.f32	s14, s14, s15
 800345c:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8003460:	edd7 7a02 	vldr	s15, [r7, #8]
 8003464:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003468:	ee37 7a67 	vsub.f32	s14, s14, s15
 800346c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003470:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003474:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003478:	4b38      	ldr	r3, [pc, #224]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 800347a:	edd3 7a00 	vldr	s15, [r3]
 800347e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003482:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003486:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 800348a:	edd7 7a01 	vldr	s15, [r7, #4]
 800348e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003492:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003496:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800349a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800349e:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80034a2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80034a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034ae:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80034b2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80034b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034be:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80034c2:	edd7 7a00 	vldr	s15, [r7]
 80034c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034ce:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80034d2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80034d6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80034da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80034de:	4b20      	ldr	r3, [pc, #128]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80034e0:	edd3 7a00 	vldr	s15, [r3]
 80034e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034e8:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 80034ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80034f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034f8:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80034fc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003500:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003504:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003508:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 800350c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003510:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003514:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003518:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800351c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003520:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8003524:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003528:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800352c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003530:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8003534:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003538:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800353c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003540:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8003544:	edd7 7a00 	vldr	s15, [r7]
 8003548:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800354c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003550:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8003554:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003558:	e008      	b.n	800356c <MadgwickAHRSupdateIMU+0x3e0>
 800355a:	bf00      	nop
 800355c:	200003c4 	.word	0x200003c4
 8003560:	200003c8 	.word	0x200003c8
 8003564:	200003cc 	.word	0x200003cc
 8003568:	20000008 	.word	0x20000008
 800356c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003570:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003574:	4b91      	ldr	r3, [pc, #580]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 8003576:	edd3 7a00 	vldr	s15, [r3]
 800357a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800357e:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8003582:	edd7 7a02 	vldr	s15, [r7, #8]
 8003586:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800358a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800358e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003592:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003596:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800359a:	4b88      	ldr	r3, [pc, #544]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 800359c:	edd3 7a00 	vldr	s15, [r3]
 80035a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035a8:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80035ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80035b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035b8:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80035bc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80035c0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80035c4:	edd7 7a08 	vldr	s15, [r7, #32]
 80035c8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80035cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035d0:	edd7 7a07 	vldr	s15, [r7, #28]
 80035d4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80035d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035dc:	edd7 7a06 	vldr	s15, [r7, #24]
 80035e0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80035e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035e8:	eeb0 0a67 	vmov.f32	s0, s15
 80035ec:	f000 f8f2 	bl	80037d4 <invSqrt>
 80035f0:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 80035f4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80035f8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80035fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003600:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 8003604:	ed97 7a08 	vldr	s14, [r7, #32]
 8003608:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800360c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003610:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 8003614:	ed97 7a07 	vldr	s14, [r7, #28]
 8003618:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800361c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003620:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 8003624:	ed97 7a06 	vldr	s14, [r7, #24]
 8003628:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800362c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003630:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 8003634:	4b62      	ldr	r3, [pc, #392]	@ (80037c0 <MadgwickAHRSupdateIMU+0x634>)
 8003636:	ed93 7a00 	vldr	s14, [r3]
 800363a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800363e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003642:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8003646:	ee77 7a67 	vsub.f32	s15, s14, s15
 800364a:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 800364e:	4b5c      	ldr	r3, [pc, #368]	@ (80037c0 <MadgwickAHRSupdateIMU+0x634>)
 8003650:	ed93 7a00 	vldr	s14, [r3]
 8003654:	edd7 7a08 	vldr	s15, [r7, #32]
 8003658:	ee67 7a27 	vmul.f32	s15, s14, s15
 800365c:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8003660:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003664:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 8003668:	4b55      	ldr	r3, [pc, #340]	@ (80037c0 <MadgwickAHRSupdateIMU+0x634>)
 800366a:	ed93 7a00 	vldr	s14, [r3]
 800366e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003672:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003676:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 800367a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800367e:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 8003682:	4b4f      	ldr	r3, [pc, #316]	@ (80037c0 <MadgwickAHRSupdateIMU+0x634>)
 8003684:	ed93 7a00 	vldr	s14, [r3]
 8003688:	edd7 7a06 	vldr	s15, [r7, #24]
 800368c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003690:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8003694:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003698:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 800369c:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80036a0:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80037c4 <MadgwickAHRSupdateIMU+0x638>
 80036a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036a8:	4b47      	ldr	r3, [pc, #284]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 80036aa:	edd3 7a00 	vldr	s15, [r3]
 80036ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036b2:	4b45      	ldr	r3, [pc, #276]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 80036b4:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 80036b8:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80036bc:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80037c4 <MadgwickAHRSupdateIMU+0x638>
 80036c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036c4:	4b41      	ldr	r3, [pc, #260]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 80036c6:	edd3 7a00 	vldr	s15, [r3]
 80036ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036ce:	4b3f      	ldr	r3, [pc, #252]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 80036d0:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 80036d4:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80036d8:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80037c4 <MadgwickAHRSupdateIMU+0x638>
 80036dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036e0:	4b3b      	ldr	r3, [pc, #236]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 80036e2:	edd3 7a00 	vldr	s15, [r3]
 80036e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036ea:	4b39      	ldr	r3, [pc, #228]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 80036ec:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 80036f0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80036f4:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80037c4 <MadgwickAHRSupdateIMU+0x638>
 80036f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036fc:	4b2f      	ldr	r3, [pc, #188]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 80036fe:	edd3 7a00 	vldr	s15, [r3]
 8003702:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003706:	4b2d      	ldr	r3, [pc, #180]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 8003708:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 800370c:	4b2e      	ldr	r3, [pc, #184]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 800370e:	ed93 7a00 	vldr	s14, [r3]
 8003712:	4b2d      	ldr	r3, [pc, #180]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 8003714:	edd3 7a00 	vldr	s15, [r3]
 8003718:	ee27 7a27 	vmul.f32	s14, s14, s15
 800371c:	4b2b      	ldr	r3, [pc, #172]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 800371e:	edd3 6a00 	vldr	s13, [r3]
 8003722:	4b2a      	ldr	r3, [pc, #168]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 8003724:	edd3 7a00 	vldr	s15, [r3]
 8003728:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800372c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003730:	4b27      	ldr	r3, [pc, #156]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 8003732:	edd3 6a00 	vldr	s13, [r3]
 8003736:	4b26      	ldr	r3, [pc, #152]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 8003738:	edd3 7a00 	vldr	s15, [r3]
 800373c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003740:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003744:	4b1d      	ldr	r3, [pc, #116]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 8003746:	edd3 6a00 	vldr	s13, [r3]
 800374a:	4b1c      	ldr	r3, [pc, #112]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 800374c:	edd3 7a00 	vldr	s15, [r3]
 8003750:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003754:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003758:	eeb0 0a67 	vmov.f32	s0, s15
 800375c:	f000 f83a 	bl	80037d4 <invSqrt>
 8003760:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 8003764:	4b18      	ldr	r3, [pc, #96]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 8003766:	ed93 7a00 	vldr	s14, [r3]
 800376a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800376e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003772:	4b15      	ldr	r3, [pc, #84]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 8003774:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8003778:	4b14      	ldr	r3, [pc, #80]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 800377a:	ed93 7a00 	vldr	s14, [r3]
 800377e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003786:	4b11      	ldr	r3, [pc, #68]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 8003788:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 800378c:	4b10      	ldr	r3, [pc, #64]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 800378e:	ed93 7a00 	vldr	s14, [r3]
 8003792:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800379a:	4b0d      	ldr	r3, [pc, #52]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 800379c:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80037a0:	4b06      	ldr	r3, [pc, #24]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 80037a2:	ed93 7a00 	vldr	s14, [r3]
 80037a6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80037aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ae:	4b03      	ldr	r3, [pc, #12]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 80037b0:	edc3 7a00 	vstr	s15, [r3]
}
 80037b4:	bf00      	nop
 80037b6:	3770      	adds	r7, #112	@ 0x70
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	200003cc 	.word	0x200003cc
 80037c0:	20000004 	.word	0x20000004
 80037c4:	3a83126f 	.word	0x3a83126f
 80037c8:	20000008 	.word	0x20000008
 80037cc:	200003c4 	.word	0x200003c4
 80037d0:	200003c8 	.word	0x200003c8

080037d4 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 80037d4:	b480      	push	{r7}
 80037d6:	b087      	sub	sp, #28
 80037d8:	af00      	add	r7, sp, #0
 80037da:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 80037de:	edd7 7a01 	vldr	s15, [r7, #4]
 80037e2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80037e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037ea:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 80037f2:	f107 0310 	add.w	r3, r7, #16
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	105a      	asrs	r2, r3, #1
 80037fe:	4b12      	ldr	r3, [pc, #72]	@ (8003848 <invSqrt+0x74>)
 8003800:	1a9b      	subs	r3, r3, r2
 8003802:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8003804:	f107 030c 	add.w	r3, r7, #12
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 800380c:	ed97 7a04 	vldr	s14, [r7, #16]
 8003810:	edd7 7a05 	vldr	s15, [r7, #20]
 8003814:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003818:	edd7 7a04 	vldr	s15, [r7, #16]
 800381c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003820:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8003824:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003828:	edd7 7a04 	vldr	s15, [r7, #16]
 800382c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003830:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	ee07 3a90 	vmov	s15, r3
}
 800383a:	eeb0 0a67 	vmov.f32	s0, s15
 800383e:	371c      	adds	r7, #28
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr
 8003848:	5f3759df 	.word	0x5f3759df

0800384c <battery_adc_start>:
float actual_vref = VREFINT_CAL_VREF;
float adc_in0 = 0.0f;

uint8_t battery_adc_ready = 0;

void battery_adc_start() {
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8003850:	2202      	movs	r2, #2
 8003852:	4903      	ldr	r1, [pc, #12]	@ (8003860 <battery_adc_start+0x14>)
 8003854:	4803      	ldr	r0, [pc, #12]	@ (8003864 <battery_adc_start+0x18>)
 8003856:	f002 faa9 	bl	8005dac <HAL_ADC_Start_DMA>
}
 800385a:	bf00      	nop
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	200003d0 	.word	0x200003d0
 8003864:	2000040c 	.word	0x2000040c

08003868 <battery_calculate_voltage>:

float battery_calculate_voltage() {
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
	uint16_t raw_in0   = adc_buf[0];
 800386e:	4b1d      	ldr	r3, [pc, #116]	@ (80038e4 <battery_calculate_voltage+0x7c>)
 8003870:	881b      	ldrh	r3, [r3, #0]
 8003872:	80fb      	strh	r3, [r7, #6]
	uint16_t raw_vref  = adc_buf[1];
 8003874:	4b1b      	ldr	r3, [pc, #108]	@ (80038e4 <battery_calculate_voltage+0x7c>)
 8003876:	885b      	ldrh	r3, [r3, #2]
 8003878:	80bb      	strh	r3, [r7, #4]
	uint16_t vref_cal  = *VREFINT_CAL_ADDR;
 800387a:	4b1b      	ldr	r3, [pc, #108]	@ (80038e8 <battery_calculate_voltage+0x80>)
 800387c:	881b      	ldrh	r3, [r3, #0]
 800387e:	807b      	strh	r3, [r7, #2]

	actual_vref = VREFINT_CAL_VREF * 0.001f * ((float)vref_cal / (float)raw_vref);
 8003880:	887b      	ldrh	r3, [r7, #2]
 8003882:	ee07 3a90 	vmov	s15, r3
 8003886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800388a:	88bb      	ldrh	r3, [r7, #4]
 800388c:	ee07 3a90 	vmov	s15, r3
 8003890:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003894:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003898:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80038ec <battery_calculate_voltage+0x84>
 800389c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038a0:	4b13      	ldr	r3, [pc, #76]	@ (80038f0 <battery_calculate_voltage+0x88>)
 80038a2:	edc3 7a00 	vstr	s15, [r3]

	adc_in0 = ((float)raw_in0 / ADC_RESOLUTION) * actual_vref;
 80038a6:	88fb      	ldrh	r3, [r7, #6]
 80038a8:	ee07 3a90 	vmov	s15, r3
 80038ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038b0:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80038f4 <battery_calculate_voltage+0x8c>
 80038b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80038b8:	4b0d      	ldr	r3, [pc, #52]	@ (80038f0 <battery_calculate_voltage+0x88>)
 80038ba:	edd3 7a00 	vldr	s15, [r3]
 80038be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038c2:	4b0d      	ldr	r3, [pc, #52]	@ (80038f8 <battery_calculate_voltage+0x90>)
 80038c4:	edc3 7a00 	vstr	s15, [r3]

	return adc_in0 * BATTERY_DIVIDER_RATIO;
 80038c8:	4b0b      	ldr	r3, [pc, #44]	@ (80038f8 <battery_calculate_voltage+0x90>)
 80038ca:	edd3 7a00 	vldr	s15, [r3]
 80038ce:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80038fc <battery_calculate_voltage+0x94>
 80038d2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80038d6:	eeb0 0a67 	vmov.f32	s0, s15
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	200003d0 	.word	0x200003d0
 80038e8:	1fff7a2a 	.word	0x1fff7a2a
 80038ec:	40533334 	.word	0x40533334
 80038f0:	2000000c 	.word	0x2000000c
 80038f4:	457ff000 	.word	0x457ff000
 80038f8:	200003d4 	.word	0x200003d4
 80038fc:	408aaaab 	.word	0x408aaaab

08003900 <battery_adc_is_ready>:

uint8_t battery_adc_is_ready() {
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
	return battery_adc_ready;
 8003904:	4b03      	ldr	r3, [pc, #12]	@ (8003914 <battery_adc_is_ready+0x14>)
 8003906:	781b      	ldrb	r3, [r3, #0]
}
 8003908:	4618      	mov	r0, r3
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	200003d8 	.word	0x200003d8

08003918 <battery_adc_set_ready>:

void battery_adc_set_ready() {
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
	battery_adc_ready = 1;
 800391c:	4b03      	ldr	r3, [pc, #12]	@ (800392c <battery_adc_set_ready+0x14>)
 800391e:	2201      	movs	r2, #1
 8003920:	701a      	strb	r2, [r3, #0]
}
 8003922:	bf00      	nop
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr
 800392c:	200003d8 	.word	0x200003d8

08003930 <battery_adc_set_not_ready>:

void battery_adc_set_not_ready() {
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
	battery_adc_ready = 0;
 8003934:	4b03      	ldr	r3, [pc, #12]	@ (8003944 <battery_adc_set_not_ready+0x14>)
 8003936:	2200      	movs	r2, #0
 8003938:	701a      	strb	r2, [r3, #0]
}
 800393a:	bf00      	nop
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	200003d8 	.word	0x200003d8

08003948 <logger_flash_init>:
FIL logfile;
FRESULT sd_result;
/* SD CARD */

/* FLASH LOGGER */
W25QXX_result_t logger_flash_init() {
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
	_Static_assert(FLASH_LOG_SIZE < FLASH_PAGE_SIZE, "rocket_data too large");

	HAL_Delay(10);
 800394c:	200a      	movs	r0, #10
 800394e:	f002 f9c5 	bl	8005cdc <HAL_Delay>

	flash_result = w25qxx_init(&flash, FLASH_SPI, FLASH_CS_GPIO_PORT, FLASH_CS_GPIO_PIN);
 8003952:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003956:	4a08      	ldr	r2, [pc, #32]	@ (8003978 <logger_flash_init+0x30>)
 8003958:	4908      	ldr	r1, [pc, #32]	@ (800397c <logger_flash_init+0x34>)
 800395a:	4809      	ldr	r0, [pc, #36]	@ (8003980 <logger_flash_init+0x38>)
 800395c:	f7fe fba8 	bl	80020b0 <w25qxx_init>
 8003960:	4603      	mov	r3, r0
 8003962:	461a      	mov	r2, r3
 8003964:	4b07      	ldr	r3, [pc, #28]	@ (8003984 <logger_flash_init+0x3c>)
 8003966:	701a      	strb	r2, [r3, #0]

	w25qxx_chip_erase(&flash);
 8003968:	4805      	ldr	r0, [pc, #20]	@ (8003980 <logger_flash_init+0x38>)
 800396a:	f7fe fccc 	bl	8002306 <w25qxx_chip_erase>

	return flash_result;
 800396e:	4b05      	ldr	r3, [pc, #20]	@ (8003984 <logger_flash_init+0x3c>)
 8003970:	781b      	ldrb	r3, [r3, #0]
}
 8003972:	4618      	mov	r0, r3
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	40020400 	.word	0x40020400
 800397c:	200005bc 	.word	0x200005bc
 8003980:	200003dc 	.word	0x200003dc
 8003984:	20000404 	.word	0x20000404

08003988 <logger_flash_log_data>:

W25QXX_result_t logger_flash_log_data(rocket_data* data) {
 8003988:	b580      	push	{r7, lr}
 800398a:	b094      	sub	sp, #80	@ 0x50
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
	uint8_t log_buffer[FLASH_LOG_SIZE];

	memcpy(log_buffer, data, FLASH_LOG_SIZE);
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	f107 030c 	add.w	r3, r7, #12
 8003996:	4611      	mov	r1, r2
 8003998:	2242      	movs	r2, #66	@ 0x42
 800399a:	4618      	mov	r0, r3
 800399c:	f00f f929 	bl	8012bf2 <memcpy>

	if (flash_page_idx <= FLASH_NUM_PAGES) {
 80039a0:	4b13      	ldr	r3, [pc, #76]	@ (80039f0 <logger_flash_log_data+0x68>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039a8:	d80d      	bhi.n	80039c6 <logger_flash_log_data+0x3e>
		flash_result = w25qxx_write(&flash, flash_page_idx * FLASH_PAGE_SIZE, log_buffer, FLASH_LOG_SIZE);
 80039aa:	4b11      	ldr	r3, [pc, #68]	@ (80039f0 <logger_flash_log_data+0x68>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	0219      	lsls	r1, r3, #8
 80039b0:	f107 020c 	add.w	r2, r7, #12
 80039b4:	2342      	movs	r3, #66	@ 0x42
 80039b6:	480f      	ldr	r0, [pc, #60]	@ (80039f4 <logger_flash_log_data+0x6c>)
 80039b8:	f7fe fc24 	bl	8002204 <w25qxx_write>
 80039bc:	4603      	mov	r3, r0
 80039be:	461a      	mov	r2, r3
 80039c0:	4b0d      	ldr	r3, [pc, #52]	@ (80039f8 <logger_flash_log_data+0x70>)
 80039c2:	701a      	strb	r2, [r3, #0]
 80039c4:	e002      	b.n	80039cc <logger_flash_log_data+0x44>
	} else {
		flash_result = W25QXX_Err;
 80039c6:	4b0c      	ldr	r3, [pc, #48]	@ (80039f8 <logger_flash_log_data+0x70>)
 80039c8:	2201      	movs	r2, #1
 80039ca:	701a      	strb	r2, [r3, #0]
	}

	if (flash_result != W25QXX_Ok) {
 80039cc:	4b0a      	ldr	r3, [pc, #40]	@ (80039f8 <logger_flash_log_data+0x70>)
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d002      	beq.n	80039da <logger_flash_log_data+0x52>
		return flash_result;
 80039d4:	4b08      	ldr	r3, [pc, #32]	@ (80039f8 <logger_flash_log_data+0x70>)
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	e006      	b.n	80039e8 <logger_flash_log_data+0x60>
	}

	flash_page_idx++;
 80039da:	4b05      	ldr	r3, [pc, #20]	@ (80039f0 <logger_flash_log_data+0x68>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	3301      	adds	r3, #1
 80039e0:	4a03      	ldr	r2, [pc, #12]	@ (80039f0 <logger_flash_log_data+0x68>)
 80039e2:	6013      	str	r3, [r2, #0]

	return flash_result;
 80039e4:	4b04      	ldr	r3, [pc, #16]	@ (80039f8 <logger_flash_log_data+0x70>)
 80039e6:	781b      	ldrb	r3, [r3, #0]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3750      	adds	r7, #80	@ 0x50
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	20000408 	.word	0x20000408
 80039f4:	200003dc 	.word	0x200003dc
 80039f8:	20000404 	.word	0x20000404

080039fc <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	460b      	mov	r3, r1
 8003a06:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a05      	ldr	r2, [pc, #20]	@ (8003a24 <HAL_UARTEx_RxEventCallback+0x28>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d104      	bne.n	8003a1c <HAL_UARTEx_RxEventCallback+0x20>
	uart_dma_rx_event_callback(Size);
 8003a12:	887b      	ldrh	r3, [r7, #2]
 8003a14:	4618      	mov	r0, r3
 8003a16:	f001 fca5 	bl	8005364 <uart_dma_rx_event_callback>
 8003a1a:	e000      	b.n	8003a1e <HAL_UARTEx_RxEventCallback+0x22>
	if (huart->Instance != USART1) return;
 8003a1c:	bf00      	nop
}
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40011000 	.word	0x40011000

08003a28 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a04      	ldr	r2, [pc, #16]	@ (8003a48 <HAL_UART_ErrorCallback+0x20>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d102      	bne.n	8003a40 <HAL_UART_ErrorCallback+0x18>
	uart_dma_error_callback();
 8003a3a:	f001 fdd1 	bl	80055e0 <uart_dma_error_callback>
 8003a3e:	e000      	b.n	8003a42 <HAL_UART_ErrorCallback+0x1a>
	if (huart->Instance != USART1) return;
 8003a40:	bf00      	nop
}
 8003a42:	3708      	adds	r7, #8
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	40011000 	.word	0x40011000

08003a4c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
		run_mag_calibration();
    	calib_mag = mag_cal;
#endif
    }
#ifndef CALIBRATE
	if (htim->Instance == TIM6) {
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a06      	ldr	r2, [pc, #24]	@ (8003a74 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d105      	bne.n	8003a6a <HAL_TIM_PeriodElapsedCallback+0x1e>
		calculate_orientation(orientation_quat, &roll, &pitch, &yaw);
 8003a5e:	4b06      	ldr	r3, [pc, #24]	@ (8003a78 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8003a60:	4a06      	ldr	r2, [pc, #24]	@ (8003a7c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8003a62:	4907      	ldr	r1, [pc, #28]	@ (8003a80 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003a64:	4807      	ldr	r0, [pc, #28]	@ (8003a84 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003a66:	f000 fe3b 	bl	80046e0 <calculate_orientation>
	}
#endif
}
 8003a6a:	bf00      	nop
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	40001000 	.word	0x40001000
 8003a78:	200008e0 	.word	0x200008e0
 8003a7c:	200008dc 	.word	0x200008dc
 8003a80:	200008d8 	.word	0x200008d8
 8003a84:	200008c8 	.word	0x200008c8

08003a88 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a04      	ldr	r2, [pc, #16]	@ (8003aa8 <HAL_ADC_ConvCpltCallback+0x20>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d101      	bne.n	8003a9e <HAL_ADC_ConvCpltCallback+0x16>
		battery_adc_set_ready();
 8003a9a:	f7ff ff3d 	bl	8003918 <battery_adc_set_ready>
	}
}
 8003a9e:	bf00      	nop
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	40012000 	.word	0x40012000

08003aac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003aac:	b590      	push	{r4, r7, lr}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003ab2:	f002 f8a1 	bl	8005bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003ab6:	f000 f935 	bl	8003d24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003aba:	f000 fd0f 	bl	80044dc <MX_GPIO_Init>
  MX_DMA_Init();
 8003abe:	f000 fce5 	bl	800448c <MX_DMA_Init>
  MX_FATFS_Init();
 8003ac2:	f00b fc1b 	bl	800f2fc <MX_FATFS_Init>
  MX_TIM2_Init();
 8003ac6:	f000 fbb5 	bl	8004234 <MX_TIM2_Init>
  MX_I2C1_Init();
 8003aca:	f000 fa09 	bl	8003ee0 <MX_I2C1_Init>
  MX_SPI2_Init();
 8003ace:	f000 fa99 	bl	8004004 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8003ad2:	f000 fcb1 	bl	8004438 <MX_USART1_UART_Init>
  MX_CRC_Init();
 8003ad6:	f000 f9ef 	bl	8003eb8 <MX_CRC_Init>
  MX_TIM1_Init();
 8003ada:	f000 faff 	bl	80040dc <MX_TIM1_Init>
  MX_ADC1_Init();
 8003ade:	f000 f98b 	bl	8003df8 <MX_ADC1_Init>
  MX_I2C2_Init();
 8003ae2:	f000 fa2b 	bl	8003f3c <MX_I2C2_Init>
  MX_SPI1_Init();
 8003ae6:	f000 fa57 	bl	8003f98 <MX_SPI1_Init>
  MX_TIM7_Init();
 8003aea:	f000 fc6f 	bl	80043cc <MX_TIM7_Init>
  MX_USB_DEVICE_Init();
 8003aee:	f00d fc9b 	bl	8011428 <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 8003af2:	f000 fc35 	bl	8004360 <MX_TIM6_Init>
  MX_SPI3_Init();
 8003af6:	f000 fabb 	bl	8004070 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  rgb_led_start(&status_led);
 8003afa:	4879      	ldr	r0, [pc, #484]	@ (8003ce0 <main+0x234>)
 8003afc:	f7fe f854 	bl	8001ba8 <rgb_led_start>
  buzzer_init(&bzr);
 8003b00:	4878      	ldr	r0, [pc, #480]	@ (8003ce4 <main+0x238>)
 8003b02:	f7fe f809 	bl	8001b18 <buzzer_init>
  battery_adc_start();
 8003b06:	f7ff fea1 	bl	800384c <battery_adc_start>

  rgb_led_set_color(&status_led, COLOR_BLUE);
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 8003b10:	4619      	mov	r1, r3
 8003b12:	4873      	ldr	r0, [pc, #460]	@ (8003ce0 <main+0x234>)
 8003b14:	f7fe f864 	bl	8001be0 <rgb_led_set_color>

#ifndef CALIBRATE
  servo_start(&tvc_x);
 8003b18:	4873      	ldr	r0, [pc, #460]	@ (8003ce8 <main+0x23c>)
 8003b1a:	f7fe f944 	bl	8001da6 <servo_start>
  servo_start(&tvc_y);
 8003b1e:	4873      	ldr	r0, [pc, #460]	@ (8003cec <main+0x240>)
 8003b20:	f7fe f941 	bl	8001da6 <servo_start>

  pyro_init(&motor);
 8003b24:	4872      	ldr	r0, [pc, #456]	@ (8003cf0 <main+0x244>)
 8003b26:	f7fe f8df 	bl	8001ce8 <pyro_init>
  pyro_init(&parachute);
 8003b2a:	4872      	ldr	r0, [pc, #456]	@ (8003cf4 <main+0x248>)
 8003b2c:	f7fe f8dc 	bl	8001ce8 <pyro_init>

  rgb_led_set_color(&status_led, COLOR_PURPLE);
 8003b30:	2300      	movs	r3, #0
 8003b32:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8003b36:	f362 0307 	bfi	r3, r2, #0, #8
 8003b3a:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8003b3e:	f362 4317 	bfi	r3, r2, #16, #8
 8003b42:	4619      	mov	r1, r3
 8003b44:	4866      	ldr	r0, [pc, #408]	@ (8003ce0 <main+0x234>)
 8003b46:	f7fe f84b 	bl	8001be0 <rgb_led_set_color>

  logger_flash_init();
 8003b4a:	f7ff fefd 	bl	8003948 <logger_flash_init>
  rgb_led_set_color(&status_led, COLOR_ORANGE);
 8003b4e:	2300      	movs	r3, #0
 8003b50:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8003b54:	f362 230f 	bfi	r3, r2, #8, #8
 8003b58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4860      	ldr	r0, [pc, #384]	@ (8003ce0 <main+0x234>)
 8003b60:	f7fe f83e 	bl	8001be0 <rgb_led_set_color>
#endif

  initialize_uart_dma();
 8003b64:	f001 fbe6 	bl	8005334 <initialize_uart_dma>
  rgb_led_set_color(&status_led, COLOR_YELLOW);
 8003b68:	2300      	movs	r3, #0
 8003b6a:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 8003b6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b72:	4619      	mov	r1, r3
 8003b74:	485a      	ldr	r0, [pc, #360]	@ (8003ce0 <main+0x234>)
 8003b76:	f7fe f833 	bl	8001be0 <rgb_led_set_color>

#ifndef CALIBRATE
  HAL_TIM_Base_Start_IT(&htim6);
 8003b7a:	485f      	ldr	r0, [pc, #380]	@ (8003cf8 <main+0x24c>)
 8003b7c:	f007 fe2a 	bl	800b7d4 <HAL_TIM_Base_Start_IT>
  initialize_orientation();
 8003b80:	f000 fd88 	bl	8004694 <initialize_orientation>
  rgb_led_set_color(&status_led, COLOR_GREEN);
 8003b84:	2300      	movs	r3, #0
 8003b86:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	4854      	ldr	r0, [pc, #336]	@ (8003ce0 <main+0x234>)
 8003b8e:	f7fe f827 	bl	8001be0 <rgb_led_set_color>
#endif
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (!flight_over)
 8003b92:	e09b      	b.n	8003ccc <main+0x220>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  flight_time = ((float)(HAL_GetTick() - launch_time)) / 1000.0f;
 8003b94:	f002 f896 	bl	8005cc4 <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	4b58      	ldr	r3, [pc, #352]	@ (8003cfc <main+0x250>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	ee07 3a90 	vmov	s15, r3
 8003ba4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ba8:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8003d00 <main+0x254>
 8003bac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003bb0:	4b54      	ldr	r3, [pc, #336]	@ (8003d04 <main+0x258>)
 8003bb2:	edc3 7a00 	vstr	s15, [r3]

	  if (battery_adc_is_ready()) {
 8003bb6:	f7ff fea3 	bl	8003900 <battery_adc_is_ready>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d008      	beq.n	8003bd2 <main+0x126>
		  battery_adc_set_not_ready();
 8003bc0:	f7ff feb6 	bl	8003930 <battery_adc_set_not_ready>
		  vbat = battery_calculate_voltage();
 8003bc4:	f7ff fe50 	bl	8003868 <battery_calculate_voltage>
 8003bc8:	eef0 7a40 	vmov.f32	s15, s0
 8003bcc:	4b4e      	ldr	r3, [pc, #312]	@ (8003d08 <main+0x25c>)
 8003bce:	edc3 7a00 	vstr	s15, [r3]
	  }

#ifndef CALIBRATE
	  pyro_update(&motor);
 8003bd2:	4847      	ldr	r0, [pc, #284]	@ (8003cf0 <main+0x244>)
 8003bd4:	f7fe f89e 	bl	8001d14 <pyro_update>
	  pyro_update(&parachute);
 8003bd8:	4846      	ldr	r0, [pc, #280]	@ (8003cf4 <main+0x248>)
 8003bda:	f7fe f89b 	bl	8001d14 <pyro_update>
#endif

	  if (uart_dma_is_data_ready()) {
 8003bde:	f001 fd1b 	bl	8005618 <uart_dma_is_data_ready>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d057      	beq.n	8003c98 <main+0x1ec>
		  uart_dma_reset_data_ready();
 8003be8:	f001 fd22 	bl	8005630 <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 8003bec:	f001 fd2c 	bl	8005648 <uart_dma_get_latest_packet>
 8003bf0:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	3302      	adds	r3, #2
 8003bf6:	4945      	ldr	r1, [pc, #276]	@ (8003d0c <main+0x260>)
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f001 fd85 	bl	8005708 <process_raw_sensor_data>

#ifndef CALIBRATE
		  // log new data
		  r_data.T_plus = flight_time;
 8003bfe:	4b41      	ldr	r3, [pc, #260]	@ (8003d04 <main+0x258>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a43      	ldr	r2, [pc, #268]	@ (8003d10 <main+0x264>)
 8003c04:	6013      	str	r3, [r2, #0]

		  r_data.acc.x = data.ax;
 8003c06:	4b41      	ldr	r3, [pc, #260]	@ (8003d0c <main+0x260>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	4a41      	ldr	r2, [pc, #260]	@ (8003d10 <main+0x264>)
 8003c0c:	6053      	str	r3, [r2, #4]
		  r_data.acc.y = data.ay;
 8003c0e:	4b3f      	ldr	r3, [pc, #252]	@ (8003d0c <main+0x260>)
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	4a3f      	ldr	r2, [pc, #252]	@ (8003d10 <main+0x264>)
 8003c14:	6093      	str	r3, [r2, #8]
		  r_data.acc.z = data.az;
 8003c16:	4b3d      	ldr	r3, [pc, #244]	@ (8003d0c <main+0x260>)
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	4a3d      	ldr	r2, [pc, #244]	@ (8003d10 <main+0x264>)
 8003c1c:	60d3      	str	r3, [r2, #12]

		  r_data.gyr.x = data.gx;
 8003c1e:	4b3b      	ldr	r3, [pc, #236]	@ (8003d0c <main+0x260>)
 8003c20:	695b      	ldr	r3, [r3, #20]
 8003c22:	4a3b      	ldr	r2, [pc, #236]	@ (8003d10 <main+0x264>)
 8003c24:	6113      	str	r3, [r2, #16]
		  r_data.gyr.y = data.gy;
 8003c26:	4b39      	ldr	r3, [pc, #228]	@ (8003d0c <main+0x260>)
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	4a39      	ldr	r2, [pc, #228]	@ (8003d10 <main+0x264>)
 8003c2c:	6153      	str	r3, [r2, #20]
		  r_data.gyr.z = data.gz;
 8003c2e:	4b37      	ldr	r3, [pc, #220]	@ (8003d0c <main+0x260>)
 8003c30:	69db      	ldr	r3, [r3, #28]
 8003c32:	4a37      	ldr	r2, [pc, #220]	@ (8003d10 <main+0x264>)
 8003c34:	6193      	str	r3, [r2, #24]

		  r_data.mag.x = data.mx;
 8003c36:	4b35      	ldr	r3, [pc, #212]	@ (8003d0c <main+0x260>)
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	4a35      	ldr	r2, [pc, #212]	@ (8003d10 <main+0x264>)
 8003c3c:	61d3      	str	r3, [r2, #28]
		  r_data.mag.y = data.my;
 8003c3e:	4b33      	ldr	r3, [pc, #204]	@ (8003d0c <main+0x260>)
 8003c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c42:	4a33      	ldr	r2, [pc, #204]	@ (8003d10 <main+0x264>)
 8003c44:	6213      	str	r3, [r2, #32]
		  r_data.mag.z = data.mz;
 8003c46:	4b31      	ldr	r3, [pc, #196]	@ (8003d0c <main+0x260>)
 8003c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4a:	4a31      	ldr	r2, [pc, #196]	@ (8003d10 <main+0x264>)
 8003c4c:	6253      	str	r3, [r2, #36]	@ 0x24

		  r_data.quat.w = orientation_quat[0];
 8003c4e:	4b31      	ldr	r3, [pc, #196]	@ (8003d14 <main+0x268>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a2f      	ldr	r2, [pc, #188]	@ (8003d10 <main+0x264>)
 8003c54:	6293      	str	r3, [r2, #40]	@ 0x28
		  r_data.quat.x = orientation_quat[1];
 8003c56:	4b2f      	ldr	r3, [pc, #188]	@ (8003d14 <main+0x268>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	4a2d      	ldr	r2, [pc, #180]	@ (8003d10 <main+0x264>)
 8003c5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
		  r_data.quat.y = orientation_quat[2];
 8003c5e:	4b2d      	ldr	r3, [pc, #180]	@ (8003d14 <main+0x268>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	4a2b      	ldr	r2, [pc, #172]	@ (8003d10 <main+0x264>)
 8003c64:	6313      	str	r3, [r2, #48]	@ 0x30
		  r_data.quat.z = orientation_quat[3];
 8003c66:	4b2b      	ldr	r3, [pc, #172]	@ (8003d14 <main+0x268>)
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	4a29      	ldr	r2, [pc, #164]	@ (8003d10 <main+0x264>)
 8003c6c:	6353      	str	r3, [r2, #52]	@ 0x34

		  r_data.tvc.x = tvc_x.angle;
 8003c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ce8 <main+0x23c>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a27      	ldr	r2, [pc, #156]	@ (8003d10 <main+0x264>)
 8003c74:	6393      	str	r3, [r2, #56]	@ 0x38
		  r_data.tvc.y = tvc_y.angle;
 8003c76:	4b1d      	ldr	r3, [pc, #116]	@ (8003cec <main+0x240>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a25      	ldr	r2, [pc, #148]	@ (8003d10 <main+0x264>)
 8003c7c:	63d3      	str	r3, [r2, #60]	@ 0x3c

		  r_data.pyro.motor = motor.state;
 8003c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8003cf0 <main+0x244>)
 8003c80:	7b9a      	ldrb	r2, [r3, #14]
 8003c82:	4b23      	ldr	r3, [pc, #140]	@ (8003d10 <main+0x264>)
 8003c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		  r_data.pyro.parachute = parachute.state;
 8003c88:	4b1a      	ldr	r3, [pc, #104]	@ (8003cf4 <main+0x248>)
 8003c8a:	7b9a      	ldrb	r2, [r3, #14]
 8003c8c:	4b20      	ldr	r3, [pc, #128]	@ (8003d10 <main+0x264>)
 8003c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

		  logger_flash_log_data(&r_data);
 8003c92:	481f      	ldr	r0, [pc, #124]	@ (8003d10 <main+0x264>)
 8003c94:	f7ff fe78 	bl	8003988 <logger_flash_log_data>
#endif

		  // control algorithms
	  }
#ifndef CALIBRATE
	  uint32_t now = HAL_GetTick();
 8003c98:	f002 f814 	bl	8005cc4 <HAL_GetTick>
 8003c9c:	6038      	str	r0, [r7, #0]
	  if ((now - last_send_time) >= send_interval) {
 8003c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003d18 <main+0x26c>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	683a      	ldr	r2, [r7, #0]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2232      	movs	r2, #50	@ 0x32
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d30f      	bcc.n	8003ccc <main+0x220>
		  memcpy(&quat_buffer,  orientation_quat, 4 * sizeof(float));
 8003cac:	4a1b      	ldr	r2, [pc, #108]	@ (8003d1c <main+0x270>)
 8003cae:	4b19      	ldr	r3, [pc, #100]	@ (8003d14 <main+0x268>)
 8003cb0:	4614      	mov	r4, r2
 8003cb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003cb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 8003cb8:	2110      	movs	r1, #16
 8003cba:	4818      	ldr	r0, [pc, #96]	@ (8003d1c <main+0x270>)
 8003cbc:	f00d fc72 	bl	80115a4 <CDC_Transmit_FS>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d102      	bne.n	8003ccc <main+0x220>
			  last_send_time = now;
 8003cc6:	4a14      	ldr	r2, [pc, #80]	@ (8003d18 <main+0x26c>)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	6013      	str	r3, [r2, #0]
  while (!flight_over)
 8003ccc:	4b14      	ldr	r3, [pc, #80]	@ (8003d20 <main+0x274>)
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f43f af5f 	beq.w	8003b94 <main+0xe8>
 8003cd6:	2300      	movs	r3, #0
//	  HAL_Delay(500);
//	  rgb_led_set_color(&status_led, COLOR_OFF);
//	  HAL_Delay(500);
//  }
  /* USER CODE END 3 */
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd90      	pop	{r4, r7, pc}
 8003ce0:	20000010 	.word	0x20000010
 8003ce4:	200000b4 	.word	0x200000b4
 8003ce8:	20000034 	.word	0x20000034
 8003cec:	2000005c 	.word	0x2000005c
 8003cf0:	20000084 	.word	0x20000084
 8003cf4:	2000009c 	.word	0x2000009c
 8003cf8:	200006fc 	.word	0x200006fc
 8003cfc:	20000878 	.word	0x20000878
 8003d00:	447a0000 	.word	0x447a0000
 8003d04:	2000087c 	.word	0x2000087c
 8003d08:	200008e8 	.word	0x200008e8
 8003d0c:	20000894 	.word	0x20000894
 8003d10:	20000834 	.word	0x20000834
 8003d14:	200008c8 	.word	0x200008c8
 8003d18:	20000890 	.word	0x20000890
 8003d1c:	20000880 	.word	0x20000880
 8003d20:	200008e4 	.word	0x200008e4

08003d24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b094      	sub	sp, #80	@ 0x50
 8003d28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d2a:	f107 0320 	add.w	r3, r7, #32
 8003d2e:	2230      	movs	r2, #48	@ 0x30
 8003d30:	2100      	movs	r1, #0
 8003d32:	4618      	mov	r0, r3
 8003d34:	f00e fecd 	bl	8012ad2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d38:	f107 030c 	add.w	r3, r7, #12
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	601a      	str	r2, [r3, #0]
 8003d40:	605a      	str	r2, [r3, #4]
 8003d42:	609a      	str	r2, [r3, #8]
 8003d44:	60da      	str	r2, [r3, #12]
 8003d46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d48:	2300      	movs	r3, #0
 8003d4a:	60bb      	str	r3, [r7, #8]
 8003d4c:	4b28      	ldr	r3, [pc, #160]	@ (8003df0 <SystemClock_Config+0xcc>)
 8003d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d50:	4a27      	ldr	r2, [pc, #156]	@ (8003df0 <SystemClock_Config+0xcc>)
 8003d52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d56:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d58:	4b25      	ldr	r3, [pc, #148]	@ (8003df0 <SystemClock_Config+0xcc>)
 8003d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d60:	60bb      	str	r3, [r7, #8]
 8003d62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d64:	2300      	movs	r3, #0
 8003d66:	607b      	str	r3, [r7, #4]
 8003d68:	4b22      	ldr	r3, [pc, #136]	@ (8003df4 <SystemClock_Config+0xd0>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a21      	ldr	r2, [pc, #132]	@ (8003df4 <SystemClock_Config+0xd0>)
 8003d6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d72:	6013      	str	r3, [r2, #0]
 8003d74:	4b1f      	ldr	r3, [pc, #124]	@ (8003df4 <SystemClock_Config+0xd0>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d7c:	607b      	str	r3, [r7, #4]
 8003d7e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003d80:	2301      	movs	r3, #1
 8003d82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003d84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d88:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003d8e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8003d94:	2306      	movs	r3, #6
 8003d96:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003d98:	23a8      	movs	r3, #168	@ 0xa8
 8003d9a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003da0:	2307      	movs	r3, #7
 8003da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003da4:	f107 0320 	add.w	r3, r7, #32
 8003da8:	4618      	mov	r0, r3
 8003daa:	f006 fa99 	bl	800a2e0 <HAL_RCC_OscConfig>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003db4:	f000 fc68 	bl	8004688 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003db8:	230f      	movs	r3, #15
 8003dba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003dc4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003dc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003dca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003dce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003dd0:	f107 030c 	add.w	r3, r7, #12
 8003dd4:	2105      	movs	r1, #5
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f006 fcfa 	bl	800a7d0 <HAL_RCC_ClockConfig>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003de2:	f000 fc51 	bl	8004688 <Error_Handler>
  }
}
 8003de6:	bf00      	nop
 8003de8:	3750      	adds	r7, #80	@ 0x50
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	40023800 	.word	0x40023800
 8003df4:	40007000 	.word	0x40007000

08003df8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003dfe:	463b      	mov	r3, r7
 8003e00:	2200      	movs	r2, #0
 8003e02:	601a      	str	r2, [r3, #0]
 8003e04:	605a      	str	r2, [r3, #4]
 8003e06:	609a      	str	r2, [r3, #8]
 8003e08:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003e0a:	4b28      	ldr	r3, [pc, #160]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e0c:	4a28      	ldr	r2, [pc, #160]	@ (8003eb0 <MX_ADC1_Init+0xb8>)
 8003e0e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003e10:	4b26      	ldr	r3, [pc, #152]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e12:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003e16:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003e18:	4b24      	ldr	r3, [pc, #144]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003e1e:	4b23      	ldr	r3, [pc, #140]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e20:	2201      	movs	r2, #1
 8003e22:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003e24:	4b21      	ldr	r3, [pc, #132]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e26:	2201      	movs	r2, #1
 8003e28:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003e2a:	4b20      	ldr	r3, [pc, #128]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003e32:	4b1e      	ldr	r3, [pc, #120]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003e38:	4b1c      	ldr	r3, [pc, #112]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e3a:	4a1e      	ldr	r2, [pc, #120]	@ (8003eb4 <MX_ADC1_Init+0xbc>)
 8003e3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8003e44:	4b19      	ldr	r3, [pc, #100]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e46:	2202      	movs	r2, #2
 8003e48:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003e4a:	4b18      	ldr	r3, [pc, #96]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003e52:	4b16      	ldr	r3, [pc, #88]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e54:	2201      	movs	r2, #1
 8003e56:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003e58:	4814      	ldr	r0, [pc, #80]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e5a:	f001 ff63 	bl	8005d24 <HAL_ADC_Init>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d001      	beq.n	8003e68 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003e64:	f000 fc10 	bl	8004688 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003e70:	2307      	movs	r3, #7
 8003e72:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e74:	463b      	mov	r3, r7
 8003e76:	4619      	mov	r1, r3
 8003e78:	480c      	ldr	r0, [pc, #48]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e7a:	f002 f8bb 	bl	8005ff4 <HAL_ADC_ConfigChannel>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003e84:	f000 fc00 	bl	8004688 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8003e88:	2311      	movs	r3, #17
 8003e8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003e8c:	2302      	movs	r3, #2
 8003e8e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e90:	463b      	mov	r3, r7
 8003e92:	4619      	mov	r1, r3
 8003e94:	4805      	ldr	r0, [pc, #20]	@ (8003eac <MX_ADC1_Init+0xb4>)
 8003e96:	f002 f8ad 	bl	8005ff4 <HAL_ADC_ConfigChannel>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d001      	beq.n	8003ea4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8003ea0:	f000 fbf2 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003ea4:	bf00      	nop
 8003ea6:	3710      	adds	r7, #16
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	2000040c 	.word	0x2000040c
 8003eb0:	40012000 	.word	0x40012000
 8003eb4:	0f000001 	.word	0x0f000001

08003eb8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8003ebc:	4b06      	ldr	r3, [pc, #24]	@ (8003ed8 <MX_CRC_Init+0x20>)
 8003ebe:	4a07      	ldr	r2, [pc, #28]	@ (8003edc <MX_CRC_Init+0x24>)
 8003ec0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8003ec2:	4805      	ldr	r0, [pc, #20]	@ (8003ed8 <MX_CRC_Init+0x20>)
 8003ec4:	f002 fc47 	bl	8006756 <HAL_CRC_Init>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d001      	beq.n	8003ed2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8003ece:	f000 fbdb 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8003ed2:	bf00      	nop
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	200004b4 	.word	0x200004b4
 8003edc:	40023000 	.word	0x40023000

08003ee0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003ee4:	4b12      	ldr	r3, [pc, #72]	@ (8003f30 <MX_I2C1_Init+0x50>)
 8003ee6:	4a13      	ldr	r2, [pc, #76]	@ (8003f34 <MX_I2C1_Init+0x54>)
 8003ee8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003eea:	4b11      	ldr	r3, [pc, #68]	@ (8003f30 <MX_I2C1_Init+0x50>)
 8003eec:	4a12      	ldr	r2, [pc, #72]	@ (8003f38 <MX_I2C1_Init+0x58>)
 8003eee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8003f30 <MX_I2C1_Init+0x50>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 8003ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8003f30 <MX_I2C1_Init+0x50>)
 8003ef8:	2240      	movs	r2, #64	@ 0x40
 8003efa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003efc:	4b0c      	ldr	r3, [pc, #48]	@ (8003f30 <MX_I2C1_Init+0x50>)
 8003efe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003f02:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003f04:	4b0a      	ldr	r3, [pc, #40]	@ (8003f30 <MX_I2C1_Init+0x50>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003f0a:	4b09      	ldr	r3, [pc, #36]	@ (8003f30 <MX_I2C1_Init+0x50>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f10:	4b07      	ldr	r3, [pc, #28]	@ (8003f30 <MX_I2C1_Init+0x50>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f16:	4b06      	ldr	r3, [pc, #24]	@ (8003f30 <MX_I2C1_Init+0x50>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f1c:	4804      	ldr	r0, [pc, #16]	@ (8003f30 <MX_I2C1_Init+0x50>)
 8003f1e:	f003 fa53 	bl	80073c8 <HAL_I2C_Init>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d001      	beq.n	8003f2c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003f28:	f000 fbae 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003f2c:	bf00      	nop
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	200004bc 	.word	0x200004bc
 8003f34:	40005400 	.word	0x40005400
 8003f38:	000186a0 	.word	0x000186a0

08003f3c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003f40:	4b12      	ldr	r3, [pc, #72]	@ (8003f8c <MX_I2C2_Init+0x50>)
 8003f42:	4a13      	ldr	r2, [pc, #76]	@ (8003f90 <MX_I2C2_Init+0x54>)
 8003f44:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8003f46:	4b11      	ldr	r3, [pc, #68]	@ (8003f8c <MX_I2C2_Init+0x50>)
 8003f48:	4a12      	ldr	r2, [pc, #72]	@ (8003f94 <MX_I2C2_Init+0x58>)
 8003f4a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8003f8c <MX_I2C2_Init+0x50>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003f52:	4b0e      	ldr	r3, [pc, #56]	@ (8003f8c <MX_I2C2_Init+0x50>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003f58:	4b0c      	ldr	r3, [pc, #48]	@ (8003f8c <MX_I2C2_Init+0x50>)
 8003f5a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003f5e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003f60:	4b0a      	ldr	r3, [pc, #40]	@ (8003f8c <MX_I2C2_Init+0x50>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003f66:	4b09      	ldr	r3, [pc, #36]	@ (8003f8c <MX_I2C2_Init+0x50>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f6c:	4b07      	ldr	r3, [pc, #28]	@ (8003f8c <MX_I2C2_Init+0x50>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f72:	4b06      	ldr	r3, [pc, #24]	@ (8003f8c <MX_I2C2_Init+0x50>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003f78:	4804      	ldr	r0, [pc, #16]	@ (8003f8c <MX_I2C2_Init+0x50>)
 8003f7a:	f003 fa25 	bl	80073c8 <HAL_I2C_Init>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d001      	beq.n	8003f88 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003f84:	f000 fb80 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003f88:	bf00      	nop
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	20000510 	.word	0x20000510
 8003f90:	40005800 	.word	0x40005800
 8003f94:	000186a0 	.word	0x000186a0

08003f98 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003f9c:	4b17      	ldr	r3, [pc, #92]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003f9e:	4a18      	ldr	r2, [pc, #96]	@ (8004000 <MX_SPI1_Init+0x68>)
 8003fa0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003fa2:	4b16      	ldr	r3, [pc, #88]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fa4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003fa8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003faa:	4b14      	ldr	r3, [pc, #80]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003fb0:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fb6:	4b11      	ldr	r3, [pc, #68]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fc8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003fca:	4b0c      	ldr	r3, [pc, #48]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003fd6:	4b09      	ldr	r3, [pc, #36]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fdc:	4b07      	ldr	r3, [pc, #28]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003fe2:	4b06      	ldr	r3, [pc, #24]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fe4:	220a      	movs	r2, #10
 8003fe6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003fe8:	4804      	ldr	r0, [pc, #16]	@ (8003ffc <MX_SPI1_Init+0x64>)
 8003fea:	f006 fdd1 	bl	800ab90 <HAL_SPI_Init>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003ff4:	f000 fb48 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003ff8:	bf00      	nop
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	20000564 	.word	0x20000564
 8004000:	40013000 	.word	0x40013000

08004004 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004008:	4b17      	ldr	r3, [pc, #92]	@ (8004068 <MX_SPI2_Init+0x64>)
 800400a:	4a18      	ldr	r2, [pc, #96]	@ (800406c <MX_SPI2_Init+0x68>)
 800400c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800400e:	4b16      	ldr	r3, [pc, #88]	@ (8004068 <MX_SPI2_Init+0x64>)
 8004010:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004014:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004016:	4b14      	ldr	r3, [pc, #80]	@ (8004068 <MX_SPI2_Init+0x64>)
 8004018:	2200      	movs	r2, #0
 800401a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800401c:	4b12      	ldr	r3, [pc, #72]	@ (8004068 <MX_SPI2_Init+0x64>)
 800401e:	2200      	movs	r2, #0
 8004020:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004022:	4b11      	ldr	r3, [pc, #68]	@ (8004068 <MX_SPI2_Init+0x64>)
 8004024:	2200      	movs	r2, #0
 8004026:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004028:	4b0f      	ldr	r3, [pc, #60]	@ (8004068 <MX_SPI2_Init+0x64>)
 800402a:	2200      	movs	r2, #0
 800402c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800402e:	4b0e      	ldr	r3, [pc, #56]	@ (8004068 <MX_SPI2_Init+0x64>)
 8004030:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004034:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004036:	4b0c      	ldr	r3, [pc, #48]	@ (8004068 <MX_SPI2_Init+0x64>)
 8004038:	2200      	movs	r2, #0
 800403a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800403c:	4b0a      	ldr	r3, [pc, #40]	@ (8004068 <MX_SPI2_Init+0x64>)
 800403e:	2200      	movs	r2, #0
 8004040:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004042:	4b09      	ldr	r3, [pc, #36]	@ (8004068 <MX_SPI2_Init+0x64>)
 8004044:	2200      	movs	r2, #0
 8004046:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004048:	4b07      	ldr	r3, [pc, #28]	@ (8004068 <MX_SPI2_Init+0x64>)
 800404a:	2200      	movs	r2, #0
 800404c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800404e:	4b06      	ldr	r3, [pc, #24]	@ (8004068 <MX_SPI2_Init+0x64>)
 8004050:	220a      	movs	r2, #10
 8004052:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004054:	4804      	ldr	r0, [pc, #16]	@ (8004068 <MX_SPI2_Init+0x64>)
 8004056:	f006 fd9b 	bl	800ab90 <HAL_SPI_Init>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d001      	beq.n	8004064 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004060:	f000 fb12 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004064:	bf00      	nop
 8004066:	bd80      	pop	{r7, pc}
 8004068:	200005bc 	.word	0x200005bc
 800406c:	40003800 	.word	0x40003800

08004070 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8004074:	4b17      	ldr	r3, [pc, #92]	@ (80040d4 <MX_SPI3_Init+0x64>)
 8004076:	4a18      	ldr	r2, [pc, #96]	@ (80040d8 <MX_SPI3_Init+0x68>)
 8004078:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800407a:	4b16      	ldr	r3, [pc, #88]	@ (80040d4 <MX_SPI3_Init+0x64>)
 800407c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004080:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004082:	4b14      	ldr	r3, [pc, #80]	@ (80040d4 <MX_SPI3_Init+0x64>)
 8004084:	2200      	movs	r2, #0
 8004086:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004088:	4b12      	ldr	r3, [pc, #72]	@ (80040d4 <MX_SPI3_Init+0x64>)
 800408a:	2200      	movs	r2, #0
 800408c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800408e:	4b11      	ldr	r3, [pc, #68]	@ (80040d4 <MX_SPI3_Init+0x64>)
 8004090:	2200      	movs	r2, #0
 8004092:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004094:	4b0f      	ldr	r3, [pc, #60]	@ (80040d4 <MX_SPI3_Init+0x64>)
 8004096:	2200      	movs	r2, #0
 8004098:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800409a:	4b0e      	ldr	r3, [pc, #56]	@ (80040d4 <MX_SPI3_Init+0x64>)
 800409c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040a0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040a2:	4b0c      	ldr	r3, [pc, #48]	@ (80040d4 <MX_SPI3_Init+0x64>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80040a8:	4b0a      	ldr	r3, [pc, #40]	@ (80040d4 <MX_SPI3_Init+0x64>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80040ae:	4b09      	ldr	r3, [pc, #36]	@ (80040d4 <MX_SPI3_Init+0x64>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040b4:	4b07      	ldr	r3, [pc, #28]	@ (80040d4 <MX_SPI3_Init+0x64>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80040ba:	4b06      	ldr	r3, [pc, #24]	@ (80040d4 <MX_SPI3_Init+0x64>)
 80040bc:	220a      	movs	r2, #10
 80040be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80040c0:	4804      	ldr	r0, [pc, #16]	@ (80040d4 <MX_SPI3_Init+0x64>)
 80040c2:	f006 fd65 	bl	800ab90 <HAL_SPI_Init>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d001      	beq.n	80040d0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80040cc:	f000 fadc 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80040d0:	bf00      	nop
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	20000614 	.word	0x20000614
 80040d8:	40003c00 	.word	0x40003c00

080040dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b096      	sub	sp, #88	@ 0x58
 80040e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80040e2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80040e6:	2200      	movs	r2, #0
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	605a      	str	r2, [r3, #4]
 80040ec:	609a      	str	r2, [r3, #8]
 80040ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040f0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]
 80040f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80040fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040fe:	2200      	movs	r2, #0
 8004100:	601a      	str	r2, [r3, #0]
 8004102:	605a      	str	r2, [r3, #4]
 8004104:	609a      	str	r2, [r3, #8]
 8004106:	60da      	str	r2, [r3, #12]
 8004108:	611a      	str	r2, [r3, #16]
 800410a:	615a      	str	r2, [r3, #20]
 800410c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800410e:	1d3b      	adds	r3, r7, #4
 8004110:	2220      	movs	r2, #32
 8004112:	2100      	movs	r1, #0
 8004114:	4618      	mov	r0, r3
 8004116:	f00e fcdc 	bl	8012ad2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800411a:	4b44      	ldr	r3, [pc, #272]	@ (800422c <MX_TIM1_Init+0x150>)
 800411c:	4a44      	ldr	r2, [pc, #272]	@ (8004230 <MX_TIM1_Init+0x154>)
 800411e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8004120:	4b42      	ldr	r3, [pc, #264]	@ (800422c <MX_TIM1_Init+0x150>)
 8004122:	22a7      	movs	r2, #167	@ 0xa7
 8004124:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004126:	4b41      	ldr	r3, [pc, #260]	@ (800422c <MX_TIM1_Init+0x150>)
 8004128:	2200      	movs	r2, #0
 800412a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 800412c:	4b3f      	ldr	r3, [pc, #252]	@ (800422c <MX_TIM1_Init+0x150>)
 800412e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8004132:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004134:	4b3d      	ldr	r3, [pc, #244]	@ (800422c <MX_TIM1_Init+0x150>)
 8004136:	2200      	movs	r2, #0
 8004138:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800413a:	4b3c      	ldr	r3, [pc, #240]	@ (800422c <MX_TIM1_Init+0x150>)
 800413c:	2200      	movs	r2, #0
 800413e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004140:	4b3a      	ldr	r3, [pc, #232]	@ (800422c <MX_TIM1_Init+0x150>)
 8004142:	2200      	movs	r2, #0
 8004144:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004146:	4839      	ldr	r0, [pc, #228]	@ (800422c <MX_TIM1_Init+0x150>)
 8004148:	f007 faf4 	bl	800b734 <HAL_TIM_Base_Init>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004152:	f000 fa99 	bl	8004688 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004156:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800415a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800415c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004160:	4619      	mov	r1, r3
 8004162:	4832      	ldr	r0, [pc, #200]	@ (800422c <MX_TIM1_Init+0x150>)
 8004164:	f007 fe7a 	bl	800be5c <HAL_TIM_ConfigClockSource>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800416e:	f000 fa8b 	bl	8004688 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004172:	482e      	ldr	r0, [pc, #184]	@ (800422c <MX_TIM1_Init+0x150>)
 8004174:	f007 fb9e 	bl	800b8b4 <HAL_TIM_PWM_Init>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d001      	beq.n	8004182 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800417e:	f000 fa83 	bl	8004688 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004182:	2300      	movs	r3, #0
 8004184:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004186:	2300      	movs	r3, #0
 8004188:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800418a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800418e:	4619      	mov	r1, r3
 8004190:	4826      	ldr	r0, [pc, #152]	@ (800422c <MX_TIM1_Init+0x150>)
 8004192:	f008 fa6f 	bl	800c674 <HAL_TIMEx_MasterConfigSynchronization>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d001      	beq.n	80041a0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800419c:	f000 fa74 	bl	8004688 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041a0:	2360      	movs	r3, #96	@ 0x60
 80041a2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80041a4:	2300      	movs	r3, #0
 80041a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80041a8:	2300      	movs	r3, #0
 80041aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80041ac:	2300      	movs	r3, #0
 80041ae:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80041b0:	2300      	movs	r3, #0
 80041b2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80041b4:	2300      	movs	r3, #0
 80041b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80041b8:	2300      	movs	r3, #0
 80041ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041c0:	2200      	movs	r2, #0
 80041c2:	4619      	mov	r1, r3
 80041c4:	4819      	ldr	r0, [pc, #100]	@ (800422c <MX_TIM1_Init+0x150>)
 80041c6:	f007 fd87 	bl	800bcd8 <HAL_TIM_PWM_ConfigChannel>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d001      	beq.n	80041d4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80041d0:	f000 fa5a 	bl	8004688 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80041d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041d8:	2208      	movs	r2, #8
 80041da:	4619      	mov	r1, r3
 80041dc:	4813      	ldr	r0, [pc, #76]	@ (800422c <MX_TIM1_Init+0x150>)
 80041de:	f007 fd7b 	bl	800bcd8 <HAL_TIM_PWM_ConfigChannel>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d001      	beq.n	80041ec <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80041e8:	f000 fa4e 	bl	8004688 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80041ec:	2300      	movs	r3, #0
 80041ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80041f0:	2300      	movs	r3, #0
 80041f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80041f4:	2300      	movs	r3, #0
 80041f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80041fc:	2300      	movs	r3, #0
 80041fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004200:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004204:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004206:	2300      	movs	r3, #0
 8004208:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800420a:	1d3b      	adds	r3, r7, #4
 800420c:	4619      	mov	r1, r3
 800420e:	4807      	ldr	r0, [pc, #28]	@ (800422c <MX_TIM1_Init+0x150>)
 8004210:	f008 faac 	bl	800c76c <HAL_TIMEx_ConfigBreakDeadTime>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d001      	beq.n	800421e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800421a:	f000 fa35 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800421e:	4803      	ldr	r0, [pc, #12]	@ (800422c <MX_TIM1_Init+0x150>)
 8004220:	f000 fe3e 	bl	8004ea0 <HAL_TIM_MspPostInit>

}
 8004224:	bf00      	nop
 8004226:	3758      	adds	r7, #88	@ 0x58
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	2000066c 	.word	0x2000066c
 8004230:	40010000 	.word	0x40010000

08004234 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b08e      	sub	sp, #56	@ 0x38
 8004238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800423a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800423e:	2200      	movs	r2, #0
 8004240:	601a      	str	r2, [r3, #0]
 8004242:	605a      	str	r2, [r3, #4]
 8004244:	609a      	str	r2, [r3, #8]
 8004246:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004248:	f107 0320 	add.w	r3, r7, #32
 800424c:	2200      	movs	r2, #0
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004252:	1d3b      	adds	r3, r7, #4
 8004254:	2200      	movs	r2, #0
 8004256:	601a      	str	r2, [r3, #0]
 8004258:	605a      	str	r2, [r3, #4]
 800425a:	609a      	str	r2, [r3, #8]
 800425c:	60da      	str	r2, [r3, #12]
 800425e:	611a      	str	r2, [r3, #16]
 8004260:	615a      	str	r2, [r3, #20]
 8004262:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004264:	4b3d      	ldr	r3, [pc, #244]	@ (800435c <MX_TIM2_Init+0x128>)
 8004266:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800426a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1344-1;
 800426c:	4b3b      	ldr	r3, [pc, #236]	@ (800435c <MX_TIM2_Init+0x128>)
 800426e:	f240 523f 	movw	r2, #1343	@ 0x53f
 8004272:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004274:	4b39      	ldr	r3, [pc, #228]	@ (800435c <MX_TIM2_Init+0x128>)
 8004276:	2200      	movs	r2, #0
 8004278:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 800427a:	4b38      	ldr	r3, [pc, #224]	@ (800435c <MX_TIM2_Init+0x128>)
 800427c:	22ff      	movs	r2, #255	@ 0xff
 800427e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004280:	4b36      	ldr	r3, [pc, #216]	@ (800435c <MX_TIM2_Init+0x128>)
 8004282:	2200      	movs	r2, #0
 8004284:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004286:	4b35      	ldr	r3, [pc, #212]	@ (800435c <MX_TIM2_Init+0x128>)
 8004288:	2280      	movs	r2, #128	@ 0x80
 800428a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800428c:	4833      	ldr	r0, [pc, #204]	@ (800435c <MX_TIM2_Init+0x128>)
 800428e:	f007 fa51 	bl	800b734 <HAL_TIM_Base_Init>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d001      	beq.n	800429c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004298:	f000 f9f6 	bl	8004688 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800429c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80042a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80042a6:	4619      	mov	r1, r3
 80042a8:	482c      	ldr	r0, [pc, #176]	@ (800435c <MX_TIM2_Init+0x128>)
 80042aa:	f007 fdd7 	bl	800be5c <HAL_TIM_ConfigClockSource>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d001      	beq.n	80042b8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80042b4:	f000 f9e8 	bl	8004688 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80042b8:	4828      	ldr	r0, [pc, #160]	@ (800435c <MX_TIM2_Init+0x128>)
 80042ba:	f007 fafb 	bl	800b8b4 <HAL_TIM_PWM_Init>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80042c4:	f000 f9e0 	bl	8004688 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042c8:	2300      	movs	r3, #0
 80042ca:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042cc:	2300      	movs	r3, #0
 80042ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80042d0:	f107 0320 	add.w	r3, r7, #32
 80042d4:	4619      	mov	r1, r3
 80042d6:	4821      	ldr	r0, [pc, #132]	@ (800435c <MX_TIM2_Init+0x128>)
 80042d8:	f008 f9cc 	bl	800c674 <HAL_TIMEx_MasterConfigSynchronization>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d001      	beq.n	80042e6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80042e2:	f000 f9d1 	bl	8004688 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80042e6:	2360      	movs	r3, #96	@ 0x60
 80042e8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80042ea:	2300      	movs	r3, #0
 80042ec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042ee:	2300      	movs	r3, #0
 80042f0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042f2:	2300      	movs	r3, #0
 80042f4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80042f6:	1d3b      	adds	r3, r7, #4
 80042f8:	2200      	movs	r2, #0
 80042fa:	4619      	mov	r1, r3
 80042fc:	4817      	ldr	r0, [pc, #92]	@ (800435c <MX_TIM2_Init+0x128>)
 80042fe:	f007 fceb 	bl	800bcd8 <HAL_TIM_PWM_ConfigChannel>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d001      	beq.n	800430c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8004308:	f000 f9be 	bl	8004688 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800430c:	1d3b      	adds	r3, r7, #4
 800430e:	2204      	movs	r2, #4
 8004310:	4619      	mov	r1, r3
 8004312:	4812      	ldr	r0, [pc, #72]	@ (800435c <MX_TIM2_Init+0x128>)
 8004314:	f007 fce0 	bl	800bcd8 <HAL_TIM_PWM_ConfigChannel>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800431e:	f000 f9b3 	bl	8004688 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004322:	1d3b      	adds	r3, r7, #4
 8004324:	2208      	movs	r2, #8
 8004326:	4619      	mov	r1, r3
 8004328:	480c      	ldr	r0, [pc, #48]	@ (800435c <MX_TIM2_Init+0x128>)
 800432a:	f007 fcd5 	bl	800bcd8 <HAL_TIM_PWM_ConfigChannel>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d001      	beq.n	8004338 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8004334:	f000 f9a8 	bl	8004688 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004338:	1d3b      	adds	r3, r7, #4
 800433a:	220c      	movs	r2, #12
 800433c:	4619      	mov	r1, r3
 800433e:	4807      	ldr	r0, [pc, #28]	@ (800435c <MX_TIM2_Init+0x128>)
 8004340:	f007 fcca 	bl	800bcd8 <HAL_TIM_PWM_ConfigChannel>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d001      	beq.n	800434e <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 800434a:	f000 f99d 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800434e:	4803      	ldr	r0, [pc, #12]	@ (800435c <MX_TIM2_Init+0x128>)
 8004350:	f000 fda6 	bl	8004ea0 <HAL_TIM_MspPostInit>

}
 8004354:	bf00      	nop
 8004356:	3738      	adds	r7, #56	@ 0x38
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	200006b4 	.word	0x200006b4

08004360 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004366:	463b      	mov	r3, r7
 8004368:	2200      	movs	r2, #0
 800436a:	601a      	str	r2, [r3, #0]
 800436c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800436e:	4b15      	ldr	r3, [pc, #84]	@ (80043c4 <MX_TIM6_Init+0x64>)
 8004370:	4a15      	ldr	r2, [pc, #84]	@ (80043c8 <MX_TIM6_Init+0x68>)
 8004372:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8004374:	4b13      	ldr	r3, [pc, #76]	@ (80043c4 <MX_TIM6_Init+0x64>)
 8004376:	2253      	movs	r2, #83	@ 0x53
 8004378:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800437a:	4b12      	ldr	r3, [pc, #72]	@ (80043c4 <MX_TIM6_Init+0x64>)
 800437c:	2200      	movs	r2, #0
 800437e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8004380:	4b10      	ldr	r3, [pc, #64]	@ (80043c4 <MX_TIM6_Init+0x64>)
 8004382:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004386:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004388:	4b0e      	ldr	r3, [pc, #56]	@ (80043c4 <MX_TIM6_Init+0x64>)
 800438a:	2200      	movs	r2, #0
 800438c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800438e:	480d      	ldr	r0, [pc, #52]	@ (80043c4 <MX_TIM6_Init+0x64>)
 8004390:	f007 f9d0 	bl	800b734 <HAL_TIM_Base_Init>
 8004394:	4603      	mov	r3, r0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d001      	beq.n	800439e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800439a:	f000 f975 	bl	8004688 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800439e:	2300      	movs	r3, #0
 80043a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043a2:	2300      	movs	r3, #0
 80043a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80043a6:	463b      	mov	r3, r7
 80043a8:	4619      	mov	r1, r3
 80043aa:	4806      	ldr	r0, [pc, #24]	@ (80043c4 <MX_TIM6_Init+0x64>)
 80043ac:	f008 f962 	bl	800c674 <HAL_TIMEx_MasterConfigSynchronization>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d001      	beq.n	80043ba <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80043b6:	f000 f967 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80043ba:	bf00      	nop
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	200006fc 	.word	0x200006fc
 80043c8:	40001000 	.word	0x40001000

080043cc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043d2:	463b      	mov	r3, r7
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]
 80043d8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80043da:	4b15      	ldr	r3, [pc, #84]	@ (8004430 <MX_TIM7_Init+0x64>)
 80043dc:	4a15      	ldr	r2, [pc, #84]	@ (8004434 <MX_TIM7_Init+0x68>)
 80043de:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 80043e0:	4b13      	ldr	r3, [pc, #76]	@ (8004430 <MX_TIM7_Init+0x64>)
 80043e2:	2253      	movs	r2, #83	@ 0x53
 80043e4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043e6:	4b12      	ldr	r3, [pc, #72]	@ (8004430 <MX_TIM7_Init+0x64>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000-1;
 80043ec:	4b10      	ldr	r3, [pc, #64]	@ (8004430 <MX_TIM7_Init+0x64>)
 80043ee:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80043f2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004430 <MX_TIM7_Init+0x64>)
 80043f6:	2200      	movs	r2, #0
 80043f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80043fa:	480d      	ldr	r0, [pc, #52]	@ (8004430 <MX_TIM7_Init+0x64>)
 80043fc:	f007 f99a 	bl	800b734 <HAL_TIM_Base_Init>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8004406:	f000 f93f 	bl	8004688 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800440a:	2300      	movs	r3, #0
 800440c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800440e:	2300      	movs	r3, #0
 8004410:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004412:	463b      	mov	r3, r7
 8004414:	4619      	mov	r1, r3
 8004416:	4806      	ldr	r0, [pc, #24]	@ (8004430 <MX_TIM7_Init+0x64>)
 8004418:	f008 f92c 	bl	800c674 <HAL_TIMEx_MasterConfigSynchronization>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8004422:	f000 f931 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004426:	bf00      	nop
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	20000744 	.word	0x20000744
 8004434:	40001400 	.word	0x40001400

08004438 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800443c:	4b11      	ldr	r3, [pc, #68]	@ (8004484 <MX_USART1_UART_Init+0x4c>)
 800443e:	4a12      	ldr	r2, [pc, #72]	@ (8004488 <MX_USART1_UART_Init+0x50>)
 8004440:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004442:	4b10      	ldr	r3, [pc, #64]	@ (8004484 <MX_USART1_UART_Init+0x4c>)
 8004444:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004448:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800444a:	4b0e      	ldr	r3, [pc, #56]	@ (8004484 <MX_USART1_UART_Init+0x4c>)
 800444c:	2200      	movs	r2, #0
 800444e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004450:	4b0c      	ldr	r3, [pc, #48]	@ (8004484 <MX_USART1_UART_Init+0x4c>)
 8004452:	2200      	movs	r2, #0
 8004454:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004456:	4b0b      	ldr	r3, [pc, #44]	@ (8004484 <MX_USART1_UART_Init+0x4c>)
 8004458:	2200      	movs	r2, #0
 800445a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800445c:	4b09      	ldr	r3, [pc, #36]	@ (8004484 <MX_USART1_UART_Init+0x4c>)
 800445e:	220c      	movs	r2, #12
 8004460:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004462:	4b08      	ldr	r3, [pc, #32]	@ (8004484 <MX_USART1_UART_Init+0x4c>)
 8004464:	2200      	movs	r2, #0
 8004466:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004468:	4b06      	ldr	r3, [pc, #24]	@ (8004484 <MX_USART1_UART_Init+0x4c>)
 800446a:	2200      	movs	r2, #0
 800446c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800446e:	4805      	ldr	r0, [pc, #20]	@ (8004484 <MX_USART1_UART_Init+0x4c>)
 8004470:	f008 f9e2 	bl	800c838 <HAL_UART_Init>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800447a:	f000 f905 	bl	8004688 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800447e:	bf00      	nop
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	2000078c 	.word	0x2000078c
 8004488:	40011000 	.word	0x40011000

0800448c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004492:	2300      	movs	r3, #0
 8004494:	607b      	str	r3, [r7, #4]
 8004496:	4b10      	ldr	r3, [pc, #64]	@ (80044d8 <MX_DMA_Init+0x4c>)
 8004498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800449a:	4a0f      	ldr	r2, [pc, #60]	@ (80044d8 <MX_DMA_Init+0x4c>)
 800449c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80044a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80044a2:	4b0d      	ldr	r3, [pc, #52]	@ (80044d8 <MX_DMA_Init+0x4c>)
 80044a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044aa:	607b      	str	r3, [r7, #4]
 80044ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80044ae:	2200      	movs	r2, #0
 80044b0:	2100      	movs	r1, #0
 80044b2:	2038      	movs	r0, #56	@ 0x38
 80044b4:	f002 f919 	bl	80066ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80044b8:	2038      	movs	r0, #56	@ 0x38
 80044ba:	f002 f932 	bl	8006722 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80044be:	2200      	movs	r2, #0
 80044c0:	2100      	movs	r1, #0
 80044c2:	203a      	movs	r0, #58	@ 0x3a
 80044c4:	f002 f911 	bl	80066ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80044c8:	203a      	movs	r0, #58	@ 0x3a
 80044ca:	f002 f92a 	bl	8006722 <HAL_NVIC_EnableIRQ>

}
 80044ce:	bf00      	nop
 80044d0:	3708      	adds	r7, #8
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	40023800 	.word	0x40023800

080044dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b08a      	sub	sp, #40	@ 0x28
 80044e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044e2:	f107 0314 	add.w	r3, r7, #20
 80044e6:	2200      	movs	r2, #0
 80044e8:	601a      	str	r2, [r3, #0]
 80044ea:	605a      	str	r2, [r3, #4]
 80044ec:	609a      	str	r2, [r3, #8]
 80044ee:	60da      	str	r2, [r3, #12]
 80044f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044f2:	2300      	movs	r3, #0
 80044f4:	613b      	str	r3, [r7, #16]
 80044f6:	4b5f      	ldr	r3, [pc, #380]	@ (8004674 <MX_GPIO_Init+0x198>)
 80044f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fa:	4a5e      	ldr	r2, [pc, #376]	@ (8004674 <MX_GPIO_Init+0x198>)
 80044fc:	f043 0304 	orr.w	r3, r3, #4
 8004500:	6313      	str	r3, [r2, #48]	@ 0x30
 8004502:	4b5c      	ldr	r3, [pc, #368]	@ (8004674 <MX_GPIO_Init+0x198>)
 8004504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004506:	f003 0304 	and.w	r3, r3, #4
 800450a:	613b      	str	r3, [r7, #16]
 800450c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800450e:	2300      	movs	r3, #0
 8004510:	60fb      	str	r3, [r7, #12]
 8004512:	4b58      	ldr	r3, [pc, #352]	@ (8004674 <MX_GPIO_Init+0x198>)
 8004514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004516:	4a57      	ldr	r2, [pc, #348]	@ (8004674 <MX_GPIO_Init+0x198>)
 8004518:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800451c:	6313      	str	r3, [r2, #48]	@ 0x30
 800451e:	4b55      	ldr	r3, [pc, #340]	@ (8004674 <MX_GPIO_Init+0x198>)
 8004520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004526:	60fb      	str	r3, [r7, #12]
 8004528:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800452a:	2300      	movs	r3, #0
 800452c:	60bb      	str	r3, [r7, #8]
 800452e:	4b51      	ldr	r3, [pc, #324]	@ (8004674 <MX_GPIO_Init+0x198>)
 8004530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004532:	4a50      	ldr	r2, [pc, #320]	@ (8004674 <MX_GPIO_Init+0x198>)
 8004534:	f043 0301 	orr.w	r3, r3, #1
 8004538:	6313      	str	r3, [r2, #48]	@ 0x30
 800453a:	4b4e      	ldr	r3, [pc, #312]	@ (8004674 <MX_GPIO_Init+0x198>)
 800453c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	60bb      	str	r3, [r7, #8]
 8004544:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004546:	2300      	movs	r3, #0
 8004548:	607b      	str	r3, [r7, #4]
 800454a:	4b4a      	ldr	r3, [pc, #296]	@ (8004674 <MX_GPIO_Init+0x198>)
 800454c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454e:	4a49      	ldr	r2, [pc, #292]	@ (8004674 <MX_GPIO_Init+0x198>)
 8004550:	f043 0302 	orr.w	r3, r3, #2
 8004554:	6313      	str	r3, [r2, #48]	@ 0x30
 8004556:	4b47      	ldr	r3, [pc, #284]	@ (8004674 <MX_GPIO_Init+0x198>)
 8004558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	607b      	str	r3, [r7, #4]
 8004560:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004562:	2300      	movs	r3, #0
 8004564:	603b      	str	r3, [r7, #0]
 8004566:	4b43      	ldr	r3, [pc, #268]	@ (8004674 <MX_GPIO_Init+0x198>)
 8004568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456a:	4a42      	ldr	r2, [pc, #264]	@ (8004674 <MX_GPIO_Init+0x198>)
 800456c:	f043 0308 	orr.w	r3, r3, #8
 8004570:	6313      	str	r3, [r2, #48]	@ 0x30
 8004572:	4b40      	ldr	r3, [pc, #256]	@ (8004674 <MX_GPIO_Init+0x198>)
 8004574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004576:	f003 0308 	and.w	r3, r3, #8
 800457a:	603b      	str	r3, [r7, #0]
 800457c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 800457e:	2200      	movs	r2, #0
 8004580:	f243 4125 	movw	r1, #13349	@ 0x3425
 8004584:	483c      	ldr	r0, [pc, #240]	@ (8004678 <MX_GPIO_Init+0x19c>)
 8004586:	f002 ff05 	bl	8007394 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin|RADIO_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 800458a:	2200      	movs	r2, #0
 800458c:	2110      	movs	r1, #16
 800458e:	483b      	ldr	r0, [pc, #236]	@ (800467c <MX_GPIO_Init+0x1a0>)
 8004590:	f002 ff00 	bl	8007394 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PYRO_4_Pin|SPI2_CSB_Pin, GPIO_PIN_RESET);
 8004594:	2200      	movs	r2, #0
 8004596:	f241 0102 	movw	r1, #4098	@ 0x1002
 800459a:	4839      	ldr	r0, [pc, #228]	@ (8004680 <MX_GPIO_Init+0x1a4>)
 800459c:	f002 fefa 	bl	8007394 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CSB_GPIO_Port, SPI3_CSB_Pin, GPIO_PIN_RESET);
 80045a0:	2200      	movs	r2, #0
 80045a2:	2104      	movs	r1, #4
 80045a4:	4837      	ldr	r0, [pc, #220]	@ (8004684 <MX_GPIO_Init+0x1a8>)
 80045a6:	f002 fef5 	bl	8007394 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin PYRO_1_Pin PYRO_2_Pin PYRO_3_Pin
                           ERROR_LED_Pin RADIO_RESET_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 80045aa:	f243 4325 	movw	r3, #13349	@ 0x3425
 80045ae:	617b      	str	r3, [r7, #20]
                          |ERROR_LED_Pin|RADIO_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045b0:	2301      	movs	r3, #1
 80045b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b4:	2300      	movs	r3, #0
 80045b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045b8:	2300      	movs	r3, #0
 80045ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045bc:	f107 0314 	add.w	r3, r7, #20
 80045c0:	4619      	mov	r1, r3
 80045c2:	482d      	ldr	r0, [pc, #180]	@ (8004678 <MX_GPIO_Init+0x19c>)
 80045c4:	f002 fd32 	bl	800702c <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_1_SENSE_Pin PYRO_2_SENSE_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = PYRO_1_SENSE_Pin|PYRO_2_SENSE_Pin|SD_DETECT_Pin;
 80045c8:	231a      	movs	r3, #26
 80045ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045cc:	2300      	movs	r3, #0
 80045ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d0:	2300      	movs	r3, #0
 80045d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045d4:	f107 0314 	add.w	r3, r7, #20
 80045d8:	4619      	mov	r1, r3
 80045da:	4827      	ldr	r0, [pc, #156]	@ (8004678 <MX_GPIO_Init+0x19c>)
 80045dc:	f002 fd26 	bl	800702c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 80045e0:	2310      	movs	r3, #16
 80045e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80045e4:	2311      	movs	r3, #17
 80045e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e8:	2300      	movs	r3, #0
 80045ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ec:	2300      	movs	r3, #0
 80045ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 80045f0:	f107 0314 	add.w	r3, r7, #20
 80045f4:	4619      	mov	r1, r3
 80045f6:	4821      	ldr	r0, [pc, #132]	@ (800467c <MX_GPIO_Init+0x1a0>)
 80045f8:	f002 fd18 	bl	800702c <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_3_SENSE_Pin PYRO_4_SENSE_Pin */
  GPIO_InitStruct.Pin = PYRO_3_SENSE_Pin|PYRO_4_SENSE_Pin;
 80045fc:	2305      	movs	r3, #5
 80045fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004600:	2300      	movs	r3, #0
 8004602:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004604:	2300      	movs	r3, #0
 8004606:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004608:	f107 0314 	add.w	r3, r7, #20
 800460c:	4619      	mov	r1, r3
 800460e:	481c      	ldr	r0, [pc, #112]	@ (8004680 <MX_GPIO_Init+0x1a4>)
 8004610:	f002 fd0c 	bl	800702c <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_4_Pin SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = PYRO_4_Pin|SPI2_CSB_Pin;
 8004614:	f241 0302 	movw	r3, #4098	@ 0x1002
 8004618:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800461a:	2301      	movs	r3, #1
 800461c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800461e:	2300      	movs	r3, #0
 8004620:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004622:	2300      	movs	r3, #0
 8004624:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004626:	f107 0314 	add.w	r3, r7, #20
 800462a:	4619      	mov	r1, r3
 800462c:	4814      	ldr	r0, [pc, #80]	@ (8004680 <MX_GPIO_Init+0x1a4>)
 800462e:	f002 fcfd 	bl	800702c <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_INT_Pin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 8004632:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004636:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004638:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800463c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463e:	2300      	movs	r3, #0
 8004640:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8004642:	f107 0314 	add.w	r3, r7, #20
 8004646:	4619      	mov	r1, r3
 8004648:	480b      	ldr	r0, [pc, #44]	@ (8004678 <MX_GPIO_Init+0x19c>)
 800464a:	f002 fcef 	bl	800702c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CSB_Pin */
  GPIO_InitStruct.Pin = SPI3_CSB_Pin;
 800464e:	2304      	movs	r3, #4
 8004650:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004652:	2301      	movs	r3, #1
 8004654:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004656:	2300      	movs	r3, #0
 8004658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800465a:	2300      	movs	r3, #0
 800465c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CSB_GPIO_Port, &GPIO_InitStruct);
 800465e:	f107 0314 	add.w	r3, r7, #20
 8004662:	4619      	mov	r1, r3
 8004664:	4807      	ldr	r0, [pc, #28]	@ (8004684 <MX_GPIO_Init+0x1a8>)
 8004666:	f002 fce1 	bl	800702c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800466a:	bf00      	nop
 800466c:	3728      	adds	r7, #40	@ 0x28
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	40023800 	.word	0x40023800
 8004678:	40020800 	.word	0x40020800
 800467c:	40020000 	.word	0x40020000
 8004680:	40020400 	.word	0x40020400
 8004684:	40020c00 	.word	0x40020c00

08004688 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004688:	b480      	push	{r7}
 800468a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800468c:	b672      	cpsid	i
}
 800468e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004690:	bf00      	nop
 8004692:	e7fd      	b.n	8004690 <Error_Handler+0x8>

08004694 <initialize_orientation>:
float current_time;
float dt;

float orientation_freq;

void initialize_orientation() {
 8004694:	b480      	push	{r7}
 8004696:	af00      	add	r7, sp, #0
	q0 = 0.0f;
 8004698:	4b0b      	ldr	r3, [pc, #44]	@ (80046c8 <initialize_orientation+0x34>)
 800469a:	f04f 0200 	mov.w	r2, #0
 800469e:	601a      	str	r2, [r3, #0]
	q1 = -0.5f * sqrt(2.0f);
 80046a0:	4b0a      	ldr	r3, [pc, #40]	@ (80046cc <initialize_orientation+0x38>)
 80046a2:	4a0b      	ldr	r2, [pc, #44]	@ (80046d0 <initialize_orientation+0x3c>)
 80046a4:	601a      	str	r2, [r3, #0]
	q2 = -q1;
 80046a6:	4b09      	ldr	r3, [pc, #36]	@ (80046cc <initialize_orientation+0x38>)
 80046a8:	edd3 7a00 	vldr	s15, [r3]
 80046ac:	eef1 7a67 	vneg.f32	s15, s15
 80046b0:	4b08      	ldr	r3, [pc, #32]	@ (80046d4 <initialize_orientation+0x40>)
 80046b2:	edc3 7a00 	vstr	s15, [r3]
	q3 = 0.0f;
 80046b6:	4b08      	ldr	r3, [pc, #32]	@ (80046d8 <initialize_orientation+0x44>)
 80046b8:	f04f 0200 	mov.w	r2, #0
 80046bc:	601a      	str	r2, [r3, #0]
}
 80046be:	bf00      	nop
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr
 80046c8:	20000008 	.word	0x20000008
 80046cc:	200003c4 	.word	0x200003c4
 80046d0:	bf3504f3 	.word	0xbf3504f3
 80046d4:	200003c8 	.word	0x200003c8
 80046d8:	200003cc 	.word	0x200003cc
 80046dc:	00000000 	.word	0x00000000

080046e0 <calculate_orientation>:

void calculate_orientation(float* quaternion, float* roll, float* pitch, float* yaw) {
 80046e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
 80046ec:	603b      	str	r3, [r7, #0]
	last_time = current_time;
 80046ee:	4bac      	ldr	r3, [pc, #688]	@ (80049a0 <calculate_orientation+0x2c0>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4aac      	ldr	r2, [pc, #688]	@ (80049a4 <calculate_orientation+0x2c4>)
 80046f4:	6013      	str	r3, [r2, #0]
	current_time = HAL_GetTick();
 80046f6:	f001 fae5 	bl	8005cc4 <HAL_GetTick>
 80046fa:	ee07 0a90 	vmov	s15, r0
 80046fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004702:	4ba7      	ldr	r3, [pc, #668]	@ (80049a0 <calculate_orientation+0x2c0>)
 8004704:	edc3 7a00 	vstr	s15, [r3]
	dt = current_time - last_time;
 8004708:	4ba5      	ldr	r3, [pc, #660]	@ (80049a0 <calculate_orientation+0x2c0>)
 800470a:	ed93 7a00 	vldr	s14, [r3]
 800470e:	4ba5      	ldr	r3, [pc, #660]	@ (80049a4 <calculate_orientation+0x2c4>)
 8004710:	edd3 7a00 	vldr	s15, [r3]
 8004714:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004718:	4ba3      	ldr	r3, [pc, #652]	@ (80049a8 <calculate_orientation+0x2c8>)
 800471a:	edc3 7a00 	vstr	s15, [r3]
	orientation_freq = 1.0f / dt;
 800471e:	4ba2      	ldr	r3, [pc, #648]	@ (80049a8 <calculate_orientation+0x2c8>)
 8004720:	ed93 7a00 	vldr	s14, [r3]
 8004724:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004728:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800472c:	4b9f      	ldr	r3, [pc, #636]	@ (80049ac <calculate_orientation+0x2cc>)
 800472e:	edc3 7a00 	vstr	s15, [r3]

	MadgwickAHRSupdate(data.gx, data.gy, data.gz, data.ax, data.ay, data.az, data.mx, data.my, data.mz);
 8004732:	4b9f      	ldr	r3, [pc, #636]	@ (80049b0 <calculate_orientation+0x2d0>)
 8004734:	695a      	ldr	r2, [r3, #20]
 8004736:	4613      	mov	r3, r2
 8004738:	461a      	mov	r2, r3
 800473a:	4b9d      	ldr	r3, [pc, #628]	@ (80049b0 <calculate_orientation+0x2d0>)
 800473c:	6999      	ldr	r1, [r3, #24]
 800473e:	460b      	mov	r3, r1
 8004740:	4619      	mov	r1, r3
 8004742:	4b9b      	ldr	r3, [pc, #620]	@ (80049b0 <calculate_orientation+0x2d0>)
 8004744:	69d8      	ldr	r0, [r3, #28]
 8004746:	4603      	mov	r3, r0
 8004748:	4618      	mov	r0, r3
 800474a:	4b99      	ldr	r3, [pc, #612]	@ (80049b0 <calculate_orientation+0x2d0>)
 800474c:	689c      	ldr	r4, [r3, #8]
 800474e:	4623      	mov	r3, r4
 8004750:	461c      	mov	r4, r3
 8004752:	4b97      	ldr	r3, [pc, #604]	@ (80049b0 <calculate_orientation+0x2d0>)
 8004754:	68dd      	ldr	r5, [r3, #12]
 8004756:	462b      	mov	r3, r5
 8004758:	461d      	mov	r5, r3
 800475a:	4b95      	ldr	r3, [pc, #596]	@ (80049b0 <calculate_orientation+0x2d0>)
 800475c:	691e      	ldr	r6, [r3, #16]
 800475e:	4633      	mov	r3, r6
 8004760:	461e      	mov	r6, r3
 8004762:	4b93      	ldr	r3, [pc, #588]	@ (80049b0 <calculate_orientation+0x2d0>)
 8004764:	f8d3 c020 	ldr.w	ip, [r3, #32]
 8004768:	4663      	mov	r3, ip
 800476a:	469c      	mov	ip, r3
 800476c:	4b90      	ldr	r3, [pc, #576]	@ (80049b0 <calculate_orientation+0x2d0>)
 800476e:	f8d3 e024 	ldr.w	lr, [r3, #36]	@ 0x24
 8004772:	4673      	mov	r3, lr
 8004774:	469e      	mov	lr, r3
 8004776:	4b8e      	ldr	r3, [pc, #568]	@ (80049b0 <calculate_orientation+0x2d0>)
 8004778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477a:	ee04 3a10 	vmov	s8, r3
 800477e:	ee03 ea90 	vmov	s7, lr
 8004782:	ee03 ca10 	vmov	s6, ip
 8004786:	ee02 6a90 	vmov	s5, r6
 800478a:	ee02 5a10 	vmov	s4, r5
 800478e:	ee01 4a90 	vmov	s3, r4
 8004792:	ee01 0a10 	vmov	s2, r0
 8004796:	ee00 1a90 	vmov	s1, r1
 800479a:	ee00 2a10 	vmov	s0, r2
 800479e:	f7fd fddf 	bl	8002360 <MadgwickAHRSupdate>

	quaternion[0] = q0;
 80047a2:	4b84      	ldr	r3, [pc, #528]	@ (80049b4 <calculate_orientation+0x2d4>)
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	601a      	str	r2, [r3, #0]
	quaternion[1] = q1;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	3304      	adds	r3, #4
 80047ae:	4a82      	ldr	r2, [pc, #520]	@ (80049b8 <calculate_orientation+0x2d8>)
 80047b0:	6812      	ldr	r2, [r2, #0]
 80047b2:	601a      	str	r2, [r3, #0]
	quaternion[2] = q2;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	3308      	adds	r3, #8
 80047b8:	4a80      	ldr	r2, [pc, #512]	@ (80049bc <calculate_orientation+0x2dc>)
 80047ba:	6812      	ldr	r2, [r2, #0]
 80047bc:	601a      	str	r2, [r3, #0]
	quaternion[3] = q3;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	330c      	adds	r3, #12
 80047c2:	4a7f      	ldr	r2, [pc, #508]	@ (80049c0 <calculate_orientation+0x2e0>)
 80047c4:	6812      	ldr	r2, [r2, #0]
 80047c6:	601a      	str	r2, [r3, #0]

	*roll = RAD_TO_DEG * -atan2f(2.0f * (q0*q3 + q1*q2), 1.0f - 2.0f * (q2*q2 + q3*q3));
 80047c8:	4b7a      	ldr	r3, [pc, #488]	@ (80049b4 <calculate_orientation+0x2d4>)
 80047ca:	ed93 7a00 	vldr	s14, [r3]
 80047ce:	4b7c      	ldr	r3, [pc, #496]	@ (80049c0 <calculate_orientation+0x2e0>)
 80047d0:	edd3 7a00 	vldr	s15, [r3]
 80047d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047d8:	4b77      	ldr	r3, [pc, #476]	@ (80049b8 <calculate_orientation+0x2d8>)
 80047da:	edd3 6a00 	vldr	s13, [r3]
 80047de:	4b77      	ldr	r3, [pc, #476]	@ (80049bc <calculate_orientation+0x2dc>)
 80047e0:	edd3 7a00 	vldr	s15, [r3]
 80047e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047ec:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80047f0:	4b72      	ldr	r3, [pc, #456]	@ (80049bc <calculate_orientation+0x2dc>)
 80047f2:	ed93 7a00 	vldr	s14, [r3]
 80047f6:	4b71      	ldr	r3, [pc, #452]	@ (80049bc <calculate_orientation+0x2dc>)
 80047f8:	edd3 7a00 	vldr	s15, [r3]
 80047fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004800:	4b6f      	ldr	r3, [pc, #444]	@ (80049c0 <calculate_orientation+0x2e0>)
 8004802:	edd3 6a00 	vldr	s13, [r3]
 8004806:	4b6e      	ldr	r3, [pc, #440]	@ (80049c0 <calculate_orientation+0x2e0>)
 8004808:	edd3 7a00 	vldr	s15, [r3]
 800480c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004810:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004814:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004818:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800481c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004820:	eef0 0a67 	vmov.f32	s1, s15
 8004824:	eeb0 0a46 	vmov.f32	s0, s12
 8004828:	f010 f9c2 	bl	8014bb0 <atan2f>
 800482c:	eef0 7a40 	vmov.f32	s15, s0
 8004830:	eef1 7a67 	vneg.f32	s15, s15
 8004834:	ee17 3a90 	vmov	r3, s15
 8004838:	4618      	mov	r0, r3
 800483a:	f7fb fe85 	bl	8000548 <__aeabi_f2d>
 800483e:	a356      	add	r3, pc, #344	@ (adr r3, 8004998 <calculate_orientation+0x2b8>)
 8004840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004844:	f7fb fed8 	bl	80005f8 <__aeabi_dmul>
 8004848:	4602      	mov	r2, r0
 800484a:	460b      	mov	r3, r1
 800484c:	4610      	mov	r0, r2
 800484e:	4619      	mov	r1, r3
 8004850:	f7fc f9aa 	bl	8000ba8 <__aeabi_d2f>
 8004854:	4602      	mov	r2, r0
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	601a      	str	r2, [r3, #0]
	*yaw = RAD_TO_DEG * -asinf(2.0f * (q0*q2 - q3*q1));
 800485a:	4b56      	ldr	r3, [pc, #344]	@ (80049b4 <calculate_orientation+0x2d4>)
 800485c:	ed93 7a00 	vldr	s14, [r3]
 8004860:	4b56      	ldr	r3, [pc, #344]	@ (80049bc <calculate_orientation+0x2dc>)
 8004862:	edd3 7a00 	vldr	s15, [r3]
 8004866:	ee27 7a27 	vmul.f32	s14, s14, s15
 800486a:	4b55      	ldr	r3, [pc, #340]	@ (80049c0 <calculate_orientation+0x2e0>)
 800486c:	edd3 6a00 	vldr	s13, [r3]
 8004870:	4b51      	ldr	r3, [pc, #324]	@ (80049b8 <calculate_orientation+0x2d8>)
 8004872:	edd3 7a00 	vldr	s15, [r3]
 8004876:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800487a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800487e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004882:	eeb0 0a67 	vmov.f32	s0, s15
 8004886:	f010 f967 	bl	8014b58 <asinf>
 800488a:	eef0 7a40 	vmov.f32	s15, s0
 800488e:	eef1 7a67 	vneg.f32	s15, s15
 8004892:	ee17 3a90 	vmov	r3, s15
 8004896:	4618      	mov	r0, r3
 8004898:	f7fb fe56 	bl	8000548 <__aeabi_f2d>
 800489c:	a33e      	add	r3, pc, #248	@ (adr r3, 8004998 <calculate_orientation+0x2b8>)
 800489e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a2:	f7fb fea9 	bl	80005f8 <__aeabi_dmul>
 80048a6:	4602      	mov	r2, r0
 80048a8:	460b      	mov	r3, r1
 80048aa:	4610      	mov	r0, r2
 80048ac:	4619      	mov	r1, r3
 80048ae:	f7fc f97b 	bl	8000ba8 <__aeabi_d2f>
 80048b2:	4602      	mov	r2, r0
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	601a      	str	r2, [r3, #0]

	float c_pitch = RAD_TO_DEG * atan2f(2.0f * (q0*q1 + q2*q3), 1.0f - 2.0f * (q1*q1 + q2*q2));
 80048b8:	4b3e      	ldr	r3, [pc, #248]	@ (80049b4 <calculate_orientation+0x2d4>)
 80048ba:	ed93 7a00 	vldr	s14, [r3]
 80048be:	4b3e      	ldr	r3, [pc, #248]	@ (80049b8 <calculate_orientation+0x2d8>)
 80048c0:	edd3 7a00 	vldr	s15, [r3]
 80048c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80048c8:	4b3c      	ldr	r3, [pc, #240]	@ (80049bc <calculate_orientation+0x2dc>)
 80048ca:	edd3 6a00 	vldr	s13, [r3]
 80048ce:	4b3c      	ldr	r3, [pc, #240]	@ (80049c0 <calculate_orientation+0x2e0>)
 80048d0:	edd3 7a00 	vldr	s15, [r3]
 80048d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80048d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048dc:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80048e0:	4b35      	ldr	r3, [pc, #212]	@ (80049b8 <calculate_orientation+0x2d8>)
 80048e2:	ed93 7a00 	vldr	s14, [r3]
 80048e6:	4b34      	ldr	r3, [pc, #208]	@ (80049b8 <calculate_orientation+0x2d8>)
 80048e8:	edd3 7a00 	vldr	s15, [r3]
 80048ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80048f0:	4b32      	ldr	r3, [pc, #200]	@ (80049bc <calculate_orientation+0x2dc>)
 80048f2:	edd3 6a00 	vldr	s13, [r3]
 80048f6:	4b31      	ldr	r3, [pc, #196]	@ (80049bc <calculate_orientation+0x2dc>)
 80048f8:	edd3 7a00 	vldr	s15, [r3]
 80048fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004900:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004904:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004908:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800490c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004910:	eef0 0a67 	vmov.f32	s1, s15
 8004914:	eeb0 0a46 	vmov.f32	s0, s12
 8004918:	f010 f94a 	bl	8014bb0 <atan2f>
 800491c:	ee10 3a10 	vmov	r3, s0
 8004920:	4618      	mov	r0, r3
 8004922:	f7fb fe11 	bl	8000548 <__aeabi_f2d>
 8004926:	a31c      	add	r3, pc, #112	@ (adr r3, 8004998 <calculate_orientation+0x2b8>)
 8004928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800492c:	f7fb fe64 	bl	80005f8 <__aeabi_dmul>
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	4610      	mov	r0, r2
 8004936:	4619      	mov	r1, r3
 8004938:	f7fc f936 	bl	8000ba8 <__aeabi_d2f>
 800493c:	4603      	mov	r3, r0
 800493e:	617b      	str	r3, [r7, #20]

	if (c_pitch > 0.0f) {
 8004940:	edd7 7a05 	vldr	s15, [r7, #20]
 8004944:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800494c:	dd09      	ble.n	8004962 <calculate_orientation+0x282>
		*pitch = 180.0f - c_pitch;
 800494e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80049c4 <calculate_orientation+0x2e4>
 8004952:	edd7 7a05 	vldr	s15, [r7, #20]
 8004956:	ee77 7a67 	vsub.f32	s15, s14, s15
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	edc3 7a00 	vstr	s15, [r3]
	} else if (c_pitch < 0.0f) {
		*pitch = -180.0f - c_pitch;
	} else {
		*pitch = 0.0f;
	}
}
 8004960:	e014      	b.n	800498c <calculate_orientation+0x2ac>
	} else if (c_pitch < 0.0f) {
 8004962:	edd7 7a05 	vldr	s15, [r7, #20]
 8004966:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800496a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800496e:	d509      	bpl.n	8004984 <calculate_orientation+0x2a4>
		*pitch = -180.0f - c_pitch;
 8004970:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80049c8 <calculate_orientation+0x2e8>
 8004974:	edd7 7a05 	vldr	s15, [r7, #20]
 8004978:	ee77 7a67 	vsub.f32	s15, s14, s15
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	edc3 7a00 	vstr	s15, [r3]
}
 8004982:	e003      	b.n	800498c <calculate_orientation+0x2ac>
		*pitch = 0.0f;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f04f 0200 	mov.w	r2, #0
 800498a:	601a      	str	r2, [r3, #0]
}
 800498c:	bf00      	nop
 800498e:	371c      	adds	r7, #28
 8004990:	46bd      	mov	sp, r7
 8004992:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004994:	f3af 8000 	nop.w
 8004998:	1a63c1f8 	.word	0x1a63c1f8
 800499c:	404ca5dc 	.word	0x404ca5dc
 80049a0:	200008f0 	.word	0x200008f0
 80049a4:	200008ec 	.word	0x200008ec
 80049a8:	200008f4 	.word	0x200008f4
 80049ac:	200008f8 	.word	0x200008f8
 80049b0:	20000894 	.word	0x20000894
 80049b4:	20000008 	.word	0x20000008
 80049b8:	200003c4 	.word	0x200003c4
 80049bc:	200003c8 	.word	0x200003c8
 80049c0:	200003cc 	.word	0x200003cc
 80049c4:	43340000 	.word	0x43340000
 80049c8:	c3340000 	.word	0xc3340000

080049cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049d2:	2300      	movs	r3, #0
 80049d4:	607b      	str	r3, [r7, #4]
 80049d6:	4b10      	ldr	r3, [pc, #64]	@ (8004a18 <HAL_MspInit+0x4c>)
 80049d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049da:	4a0f      	ldr	r2, [pc, #60]	@ (8004a18 <HAL_MspInit+0x4c>)
 80049dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80049e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004a18 <HAL_MspInit+0x4c>)
 80049e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049ea:	607b      	str	r3, [r7, #4]
 80049ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049ee:	2300      	movs	r3, #0
 80049f0:	603b      	str	r3, [r7, #0]
 80049f2:	4b09      	ldr	r3, [pc, #36]	@ (8004a18 <HAL_MspInit+0x4c>)
 80049f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f6:	4a08      	ldr	r2, [pc, #32]	@ (8004a18 <HAL_MspInit+0x4c>)
 80049f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80049fe:	4b06      	ldr	r3, [pc, #24]	@ (8004a18 <HAL_MspInit+0x4c>)
 8004a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a0a:	bf00      	nop
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	40023800 	.word	0x40023800

08004a1c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b08a      	sub	sp, #40	@ 0x28
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a24:	f107 0314 	add.w	r3, r7, #20
 8004a28:	2200      	movs	r2, #0
 8004a2a:	601a      	str	r2, [r3, #0]
 8004a2c:	605a      	str	r2, [r3, #4]
 8004a2e:	609a      	str	r2, [r3, #8]
 8004a30:	60da      	str	r2, [r3, #12]
 8004a32:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a2f      	ldr	r2, [pc, #188]	@ (8004af8 <HAL_ADC_MspInit+0xdc>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d157      	bne.n	8004aee <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004a3e:	2300      	movs	r3, #0
 8004a40:	613b      	str	r3, [r7, #16]
 8004a42:	4b2e      	ldr	r3, [pc, #184]	@ (8004afc <HAL_ADC_MspInit+0xe0>)
 8004a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a46:	4a2d      	ldr	r2, [pc, #180]	@ (8004afc <HAL_ADC_MspInit+0xe0>)
 8004a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a4e:	4b2b      	ldr	r3, [pc, #172]	@ (8004afc <HAL_ADC_MspInit+0xe0>)
 8004a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a56:	613b      	str	r3, [r7, #16]
 8004a58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60fb      	str	r3, [r7, #12]
 8004a5e:	4b27      	ldr	r3, [pc, #156]	@ (8004afc <HAL_ADC_MspInit+0xe0>)
 8004a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a62:	4a26      	ldr	r2, [pc, #152]	@ (8004afc <HAL_ADC_MspInit+0xe0>)
 8004a64:	f043 0301 	orr.w	r3, r3, #1
 8004a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a6a:	4b24      	ldr	r3, [pc, #144]	@ (8004afc <HAL_ADC_MspInit+0xe0>)
 8004a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	60fb      	str	r3, [r7, #12]
 8004a74:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = VBAT_SENSING_Pin;
 8004a76:	2301      	movs	r3, #1
 8004a78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSING_GPIO_Port, &GPIO_InitStruct);
 8004a82:	f107 0314 	add.w	r3, r7, #20
 8004a86:	4619      	mov	r1, r3
 8004a88:	481d      	ldr	r0, [pc, #116]	@ (8004b00 <HAL_ADC_MspInit+0xe4>)
 8004a8a:	f002 facf 	bl	800702c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004a90:	4a1d      	ldr	r2, [pc, #116]	@ (8004b08 <HAL_ADC_MspInit+0xec>)
 8004a92:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004a94:	4b1b      	ldr	r3, [pc, #108]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004aa0:	4b18      	ldr	r3, [pc, #96]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004aa6:	4b17      	ldr	r3, [pc, #92]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004aa8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004aac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004aae:	4b15      	ldr	r3, [pc, #84]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004ab0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004ab4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004ab6:	4b13      	ldr	r3, [pc, #76]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004ab8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004abc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004abe:	4b11      	ldr	r3, [pc, #68]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004ac0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ac4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004acc:	4b0d      	ldr	r3, [pc, #52]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004ad2:	480c      	ldr	r0, [pc, #48]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004ad4:	f001 fe8e 	bl	80067f4 <HAL_DMA_Init>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004ade:	f7ff fdd3 	bl	8004688 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a07      	ldr	r2, [pc, #28]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004ae6:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ae8:	4a06      	ldr	r2, [pc, #24]	@ (8004b04 <HAL_ADC_MspInit+0xe8>)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004aee:	bf00      	nop
 8004af0:	3728      	adds	r7, #40	@ 0x28
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	40012000 	.word	0x40012000
 8004afc:	40023800 	.word	0x40023800
 8004b00:	40020000 	.word	0x40020000
 8004b04:	20000454 	.word	0x20000454
 8004b08:	40026410 	.word	0x40026410

08004b0c <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a0b      	ldr	r2, [pc, #44]	@ (8004b48 <HAL_CRC_MspInit+0x3c>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d10d      	bne.n	8004b3a <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004b1e:	2300      	movs	r3, #0
 8004b20:	60fb      	str	r3, [r7, #12]
 8004b22:	4b0a      	ldr	r3, [pc, #40]	@ (8004b4c <HAL_CRC_MspInit+0x40>)
 8004b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b26:	4a09      	ldr	r2, [pc, #36]	@ (8004b4c <HAL_CRC_MspInit+0x40>)
 8004b28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b2e:	4b07      	ldr	r3, [pc, #28]	@ (8004b4c <HAL_CRC_MspInit+0x40>)
 8004b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b36:	60fb      	str	r3, [r7, #12]
 8004b38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8004b3a:	bf00      	nop
 8004b3c:	3714      	adds	r7, #20
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	40023000 	.word	0x40023000
 8004b4c:	40023800 	.word	0x40023800

08004b50 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b08c      	sub	sp, #48	@ 0x30
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b58:	f107 031c 	add.w	r3, r7, #28
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	601a      	str	r2, [r3, #0]
 8004b60:	605a      	str	r2, [r3, #4]
 8004b62:	609a      	str	r2, [r3, #8]
 8004b64:	60da      	str	r2, [r3, #12]
 8004b66:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a37      	ldr	r2, [pc, #220]	@ (8004c4c <HAL_I2C_MspInit+0xfc>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d135      	bne.n	8004bde <HAL_I2C_MspInit+0x8e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b72:	2300      	movs	r3, #0
 8004b74:	61bb      	str	r3, [r7, #24]
 8004b76:	4b36      	ldr	r3, [pc, #216]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7a:	4a35      	ldr	r2, [pc, #212]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004b7c:	f043 0302 	orr.w	r3, r3, #2
 8004b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b82:	4b33      	ldr	r3, [pc, #204]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	61bb      	str	r3, [r7, #24]
 8004b8c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004b8e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004b92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b94:	2312      	movs	r3, #18
 8004b96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004ba0:	2304      	movs	r3, #4
 8004ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ba4:	f107 031c 	add.w	r3, r7, #28
 8004ba8:	4619      	mov	r1, r3
 8004baa:	482a      	ldr	r0, [pc, #168]	@ (8004c54 <HAL_I2C_MspInit+0x104>)
 8004bac:	f002 fa3e 	bl	800702c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	617b      	str	r3, [r7, #20]
 8004bb4:	4b26      	ldr	r3, [pc, #152]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb8:	4a25      	ldr	r2, [pc, #148]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004bba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004bbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bc0:	4b23      	ldr	r3, [pc, #140]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bc8:	617b      	str	r3, [r7, #20]
 8004bca:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004bcc:	2200      	movs	r2, #0
 8004bce:	2100      	movs	r1, #0
 8004bd0:	201f      	movs	r0, #31
 8004bd2:	f001 fd8a 	bl	80066ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004bd6:	201f      	movs	r0, #31
 8004bd8:	f001 fda3 	bl	8006722 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004bdc:	e031      	b.n	8004c42 <HAL_I2C_MspInit+0xf2>
  else if(hi2c->Instance==I2C2)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a1d      	ldr	r2, [pc, #116]	@ (8004c58 <HAL_I2C_MspInit+0x108>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d12c      	bne.n	8004c42 <HAL_I2C_MspInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004be8:	2300      	movs	r3, #0
 8004bea:	613b      	str	r3, [r7, #16]
 8004bec:	4b18      	ldr	r3, [pc, #96]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf0:	4a17      	ldr	r2, [pc, #92]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004bf2:	f043 0302 	orr.w	r3, r3, #2
 8004bf6:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bf8:	4b15      	ldr	r3, [pc, #84]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfc:	f003 0302 	and.w	r3, r3, #2
 8004c00:	613b      	str	r3, [r7, #16]
 8004c02:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004c04:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004c08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c0a:	2312      	movs	r3, #18
 8004c0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c12:	2303      	movs	r3, #3
 8004c14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004c16:	2304      	movs	r3, #4
 8004c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c1a:	f107 031c 	add.w	r3, r7, #28
 8004c1e:	4619      	mov	r1, r3
 8004c20:	480c      	ldr	r0, [pc, #48]	@ (8004c54 <HAL_I2C_MspInit+0x104>)
 8004c22:	f002 fa03 	bl	800702c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004c26:	2300      	movs	r3, #0
 8004c28:	60fb      	str	r3, [r7, #12]
 8004c2a:	4b09      	ldr	r3, [pc, #36]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2e:	4a08      	ldr	r2, [pc, #32]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004c30:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c34:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c36:	4b06      	ldr	r3, [pc, #24]	@ (8004c50 <HAL_I2C_MspInit+0x100>)
 8004c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c3e:	60fb      	str	r3, [r7, #12]
 8004c40:	68fb      	ldr	r3, [r7, #12]
}
 8004c42:	bf00      	nop
 8004c44:	3730      	adds	r7, #48	@ 0x30
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	40005400 	.word	0x40005400
 8004c50:	40023800 	.word	0x40023800
 8004c54:	40020400 	.word	0x40020400
 8004c58:	40005800 	.word	0x40005800

08004c5c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b08e      	sub	sp, #56	@ 0x38
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c68:	2200      	movs	r2, #0
 8004c6a:	601a      	str	r2, [r3, #0]
 8004c6c:	605a      	str	r2, [r3, #4]
 8004c6e:	609a      	str	r2, [r3, #8]
 8004c70:	60da      	str	r2, [r3, #12]
 8004c72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a4b      	ldr	r2, [pc, #300]	@ (8004da8 <HAL_SPI_MspInit+0x14c>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d12c      	bne.n	8004cd8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004c7e:	2300      	movs	r3, #0
 8004c80:	623b      	str	r3, [r7, #32]
 8004c82:	4b4a      	ldr	r3, [pc, #296]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c86:	4a49      	ldr	r2, [pc, #292]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004c88:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004c8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c8e:	4b47      	ldr	r3, [pc, #284]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c96:	623b      	str	r3, [r7, #32]
 8004c98:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	61fb      	str	r3, [r7, #28]
 8004c9e:	4b43      	ldr	r3, [pc, #268]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca2:	4a42      	ldr	r2, [pc, #264]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004ca4:	f043 0301 	orr.w	r3, r3, #1
 8004ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004caa:	4b40      	ldr	r3, [pc, #256]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	61fb      	str	r3, [r7, #28]
 8004cb4:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004cb6:	23e0      	movs	r3, #224	@ 0xe0
 8004cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cba:	2302      	movs	r3, #2
 8004cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004cc6:	2305      	movs	r3, #5
 8004cc8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004cce:	4619      	mov	r1, r3
 8004cd0:	4837      	ldr	r0, [pc, #220]	@ (8004db0 <HAL_SPI_MspInit+0x154>)
 8004cd2:	f002 f9ab 	bl	800702c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004cd6:	e063      	b.n	8004da0 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a35      	ldr	r2, [pc, #212]	@ (8004db4 <HAL_SPI_MspInit+0x158>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d12d      	bne.n	8004d3e <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	61bb      	str	r3, [r7, #24]
 8004ce6:	4b31      	ldr	r3, [pc, #196]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cea:	4a30      	ldr	r2, [pc, #192]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004cec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004cf0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cf2:	4b2e      	ldr	r3, [pc, #184]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cfa:	61bb      	str	r3, [r7, #24]
 8004cfc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cfe:	2300      	movs	r3, #0
 8004d00:	617b      	str	r3, [r7, #20]
 8004d02:	4b2a      	ldr	r3, [pc, #168]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d06:	4a29      	ldr	r2, [pc, #164]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004d08:	f043 0302 	orr.w	r3, r3, #2
 8004d0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d0e:	4b27      	ldr	r3, [pc, #156]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	617b      	str	r3, [r7, #20]
 8004d18:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004d1a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8004d1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d20:	2302      	movs	r3, #2
 8004d22:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d24:	2300      	movs	r3, #0
 8004d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004d2c:	2305      	movs	r3, #5
 8004d2e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d34:	4619      	mov	r1, r3
 8004d36:	4820      	ldr	r0, [pc, #128]	@ (8004db8 <HAL_SPI_MspInit+0x15c>)
 8004d38:	f002 f978 	bl	800702c <HAL_GPIO_Init>
}
 8004d3c:	e030      	b.n	8004da0 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI3)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a1e      	ldr	r2, [pc, #120]	@ (8004dbc <HAL_SPI_MspInit+0x160>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d12b      	bne.n	8004da0 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004d48:	2300      	movs	r3, #0
 8004d4a:	613b      	str	r3, [r7, #16]
 8004d4c:	4b17      	ldr	r3, [pc, #92]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d50:	4a16      	ldr	r2, [pc, #88]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004d52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d56:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d58:	4b14      	ldr	r3, [pc, #80]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d60:	613b      	str	r3, [r7, #16]
 8004d62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d64:	2300      	movs	r3, #0
 8004d66:	60fb      	str	r3, [r7, #12]
 8004d68:	4b10      	ldr	r3, [pc, #64]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d6c:	4a0f      	ldr	r2, [pc, #60]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004d6e:	f043 0302 	orr.w	r3, r3, #2
 8004d72:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d74:	4b0d      	ldr	r3, [pc, #52]	@ (8004dac <HAL_SPI_MspInit+0x150>)
 8004d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d78:	f003 0302 	and.w	r3, r3, #2
 8004d7c:	60fb      	str	r3, [r7, #12]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004d80:	2338      	movs	r3, #56	@ 0x38
 8004d82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d84:	2302      	movs	r3, #2
 8004d86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004d90:	2306      	movs	r3, #6
 8004d92:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d98:	4619      	mov	r1, r3
 8004d9a:	4807      	ldr	r0, [pc, #28]	@ (8004db8 <HAL_SPI_MspInit+0x15c>)
 8004d9c:	f002 f946 	bl	800702c <HAL_GPIO_Init>
}
 8004da0:	bf00      	nop
 8004da2:	3738      	adds	r7, #56	@ 0x38
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	40013000 	.word	0x40013000
 8004dac:	40023800 	.word	0x40023800
 8004db0:	40020000 	.word	0x40020000
 8004db4:	40003800 	.word	0x40003800
 8004db8:	40020400 	.word	0x40020400
 8004dbc:	40003c00 	.word	0x40003c00

08004dc0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b086      	sub	sp, #24
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a30      	ldr	r2, [pc, #192]	@ (8004e90 <HAL_TIM_Base_MspInit+0xd0>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d10e      	bne.n	8004df0 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	617b      	str	r3, [r7, #20]
 8004dd6:	4b2f      	ldr	r3, [pc, #188]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dda:	4a2e      	ldr	r2, [pc, #184]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004ddc:	f043 0301 	orr.w	r3, r3, #1
 8004de0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004de2:	4b2c      	ldr	r3, [pc, #176]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	617b      	str	r3, [r7, #20]
 8004dec:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 8004dee:	e04a      	b.n	8004e86 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004df8:	d10e      	bne.n	8004e18 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	613b      	str	r3, [r7, #16]
 8004dfe:	4b25      	ldr	r3, [pc, #148]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e02:	4a24      	ldr	r2, [pc, #144]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004e04:	f043 0301 	orr.w	r3, r3, #1
 8004e08:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e0a:	4b22      	ldr	r3, [pc, #136]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	613b      	str	r3, [r7, #16]
 8004e14:	693b      	ldr	r3, [r7, #16]
}
 8004e16:	e036      	b.n	8004e86 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a1e      	ldr	r2, [pc, #120]	@ (8004e98 <HAL_TIM_Base_MspInit+0xd8>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d116      	bne.n	8004e50 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004e22:	2300      	movs	r3, #0
 8004e24:	60fb      	str	r3, [r7, #12]
 8004e26:	4b1b      	ldr	r3, [pc, #108]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2a:	4a1a      	ldr	r2, [pc, #104]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004e2c:	f043 0310 	orr.w	r3, r3, #16
 8004e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e32:	4b18      	ldr	r3, [pc, #96]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e36:	f003 0310 	and.w	r3, r3, #16
 8004e3a:	60fb      	str	r3, [r7, #12]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004e3e:	2200      	movs	r2, #0
 8004e40:	2100      	movs	r1, #0
 8004e42:	2036      	movs	r0, #54	@ 0x36
 8004e44:	f001 fc51 	bl	80066ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004e48:	2036      	movs	r0, #54	@ 0x36
 8004e4a:	f001 fc6a 	bl	8006722 <HAL_NVIC_EnableIRQ>
}
 8004e4e:	e01a      	b.n	8004e86 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a11      	ldr	r2, [pc, #68]	@ (8004e9c <HAL_TIM_Base_MspInit+0xdc>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d115      	bne.n	8004e86 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	60bb      	str	r3, [r7, #8]
 8004e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e62:	4a0c      	ldr	r2, [pc, #48]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004e64:	f043 0320 	orr.w	r3, r3, #32
 8004e68:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e94 <HAL_TIM_Base_MspInit+0xd4>)
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6e:	f003 0320 	and.w	r3, r3, #32
 8004e72:	60bb      	str	r3, [r7, #8]
 8004e74:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004e76:	2200      	movs	r2, #0
 8004e78:	2100      	movs	r1, #0
 8004e7a:	2037      	movs	r0, #55	@ 0x37
 8004e7c:	f001 fc35 	bl	80066ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004e80:	2037      	movs	r0, #55	@ 0x37
 8004e82:	f001 fc4e 	bl	8006722 <HAL_NVIC_EnableIRQ>
}
 8004e86:	bf00      	nop
 8004e88:	3718      	adds	r7, #24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	40010000 	.word	0x40010000
 8004e94:	40023800 	.word	0x40023800
 8004e98:	40001000 	.word	0x40001000
 8004e9c:	40001400 	.word	0x40001400

08004ea0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08a      	sub	sp, #40	@ 0x28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ea8:	f107 0314 	add.w	r3, r7, #20
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]
 8004eb0:	605a      	str	r2, [r3, #4]
 8004eb2:	609a      	str	r2, [r3, #8]
 8004eb4:	60da      	str	r2, [r3, #12]
 8004eb6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a25      	ldr	r2, [pc, #148]	@ (8004f54 <HAL_TIM_MspPostInit+0xb4>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d11f      	bne.n	8004f02 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	613b      	str	r3, [r7, #16]
 8004ec6:	4b24      	ldr	r3, [pc, #144]	@ (8004f58 <HAL_TIM_MspPostInit+0xb8>)
 8004ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eca:	4a23      	ldr	r2, [pc, #140]	@ (8004f58 <HAL_TIM_MspPostInit+0xb8>)
 8004ecc:	f043 0301 	orr.w	r3, r3, #1
 8004ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ed2:	4b21      	ldr	r3, [pc, #132]	@ (8004f58 <HAL_TIM_MspPostInit+0xb8>)
 8004ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	613b      	str	r3, [r7, #16]
 8004edc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TVC_SERVO_X_Pin|TVC_SERVO_Y_Pin;
 8004ede:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8004ee2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eec:	2300      	movs	r3, #0
 8004eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ef4:	f107 0314 	add.w	r3, r7, #20
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4818      	ldr	r0, [pc, #96]	@ (8004f5c <HAL_TIM_MspPostInit+0xbc>)
 8004efc:	f002 f896 	bl	800702c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004f00:	e023      	b.n	8004f4a <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM2)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f0a:	d11e      	bne.n	8004f4a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	60fb      	str	r3, [r7, #12]
 8004f10:	4b11      	ldr	r3, [pc, #68]	@ (8004f58 <HAL_TIM_MspPostInit+0xb8>)
 8004f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f14:	4a10      	ldr	r2, [pc, #64]	@ (8004f58 <HAL_TIM_MspPostInit+0xb8>)
 8004f16:	f043 0301 	orr.w	r3, r3, #1
 8004f1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8004f58 <HAL_TIM_MspPostInit+0xb8>)
 8004f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f20:	f003 0301 	and.w	r3, r3, #1
 8004f24:	60fb      	str	r3, [r7, #12]
 8004f26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin|BUZZER_Pin;
 8004f28:	f248 030e 	movw	r3, #32782	@ 0x800e
 8004f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f2e:	2302      	movs	r3, #2
 8004f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f32:	2300      	movs	r3, #0
 8004f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f36:	2300      	movs	r3, #0
 8004f38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f3e:	f107 0314 	add.w	r3, r7, #20
 8004f42:	4619      	mov	r1, r3
 8004f44:	4805      	ldr	r0, [pc, #20]	@ (8004f5c <HAL_TIM_MspPostInit+0xbc>)
 8004f46:	f002 f871 	bl	800702c <HAL_GPIO_Init>
}
 8004f4a:	bf00      	nop
 8004f4c:	3728      	adds	r7, #40	@ 0x28
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	40010000 	.word	0x40010000
 8004f58:	40023800 	.word	0x40023800
 8004f5c:	40020000 	.word	0x40020000

08004f60 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b08a      	sub	sp, #40	@ 0x28
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f68:	f107 0314 	add.w	r3, r7, #20
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	601a      	str	r2, [r3, #0]
 8004f70:	605a      	str	r2, [r3, #4]
 8004f72:	609a      	str	r2, [r3, #8]
 8004f74:	60da      	str	r2, [r3, #12]
 8004f76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a35      	ldr	r2, [pc, #212]	@ (8005054 <HAL_UART_MspInit+0xf4>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d163      	bne.n	800504a <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004f82:	2300      	movs	r3, #0
 8004f84:	613b      	str	r3, [r7, #16]
 8004f86:	4b34      	ldr	r3, [pc, #208]	@ (8005058 <HAL_UART_MspInit+0xf8>)
 8004f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f8a:	4a33      	ldr	r2, [pc, #204]	@ (8005058 <HAL_UART_MspInit+0xf8>)
 8004f8c:	f043 0310 	orr.w	r3, r3, #16
 8004f90:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f92:	4b31      	ldr	r3, [pc, #196]	@ (8005058 <HAL_UART_MspInit+0xf8>)
 8004f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f96:	f003 0310 	and.w	r3, r3, #16
 8004f9a:	613b      	str	r3, [r7, #16]
 8004f9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60fb      	str	r3, [r7, #12]
 8004fa2:	4b2d      	ldr	r3, [pc, #180]	@ (8005058 <HAL_UART_MspInit+0xf8>)
 8004fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa6:	4a2c      	ldr	r2, [pc, #176]	@ (8005058 <HAL_UART_MspInit+0xf8>)
 8004fa8:	f043 0302 	orr.w	r3, r3, #2
 8004fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fae:	4b2a      	ldr	r3, [pc, #168]	@ (8005058 <HAL_UART_MspInit+0xf8>)
 8004fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	60fb      	str	r3, [r7, #12]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004fba:	23c0      	movs	r3, #192	@ 0xc0
 8004fbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fbe:	2302      	movs	r3, #2
 8004fc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004fca:	2307      	movs	r3, #7
 8004fcc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004fce:	f107 0314 	add.w	r3, r7, #20
 8004fd2:	4619      	mov	r1, r3
 8004fd4:	4821      	ldr	r0, [pc, #132]	@ (800505c <HAL_UART_MspInit+0xfc>)
 8004fd6:	f002 f829 	bl	800702c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004fda:	4b21      	ldr	r3, [pc, #132]	@ (8005060 <HAL_UART_MspInit+0x100>)
 8004fdc:	4a21      	ldr	r2, [pc, #132]	@ (8005064 <HAL_UART_MspInit+0x104>)
 8004fde:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8005060 <HAL_UART_MspInit+0x100>)
 8004fe2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004fe6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004fe8:	4b1d      	ldr	r3, [pc, #116]	@ (8005060 <HAL_UART_MspInit+0x100>)
 8004fea:	2200      	movs	r2, #0
 8004fec:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fee:	4b1c      	ldr	r3, [pc, #112]	@ (8005060 <HAL_UART_MspInit+0x100>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ff4:	4b1a      	ldr	r3, [pc, #104]	@ (8005060 <HAL_UART_MspInit+0x100>)
 8004ff6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ffa:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ffc:	4b18      	ldr	r3, [pc, #96]	@ (8005060 <HAL_UART_MspInit+0x100>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005002:	4b17      	ldr	r3, [pc, #92]	@ (8005060 <HAL_UART_MspInit+0x100>)
 8005004:	2200      	movs	r2, #0
 8005006:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8005008:	4b15      	ldr	r3, [pc, #84]	@ (8005060 <HAL_UART_MspInit+0x100>)
 800500a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800500e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005010:	4b13      	ldr	r3, [pc, #76]	@ (8005060 <HAL_UART_MspInit+0x100>)
 8005012:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005016:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005018:	4b11      	ldr	r3, [pc, #68]	@ (8005060 <HAL_UART_MspInit+0x100>)
 800501a:	2200      	movs	r2, #0
 800501c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800501e:	4810      	ldr	r0, [pc, #64]	@ (8005060 <HAL_UART_MspInit+0x100>)
 8005020:	f001 fbe8 	bl	80067f4 <HAL_DMA_Init>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d001      	beq.n	800502e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800502a:	f7ff fb2d 	bl	8004688 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a0b      	ldr	r2, [pc, #44]	@ (8005060 <HAL_UART_MspInit+0x100>)
 8005032:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005034:	4a0a      	ldr	r2, [pc, #40]	@ (8005060 <HAL_UART_MspInit+0x100>)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800503a:	2200      	movs	r2, #0
 800503c:	2100      	movs	r1, #0
 800503e:	2025      	movs	r0, #37	@ 0x25
 8005040:	f001 fb53 	bl	80066ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005044:	2025      	movs	r0, #37	@ 0x25
 8005046:	f001 fb6c 	bl	8006722 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800504a:	bf00      	nop
 800504c:	3728      	adds	r7, #40	@ 0x28
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	40011000 	.word	0x40011000
 8005058:	40023800 	.word	0x40023800
 800505c:	40020400 	.word	0x40020400
 8005060:	200007d4 	.word	0x200007d4
 8005064:	40026440 	.word	0x40026440

08005068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005068:	b480      	push	{r7}
 800506a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800506c:	bf00      	nop
 800506e:	e7fd      	b.n	800506c <NMI_Handler+0x4>

08005070 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005070:	b480      	push	{r7}
 8005072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005074:	bf00      	nop
 8005076:	e7fd      	b.n	8005074 <HardFault_Handler+0x4>

08005078 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005078:	b480      	push	{r7}
 800507a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800507c:	bf00      	nop
 800507e:	e7fd      	b.n	800507c <MemManage_Handler+0x4>

08005080 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005084:	bf00      	nop
 8005086:	e7fd      	b.n	8005084 <BusFault_Handler+0x4>

08005088 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005088:	b480      	push	{r7}
 800508a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800508c:	bf00      	nop
 800508e:	e7fd      	b.n	800508c <UsageFault_Handler+0x4>

08005090 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005090:	b480      	push	{r7}
 8005092:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005094:	bf00      	nop
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr

0800509e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800509e:	b480      	push	{r7}
 80050a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050a2:	bf00      	nop
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80050ac:	b480      	push	{r7}
 80050ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050b0:	bf00      	nop
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
	...

080050bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if (Timer1 > 0)
 80050c0:	4b0b      	ldr	r3, [pc, #44]	@ (80050f0 <SysTick_Handler+0x34>)
 80050c2:	881b      	ldrh	r3, [r3, #0]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d005      	beq.n	80050d4 <SysTick_Handler+0x18>
	  Timer1--;
 80050c8:	4b09      	ldr	r3, [pc, #36]	@ (80050f0 <SysTick_Handler+0x34>)
 80050ca:	881b      	ldrh	r3, [r3, #0]
 80050cc:	3b01      	subs	r3, #1
 80050ce:	b29a      	uxth	r2, r3
 80050d0:	4b07      	ldr	r3, [pc, #28]	@ (80050f0 <SysTick_Handler+0x34>)
 80050d2:	801a      	strh	r2, [r3, #0]
  if (Timer2 > 0)
 80050d4:	4b07      	ldr	r3, [pc, #28]	@ (80050f4 <SysTick_Handler+0x38>)
 80050d6:	881b      	ldrh	r3, [r3, #0]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d005      	beq.n	80050e8 <SysTick_Handler+0x2c>
	  Timer2--;
 80050dc:	4b05      	ldr	r3, [pc, #20]	@ (80050f4 <SysTick_Handler+0x38>)
 80050de:	881b      	ldrh	r3, [r3, #0]
 80050e0:	3b01      	subs	r3, #1
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	4b03      	ldr	r3, [pc, #12]	@ (80050f4 <SysTick_Handler+0x38>)
 80050e6:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80050e8:	f000 fdd8 	bl	8005c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80050ec:	bf00      	nop
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	200003bc 	.word	0x200003bc
 80050f4:	200003be 	.word	0x200003be

080050f8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80050fc:	4802      	ldr	r0, [pc, #8]	@ (8005108 <I2C1_EV_IRQHandler+0x10>)
 80050fe:	f002 fabc 	bl	800767a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005102:	bf00      	nop
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	200004bc 	.word	0x200004bc

0800510c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005110:	4802      	ldr	r0, [pc, #8]	@ (800511c <USART1_IRQHandler+0x10>)
 8005112:	f007 fd29 	bl	800cb68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005116:	bf00      	nop
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	2000078c 	.word	0x2000078c

08005120 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005124:	4802      	ldr	r0, [pc, #8]	@ (8005130 <TIM6_DAC_IRQHandler+0x10>)
 8005126:	f006 fce7 	bl	800baf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800512a:	bf00      	nop
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	200006fc 	.word	0x200006fc

08005134 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005138:	4802      	ldr	r0, [pc, #8]	@ (8005144 <TIM7_IRQHandler+0x10>)
 800513a:	f006 fcdd 	bl	800baf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800513e:	bf00      	nop
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	20000744 	.word	0x20000744

08005148 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800514c:	4802      	ldr	r0, [pc, #8]	@ (8005158 <DMA2_Stream0_IRQHandler+0x10>)
 800514e:	f001 fce9 	bl	8006b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005152:	bf00      	nop
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	20000454 	.word	0x20000454

0800515c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005160:	4802      	ldr	r0, [pc, #8]	@ (800516c <DMA2_Stream2_IRQHandler+0x10>)
 8005162:	f001 fcdf 	bl	8006b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8005166:	bf00      	nop
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	200007d4 	.word	0x200007d4

08005170 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005174:	4802      	ldr	r0, [pc, #8]	@ (8005180 <OTG_FS_IRQHandler+0x10>)
 8005176:	f003 ffa4 	bl	80090c2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800517a:	bf00      	nop
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	200054c0 	.word	0x200054c0

08005184 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005184:	b480      	push	{r7}
 8005186:	af00      	add	r7, sp, #0
  return 1;
 8005188:	2301      	movs	r3, #1
}
 800518a:	4618      	mov	r0, r3
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <_kill>:

int _kill(int pid, int sig)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800519e:	f00d fcfb 	bl	8012b98 <__errno>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2216      	movs	r2, #22
 80051a6:	601a      	str	r2, [r3, #0]
  return -1;
 80051a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3708      	adds	r7, #8
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <_exit>:

void _exit (int status)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80051bc:	f04f 31ff 	mov.w	r1, #4294967295
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f7ff ffe7 	bl	8005194 <_kill>
  while (1) {}    /* Make sure we hang here */
 80051c6:	bf00      	nop
 80051c8:	e7fd      	b.n	80051c6 <_exit+0x12>

080051ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b086      	sub	sp, #24
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	60b9      	str	r1, [r7, #8]
 80051d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051d6:	2300      	movs	r3, #0
 80051d8:	617b      	str	r3, [r7, #20]
 80051da:	e00a      	b.n	80051f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80051dc:	f3af 8000 	nop.w
 80051e0:	4601      	mov	r1, r0
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	1c5a      	adds	r2, r3, #1
 80051e6:	60ba      	str	r2, [r7, #8]
 80051e8:	b2ca      	uxtb	r2, r1
 80051ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	3301      	adds	r3, #1
 80051f0:	617b      	str	r3, [r7, #20]
 80051f2:	697a      	ldr	r2, [r7, #20]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	dbf0      	blt.n	80051dc <_read+0x12>
  }

  return len;
 80051fa:	687b      	ldr	r3, [r7, #4]
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3718      	adds	r7, #24
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b086      	sub	sp, #24
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005210:	2300      	movs	r3, #0
 8005212:	617b      	str	r3, [r7, #20]
 8005214:	e009      	b.n	800522a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	1c5a      	adds	r2, r3, #1
 800521a:	60ba      	str	r2, [r7, #8]
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	4618      	mov	r0, r3
 8005220:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	3301      	adds	r3, #1
 8005228:	617b      	str	r3, [r7, #20]
 800522a:	697a      	ldr	r2, [r7, #20]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	429a      	cmp	r2, r3
 8005230:	dbf1      	blt.n	8005216 <_write+0x12>
  }
  return len;
 8005232:	687b      	ldr	r3, [r7, #4]
}
 8005234:	4618      	mov	r0, r3
 8005236:	3718      	adds	r7, #24
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}

0800523c <_close>:

int _close(int file)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005244:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005248:	4618      	mov	r0, r3
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005264:	605a      	str	r2, [r3, #4]
  return 0;
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <_isatty>:

int _isatty(int file)
{
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800527c:	2301      	movs	r3, #1
}
 800527e:	4618      	mov	r0, r3
 8005280:	370c      	adds	r7, #12
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr

0800528a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800528a:	b480      	push	{r7}
 800528c:	b085      	sub	sp, #20
 800528e:	af00      	add	r7, sp, #0
 8005290:	60f8      	str	r0, [r7, #12]
 8005292:	60b9      	str	r1, [r7, #8]
 8005294:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005296:	2300      	movs	r3, #0
}
 8005298:	4618      	mov	r0, r3
 800529a:	3714      	adds	r7, #20
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80052ac:	4a14      	ldr	r2, [pc, #80]	@ (8005300 <_sbrk+0x5c>)
 80052ae:	4b15      	ldr	r3, [pc, #84]	@ (8005304 <_sbrk+0x60>)
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80052b8:	4b13      	ldr	r3, [pc, #76]	@ (8005308 <_sbrk+0x64>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d102      	bne.n	80052c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80052c0:	4b11      	ldr	r3, [pc, #68]	@ (8005308 <_sbrk+0x64>)
 80052c2:	4a12      	ldr	r2, [pc, #72]	@ (800530c <_sbrk+0x68>)
 80052c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80052c6:	4b10      	ldr	r3, [pc, #64]	@ (8005308 <_sbrk+0x64>)
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4413      	add	r3, r2
 80052ce:	693a      	ldr	r2, [r7, #16]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d207      	bcs.n	80052e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80052d4:	f00d fc60 	bl	8012b98 <__errno>
 80052d8:	4603      	mov	r3, r0
 80052da:	220c      	movs	r2, #12
 80052dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80052de:	f04f 33ff 	mov.w	r3, #4294967295
 80052e2:	e009      	b.n	80052f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80052e4:	4b08      	ldr	r3, [pc, #32]	@ (8005308 <_sbrk+0x64>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80052ea:	4b07      	ldr	r3, [pc, #28]	@ (8005308 <_sbrk+0x64>)
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4413      	add	r3, r2
 80052f2:	4a05      	ldr	r2, [pc, #20]	@ (8005308 <_sbrk+0x64>)
 80052f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80052f6:	68fb      	ldr	r3, [r7, #12]
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3718      	adds	r7, #24
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	20020000 	.word	0x20020000
 8005304:	00000400 	.word	0x00000400
 8005308:	200008fc 	.word	0x200008fc
 800530c:	20005d10 	.word	0x20005d10

08005310 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005310:	b480      	push	{r7}
 8005312:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005314:	4b06      	ldr	r3, [pc, #24]	@ (8005330 <SystemInit+0x20>)
 8005316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800531a:	4a05      	ldr	r2, [pc, #20]	@ (8005330 <SystemInit+0x20>)
 800531c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005320:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005324:	bf00      	nop
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	e000ed00 	.word	0xe000ed00

08005334 <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 8005334:	b580      	push	{r7, lr}
 8005336:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8005338:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 800533c:	4906      	ldr	r1, [pc, #24]	@ (8005358 <initialize_uart_dma+0x24>)
 800533e:	4807      	ldr	r0, [pc, #28]	@ (800535c <initialize_uart_dma+0x28>)
 8005340:	f007 faca 	bl	800c8d8 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8005344:	4b06      	ldr	r3, [pc, #24]	@ (8005360 <initialize_uart_dma+0x2c>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	4b05      	ldr	r3, [pc, #20]	@ (8005360 <initialize_uart_dma+0x2c>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f022 0208 	bic.w	r2, r2, #8
 8005352:	601a      	str	r2, [r3, #0]
}
 8005354:	bf00      	nop
 8005356:	bd80      	pop	{r7, pc}
 8005358:	200009a8 	.word	0x200009a8
 800535c:	2000078c 	.word	0x2000078c
 8005360:	200007d4 	.word	0x200007d4

08005364 <uart_dma_rx_event_callback>:

void uart_dma_rx_event_callback(uint16_t Size) {
 8005364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005366:	b085      	sub	sp, #20
 8005368:	af00      	add	r7, sp, #0
 800536a:	4603      	mov	r3, r0
 800536c:	80fb      	strh	r3, [r7, #6]
	rx_callback_counter++;
 800536e:	4b8c      	ldr	r3, [pc, #560]	@ (80055a0 <uart_dma_rx_event_callback+0x23c>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	3301      	adds	r3, #1
 8005374:	4a8a      	ldr	r2, [pc, #552]	@ (80055a0 <uart_dma_rx_event_callback+0x23c>)
 8005376:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 8005378:	4b8a      	ldr	r3, [pc, #552]	@ (80055a4 <uart_dma_rx_event_callback+0x240>)
 800537a:	881a      	ldrh	r2, [r3, #0]
 800537c:	4b8a      	ldr	r3, [pc, #552]	@ (80055a8 <uart_dma_rx_event_callback+0x244>)
 800537e:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 8005380:	88fb      	ldrh	r3, [r7, #6]
 8005382:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 8005386:	d103      	bne.n	8005390 <uart_dma_rx_event_callback+0x2c>
		rx_head = 0;
 8005388:	4b86      	ldr	r3, [pc, #536]	@ (80055a4 <uart_dma_rx_event_callback+0x240>)
 800538a:	2200      	movs	r2, #0
 800538c:	801a      	strh	r2, [r3, #0]
 800538e:	e002      	b.n	8005396 <uart_dma_rx_event_callback+0x32>
	} else {
		rx_head = Size;
 8005390:	4a84      	ldr	r2, [pc, #528]	@ (80055a4 <uart_dma_rx_event_callback+0x240>)
 8005392:	88fb      	ldrh	r3, [r7, #6]
 8005394:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 8005396:	4b85      	ldr	r3, [pc, #532]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 8005398:	881b      	ldrh	r3, [r3, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d033      	beq.n	8005406 <uart_dma_rx_event_callback+0xa2>
		rx_bytes = Size + wrap_size;
 800539e:	4b83      	ldr	r3, [pc, #524]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 80053a0:	881a      	ldrh	r2, [r3, #0]
 80053a2:	88fb      	ldrh	r3, [r7, #6]
 80053a4:	4413      	add	r3, r2
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	4b81      	ldr	r3, [pc, #516]	@ (80055b0 <uart_dma_rx_event_callback+0x24c>)
 80053aa:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 80053ac:	4b80      	ldr	r3, [pc, #512]	@ (80055b0 <uart_dma_rx_event_callback+0x24c>)
 80053ae:	881b      	ldrh	r3, [r3, #0]
 80053b0:	2b36      	cmp	r3, #54	@ 0x36
 80053b2:	d00e      	beq.n	80053d2 <uart_dma_rx_event_callback+0x6e>
			invalid_packets++;
 80053b4:	4b7f      	ldr	r3, [pc, #508]	@ (80055b4 <uart_dma_rx_event_callback+0x250>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	3301      	adds	r3, #1
 80053ba:	4a7e      	ldr	r2, [pc, #504]	@ (80055b4 <uart_dma_rx_event_callback+0x250>)
 80053bc:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 80053be:	4b7b      	ldr	r3, [pc, #492]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80053c4:	2201      	movs	r2, #1
 80053c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80053ca:	487b      	ldr	r0, [pc, #492]	@ (80055b8 <uart_dma_rx_event_callback+0x254>)
 80053cc:	f001 ffe2 	bl	8007394 <HAL_GPIO_WritePin>
			return;
 80053d0:	e0e3      	b.n	800559a <uart_dma_rx_event_callback+0x236>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 80053d2:	4b76      	ldr	r3, [pc, #472]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 80053d4:	881b      	ldrh	r3, [r3, #0]
 80053d6:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 80053da:	4a78      	ldr	r2, [pc, #480]	@ (80055bc <uart_dma_rx_event_callback+0x258>)
 80053dc:	4413      	add	r3, r2
 80053de:	4a73      	ldr	r2, [pc, #460]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 80053e0:	8812      	ldrh	r2, [r2, #0]
 80053e2:	4619      	mov	r1, r3
 80053e4:	4876      	ldr	r0, [pc, #472]	@ (80055c0 <uart_dma_rx_event_callback+0x25c>)
 80053e6:	f00d fc04 	bl	8012bf2 <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 80053ea:	4b70      	ldr	r3, [pc, #448]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 80053ec:	881b      	ldrh	r3, [r3, #0]
 80053ee:	461a      	mov	r2, r3
 80053f0:	4b73      	ldr	r3, [pc, #460]	@ (80055c0 <uart_dma_rx_event_callback+0x25c>)
 80053f2:	4413      	add	r3, r2
 80053f4:	88fa      	ldrh	r2, [r7, #6]
 80053f6:	4971      	ldr	r1, [pc, #452]	@ (80055bc <uart_dma_rx_event_callback+0x258>)
 80053f8:	4618      	mov	r0, r3
 80053fa:	f00d fbfa 	bl	8012bf2 <memcpy>

		wrap_size = 0;
 80053fe:	4b6b      	ldr	r3, [pc, #428]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 8005400:	2200      	movs	r2, #0
 8005402:	801a      	strh	r2, [r3, #0]
 8005404:	e083      	b.n	800550e <uart_dma_rx_event_callback+0x1aa>
	} else {
		if (rx_tail > rx_head) {
 8005406:	4b68      	ldr	r3, [pc, #416]	@ (80055a8 <uart_dma_rx_event_callback+0x244>)
 8005408:	881a      	ldrh	r2, [r3, #0]
 800540a:	4b66      	ldr	r3, [pc, #408]	@ (80055a4 <uart_dma_rx_event_callback+0x240>)
 800540c:	881b      	ldrh	r3, [r3, #0]
 800540e:	429a      	cmp	r2, r3
 8005410:	d942      	bls.n	8005498 <uart_dma_rx_event_callback+0x134>
			if (rx_head == 0) {
 8005412:	4b64      	ldr	r3, [pc, #400]	@ (80055a4 <uart_dma_rx_event_callback+0x240>)
 8005414:	881b      	ldrh	r3, [r3, #0]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d12f      	bne.n	800547a <uart_dma_rx_event_callback+0x116>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 800541a:	4b63      	ldr	r3, [pc, #396]	@ (80055a8 <uart_dma_rx_event_callback+0x244>)
 800541c:	881b      	ldrh	r3, [r3, #0]
 800541e:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8005422:	b29a      	uxth	r2, r3
 8005424:	4b61      	ldr	r3, [pc, #388]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 8005426:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 8005428:	4b60      	ldr	r3, [pc, #384]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 800542a:	881b      	ldrh	r3, [r3, #0]
 800542c:	2b36      	cmp	r3, #54	@ 0x36
 800542e:	d11e      	bne.n	800546e <uart_dma_rx_event_callback+0x10a>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8005430:	4b5d      	ldr	r3, [pc, #372]	@ (80055a8 <uart_dma_rx_event_callback+0x244>)
 8005432:	881b      	ldrh	r3, [r3, #0]
 8005434:	461a      	mov	r2, r3
 8005436:	4b61      	ldr	r3, [pc, #388]	@ (80055bc <uart_dma_rx_event_callback+0x258>)
 8005438:	4413      	add	r3, r2
 800543a:	4a61      	ldr	r2, [pc, #388]	@ (80055c0 <uart_dma_rx_event_callback+0x25c>)
 800543c:	461c      	mov	r4, r3
 800543e:	4616      	mov	r6, r2
 8005440:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8005444:	4635      	mov	r5, r6
 8005446:	4623      	mov	r3, r4
 8005448:	6818      	ldr	r0, [r3, #0]
 800544a:	6859      	ldr	r1, [r3, #4]
 800544c:	689a      	ldr	r2, [r3, #8]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005452:	3410      	adds	r4, #16
 8005454:	3610      	adds	r6, #16
 8005456:	4564      	cmp	r4, ip
 8005458:	d1f4      	bne.n	8005444 <uart_dma_rx_event_callback+0xe0>
 800545a:	4633      	mov	r3, r6
 800545c:	4622      	mov	r2, r4
 800545e:	6810      	ldr	r0, [r2, #0]
 8005460:	6018      	str	r0, [r3, #0]
 8005462:	8892      	ldrh	r2, [r2, #4]
 8005464:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 8005466:	4b51      	ldr	r3, [pc, #324]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 8005468:	2200      	movs	r2, #0
 800546a:	801a      	strh	r2, [r3, #0]
 800546c:	e04f      	b.n	800550e <uart_dma_rx_event_callback+0x1aa>
				} else {
					rx_wrap_counter++;
 800546e:	4b55      	ldr	r3, [pc, #340]	@ (80055c4 <uart_dma_rx_event_callback+0x260>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	3301      	adds	r3, #1
 8005474:	4a53      	ldr	r2, [pc, #332]	@ (80055c4 <uart_dma_rx_event_callback+0x260>)
 8005476:	6013      	str	r3, [r2, #0]
					return;
 8005478:	e08f      	b.n	800559a <uart_dma_rx_event_callback+0x236>
				}
			} else {
				invalid_packets++;
 800547a:	4b4e      	ldr	r3, [pc, #312]	@ (80055b4 <uart_dma_rx_event_callback+0x250>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	3301      	adds	r3, #1
 8005480:	4a4c      	ldr	r2, [pc, #304]	@ (80055b4 <uart_dma_rx_event_callback+0x250>)
 8005482:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8005484:	4b49      	ldr	r3, [pc, #292]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 8005486:	2200      	movs	r2, #0
 8005488:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 800548a:	2201      	movs	r2, #1
 800548c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005490:	4849      	ldr	r0, [pc, #292]	@ (80055b8 <uart_dma_rx_event_callback+0x254>)
 8005492:	f001 ff7f 	bl	8007394 <HAL_GPIO_WritePin>
				return;
 8005496:	e080      	b.n	800559a <uart_dma_rx_event_callback+0x236>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 8005498:	4b42      	ldr	r3, [pc, #264]	@ (80055a4 <uart_dma_rx_event_callback+0x240>)
 800549a:	881a      	ldrh	r2, [r3, #0]
 800549c:	4b42      	ldr	r3, [pc, #264]	@ (80055a8 <uart_dma_rx_event_callback+0x244>)
 800549e:	881b      	ldrh	r3, [r3, #0]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	4b42      	ldr	r3, [pc, #264]	@ (80055b0 <uart_dma_rx_event_callback+0x24c>)
 80054a6:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 80054a8:	4b41      	ldr	r3, [pc, #260]	@ (80055b0 <uart_dma_rx_event_callback+0x24c>)
 80054aa:	881b      	ldrh	r3, [r3, #0]
 80054ac:	2b36      	cmp	r3, #54	@ 0x36
 80054ae:	d11b      	bne.n	80054e8 <uart_dma_rx_event_callback+0x184>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 80054b0:	4b3d      	ldr	r3, [pc, #244]	@ (80055a8 <uart_dma_rx_event_callback+0x244>)
 80054b2:	881b      	ldrh	r3, [r3, #0]
 80054b4:	461a      	mov	r2, r3
 80054b6:	4b41      	ldr	r3, [pc, #260]	@ (80055bc <uart_dma_rx_event_callback+0x258>)
 80054b8:	4413      	add	r3, r2
 80054ba:	4a41      	ldr	r2, [pc, #260]	@ (80055c0 <uart_dma_rx_event_callback+0x25c>)
 80054bc:	461c      	mov	r4, r3
 80054be:	4616      	mov	r6, r2
 80054c0:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80054c4:	4635      	mov	r5, r6
 80054c6:	4623      	mov	r3, r4
 80054c8:	6818      	ldr	r0, [r3, #0]
 80054ca:	6859      	ldr	r1, [r3, #4]
 80054cc:	689a      	ldr	r2, [r3, #8]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054d2:	3410      	adds	r4, #16
 80054d4:	3610      	adds	r6, #16
 80054d6:	4564      	cmp	r4, ip
 80054d8:	d1f4      	bne.n	80054c4 <uart_dma_rx_event_callback+0x160>
 80054da:	4633      	mov	r3, r6
 80054dc:	4622      	mov	r2, r4
 80054de:	6810      	ldr	r0, [r2, #0]
 80054e0:	6018      	str	r0, [r3, #0]
 80054e2:	8892      	ldrh	r2, [r2, #4]
 80054e4:	809a      	strh	r2, [r3, #4]
 80054e6:	e012      	b.n	800550e <uart_dma_rx_event_callback+0x1aa>
			} else if (rx_bytes == 0) {
 80054e8:	4b31      	ldr	r3, [pc, #196]	@ (80055b0 <uart_dma_rx_event_callback+0x24c>)
 80054ea:	881b      	ldrh	r3, [r3, #0]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d053      	beq.n	8005598 <uart_dma_rx_event_callback+0x234>
				return;
			} else {
				invalid_packets++;
 80054f0:	4b30      	ldr	r3, [pc, #192]	@ (80055b4 <uart_dma_rx_event_callback+0x250>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	3301      	adds	r3, #1
 80054f6:	4a2f      	ldr	r2, [pc, #188]	@ (80055b4 <uart_dma_rx_event_callback+0x250>)
 80054f8:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 80054fa:	4b2c      	ldr	r3, [pc, #176]	@ (80055ac <uart_dma_rx_event_callback+0x248>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8005500:	2201      	movs	r2, #1
 8005502:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005506:	482c      	ldr	r0, [pc, #176]	@ (80055b8 <uart_dma_rx_event_callback+0x254>)
 8005508:	f001 ff44 	bl	8007394 <HAL_GPIO_WritePin>
				return;
 800550c:	e045      	b.n	800559a <uart_dma_rx_event_callback+0x236>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 800550e:	4b2e      	ldr	r3, [pc, #184]	@ (80055c8 <uart_dma_rx_event_callback+0x264>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4619      	mov	r1, r3
 8005514:	482a      	ldr	r0, [pc, #168]	@ (80055c0 <uart_dma_rx_event_callback+0x25c>)
 8005516:	f000 fb37 	bl	8005b88 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 800551a:	4b2b      	ldr	r3, [pc, #172]	@ (80055c8 <uart_dma_rx_event_callback+0x264>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4618      	mov	r0, r3
 8005520:	f000 f8ce 	bl	80056c0 <validate_packet>
 8005524:	4603      	mov	r3, r0
 8005526:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 8005528:	7bfb      	ldrb	r3, [r7, #15]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d018      	beq.n	8005560 <uart_dma_rx_event_callback+0x1fc>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 800552e:	4b26      	ldr	r3, [pc, #152]	@ (80055c8 <uart_dma_rx_event_callback+0x264>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 8005534:	4b25      	ldr	r3, [pc, #148]	@ (80055cc <uart_dma_rx_event_callback+0x268>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a23      	ldr	r2, [pc, #140]	@ (80055c8 <uart_dma_rx_event_callback+0x264>)
 800553a:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 800553c:	4a23      	ldr	r2, [pc, #140]	@ (80055cc <uart_dma_rx_event_callback+0x268>)
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 8005542:	4b23      	ldr	r3, [pc, #140]	@ (80055d0 <uart_dma_rx_event_callback+0x26c>)
 8005544:	2201      	movs	r2, #1
 8005546:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 8005548:	4b22      	ldr	r3, [pc, #136]	@ (80055d4 <uart_dma_rx_event_callback+0x270>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	3301      	adds	r3, #1
 800554e:	4a21      	ldr	r2, [pc, #132]	@ (80055d4 <uart_dma_rx_event_callback+0x270>)
 8005550:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 8005552:	2200      	movs	r2, #0
 8005554:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005558:	4817      	ldr	r0, [pc, #92]	@ (80055b8 <uart_dma_rx_event_callback+0x254>)
 800555a:	f001 ff1b 	bl	8007394 <HAL_GPIO_WritePin>
 800555e:	e00a      	b.n	8005576 <uart_dma_rx_event_callback+0x212>
	} else {
		corrupted_packets++;
 8005560:	4b1d      	ldr	r3, [pc, #116]	@ (80055d8 <uart_dma_rx_event_callback+0x274>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	3301      	adds	r3, #1
 8005566:	4a1c      	ldr	r2, [pc, #112]	@ (80055d8 <uart_dma_rx_event_callback+0x274>)
 8005568:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 800556a:	2201      	movs	r2, #1
 800556c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005570:	4811      	ldr	r0, [pc, #68]	@ (80055b8 <uart_dma_rx_event_callback+0x254>)
 8005572:	f001 ff0f 	bl	8007394 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 8005576:	4b0a      	ldr	r3, [pc, #40]	@ (80055a0 <uart_dma_rx_event_callback+0x23c>)
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	4b12      	ldr	r3, [pc, #72]	@ (80055c4 <uart_dma_rx_event_callback+0x260>)
 800557c:	6819      	ldr	r1, [r3, #0]
 800557e:	4b15      	ldr	r3, [pc, #84]	@ (80055d4 <uart_dma_rx_event_callback+0x270>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4419      	add	r1, r3
 8005584:	4b0b      	ldr	r3, [pc, #44]	@ (80055b4 <uart_dma_rx_event_callback+0x250>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4419      	add	r1, r3
 800558a:	4b13      	ldr	r3, [pc, #76]	@ (80055d8 <uart_dma_rx_event_callback+0x274>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	440b      	add	r3, r1
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	4a12      	ldr	r2, [pc, #72]	@ (80055dc <uart_dma_rx_event_callback+0x278>)
 8005594:	6013      	str	r3, [r2, #0]
 8005596:	e000      	b.n	800559a <uart_dma_rx_event_callback+0x236>
				return;
 8005598:	bf00      	nop
}
 800559a:	3714      	adds	r7, #20
 800559c:	46bd      	mov	sp, r7
 800559e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055a0:	20003fb0 	.word	0x20003fb0
 80055a4:	20003faa 	.word	0x20003faa
 80055a8:	20003fa8 	.word	0x20003fa8
 80055ac:	20003fae 	.word	0x20003fae
 80055b0:	20003fac 	.word	0x20003fac
 80055b4:	20003fbc 	.word	0x20003fbc
 80055b8:	40020800 	.word	0x40020800
 80055bc:	200009a8 	.word	0x200009a8
 80055c0:	20000970 	.word	0x20000970
 80055c4:	20003fb4 	.word	0x20003fb4
 80055c8:	200000c4 	.word	0x200000c4
 80055cc:	200000c8 	.word	0x200000c8
 80055d0:	2000096e 	.word	0x2000096e
 80055d4:	20003fb8 	.word	0x20003fb8
 80055d8:	20003fc0 	.word	0x20003fc0
 80055dc:	20003fc4 	.word	0x20003fc4

080055e0 <uart_dma_error_callback>:

void uart_dma_error_callback() {
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0
	HAL_UART_Abort(&huart1);
 80055e4:	4809      	ldr	r0, [pc, #36]	@ (800560c <uart_dma_error_callback+0x2c>)
 80055e6:	f007 f9d4 	bl	800c992 <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 80055ea:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 80055ee:	4908      	ldr	r1, [pc, #32]	@ (8005610 <uart_dma_error_callback+0x30>)
 80055f0:	4806      	ldr	r0, [pc, #24]	@ (800560c <uart_dma_error_callback+0x2c>)
 80055f2:	f007 f971 	bl	800c8d8 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80055f6:	4b07      	ldr	r3, [pc, #28]	@ (8005614 <uart_dma_error_callback+0x34>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	4b05      	ldr	r3, [pc, #20]	@ (8005614 <uart_dma_error_callback+0x34>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f022 0208 	bic.w	r2, r2, #8
 8005604:	601a      	str	r2, [r3, #0]
}
 8005606:	bf00      	nop
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	2000078c 	.word	0x2000078c
 8005610:	200009a8 	.word	0x200009a8
 8005614:	200007d4 	.word	0x200007d4

08005618 <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 8005618:	b480      	push	{r7}
 800561a:	af00      	add	r7, sp, #0
	return data_ready;
 800561c:	4b03      	ldr	r3, [pc, #12]	@ (800562c <uart_dma_is_data_ready+0x14>)
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	b2db      	uxtb	r3, r3
}
 8005622:	4618      	mov	r0, r3
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr
 800562c:	2000096e 	.word	0x2000096e

08005630 <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8005630:	b480      	push	{r7}
 8005632:	af00      	add	r7, sp, #0
	data_ready = 0;
 8005634:	4b03      	ldr	r3, [pc, #12]	@ (8005644 <uart_dma_reset_data_ready+0x14>)
 8005636:	2200      	movs	r2, #0
 8005638:	701a      	strb	r2, [r3, #0]
}
 800563a:	bf00      	nop
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr
 8005644:	2000096e 	.word	0x2000096e

08005648 <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 8005648:	b480      	push	{r7}
 800564a:	af00      	add	r7, sp, #0
	return read_packet;
 800564c:	4b03      	ldr	r3, [pc, #12]	@ (800565c <uart_dma_get_latest_packet+0x14>)
 800564e:	681b      	ldr	r3, [r3, #0]
}
 8005650:	4618      	mov	r0, r3
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	200000c8 	.word	0x200000c8

08005660 <calculate_crc32>:
	{-0.00553700002f, -0.0103890002f, 1.19613802f}
};

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8005660:	b580      	push	{r7, lr}
 8005662:	b0a0      	sub	sp, #128	@ 0x80
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	3303      	adds	r3, #3
 800566e:	f023 0303 	bic.w	r3, r3, #3
 8005672:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 8005674:	236c      	movs	r3, #108	@ 0x6c
 8005676:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8005678:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800567a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800567c:	429a      	cmp	r2, r3
 800567e:	d901      	bls.n	8005684 <calculate_crc32+0x24>
 8005680:	2300      	movs	r3, #0
 8005682:	e016      	b.n	80056b2 <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 8005684:	f107 030c 	add.w	r3, r7, #12
 8005688:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800568a:	2100      	movs	r1, #0
 800568c:	4618      	mov	r0, r3
 800568e:	f00d fa20 	bl	8012ad2 <memset>
    memcpy(buffer, data, len);
 8005692:	f107 030c 	add.w	r3, r7, #12
 8005696:	683a      	ldr	r2, [r7, #0]
 8005698:	6879      	ldr	r1, [r7, #4]
 800569a:	4618      	mov	r0, r3
 800569c:	f00d faa9 	bl	8012bf2 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 80056a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80056a2:	089a      	lsrs	r2, r3, #2
 80056a4:	f107 030c 	add.w	r3, r7, #12
 80056a8:	4619      	mov	r1, r3
 80056aa:	4804      	ldr	r0, [pc, #16]	@ (80056bc <calculate_crc32+0x5c>)
 80056ac:	f001 f86f 	bl	800678e <HAL_CRC_Calculate>
 80056b0:	4603      	mov	r3, r0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3780      	adds	r7, #128	@ 0x80
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	200004b4 	.word	0x200004b4

080056c0 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	881b      	ldrh	r3, [r3, #0]
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d001      	beq.n	80056da <validate_packet+0x1a>
 80056d6:	2300      	movs	r3, #0
 80056d8:	e00f      	b.n	80056fa <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	3302      	adds	r3, #2
 80056de:	2130      	movs	r1, #48	@ 0x30
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7ff ffbd 	bl	8005660 <calculate_crc32>
 80056e6:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	429a      	cmp	r2, r3
 80056f2:	bf0c      	ite	eq
 80056f4:	2301      	moveq	r3, #1
 80056f6:	2300      	movne	r3, #0
 80056f8:	b2db      	uxtb	r3, r3
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3710      	adds	r7, #16
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	0000      	movs	r0, r0
 8005704:	0000      	movs	r0, r0
	...

08005708 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8005708:	b5b0      	push	{r4, r5, r7, lr}
 800570a:	b086      	sub	sp, #24
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8005712:	6879      	ldr	r1, [r7, #4]
 8005714:	680a      	ldr	r2, [r1, #0]
 8005716:	684b      	ldr	r3, [r1, #4]
 8005718:	6839      	ldr	r1, [r7, #0]
 800571a:	600a      	str	r2, [r1, #0]
 800571c:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 800571e:	6879      	ldr	r1, [r7, #4]
 8005720:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8005724:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8005728:	4610      	mov	r0, r2
 800572a:	4619      	mov	r1, r3
 800572c:	f7fb fb54 	bl	8000dd8 <__aeabi_ul2f>
 8005730:	ee07 0a10 	vmov	s14, r0
 8005734:	eddf 7ada 	vldr	s15, [pc, #872]	@ 8005aa0 <process_raw_sensor_data+0x398>
 8005738:	ee67 7a27 	vmul.f32	s15, s14, s15
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	ee17 2a90 	vmov	r2, s15
 8005742:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8005744:	6879      	ldr	r1, [r7, #4]
 8005746:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 800574a:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 800574e:	4610      	mov	r0, r2
 8005750:	4619      	mov	r1, r3
 8005752:	f7fb fb49 	bl	8000de8 <__aeabi_l2f>
 8005756:	ee07 0a10 	vmov	s14, r0
 800575a:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8005aa0 <process_raw_sensor_data+0x398>
 800575e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	ee17 2a90 	vmov	r2, s15
 8005768:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	895b      	ldrh	r3, [r3, #10]
 800576e:	b29b      	uxth	r3, r3
 8005770:	b21b      	sxth	r3, r3
 8005772:	ee07 3a90 	vmov	s15, r3
 8005776:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800577a:	ed9f 7ac9 	vldr	s14, [pc, #804]	@ 8005aa0 <process_raw_sensor_data+0x398>
 800577e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	ee17 2a90 	vmov	r2, s15
 8005788:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	8a1b      	ldrh	r3, [r3, #16]
 800578e:	b29b      	uxth	r3, r3
 8005790:	b21b      	sxth	r3, r3
 8005792:	ee07 3a90 	vmov	s15, r3
 8005796:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800579a:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8005aa4 <process_raw_sensor_data+0x39c>
 800579e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	ee17 2a90 	vmov	r2, s15
 80057a8:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	8adb      	ldrh	r3, [r3, #22]
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	b21b      	sxth	r3, r3
 80057b2:	ee07 3a90 	vmov	s15, r3
 80057b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057ba:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 8005aa8 <process_raw_sensor_data+0x3a0>
 80057be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	ee17 2a90 	vmov	r2, s15
 80057c8:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	891b      	ldrh	r3, [r3, #8]
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	b21b      	sxth	r3, r3
 80057d2:	ee07 3a90 	vmov	s15, r3
 80057d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057da:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8005aa0 <process_raw_sensor_data+0x398>
 80057de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	ee17 2a90 	vmov	r2, s15
 80057e8:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	89db      	ldrh	r3, [r3, #14]
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	b21b      	sxth	r3, r3
 80057f2:	ee07 3a90 	vmov	s15, r3
 80057f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057fa:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 8005aa4 <process_raw_sensor_data+0x39c>
 80057fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	ee17 2a90 	vmov	r2, s15
 8005808:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	8a9b      	ldrh	r3, [r3, #20]
 800580e:	b29b      	uxth	r3, r3
 8005810:	b21b      	sxth	r3, r3
 8005812:	ee07 3a90 	vmov	s15, r3
 8005816:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800581a:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8005aa8 <process_raw_sensor_data+0x3a0>
 800581e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	ee17 2a90 	vmov	r2, s15
 8005828:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	899b      	ldrh	r3, [r3, #12]
 800582e:	b29b      	uxth	r3, r3
 8005830:	b21b      	sxth	r3, r3
 8005832:	ee07 3a90 	vmov	s15, r3
 8005836:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800583a:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8005aac <process_raw_sensor_data+0x3a4>
 800583e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	ee17 2a90 	vmov	r2, s15
 8005848:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	8a5b      	ldrh	r3, [r3, #18]
 800584e:	b29b      	uxth	r3, r3
 8005850:	b21b      	sxth	r3, r3
 8005852:	ee07 3a90 	vmov	s15, r3
 8005856:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800585a:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8005ab0 <process_raw_sensor_data+0x3a8>
 800585e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	ee17 2a90 	vmov	r2, s15
 8005868:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	8b1b      	ldrh	r3, [r3, #24]
 800586e:	b29b      	uxth	r3, r3
 8005870:	b21b      	sxth	r3, r3
 8005872:	ee07 3a90 	vmov	s15, r3
 8005876:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800587a:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8005ab4 <process_raw_sensor_data+0x3ac>
 800587e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	ee17 2a90 	vmov	r2, s15
 8005888:	629a      	str	r2, [r3, #40]	@ 0x28

	// remove biases
#ifndef CALIBRATE_ACC
	data->ax = (data->ax / CONSTANT_g - ACC_BIAS[0]) * ACC_SCALE_FACTOR[0][0] * CONSTANT_g;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8005ab8 <process_raw_sensor_data+0x3b0>
 8005892:	ee07 3a90 	vmov	s15, r3
 8005896:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800589a:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8005abc <process_raw_sensor_data+0x3b4>
 800589e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058a2:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8005ac0 <process_raw_sensor_data+0x3b8>
 80058a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058aa:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8005ab8 <process_raw_sensor_data+0x3b0>
 80058ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	ee17 2a90 	vmov	r2, s15
 80058b8:	609a      	str	r2, [r3, #8]
	data->ay = (data->ay / CONSTANT_g - ACC_BIAS[1]) * ACC_SCALE_FACTOR[1][1] * CONSTANT_g;
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8005ab8 <process_raw_sensor_data+0x3b0>
 80058c2:	ee07 3a90 	vmov	s15, r3
 80058c6:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80058ca:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8005ac4 <process_raw_sensor_data+0x3bc>
 80058ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058d2:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8005ac8 <process_raw_sensor_data+0x3c0>
 80058d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058da:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8005ab8 <process_raw_sensor_data+0x3b0>
 80058de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	ee17 2a90 	vmov	r2, s15
 80058e8:	60da      	str	r2, [r3, #12]
	data->az = (data->az / CONSTANT_g - ACC_BIAS[2]) * ACC_SCALE_FACTOR[2][2] * CONSTANT_g;
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8005ab8 <process_raw_sensor_data+0x3b0>
 80058f2:	ee07 3a90 	vmov	s15, r3
 80058f6:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80058fa:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8005acc <process_raw_sensor_data+0x3c4>
 80058fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005902:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8005ad0 <process_raw_sensor_data+0x3c8>
 8005906:	ee67 7a87 	vmul.f32	s15, s15, s14
 800590a:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8005ab8 <process_raw_sensor_data+0x3b0>
 800590e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	ee17 2a90 	vmov	r2, s15
 8005918:	611a      	str	r2, [r3, #16]
#endif

#ifndef CALIBRATE_GYR
	data->gx = (data->gx - GYR_BIAS[0] / RAD_TO_DEG);
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	695b      	ldr	r3, [r3, #20]
 800591e:	4618      	mov	r0, r3
 8005920:	f7fa fe12 	bl	8000548 <__aeabi_f2d>
 8005924:	4604      	mov	r4, r0
 8005926:	460d      	mov	r5, r1
 8005928:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8005ad4 <process_raw_sensor_data+0x3cc>
 800592c:	eddf 7a6a 	vldr	s15, [pc, #424]	@ 8005ad8 <process_raw_sensor_data+0x3d0>
 8005930:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005934:	ee16 0a90 	vmov	r0, s13
 8005938:	f7fa fe06 	bl	8000548 <__aeabi_f2d>
 800593c:	a356      	add	r3, pc, #344	@ (adr r3, 8005a98 <process_raw_sensor_data+0x390>)
 800593e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005942:	f7fa ff83 	bl	800084c <__aeabi_ddiv>
 8005946:	4602      	mov	r2, r0
 8005948:	460b      	mov	r3, r1
 800594a:	4620      	mov	r0, r4
 800594c:	4629      	mov	r1, r5
 800594e:	f7fa fc9b 	bl	8000288 <__aeabi_dsub>
 8005952:	4602      	mov	r2, r0
 8005954:	460b      	mov	r3, r1
 8005956:	4610      	mov	r0, r2
 8005958:	4619      	mov	r1, r3
 800595a:	f7fb f925 	bl	8000ba8 <__aeabi_d2f>
 800595e:	4602      	mov	r2, r0
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	615a      	str	r2, [r3, #20]
	data->gy = (data->gy - GYR_BIAS[1] / RAD_TO_DEG);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	699b      	ldr	r3, [r3, #24]
 8005968:	4618      	mov	r0, r3
 800596a:	f7fa fded 	bl	8000548 <__aeabi_f2d>
 800596e:	4604      	mov	r4, r0
 8005970:	460d      	mov	r5, r1
 8005972:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8005adc <process_raw_sensor_data+0x3d4>
 8005976:	eddf 7a58 	vldr	s15, [pc, #352]	@ 8005ad8 <process_raw_sensor_data+0x3d0>
 800597a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800597e:	ee16 0a90 	vmov	r0, s13
 8005982:	f7fa fde1 	bl	8000548 <__aeabi_f2d>
 8005986:	a344      	add	r3, pc, #272	@ (adr r3, 8005a98 <process_raw_sensor_data+0x390>)
 8005988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598c:	f7fa ff5e 	bl	800084c <__aeabi_ddiv>
 8005990:	4602      	mov	r2, r0
 8005992:	460b      	mov	r3, r1
 8005994:	4620      	mov	r0, r4
 8005996:	4629      	mov	r1, r5
 8005998:	f7fa fc76 	bl	8000288 <__aeabi_dsub>
 800599c:	4602      	mov	r2, r0
 800599e:	460b      	mov	r3, r1
 80059a0:	4610      	mov	r0, r2
 80059a2:	4619      	mov	r1, r3
 80059a4:	f7fb f900 	bl	8000ba8 <__aeabi_d2f>
 80059a8:	4602      	mov	r2, r0
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	619a      	str	r2, [r3, #24]
	data->gz = (data->gz - GYR_BIAS[2] / RAD_TO_DEG);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	69db      	ldr	r3, [r3, #28]
 80059b2:	4618      	mov	r0, r3
 80059b4:	f7fa fdc8 	bl	8000548 <__aeabi_f2d>
 80059b8:	4604      	mov	r4, r0
 80059ba:	460d      	mov	r5, r1
 80059bc:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8005ae0 <process_raw_sensor_data+0x3d8>
 80059c0:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8005ad8 <process_raw_sensor_data+0x3d0>
 80059c4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80059c8:	ee16 0a90 	vmov	r0, s13
 80059cc:	f7fa fdbc 	bl	8000548 <__aeabi_f2d>
 80059d0:	a331      	add	r3, pc, #196	@ (adr r3, 8005a98 <process_raw_sensor_data+0x390>)
 80059d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d6:	f7fa ff39 	bl	800084c <__aeabi_ddiv>
 80059da:	4602      	mov	r2, r0
 80059dc:	460b      	mov	r3, r1
 80059de:	4620      	mov	r0, r4
 80059e0:	4629      	mov	r1, r5
 80059e2:	f7fa fc51 	bl	8000288 <__aeabi_dsub>
 80059e6:	4602      	mov	r2, r0
 80059e8:	460b      	mov	r3, r1
 80059ea:	4610      	mov	r0, r2
 80059ec:	4619      	mov	r1, r3
 80059ee:	f7fb f8db 	bl	8000ba8 <__aeabi_d2f>
 80059f2:	4602      	mov	r2, r0
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	61da      	str	r2, [r3, #28]
#endif

#ifndef CALIBRATE_MAG
	data->mx = (data->mx - MAG_BIAS[0]);
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	6a1b      	ldr	r3, [r3, #32]
 80059fc:	eddf 7a39 	vldr	s15, [pc, #228]	@ 8005ae4 <process_raw_sensor_data+0x3dc>
 8005a00:	ee07 3a10 	vmov	s14, r3
 8005a04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	ee17 2a90 	vmov	r2, s15
 8005a0e:	621a      	str	r2, [r3, #32]
	data->my = (data->my - MAG_BIAS[1]);
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a14:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8005ae8 <process_raw_sensor_data+0x3e0>
 8005a18:	ee07 3a10 	vmov	s14, r3
 8005a1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	ee17 2a90 	vmov	r2, s15
 8005a26:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = (data->mz - MAG_BIAS[2]);
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a2c:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8005aec <process_raw_sensor_data+0x3e4>
 8005a30:	ee07 3a10 	vmov	s14, r3
 8005a34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	ee17 2a90 	vmov	r2, s15
 8005a3e:	629a      	str	r2, [r3, #40]	@ 0x28

	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	6a1b      	ldr	r3, [r3, #32]
 8005a44:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8005af0 <process_raw_sensor_data+0x3e8>
 8005a48:	ee07 3a10 	vmov	s14, r3
 8005a4c:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[0][1] +
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a54:	eddf 7a27 	vldr	s15, [pc, #156]	@ 8005af4 <process_raw_sensor_data+0x3ec>
 8005a58:	ee06 3a90 	vmov	s13, r3
 8005a5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8005a60:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[0][2];
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a68:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8005afc <process_raw_sensor_data+0x3f4>
 8005a6c:	ee06 3a90 	vmov	s13, r3
 8005a70:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8005a74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a78:	edc7 7a05 	vstr	s15, [r7, #20]

	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	6a1b      	ldr	r3, [r3, #32]
 8005a80:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8005af4 <process_raw_sensor_data+0x3ec>
 8005a84:	ee07 3a10 	vmov	s14, r3
 8005a88:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[1][1] +
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a90:	e03a      	b.n	8005b08 <process_raw_sensor_data+0x400>
 8005a92:	bf00      	nop
 8005a94:	f3af 8000 	nop.w
 8005a98:	54442d18 	.word	0x54442d18
 8005a9c:	400921fb 	.word	0x400921fb
 8005aa0:	3c23d70a 	.word	0x3c23d70a
 8005aa4:	3a91a2b4 	.word	0x3a91a2b4
 8005aa8:	3d800000 	.word	0x3d800000
 8005aac:	bc23d70a 	.word	0xbc23d70a
 8005ab0:	ba91a2b4 	.word	0xba91a2b4
 8005ab4:	bd800000 	.word	0xbd800000
 8005ab8:	411ce83e 	.word	0x411ce83e
 8005abc:	bdae147b 	.word	0xbdae147b
 8005ac0:	3f7e17c8 	.word	0x3f7e17c8
 8005ac4:	bd03126f 	.word	0xbd03126f
 8005ac8:	3f7edefc 	.word	0x3f7edefc
 8005acc:	3cf5c290 	.word	0x3cf5c290
 8005ad0:	3f7e46bc 	.word	0x3f7e46bc
 8005ad4:	be089388 	.word	0xbe089388
 8005ad8:	43340000 	.word	0x43340000
 8005adc:	bd3b114d 	.word	0xbd3b114d
 8005ae0:	be151fea 	.word	0xbe151fea
 8005ae4:	c1dc0000 	.word	0xc1dc0000
 8005ae8:	c1926666 	.word	0xc1926666
 8005aec:	41d66666 	.word	0x41d66666
 8005af0:	3f97ea92 	.word	0x3f97ea92
 8005af4:	bd6cf638 	.word	0xbd6cf638
 8005af8:	3f92b242 	.word	0x3f92b242
 8005afc:	bbb56fb9 	.word	0xbbb56fb9
 8005b00:	bc2a36a0 	.word	0xbc2a36a0
 8005b04:	3f991b0d 	.word	0x3f991b0d
 8005b08:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8005af8 <process_raw_sensor_data+0x3f0>
 8005b0c:	ee06 3a90 	vmov	s13, r3
 8005b10:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8005b14:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[1][2];
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1c:	ed5f 7a08 	vldr	s15, [pc, #-32]	@ 8005b00 <process_raw_sensor_data+0x3f8>
 8005b20:	ee06 3a90 	vmov	s13, r3
 8005b24:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8005b28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b2c:	edc7 7a04 	vstr	s15, [r7, #16]

	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	6a1b      	ldr	r3, [r3, #32]
 8005b34:	ed5f 7a0f 	vldr	s15, [pc, #-60]	@ 8005afc <process_raw_sensor_data+0x3f4>
 8005b38:	ee07 3a10 	vmov	s14, r3
 8005b3c:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[2][1] +
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b44:	ed5f 7a12 	vldr	s15, [pc, #-72]	@ 8005b00 <process_raw_sensor_data+0x3f8>
 8005b48:	ee06 3a90 	vmov	s13, r3
 8005b4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8005b50:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[2][2];
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b58:	ed5f 7a16 	vldr	s15, [pc, #-88]	@ 8005b04 <process_raw_sensor_data+0x3fc>
 8005b5c:	ee06 3a90 	vmov	s13, r3
 8005b60:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8005b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b68:	edc7 7a03 	vstr	s15, [r7, #12]

	data->mx = cal_mx;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	697a      	ldr	r2, [r7, #20]
 8005b70:	621a      	str	r2, [r3, #32]
	data->my = cal_my;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	693a      	ldr	r2, [r7, #16]
 8005b76:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = cal_mz;
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
}
 8005b7e:	bf00      	nop
 8005b80:	3718      	adds	r7, #24
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bdb0      	pop	{r4, r5, r7, pc}
 8005b86:	bf00      	nop

08005b88 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 8005b92:	2236      	movs	r2, #54	@ 0x36
 8005b94:	6879      	ldr	r1, [r7, #4]
 8005b96:	6838      	ldr	r0, [r7, #0]
 8005b98:	f00d f82b 	bl	8012bf2 <memcpy>
}
 8005b9c:	bf00      	nop
 8005b9e:	3708      	adds	r7, #8
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005ba4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005bdc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005ba8:	f7ff fbb2 	bl	8005310 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005bac:	480c      	ldr	r0, [pc, #48]	@ (8005be0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005bae:	490d      	ldr	r1, [pc, #52]	@ (8005be4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8005be8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005bb4:	e002      	b.n	8005bbc <LoopCopyDataInit>

08005bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005bba:	3304      	adds	r3, #4

08005bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005bc0:	d3f9      	bcc.n	8005bb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8005bec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005bc4:	4c0a      	ldr	r4, [pc, #40]	@ (8005bf0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005bc8:	e001      	b.n	8005bce <LoopFillZerobss>

08005bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005bcc:	3204      	adds	r2, #4

08005bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005bd0:	d3fb      	bcc.n	8005bca <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8005bd2:	f00c ffe7 	bl	8012ba4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005bd6:	f7fd ff69 	bl	8003aac <main>
  bx  lr    
 8005bda:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005bdc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005be0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005be4:	200003a0 	.word	0x200003a0
  ldr r2, =_sidata
 8005be8:	080156a0 	.word	0x080156a0
  ldr r2, =_sbss
 8005bec:	200003a0 	.word	0x200003a0
  ldr r4, =_ebss
 8005bf0:	20005d10 	.word	0x20005d10

08005bf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005bf4:	e7fe      	b.n	8005bf4 <ADC_IRQHandler>
	...

08005bf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005bfc:	4b0e      	ldr	r3, [pc, #56]	@ (8005c38 <HAL_Init+0x40>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a0d      	ldr	r2, [pc, #52]	@ (8005c38 <HAL_Init+0x40>)
 8005c02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005c06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005c08:	4b0b      	ldr	r3, [pc, #44]	@ (8005c38 <HAL_Init+0x40>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8005c38 <HAL_Init+0x40>)
 8005c0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005c12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005c14:	4b08      	ldr	r3, [pc, #32]	@ (8005c38 <HAL_Init+0x40>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a07      	ldr	r2, [pc, #28]	@ (8005c38 <HAL_Init+0x40>)
 8005c1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c20:	2003      	movs	r0, #3
 8005c22:	f000 fd57 	bl	80066d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005c26:	200f      	movs	r0, #15
 8005c28:	f000 f808 	bl	8005c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005c2c:	f7fe fece 	bl	80049cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005c30:	2300      	movs	r3, #0
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	40023c00 	.word	0x40023c00

08005c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b082      	sub	sp, #8
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005c44:	4b12      	ldr	r3, [pc, #72]	@ (8005c90 <HAL_InitTick+0x54>)
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	4b12      	ldr	r3, [pc, #72]	@ (8005c94 <HAL_InitTick+0x58>)
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 fd6f 	bl	800673e <HAL_SYSTICK_Config>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d001      	beq.n	8005c6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e00e      	b.n	8005c88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2b0f      	cmp	r3, #15
 8005c6e:	d80a      	bhi.n	8005c86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005c70:	2200      	movs	r2, #0
 8005c72:	6879      	ldr	r1, [r7, #4]
 8005c74:	f04f 30ff 	mov.w	r0, #4294967295
 8005c78:	f000 fd37 	bl	80066ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005c7c:	4a06      	ldr	r2, [pc, #24]	@ (8005c98 <HAL_InitTick+0x5c>)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
 8005c84:	e000      	b.n	8005c88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3708      	adds	r7, #8
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	200000c0 	.word	0x200000c0
 8005c94:	200000d0 	.word	0x200000d0
 8005c98:	200000cc 	.word	0x200000cc

08005c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ca0:	4b06      	ldr	r3, [pc, #24]	@ (8005cbc <HAL_IncTick+0x20>)
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	4b06      	ldr	r3, [pc, #24]	@ (8005cc0 <HAL_IncTick+0x24>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4413      	add	r3, r2
 8005cac:	4a04      	ldr	r2, [pc, #16]	@ (8005cc0 <HAL_IncTick+0x24>)
 8005cae:	6013      	str	r3, [r2, #0]
}
 8005cb0:	bf00      	nop
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	200000d0 	.word	0x200000d0
 8005cc0:	20003fc8 	.word	0x20003fc8

08005cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8005cc8:	4b03      	ldr	r3, [pc, #12]	@ (8005cd8 <HAL_GetTick+0x14>)
 8005cca:	681b      	ldr	r3, [r3, #0]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	20003fc8 	.word	0x20003fc8

08005cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005ce4:	f7ff ffee 	bl	8005cc4 <HAL_GetTick>
 8005ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf4:	d005      	beq.n	8005d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8005d20 <HAL_Delay+0x44>)
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4413      	add	r3, r2
 8005d00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005d02:	bf00      	nop
 8005d04:	f7ff ffde 	bl	8005cc4 <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d8f7      	bhi.n	8005d04 <HAL_Delay+0x28>
  {
  }
}
 8005d14:	bf00      	nop
 8005d16:	bf00      	nop
 8005d18:	3710      	adds	r7, #16
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	200000d0 	.word	0x200000d0

08005d24 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d101      	bne.n	8005d3a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e033      	b.n	8005da2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d109      	bne.n	8005d56 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f7fe fe6a 	bl	8004a1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5a:	f003 0310 	and.w	r3, r3, #16
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d118      	bne.n	8005d94 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d66:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005d6a:	f023 0302 	bic.w	r3, r3, #2
 8005d6e:	f043 0202 	orr.w	r2, r3, #2
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f000 fa5e 	bl	8006238 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d86:	f023 0303 	bic.w	r3, r3, #3
 8005d8a:	f043 0201 	orr.w	r2, r3, #1
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	641a      	str	r2, [r3, #64]	@ 0x40
 8005d92:	e001      	b.n	8005d98 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3710      	adds	r7, #16
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
	...

08005dac <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b086      	sub	sp, #24
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d101      	bne.n	8005dca <HAL_ADC_Start_DMA+0x1e>
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	e0e9      	b.n	8005f9e <HAL_ADC_Start_DMA+0x1f2>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f003 0301 	and.w	r3, r3, #1
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d018      	beq.n	8005e12 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	689a      	ldr	r2, [r3, #8]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f042 0201 	orr.w	r2, r2, #1
 8005dee:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005df0:	4b6d      	ldr	r3, [pc, #436]	@ (8005fa8 <HAL_ADC_Start_DMA+0x1fc>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a6d      	ldr	r2, [pc, #436]	@ (8005fac <HAL_ADC_Start_DMA+0x200>)
 8005df6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dfa:	0c9a      	lsrs	r2, r3, #18
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	005b      	lsls	r3, r3, #1
 8005e00:	4413      	add	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8005e04:	e002      	b.n	8005e0c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	3b01      	subs	r3, #1
 8005e0a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1f9      	bne.n	8005e06 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e20:	d107      	bne.n	8005e32 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	689a      	ldr	r2, [r3, #8]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e30:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f003 0301 	and.w	r3, r3, #1
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	f040 80a1 	bne.w	8005f84 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e46:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005e4a:	f023 0301 	bic.w	r3, r3, #1
 8005e4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d007      	beq.n	8005e74 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e68:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005e6c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e80:	d106      	bne.n	8005e90 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e86:	f023 0206 	bic.w	r2, r3, #6
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	645a      	str	r2, [r3, #68]	@ 0x44
 8005e8e:	e002      	b.n	8005e96 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005e9e:	4b44      	ldr	r3, [pc, #272]	@ (8005fb0 <HAL_ADC_Start_DMA+0x204>)
 8005ea0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea6:	4a43      	ldr	r2, [pc, #268]	@ (8005fb4 <HAL_ADC_Start_DMA+0x208>)
 8005ea8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eae:	4a42      	ldr	r2, [pc, #264]	@ (8005fb8 <HAL_ADC_Start_DMA+0x20c>)
 8005eb0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb6:	4a41      	ldr	r2, [pc, #260]	@ (8005fbc <HAL_ADC_Start_DMA+0x210>)
 8005eb8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005ec2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685a      	ldr	r2, [r3, #4]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8005ed2:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	689a      	ldr	r2, [r3, #8]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ee2:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	334c      	adds	r3, #76	@ 0x4c
 8005eee:	4619      	mov	r1, r3
 8005ef0:	68ba      	ldr	r2, [r7, #8]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f000 fd2c 	bl	8006950 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	f003 031f 	and.w	r3, r3, #31
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d12a      	bne.n	8005f5a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a2d      	ldr	r2, [pc, #180]	@ (8005fc0 <HAL_ADC_Start_DMA+0x214>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d015      	beq.n	8005f3a <HAL_ADC_Start_DMA+0x18e>
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a2c      	ldr	r2, [pc, #176]	@ (8005fc4 <HAL_ADC_Start_DMA+0x218>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d105      	bne.n	8005f24 <HAL_ADC_Start_DMA+0x178>
 8005f18:	4b25      	ldr	r3, [pc, #148]	@ (8005fb0 <HAL_ADC_Start_DMA+0x204>)
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	f003 031f 	and.w	r3, r3, #31
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d00a      	beq.n	8005f3a <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a27      	ldr	r2, [pc, #156]	@ (8005fc8 <HAL_ADC_Start_DMA+0x21c>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d136      	bne.n	8005f9c <HAL_ADC_Start_DMA+0x1f0>
 8005f2e:	4b20      	ldr	r3, [pc, #128]	@ (8005fb0 <HAL_ADC_Start_DMA+0x204>)
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	f003 0310 	and.w	r3, r3, #16
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d130      	bne.n	8005f9c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d129      	bne.n	8005f9c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	689a      	ldr	r2, [r3, #8]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005f56:	609a      	str	r2, [r3, #8]
 8005f58:	e020      	b.n	8005f9c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a18      	ldr	r2, [pc, #96]	@ (8005fc0 <HAL_ADC_Start_DMA+0x214>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d11b      	bne.n	8005f9c <HAL_ADC_Start_DMA+0x1f0>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d114      	bne.n	8005f9c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	689a      	ldr	r2, [r3, #8]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005f80:	609a      	str	r2, [r3, #8]
 8005f82:	e00b      	b.n	8005f9c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f88:	f043 0210 	orr.w	r2, r3, #16
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f94:	f043 0201 	orr.w	r2, r3, #1
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005f9c:	2300      	movs	r3, #0
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3718      	adds	r7, #24
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	200000c0 	.word	0x200000c0
 8005fac:	431bde83 	.word	0x431bde83
 8005fb0:	40012300 	.word	0x40012300
 8005fb4:	08006431 	.word	0x08006431
 8005fb8:	080064eb 	.word	0x080064eb
 8005fbc:	08006507 	.word	0x08006507
 8005fc0:	40012000 	.word	0x40012000
 8005fc4:	40012100 	.word	0x40012100
 8005fc8:	40012200 	.word	0x40012200

08005fcc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005fe8:	bf00      	nop
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005ffe:	2300      	movs	r3, #0
 8006000:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006008:	2b01      	cmp	r3, #1
 800600a:	d101      	bne.n	8006010 <HAL_ADC_ConfigChannel+0x1c>
 800600c:	2302      	movs	r3, #2
 800600e:	e105      	b.n	800621c <HAL_ADC_ConfigChannel+0x228>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2b09      	cmp	r3, #9
 800601e:	d925      	bls.n	800606c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68d9      	ldr	r1, [r3, #12]
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	b29b      	uxth	r3, r3
 800602c:	461a      	mov	r2, r3
 800602e:	4613      	mov	r3, r2
 8006030:	005b      	lsls	r3, r3, #1
 8006032:	4413      	add	r3, r2
 8006034:	3b1e      	subs	r3, #30
 8006036:	2207      	movs	r2, #7
 8006038:	fa02 f303 	lsl.w	r3, r2, r3
 800603c:	43da      	mvns	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	400a      	ands	r2, r1
 8006044:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	68d9      	ldr	r1, [r3, #12]
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	689a      	ldr	r2, [r3, #8]
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	b29b      	uxth	r3, r3
 8006056:	4618      	mov	r0, r3
 8006058:	4603      	mov	r3, r0
 800605a:	005b      	lsls	r3, r3, #1
 800605c:	4403      	add	r3, r0
 800605e:	3b1e      	subs	r3, #30
 8006060:	409a      	lsls	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	430a      	orrs	r2, r1
 8006068:	60da      	str	r2, [r3, #12]
 800606a:	e022      	b.n	80060b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	6919      	ldr	r1, [r3, #16]
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	b29b      	uxth	r3, r3
 8006078:	461a      	mov	r2, r3
 800607a:	4613      	mov	r3, r2
 800607c:	005b      	lsls	r3, r3, #1
 800607e:	4413      	add	r3, r2
 8006080:	2207      	movs	r2, #7
 8006082:	fa02 f303 	lsl.w	r3, r2, r3
 8006086:	43da      	mvns	r2, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	400a      	ands	r2, r1
 800608e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	6919      	ldr	r1, [r3, #16]
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	689a      	ldr	r2, [r3, #8]
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	b29b      	uxth	r3, r3
 80060a0:	4618      	mov	r0, r3
 80060a2:	4603      	mov	r3, r0
 80060a4:	005b      	lsls	r3, r3, #1
 80060a6:	4403      	add	r3, r0
 80060a8:	409a      	lsls	r2, r3
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	430a      	orrs	r2, r1
 80060b0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	2b06      	cmp	r3, #6
 80060b8:	d824      	bhi.n	8006104 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	685a      	ldr	r2, [r3, #4]
 80060c4:	4613      	mov	r3, r2
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	4413      	add	r3, r2
 80060ca:	3b05      	subs	r3, #5
 80060cc:	221f      	movs	r2, #31
 80060ce:	fa02 f303 	lsl.w	r3, r2, r3
 80060d2:	43da      	mvns	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	400a      	ands	r2, r1
 80060da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	4618      	mov	r0, r3
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	685a      	ldr	r2, [r3, #4]
 80060ee:	4613      	mov	r3, r2
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	4413      	add	r3, r2
 80060f4:	3b05      	subs	r3, #5
 80060f6:	fa00 f203 	lsl.w	r2, r0, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	430a      	orrs	r2, r1
 8006100:	635a      	str	r2, [r3, #52]	@ 0x34
 8006102:	e04c      	b.n	800619e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	2b0c      	cmp	r3, #12
 800610a:	d824      	bhi.n	8006156 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	685a      	ldr	r2, [r3, #4]
 8006116:	4613      	mov	r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4413      	add	r3, r2
 800611c:	3b23      	subs	r3, #35	@ 0x23
 800611e:	221f      	movs	r2, #31
 8006120:	fa02 f303 	lsl.w	r3, r2, r3
 8006124:	43da      	mvns	r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	400a      	ands	r2, r1
 800612c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	b29b      	uxth	r3, r3
 800613a:	4618      	mov	r0, r3
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	4613      	mov	r3, r2
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	4413      	add	r3, r2
 8006146:	3b23      	subs	r3, #35	@ 0x23
 8006148:	fa00 f203 	lsl.w	r2, r0, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	430a      	orrs	r2, r1
 8006152:	631a      	str	r2, [r3, #48]	@ 0x30
 8006154:	e023      	b.n	800619e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	685a      	ldr	r2, [r3, #4]
 8006160:	4613      	mov	r3, r2
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	4413      	add	r3, r2
 8006166:	3b41      	subs	r3, #65	@ 0x41
 8006168:	221f      	movs	r2, #31
 800616a:	fa02 f303 	lsl.w	r3, r2, r3
 800616e:	43da      	mvns	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	400a      	ands	r2, r1
 8006176:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	b29b      	uxth	r3, r3
 8006184:	4618      	mov	r0, r3
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	685a      	ldr	r2, [r3, #4]
 800618a:	4613      	mov	r3, r2
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	4413      	add	r3, r2
 8006190:	3b41      	subs	r3, #65	@ 0x41
 8006192:	fa00 f203 	lsl.w	r2, r0, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	430a      	orrs	r2, r1
 800619c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800619e:	4b22      	ldr	r3, [pc, #136]	@ (8006228 <HAL_ADC_ConfigChannel+0x234>)
 80061a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a21      	ldr	r2, [pc, #132]	@ (800622c <HAL_ADC_ConfigChannel+0x238>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d109      	bne.n	80061c0 <HAL_ADC_ConfigChannel+0x1cc>
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2b12      	cmp	r3, #18
 80061b2:	d105      	bne.n	80061c0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a19      	ldr	r2, [pc, #100]	@ (800622c <HAL_ADC_ConfigChannel+0x238>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d123      	bne.n	8006212 <HAL_ADC_ConfigChannel+0x21e>
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2b10      	cmp	r3, #16
 80061d0:	d003      	beq.n	80061da <HAL_ADC_ConfigChannel+0x1e6>
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2b11      	cmp	r3, #17
 80061d8:	d11b      	bne.n	8006212 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	2b10      	cmp	r3, #16
 80061ec:	d111      	bne.n	8006212 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80061ee:	4b10      	ldr	r3, [pc, #64]	@ (8006230 <HAL_ADC_ConfigChannel+0x23c>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a10      	ldr	r2, [pc, #64]	@ (8006234 <HAL_ADC_ConfigChannel+0x240>)
 80061f4:	fba2 2303 	umull	r2, r3, r2, r3
 80061f8:	0c9a      	lsrs	r2, r3, #18
 80061fa:	4613      	mov	r3, r2
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	4413      	add	r3, r2
 8006200:	005b      	lsls	r3, r3, #1
 8006202:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006204:	e002      	b.n	800620c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	3b01      	subs	r3, #1
 800620a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d1f9      	bne.n	8006206 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3714      	adds	r7, #20
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	40012300 	.word	0x40012300
 800622c:	40012000 	.word	0x40012000
 8006230:	200000c0 	.word	0x200000c0
 8006234:	431bde83 	.word	0x431bde83

08006238 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006238:	b480      	push	{r7}
 800623a:	b085      	sub	sp, #20
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006240:	4b79      	ldr	r3, [pc, #484]	@ (8006428 <ADC_Init+0x1f0>)
 8006242:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	685a      	ldr	r2, [r3, #4]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	431a      	orrs	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	685a      	ldr	r2, [r3, #4]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800626c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	6859      	ldr	r1, [r3, #4]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	691b      	ldr	r3, [r3, #16]
 8006278:	021a      	lsls	r2, r3, #8
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	430a      	orrs	r2, r1
 8006280:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	685a      	ldr	r2, [r3, #4]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006290:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	6859      	ldr	r1, [r3, #4]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	689a      	ldr	r2, [r3, #8]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	430a      	orrs	r2, r1
 80062a2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	689a      	ldr	r2, [r3, #8]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80062b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	6899      	ldr	r1, [r3, #8]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	68da      	ldr	r2, [r3, #12]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	430a      	orrs	r2, r1
 80062c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ca:	4a58      	ldr	r2, [pc, #352]	@ (800642c <ADC_Init+0x1f4>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d022      	beq.n	8006316 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	689a      	ldr	r2, [r3, #8]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80062de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	6899      	ldr	r1, [r3, #8]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	430a      	orrs	r2, r1
 80062f0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006300:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6899      	ldr	r1, [r3, #8]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	430a      	orrs	r2, r1
 8006312:	609a      	str	r2, [r3, #8]
 8006314:	e00f      	b.n	8006336 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	689a      	ldr	r2, [r3, #8]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006324:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	689a      	ldr	r2, [r3, #8]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006334:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	689a      	ldr	r2, [r3, #8]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f022 0202 	bic.w	r2, r2, #2
 8006344:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	6899      	ldr	r1, [r3, #8]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	7e1b      	ldrb	r3, [r3, #24]
 8006350:	005a      	lsls	r2, r3, #1
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	430a      	orrs	r2, r1
 8006358:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d01b      	beq.n	800639c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	685a      	ldr	r2, [r3, #4]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006372:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	685a      	ldr	r2, [r3, #4]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006382:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	6859      	ldr	r1, [r3, #4]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800638e:	3b01      	subs	r3, #1
 8006390:	035a      	lsls	r2, r3, #13
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	430a      	orrs	r2, r1
 8006398:	605a      	str	r2, [r3, #4]
 800639a:	e007      	b.n	80063ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	685a      	ldr	r2, [r3, #4]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80063aa:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80063ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	69db      	ldr	r3, [r3, #28]
 80063c6:	3b01      	subs	r3, #1
 80063c8:	051a      	lsls	r2, r3, #20
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	430a      	orrs	r2, r1
 80063d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	689a      	ldr	r2, [r3, #8]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80063e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	6899      	ldr	r1, [r3, #8]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80063ee:	025a      	lsls	r2, r3, #9
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	430a      	orrs	r2, r1
 80063f6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	689a      	ldr	r2, [r3, #8]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006406:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6899      	ldr	r1, [r3, #8]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	695b      	ldr	r3, [r3, #20]
 8006412:	029a      	lsls	r2, r3, #10
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	430a      	orrs	r2, r1
 800641a:	609a      	str	r2, [r3, #8]
}
 800641c:	bf00      	nop
 800641e:	3714      	adds	r7, #20
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr
 8006428:	40012300 	.word	0x40012300
 800642c:	0f000001 	.word	0x0f000001

08006430 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800643c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006442:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006446:	2b00      	cmp	r3, #0
 8006448:	d13c      	bne.n	80064c4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d12b      	bne.n	80064bc <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006468:	2b00      	cmp	r3, #0
 800646a:	d127      	bne.n	80064bc <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006472:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006476:	2b00      	cmp	r3, #0
 8006478:	d006      	beq.n	8006488 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006484:	2b00      	cmp	r3, #0
 8006486:	d119      	bne.n	80064bc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	685a      	ldr	r2, [r3, #4]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f022 0220 	bic.w	r2, r2, #32
 8006496:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800649c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d105      	bne.n	80064bc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b4:	f043 0201 	orr.w	r2, r3, #1
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80064bc:	68f8      	ldr	r0, [r7, #12]
 80064be:	f7fd fae3 	bl	8003a88 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80064c2:	e00e      	b.n	80064e2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c8:	f003 0310 	and.w	r3, r3, #16
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d003      	beq.n	80064d8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80064d0:	68f8      	ldr	r0, [r7, #12]
 80064d2:	f7ff fd85 	bl	8005fe0 <HAL_ADC_ErrorCallback>
}
 80064d6:	e004      	b.n	80064e2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	4798      	blx	r3
}
 80064e2:	bf00      	nop
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}

080064ea <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80064ea:	b580      	push	{r7, lr}
 80064ec:	b084      	sub	sp, #16
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f7ff fd67 	bl	8005fcc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80064fe:	bf00      	nop
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006506:	b580      	push	{r7, lr}
 8006508:	b084      	sub	sp, #16
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006512:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2240      	movs	r2, #64	@ 0x40
 8006518:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800651e:	f043 0204 	orr.w	r2, r3, #4
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006526:	68f8      	ldr	r0, [r7, #12]
 8006528:	f7ff fd5a 	bl	8005fe0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800652c:	bf00      	nop
 800652e:	3710      	adds	r7, #16
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}

08006534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006534:	b480      	push	{r7}
 8006536:	b085      	sub	sp, #20
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f003 0307 	and.w	r3, r3, #7
 8006542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006544:	4b0c      	ldr	r3, [pc, #48]	@ (8006578 <__NVIC_SetPriorityGrouping+0x44>)
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800654a:	68ba      	ldr	r2, [r7, #8]
 800654c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006550:	4013      	ands	r3, r2
 8006552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800655c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006560:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006566:	4a04      	ldr	r2, [pc, #16]	@ (8006578 <__NVIC_SetPriorityGrouping+0x44>)
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	60d3      	str	r3, [r2, #12]
}
 800656c:	bf00      	nop
 800656e:	3714      	adds	r7, #20
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr
 8006578:	e000ed00 	.word	0xe000ed00

0800657c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800657c:	b480      	push	{r7}
 800657e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006580:	4b04      	ldr	r3, [pc, #16]	@ (8006594 <__NVIC_GetPriorityGrouping+0x18>)
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	0a1b      	lsrs	r3, r3, #8
 8006586:	f003 0307 	and.w	r3, r3, #7
}
 800658a:	4618      	mov	r0, r3
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr
 8006594:	e000ed00 	.word	0xe000ed00

08006598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	4603      	mov	r3, r0
 80065a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	db0b      	blt.n	80065c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80065aa:	79fb      	ldrb	r3, [r7, #7]
 80065ac:	f003 021f 	and.w	r2, r3, #31
 80065b0:	4907      	ldr	r1, [pc, #28]	@ (80065d0 <__NVIC_EnableIRQ+0x38>)
 80065b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065b6:	095b      	lsrs	r3, r3, #5
 80065b8:	2001      	movs	r0, #1
 80065ba:	fa00 f202 	lsl.w	r2, r0, r2
 80065be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80065c2:	bf00      	nop
 80065c4:	370c      	adds	r7, #12
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	e000e100 	.word	0xe000e100

080065d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	4603      	mov	r3, r0
 80065dc:	6039      	str	r1, [r7, #0]
 80065de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	db0a      	blt.n	80065fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	b2da      	uxtb	r2, r3
 80065ec:	490c      	ldr	r1, [pc, #48]	@ (8006620 <__NVIC_SetPriority+0x4c>)
 80065ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065f2:	0112      	lsls	r2, r2, #4
 80065f4:	b2d2      	uxtb	r2, r2
 80065f6:	440b      	add	r3, r1
 80065f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80065fc:	e00a      	b.n	8006614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	b2da      	uxtb	r2, r3
 8006602:	4908      	ldr	r1, [pc, #32]	@ (8006624 <__NVIC_SetPriority+0x50>)
 8006604:	79fb      	ldrb	r3, [r7, #7]
 8006606:	f003 030f 	and.w	r3, r3, #15
 800660a:	3b04      	subs	r3, #4
 800660c:	0112      	lsls	r2, r2, #4
 800660e:	b2d2      	uxtb	r2, r2
 8006610:	440b      	add	r3, r1
 8006612:	761a      	strb	r2, [r3, #24]
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr
 8006620:	e000e100 	.word	0xe000e100
 8006624:	e000ed00 	.word	0xe000ed00

08006628 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006628:	b480      	push	{r7}
 800662a:	b089      	sub	sp, #36	@ 0x24
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f003 0307 	and.w	r3, r3, #7
 800663a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	f1c3 0307 	rsb	r3, r3, #7
 8006642:	2b04      	cmp	r3, #4
 8006644:	bf28      	it	cs
 8006646:	2304      	movcs	r3, #4
 8006648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	3304      	adds	r3, #4
 800664e:	2b06      	cmp	r3, #6
 8006650:	d902      	bls.n	8006658 <NVIC_EncodePriority+0x30>
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	3b03      	subs	r3, #3
 8006656:	e000      	b.n	800665a <NVIC_EncodePriority+0x32>
 8006658:	2300      	movs	r3, #0
 800665a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800665c:	f04f 32ff 	mov.w	r2, #4294967295
 8006660:	69bb      	ldr	r3, [r7, #24]
 8006662:	fa02 f303 	lsl.w	r3, r2, r3
 8006666:	43da      	mvns	r2, r3
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	401a      	ands	r2, r3
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006670:	f04f 31ff 	mov.w	r1, #4294967295
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	fa01 f303 	lsl.w	r3, r1, r3
 800667a:	43d9      	mvns	r1, r3
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006680:	4313      	orrs	r3, r2
         );
}
 8006682:	4618      	mov	r0, r3
 8006684:	3724      	adds	r7, #36	@ 0x24
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr
	...

08006690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	3b01      	subs	r3, #1
 800669c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066a0:	d301      	bcc.n	80066a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80066a2:	2301      	movs	r3, #1
 80066a4:	e00f      	b.n	80066c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80066a6:	4a0a      	ldr	r2, [pc, #40]	@ (80066d0 <SysTick_Config+0x40>)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80066ae:	210f      	movs	r1, #15
 80066b0:	f04f 30ff 	mov.w	r0, #4294967295
 80066b4:	f7ff ff8e 	bl	80065d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80066b8:	4b05      	ldr	r3, [pc, #20]	@ (80066d0 <SysTick_Config+0x40>)
 80066ba:	2200      	movs	r2, #0
 80066bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80066be:	4b04      	ldr	r3, [pc, #16]	@ (80066d0 <SysTick_Config+0x40>)
 80066c0:	2207      	movs	r2, #7
 80066c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3708      	adds	r7, #8
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	e000e010 	.word	0xe000e010

080066d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b082      	sub	sp, #8
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f7ff ff29 	bl	8006534 <__NVIC_SetPriorityGrouping>
}
 80066e2:	bf00      	nop
 80066e4:	3708      	adds	r7, #8
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b086      	sub	sp, #24
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	4603      	mov	r3, r0
 80066f2:	60b9      	str	r1, [r7, #8]
 80066f4:	607a      	str	r2, [r7, #4]
 80066f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80066f8:	2300      	movs	r3, #0
 80066fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80066fc:	f7ff ff3e 	bl	800657c <__NVIC_GetPriorityGrouping>
 8006700:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	68b9      	ldr	r1, [r7, #8]
 8006706:	6978      	ldr	r0, [r7, #20]
 8006708:	f7ff ff8e 	bl	8006628 <NVIC_EncodePriority>
 800670c:	4602      	mov	r2, r0
 800670e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006712:	4611      	mov	r1, r2
 8006714:	4618      	mov	r0, r3
 8006716:	f7ff ff5d 	bl	80065d4 <__NVIC_SetPriority>
}
 800671a:	bf00      	nop
 800671c:	3718      	adds	r7, #24
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}

08006722 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006722:	b580      	push	{r7, lr}
 8006724:	b082      	sub	sp, #8
 8006726:	af00      	add	r7, sp, #0
 8006728:	4603      	mov	r3, r0
 800672a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800672c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006730:	4618      	mov	r0, r3
 8006732:	f7ff ff31 	bl	8006598 <__NVIC_EnableIRQ>
}
 8006736:	bf00      	nop
 8006738:	3708      	adds	r7, #8
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}

0800673e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800673e:	b580      	push	{r7, lr}
 8006740:	b082      	sub	sp, #8
 8006742:	af00      	add	r7, sp, #0
 8006744:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f7ff ffa2 	bl	8006690 <SysTick_Config>
 800674c:	4603      	mov	r3, r0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3708      	adds	r7, #8
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b082      	sub	sp, #8
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d101      	bne.n	8006768 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e00e      	b.n	8006786 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	795b      	ldrb	r3, [r3, #5]
 800676c:	b2db      	uxtb	r3, r3
 800676e:	2b00      	cmp	r3, #0
 8006770:	d105      	bne.n	800677e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f7fe f9c7 	bl	8004b0c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2201      	movs	r2, #1
 8006782:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3708      	adds	r7, #8
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}

0800678e <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800678e:	b480      	push	{r7}
 8006790:	b087      	sub	sp, #28
 8006792:	af00      	add	r7, sp, #0
 8006794:	60f8      	str	r0, [r7, #12]
 8006796:	60b9      	str	r1, [r7, #8]
 8006798:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800679a:	2300      	movs	r3, #0
 800679c:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2202      	movs	r2, #2
 80067a2:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	689a      	ldr	r2, [r3, #8]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f042 0201 	orr.w	r2, r2, #1
 80067b2:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80067b4:	2300      	movs	r3, #0
 80067b6:	617b      	str	r3, [r7, #20]
 80067b8:	e00a      	b.n	80067d0 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	68ba      	ldr	r2, [r7, #8]
 80067c0:	441a      	add	r2, r3
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	6812      	ldr	r2, [r2, #0]
 80067c8:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	3301      	adds	r3, #1
 80067ce:	617b      	str	r3, [r7, #20]
 80067d0:	697a      	ldr	r2, [r7, #20]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d3f0      	bcc.n	80067ba <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2201      	movs	r2, #1
 80067e4:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80067e6:	693b      	ldr	r3, [r7, #16]
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	371c      	adds	r7, #28
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b086      	sub	sp, #24
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80067fc:	2300      	movs	r3, #0
 80067fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006800:	f7ff fa60 	bl	8005cc4 <HAL_GetTick>
 8006804:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d101      	bne.n	8006810 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e099      	b.n	8006944 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2202      	movs	r2, #2
 8006814:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f022 0201 	bic.w	r2, r2, #1
 800682e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006830:	e00f      	b.n	8006852 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006832:	f7ff fa47 	bl	8005cc4 <HAL_GetTick>
 8006836:	4602      	mov	r2, r0
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	2b05      	cmp	r3, #5
 800683e:	d908      	bls.n	8006852 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2220      	movs	r2, #32
 8006844:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2203      	movs	r2, #3
 800684a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800684e:	2303      	movs	r3, #3
 8006850:	e078      	b.n	8006944 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1e8      	bne.n	8006832 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006868:	697a      	ldr	r2, [r7, #20]
 800686a:	4b38      	ldr	r3, [pc, #224]	@ (800694c <HAL_DMA_Init+0x158>)
 800686c:	4013      	ands	r3, r2
 800686e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	685a      	ldr	r2, [r3, #4]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800687e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	691b      	ldr	r3, [r3, #16]
 8006884:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800688a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006896:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6a1b      	ldr	r3, [r3, #32]
 800689c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a8:	2b04      	cmp	r3, #4
 80068aa:	d107      	bne.n	80068bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068b4:	4313      	orrs	r3, r2
 80068b6:	697a      	ldr	r2, [r7, #20]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	697a      	ldr	r2, [r7, #20]
 80068c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	695b      	ldr	r3, [r3, #20]
 80068ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	f023 0307 	bic.w	r3, r3, #7
 80068d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d8:	697a      	ldr	r2, [r7, #20]
 80068da:	4313      	orrs	r3, r2
 80068dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e2:	2b04      	cmp	r3, #4
 80068e4:	d117      	bne.n	8006916 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d00e      	beq.n	8006916 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f000 fb1b 	bl	8006f34 <DMA_CheckFifoParam>
 80068fe:	4603      	mov	r3, r0
 8006900:	2b00      	cmp	r3, #0
 8006902:	d008      	beq.n	8006916 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2240      	movs	r2, #64	@ 0x40
 8006908:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2201      	movs	r2, #1
 800690e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006912:	2301      	movs	r3, #1
 8006914:	e016      	b.n	8006944 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 fad2 	bl	8006ec8 <DMA_CalcBaseAndBitshift>
 8006924:	4603      	mov	r3, r0
 8006926:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800692c:	223f      	movs	r2, #63	@ 0x3f
 800692e:	409a      	lsls	r2, r3
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006942:	2300      	movs	r3, #0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3718      	adds	r7, #24
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}
 800694c:	f010803f 	.word	0xf010803f

08006950 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b086      	sub	sp, #24
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	607a      	str	r2, [r7, #4]
 800695c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800695e:	2300      	movs	r3, #0
 8006960:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006966:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800696e:	2b01      	cmp	r3, #1
 8006970:	d101      	bne.n	8006976 <HAL_DMA_Start_IT+0x26>
 8006972:	2302      	movs	r3, #2
 8006974:	e040      	b.n	80069f8 <HAL_DMA_Start_IT+0xa8>
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2201      	movs	r2, #1
 800697a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006984:	b2db      	uxtb	r3, r3
 8006986:	2b01      	cmp	r3, #1
 8006988:	d12f      	bne.n	80069ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2202      	movs	r2, #2
 800698e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2200      	movs	r2, #0
 8006996:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	68b9      	ldr	r1, [r7, #8]
 800699e:	68f8      	ldr	r0, [r7, #12]
 80069a0:	f000 fa64 	bl	8006e6c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069a8:	223f      	movs	r2, #63	@ 0x3f
 80069aa:	409a      	lsls	r2, r3
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f042 0216 	orr.w	r2, r2, #22
 80069be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d007      	beq.n	80069d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f042 0208 	orr.w	r2, r2, #8
 80069d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f042 0201 	orr.w	r2, r2, #1
 80069e6:	601a      	str	r2, [r3, #0]
 80069e8:	e005      	b.n	80069f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80069f2:	2302      	movs	r3, #2
 80069f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80069f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3718      	adds	r7, #24
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a0c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006a0e:	f7ff f959 	bl	8005cc4 <HAL_GetTick>
 8006a12:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d008      	beq.n	8006a32 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2280      	movs	r2, #128	@ 0x80
 8006a24:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e052      	b.n	8006ad8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f022 0216 	bic.w	r2, r2, #22
 8006a40:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	695a      	ldr	r2, [r3, #20]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a50:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d103      	bne.n	8006a62 <HAL_DMA_Abort+0x62>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d007      	beq.n	8006a72 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f022 0208 	bic.w	r2, r2, #8
 8006a70:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f022 0201 	bic.w	r2, r2, #1
 8006a80:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a82:	e013      	b.n	8006aac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006a84:	f7ff f91e 	bl	8005cc4 <HAL_GetTick>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	1ad3      	subs	r3, r2, r3
 8006a8e:	2b05      	cmp	r3, #5
 8006a90:	d90c      	bls.n	8006aac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2220      	movs	r2, #32
 8006a96:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2203      	movs	r2, #3
 8006a9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e015      	b.n	8006ad8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 0301 	and.w	r3, r3, #1
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d1e4      	bne.n	8006a84 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006abe:	223f      	movs	r2, #63	@ 0x3f
 8006ac0:	409a      	lsls	r2, r3
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006ad6:	2300      	movs	r3, #0
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3710      	adds	r7, #16
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	2b02      	cmp	r3, #2
 8006af2:	d004      	beq.n	8006afe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2280      	movs	r2, #128	@ 0x80
 8006af8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e00c      	b.n	8006b18 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2205      	movs	r2, #5
 8006b02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f022 0201 	bic.w	r2, r2, #1
 8006b14:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006b16:	2300      	movs	r3, #0
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	370c      	adds	r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b086      	sub	sp, #24
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006b30:	4b8e      	ldr	r3, [pc, #568]	@ (8006d6c <HAL_DMA_IRQHandler+0x248>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a8e      	ldr	r2, [pc, #568]	@ (8006d70 <HAL_DMA_IRQHandler+0x24c>)
 8006b36:	fba2 2303 	umull	r2, r3, r2, r3
 8006b3a:	0a9b      	lsrs	r3, r3, #10
 8006b3c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b42:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b4e:	2208      	movs	r2, #8
 8006b50:	409a      	lsls	r2, r3
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	4013      	ands	r3, r2
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d01a      	beq.n	8006b90 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 0304 	and.w	r3, r3, #4
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d013      	beq.n	8006b90 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f022 0204 	bic.w	r2, r2, #4
 8006b76:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b7c:	2208      	movs	r2, #8
 8006b7e:	409a      	lsls	r2, r3
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b88:	f043 0201 	orr.w	r2, r3, #1
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b94:	2201      	movs	r2, #1
 8006b96:	409a      	lsls	r2, r3
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d012      	beq.n	8006bc6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d00b      	beq.n	8006bc6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	409a      	lsls	r2, r3
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bbe:	f043 0202 	orr.w	r2, r3, #2
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bca:	2204      	movs	r2, #4
 8006bcc:	409a      	lsls	r2, r3
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d012      	beq.n	8006bfc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 0302 	and.w	r3, r3, #2
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d00b      	beq.n	8006bfc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006be8:	2204      	movs	r2, #4
 8006bea:	409a      	lsls	r2, r3
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bf4:	f043 0204 	orr.w	r2, r3, #4
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c00:	2210      	movs	r2, #16
 8006c02:	409a      	lsls	r2, r3
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	4013      	ands	r3, r2
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d043      	beq.n	8006c94 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f003 0308 	and.w	r3, r3, #8
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d03c      	beq.n	8006c94 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c1e:	2210      	movs	r2, #16
 8006c20:	409a      	lsls	r2, r3
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d018      	beq.n	8006c66 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d108      	bne.n	8006c54 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d024      	beq.n	8006c94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	4798      	blx	r3
 8006c52:	e01f      	b.n	8006c94 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d01b      	beq.n	8006c94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	4798      	blx	r3
 8006c64:	e016      	b.n	8006c94 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d107      	bne.n	8006c84 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f022 0208 	bic.w	r2, r2, #8
 8006c82:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d003      	beq.n	8006c94 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c98:	2220      	movs	r2, #32
 8006c9a:	409a      	lsls	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	f000 808f 	beq.w	8006dc4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f003 0310 	and.w	r3, r3, #16
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	f000 8087 	beq.w	8006dc4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cba:	2220      	movs	r2, #32
 8006cbc:	409a      	lsls	r2, r3
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	2b05      	cmp	r3, #5
 8006ccc:	d136      	bne.n	8006d3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f022 0216 	bic.w	r2, r2, #22
 8006cdc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	695a      	ldr	r2, [r3, #20]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006cec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d103      	bne.n	8006cfe <HAL_DMA_IRQHandler+0x1da>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d007      	beq.n	8006d0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f022 0208 	bic.w	r2, r2, #8
 8006d0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d12:	223f      	movs	r2, #63	@ 0x3f
 8006d14:	409a      	lsls	r2, r3
 8006d16:	693b      	ldr	r3, [r7, #16]
 8006d18:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d07e      	beq.n	8006e30 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	4798      	blx	r3
        }
        return;
 8006d3a:	e079      	b.n	8006e30 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d01d      	beq.n	8006d86 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d10d      	bne.n	8006d74 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d031      	beq.n	8006dc4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	4798      	blx	r3
 8006d68:	e02c      	b.n	8006dc4 <HAL_DMA_IRQHandler+0x2a0>
 8006d6a:	bf00      	nop
 8006d6c:	200000c0 	.word	0x200000c0
 8006d70:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d023      	beq.n	8006dc4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	4798      	blx	r3
 8006d84:	e01e      	b.n	8006dc4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d10f      	bne.n	8006db4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f022 0210 	bic.w	r2, r2, #16
 8006da2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d003      	beq.n	8006dc4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d032      	beq.n	8006e32 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dd0:	f003 0301 	and.w	r3, r3, #1
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d022      	beq.n	8006e1e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2205      	movs	r2, #5
 8006ddc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f022 0201 	bic.w	r2, r2, #1
 8006dee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	3301      	adds	r3, #1
 8006df4:	60bb      	str	r3, [r7, #8]
 8006df6:	697a      	ldr	r2, [r7, #20]
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d307      	bcc.n	8006e0c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 0301 	and.w	r3, r3, #1
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d1f2      	bne.n	8006df0 <HAL_DMA_IRQHandler+0x2cc>
 8006e0a:	e000      	b.n	8006e0e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006e0c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2201      	movs	r2, #1
 8006e12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d005      	beq.n	8006e32 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	4798      	blx	r3
 8006e2e:	e000      	b.n	8006e32 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006e30:	bf00      	nop
    }
  }
}
 8006e32:	3718      	adds	r7, #24
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006e46:	b2db      	uxtb	r3, r3
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	370c      	adds	r7, #12
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr

08006e54 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	370c      	adds	r7, #12
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	607a      	str	r2, [r7, #4]
 8006e78:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006e88:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	683a      	ldr	r2, [r7, #0]
 8006e90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	2b40      	cmp	r3, #64	@ 0x40
 8006e98:	d108      	bne.n	8006eac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	687a      	ldr	r2, [r7, #4]
 8006ea0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68ba      	ldr	r2, [r7, #8]
 8006ea8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006eaa:	e007      	b.n	8006ebc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	68ba      	ldr	r2, [r7, #8]
 8006eb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	60da      	str	r2, [r3, #12]
}
 8006ebc:	bf00      	nop
 8006ebe:	3714      	adds	r7, #20
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b085      	sub	sp, #20
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	b2db      	uxtb	r3, r3
 8006ed6:	3b10      	subs	r3, #16
 8006ed8:	4a14      	ldr	r2, [pc, #80]	@ (8006f2c <DMA_CalcBaseAndBitshift+0x64>)
 8006eda:	fba2 2303 	umull	r2, r3, r2, r3
 8006ede:	091b      	lsrs	r3, r3, #4
 8006ee0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006ee2:	4a13      	ldr	r2, [pc, #76]	@ (8006f30 <DMA_CalcBaseAndBitshift+0x68>)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	4413      	add	r3, r2
 8006ee8:	781b      	ldrb	r3, [r3, #0]
 8006eea:	461a      	mov	r2, r3
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2b03      	cmp	r3, #3
 8006ef4:	d909      	bls.n	8006f0a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006efe:	f023 0303 	bic.w	r3, r3, #3
 8006f02:	1d1a      	adds	r2, r3, #4
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	659a      	str	r2, [r3, #88]	@ 0x58
 8006f08:	e007      	b.n	8006f1a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006f12:	f023 0303 	bic.w	r3, r3, #3
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3714      	adds	r7, #20
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop
 8006f2c:	aaaaaaab 	.word	0xaaaaaaab
 8006f30:	080152c8 	.word	0x080152c8

08006f34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b085      	sub	sp, #20
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	699b      	ldr	r3, [r3, #24]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d11f      	bne.n	8006f8e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	2b03      	cmp	r3, #3
 8006f52:	d856      	bhi.n	8007002 <DMA_CheckFifoParam+0xce>
 8006f54:	a201      	add	r2, pc, #4	@ (adr r2, 8006f5c <DMA_CheckFifoParam+0x28>)
 8006f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f5a:	bf00      	nop
 8006f5c:	08006f6d 	.word	0x08006f6d
 8006f60:	08006f7f 	.word	0x08006f7f
 8006f64:	08006f6d 	.word	0x08006f6d
 8006f68:	08007003 	.word	0x08007003
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d046      	beq.n	8007006 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f7c:	e043      	b.n	8007006 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f82:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006f86:	d140      	bne.n	800700a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f8c:	e03d      	b.n	800700a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	699b      	ldr	r3, [r3, #24]
 8006f92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f96:	d121      	bne.n	8006fdc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	2b03      	cmp	r3, #3
 8006f9c:	d837      	bhi.n	800700e <DMA_CheckFifoParam+0xda>
 8006f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8006fa4 <DMA_CheckFifoParam+0x70>)
 8006fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fa4:	08006fb5 	.word	0x08006fb5
 8006fa8:	08006fbb 	.word	0x08006fbb
 8006fac:	08006fb5 	.word	0x08006fb5
 8006fb0:	08006fcd 	.word	0x08006fcd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	73fb      	strb	r3, [r7, #15]
      break;
 8006fb8:	e030      	b.n	800701c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fbe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d025      	beq.n	8007012 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006fca:	e022      	b.n	8007012 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006fd4:	d11f      	bne.n	8007016 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006fda:	e01c      	b.n	8007016 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	d903      	bls.n	8006fea <DMA_CheckFifoParam+0xb6>
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	2b03      	cmp	r3, #3
 8006fe6:	d003      	beq.n	8006ff0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006fe8:	e018      	b.n	800701c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	73fb      	strb	r3, [r7, #15]
      break;
 8006fee:	e015      	b.n	800701c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d00e      	beq.n	800701a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	73fb      	strb	r3, [r7, #15]
      break;
 8007000:	e00b      	b.n	800701a <DMA_CheckFifoParam+0xe6>
      break;
 8007002:	bf00      	nop
 8007004:	e00a      	b.n	800701c <DMA_CheckFifoParam+0xe8>
      break;
 8007006:	bf00      	nop
 8007008:	e008      	b.n	800701c <DMA_CheckFifoParam+0xe8>
      break;
 800700a:	bf00      	nop
 800700c:	e006      	b.n	800701c <DMA_CheckFifoParam+0xe8>
      break;
 800700e:	bf00      	nop
 8007010:	e004      	b.n	800701c <DMA_CheckFifoParam+0xe8>
      break;
 8007012:	bf00      	nop
 8007014:	e002      	b.n	800701c <DMA_CheckFifoParam+0xe8>
      break;   
 8007016:	bf00      	nop
 8007018:	e000      	b.n	800701c <DMA_CheckFifoParam+0xe8>
      break;
 800701a:	bf00      	nop
    }
  } 
  
  return status; 
 800701c:	7bfb      	ldrb	r3, [r7, #15]
}
 800701e:	4618      	mov	r0, r3
 8007020:	3714      	adds	r7, #20
 8007022:	46bd      	mov	sp, r7
 8007024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007028:	4770      	bx	lr
 800702a:	bf00      	nop

0800702c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800702c:	b480      	push	{r7}
 800702e:	b089      	sub	sp, #36	@ 0x24
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007036:	2300      	movs	r3, #0
 8007038:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800703a:	2300      	movs	r3, #0
 800703c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800703e:	2300      	movs	r3, #0
 8007040:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007042:	2300      	movs	r3, #0
 8007044:	61fb      	str	r3, [r7, #28]
 8007046:	e16b      	b.n	8007320 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007048:	2201      	movs	r2, #1
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	fa02 f303 	lsl.w	r3, r2, r3
 8007050:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	697a      	ldr	r2, [r7, #20]
 8007058:	4013      	ands	r3, r2
 800705a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800705c:	693a      	ldr	r2, [r7, #16]
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	429a      	cmp	r2, r3
 8007062:	f040 815a 	bne.w	800731a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	f003 0303 	and.w	r3, r3, #3
 800706e:	2b01      	cmp	r3, #1
 8007070:	d005      	beq.n	800707e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800707a:	2b02      	cmp	r3, #2
 800707c:	d130      	bne.n	80070e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	005b      	lsls	r3, r3, #1
 8007088:	2203      	movs	r2, #3
 800708a:	fa02 f303 	lsl.w	r3, r2, r3
 800708e:	43db      	mvns	r3, r3
 8007090:	69ba      	ldr	r2, [r7, #24]
 8007092:	4013      	ands	r3, r2
 8007094:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	68da      	ldr	r2, [r3, #12]
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	005b      	lsls	r3, r3, #1
 800709e:	fa02 f303 	lsl.w	r3, r2, r3
 80070a2:	69ba      	ldr	r2, [r7, #24]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	69ba      	ldr	r2, [r7, #24]
 80070ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80070b4:	2201      	movs	r2, #1
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	fa02 f303 	lsl.w	r3, r2, r3
 80070bc:	43db      	mvns	r3, r3
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	4013      	ands	r3, r2
 80070c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	091b      	lsrs	r3, r3, #4
 80070ca:	f003 0201 	and.w	r2, r3, #1
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	fa02 f303 	lsl.w	r3, r2, r3
 80070d4:	69ba      	ldr	r2, [r7, #24]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	69ba      	ldr	r2, [r7, #24]
 80070de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f003 0303 	and.w	r3, r3, #3
 80070e8:	2b03      	cmp	r3, #3
 80070ea:	d017      	beq.n	800711c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	68db      	ldr	r3, [r3, #12]
 80070f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	005b      	lsls	r3, r3, #1
 80070f6:	2203      	movs	r2, #3
 80070f8:	fa02 f303 	lsl.w	r3, r2, r3
 80070fc:	43db      	mvns	r3, r3
 80070fe:	69ba      	ldr	r2, [r7, #24]
 8007100:	4013      	ands	r3, r2
 8007102:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	689a      	ldr	r2, [r3, #8]
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	005b      	lsls	r3, r3, #1
 800710c:	fa02 f303 	lsl.w	r3, r2, r3
 8007110:	69ba      	ldr	r2, [r7, #24]
 8007112:	4313      	orrs	r3, r2
 8007114:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	69ba      	ldr	r2, [r7, #24]
 800711a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	f003 0303 	and.w	r3, r3, #3
 8007124:	2b02      	cmp	r3, #2
 8007126:	d123      	bne.n	8007170 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007128:	69fb      	ldr	r3, [r7, #28]
 800712a:	08da      	lsrs	r2, r3, #3
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	3208      	adds	r2, #8
 8007130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007134:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007136:	69fb      	ldr	r3, [r7, #28]
 8007138:	f003 0307 	and.w	r3, r3, #7
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	220f      	movs	r2, #15
 8007140:	fa02 f303 	lsl.w	r3, r2, r3
 8007144:	43db      	mvns	r3, r3
 8007146:	69ba      	ldr	r2, [r7, #24]
 8007148:	4013      	ands	r3, r2
 800714a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	691a      	ldr	r2, [r3, #16]
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	f003 0307 	and.w	r3, r3, #7
 8007156:	009b      	lsls	r3, r3, #2
 8007158:	fa02 f303 	lsl.w	r3, r2, r3
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	4313      	orrs	r3, r2
 8007160:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	08da      	lsrs	r2, r3, #3
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	3208      	adds	r2, #8
 800716a:	69b9      	ldr	r1, [r7, #24]
 800716c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	005b      	lsls	r3, r3, #1
 800717a:	2203      	movs	r2, #3
 800717c:	fa02 f303 	lsl.w	r3, r2, r3
 8007180:	43db      	mvns	r3, r3
 8007182:	69ba      	ldr	r2, [r7, #24]
 8007184:	4013      	ands	r3, r2
 8007186:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	f003 0203 	and.w	r2, r3, #3
 8007190:	69fb      	ldr	r3, [r7, #28]
 8007192:	005b      	lsls	r3, r3, #1
 8007194:	fa02 f303 	lsl.w	r3, r2, r3
 8007198:	69ba      	ldr	r2, [r7, #24]
 800719a:	4313      	orrs	r3, r2
 800719c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	69ba      	ldr	r2, [r7, #24]
 80071a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	f000 80b4 	beq.w	800731a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071b2:	2300      	movs	r3, #0
 80071b4:	60fb      	str	r3, [r7, #12]
 80071b6:	4b60      	ldr	r3, [pc, #384]	@ (8007338 <HAL_GPIO_Init+0x30c>)
 80071b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071ba:	4a5f      	ldr	r2, [pc, #380]	@ (8007338 <HAL_GPIO_Init+0x30c>)
 80071bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80071c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80071c2:	4b5d      	ldr	r3, [pc, #372]	@ (8007338 <HAL_GPIO_Init+0x30c>)
 80071c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071ca:	60fb      	str	r3, [r7, #12]
 80071cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80071ce:	4a5b      	ldr	r2, [pc, #364]	@ (800733c <HAL_GPIO_Init+0x310>)
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	089b      	lsrs	r3, r3, #2
 80071d4:	3302      	adds	r3, #2
 80071d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80071dc:	69fb      	ldr	r3, [r7, #28]
 80071de:	f003 0303 	and.w	r3, r3, #3
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	220f      	movs	r2, #15
 80071e6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ea:	43db      	mvns	r3, r3
 80071ec:	69ba      	ldr	r2, [r7, #24]
 80071ee:	4013      	ands	r3, r2
 80071f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a52      	ldr	r2, [pc, #328]	@ (8007340 <HAL_GPIO_Init+0x314>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d02b      	beq.n	8007252 <HAL_GPIO_Init+0x226>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a51      	ldr	r2, [pc, #324]	@ (8007344 <HAL_GPIO_Init+0x318>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d025      	beq.n	800724e <HAL_GPIO_Init+0x222>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a50      	ldr	r2, [pc, #320]	@ (8007348 <HAL_GPIO_Init+0x31c>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d01f      	beq.n	800724a <HAL_GPIO_Init+0x21e>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a4f      	ldr	r2, [pc, #316]	@ (800734c <HAL_GPIO_Init+0x320>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d019      	beq.n	8007246 <HAL_GPIO_Init+0x21a>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a4e      	ldr	r2, [pc, #312]	@ (8007350 <HAL_GPIO_Init+0x324>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d013      	beq.n	8007242 <HAL_GPIO_Init+0x216>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a4d      	ldr	r2, [pc, #308]	@ (8007354 <HAL_GPIO_Init+0x328>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d00d      	beq.n	800723e <HAL_GPIO_Init+0x212>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4a4c      	ldr	r2, [pc, #304]	@ (8007358 <HAL_GPIO_Init+0x32c>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d007      	beq.n	800723a <HAL_GPIO_Init+0x20e>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a4b      	ldr	r2, [pc, #300]	@ (800735c <HAL_GPIO_Init+0x330>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d101      	bne.n	8007236 <HAL_GPIO_Init+0x20a>
 8007232:	2307      	movs	r3, #7
 8007234:	e00e      	b.n	8007254 <HAL_GPIO_Init+0x228>
 8007236:	2308      	movs	r3, #8
 8007238:	e00c      	b.n	8007254 <HAL_GPIO_Init+0x228>
 800723a:	2306      	movs	r3, #6
 800723c:	e00a      	b.n	8007254 <HAL_GPIO_Init+0x228>
 800723e:	2305      	movs	r3, #5
 8007240:	e008      	b.n	8007254 <HAL_GPIO_Init+0x228>
 8007242:	2304      	movs	r3, #4
 8007244:	e006      	b.n	8007254 <HAL_GPIO_Init+0x228>
 8007246:	2303      	movs	r3, #3
 8007248:	e004      	b.n	8007254 <HAL_GPIO_Init+0x228>
 800724a:	2302      	movs	r3, #2
 800724c:	e002      	b.n	8007254 <HAL_GPIO_Init+0x228>
 800724e:	2301      	movs	r3, #1
 8007250:	e000      	b.n	8007254 <HAL_GPIO_Init+0x228>
 8007252:	2300      	movs	r3, #0
 8007254:	69fa      	ldr	r2, [r7, #28]
 8007256:	f002 0203 	and.w	r2, r2, #3
 800725a:	0092      	lsls	r2, r2, #2
 800725c:	4093      	lsls	r3, r2
 800725e:	69ba      	ldr	r2, [r7, #24]
 8007260:	4313      	orrs	r3, r2
 8007262:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007264:	4935      	ldr	r1, [pc, #212]	@ (800733c <HAL_GPIO_Init+0x310>)
 8007266:	69fb      	ldr	r3, [r7, #28]
 8007268:	089b      	lsrs	r3, r3, #2
 800726a:	3302      	adds	r3, #2
 800726c:	69ba      	ldr	r2, [r7, #24]
 800726e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007272:	4b3b      	ldr	r3, [pc, #236]	@ (8007360 <HAL_GPIO_Init+0x334>)
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	43db      	mvns	r3, r3
 800727c:	69ba      	ldr	r2, [r7, #24]
 800727e:	4013      	ands	r3, r2
 8007280:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800728a:	2b00      	cmp	r3, #0
 800728c:	d003      	beq.n	8007296 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800728e:	69ba      	ldr	r2, [r7, #24]
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	4313      	orrs	r3, r2
 8007294:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007296:	4a32      	ldr	r2, [pc, #200]	@ (8007360 <HAL_GPIO_Init+0x334>)
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800729c:	4b30      	ldr	r3, [pc, #192]	@ (8007360 <HAL_GPIO_Init+0x334>)
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	43db      	mvns	r3, r3
 80072a6:	69ba      	ldr	r2, [r7, #24]
 80072a8:	4013      	ands	r3, r2
 80072aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d003      	beq.n	80072c0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80072b8:	69ba      	ldr	r2, [r7, #24]
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	4313      	orrs	r3, r2
 80072be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80072c0:	4a27      	ldr	r2, [pc, #156]	@ (8007360 <HAL_GPIO_Init+0x334>)
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80072c6:	4b26      	ldr	r3, [pc, #152]	@ (8007360 <HAL_GPIO_Init+0x334>)
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	43db      	mvns	r3, r3
 80072d0:	69ba      	ldr	r2, [r7, #24]
 80072d2:	4013      	ands	r3, r2
 80072d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d003      	beq.n	80072ea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80072e2:	69ba      	ldr	r2, [r7, #24]
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80072ea:	4a1d      	ldr	r2, [pc, #116]	@ (8007360 <HAL_GPIO_Init+0x334>)
 80072ec:	69bb      	ldr	r3, [r7, #24]
 80072ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80072f0:	4b1b      	ldr	r3, [pc, #108]	@ (8007360 <HAL_GPIO_Init+0x334>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	43db      	mvns	r3, r3
 80072fa:	69ba      	ldr	r2, [r7, #24]
 80072fc:	4013      	ands	r3, r2
 80072fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800730c:	69ba      	ldr	r2, [r7, #24]
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	4313      	orrs	r3, r2
 8007312:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007314:	4a12      	ldr	r2, [pc, #72]	@ (8007360 <HAL_GPIO_Init+0x334>)
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800731a:	69fb      	ldr	r3, [r7, #28]
 800731c:	3301      	adds	r3, #1
 800731e:	61fb      	str	r3, [r7, #28]
 8007320:	69fb      	ldr	r3, [r7, #28]
 8007322:	2b0f      	cmp	r3, #15
 8007324:	f67f ae90 	bls.w	8007048 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007328:	bf00      	nop
 800732a:	bf00      	nop
 800732c:	3724      	adds	r7, #36	@ 0x24
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr
 8007336:	bf00      	nop
 8007338:	40023800 	.word	0x40023800
 800733c:	40013800 	.word	0x40013800
 8007340:	40020000 	.word	0x40020000
 8007344:	40020400 	.word	0x40020400
 8007348:	40020800 	.word	0x40020800
 800734c:	40020c00 	.word	0x40020c00
 8007350:	40021000 	.word	0x40021000
 8007354:	40021400 	.word	0x40021400
 8007358:	40021800 	.word	0x40021800
 800735c:	40021c00 	.word	0x40021c00
 8007360:	40013c00 	.word	0x40013c00

08007364 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	460b      	mov	r3, r1
 800736e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	691a      	ldr	r2, [r3, #16]
 8007374:	887b      	ldrh	r3, [r7, #2]
 8007376:	4013      	ands	r3, r2
 8007378:	2b00      	cmp	r3, #0
 800737a:	d002      	beq.n	8007382 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800737c:	2301      	movs	r3, #1
 800737e:	73fb      	strb	r3, [r7, #15]
 8007380:	e001      	b.n	8007386 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007382:	2300      	movs	r3, #0
 8007384:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007386:	7bfb      	ldrb	r3, [r7, #15]
}
 8007388:	4618      	mov	r0, r3
 800738a:	3714      	adds	r7, #20
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	460b      	mov	r3, r1
 800739e:	807b      	strh	r3, [r7, #2]
 80073a0:	4613      	mov	r3, r2
 80073a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80073a4:	787b      	ldrb	r3, [r7, #1]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d003      	beq.n	80073b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80073aa:	887a      	ldrh	r2, [r7, #2]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80073b0:	e003      	b.n	80073ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80073b2:	887b      	ldrh	r3, [r7, #2]
 80073b4:	041a      	lsls	r2, r3, #16
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	619a      	str	r2, [r3, #24]
}
 80073ba:	bf00      	nop
 80073bc:	370c      	adds	r7, #12
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr
	...

080073c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d101      	bne.n	80073da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	e12b      	b.n	8007632 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d106      	bne.n	80073f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f7fd fbae 	bl	8004b50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2224      	movs	r2, #36	@ 0x24
 80073f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f022 0201 	bic.w	r2, r2, #1
 800740a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800741a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800742a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800742c:	f003 fb88 	bl	800ab40 <HAL_RCC_GetPCLK1Freq>
 8007430:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	4a81      	ldr	r2, [pc, #516]	@ (800763c <HAL_I2C_Init+0x274>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d807      	bhi.n	800744c <HAL_I2C_Init+0x84>
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	4a80      	ldr	r2, [pc, #512]	@ (8007640 <HAL_I2C_Init+0x278>)
 8007440:	4293      	cmp	r3, r2
 8007442:	bf94      	ite	ls
 8007444:	2301      	movls	r3, #1
 8007446:	2300      	movhi	r3, #0
 8007448:	b2db      	uxtb	r3, r3
 800744a:	e006      	b.n	800745a <HAL_I2C_Init+0x92>
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	4a7d      	ldr	r2, [pc, #500]	@ (8007644 <HAL_I2C_Init+0x27c>)
 8007450:	4293      	cmp	r3, r2
 8007452:	bf94      	ite	ls
 8007454:	2301      	movls	r3, #1
 8007456:	2300      	movhi	r3, #0
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b00      	cmp	r3, #0
 800745c:	d001      	beq.n	8007462 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800745e:	2301      	movs	r3, #1
 8007460:	e0e7      	b.n	8007632 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	4a78      	ldr	r2, [pc, #480]	@ (8007648 <HAL_I2C_Init+0x280>)
 8007466:	fba2 2303 	umull	r2, r3, r2, r3
 800746a:	0c9b      	lsrs	r3, r3, #18
 800746c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	68ba      	ldr	r2, [r7, #8]
 800747e:	430a      	orrs	r2, r1
 8007480:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6a1b      	ldr	r3, [r3, #32]
 8007488:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	4a6a      	ldr	r2, [pc, #424]	@ (800763c <HAL_I2C_Init+0x274>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d802      	bhi.n	800749c <HAL_I2C_Init+0xd4>
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	3301      	adds	r3, #1
 800749a:	e009      	b.n	80074b0 <HAL_I2C_Init+0xe8>
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80074a2:	fb02 f303 	mul.w	r3, r2, r3
 80074a6:	4a69      	ldr	r2, [pc, #420]	@ (800764c <HAL_I2C_Init+0x284>)
 80074a8:	fba2 2303 	umull	r2, r3, r2, r3
 80074ac:	099b      	lsrs	r3, r3, #6
 80074ae:	3301      	adds	r3, #1
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	6812      	ldr	r2, [r2, #0]
 80074b4:	430b      	orrs	r3, r1
 80074b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	69db      	ldr	r3, [r3, #28]
 80074be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80074c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	495c      	ldr	r1, [pc, #368]	@ (800763c <HAL_I2C_Init+0x274>)
 80074cc:	428b      	cmp	r3, r1
 80074ce:	d819      	bhi.n	8007504 <HAL_I2C_Init+0x13c>
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	1e59      	subs	r1, r3, #1
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	005b      	lsls	r3, r3, #1
 80074da:	fbb1 f3f3 	udiv	r3, r1, r3
 80074de:	1c59      	adds	r1, r3, #1
 80074e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80074e4:	400b      	ands	r3, r1
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d00a      	beq.n	8007500 <HAL_I2C_Init+0x138>
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	1e59      	subs	r1, r3, #1
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	005b      	lsls	r3, r3, #1
 80074f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80074f8:	3301      	adds	r3, #1
 80074fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074fe:	e051      	b.n	80075a4 <HAL_I2C_Init+0x1dc>
 8007500:	2304      	movs	r3, #4
 8007502:	e04f      	b.n	80075a4 <HAL_I2C_Init+0x1dc>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d111      	bne.n	8007530 <HAL_I2C_Init+0x168>
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	1e58      	subs	r0, r3, #1
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6859      	ldr	r1, [r3, #4]
 8007514:	460b      	mov	r3, r1
 8007516:	005b      	lsls	r3, r3, #1
 8007518:	440b      	add	r3, r1
 800751a:	fbb0 f3f3 	udiv	r3, r0, r3
 800751e:	3301      	adds	r3, #1
 8007520:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007524:	2b00      	cmp	r3, #0
 8007526:	bf0c      	ite	eq
 8007528:	2301      	moveq	r3, #1
 800752a:	2300      	movne	r3, #0
 800752c:	b2db      	uxtb	r3, r3
 800752e:	e012      	b.n	8007556 <HAL_I2C_Init+0x18e>
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	1e58      	subs	r0, r3, #1
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6859      	ldr	r1, [r3, #4]
 8007538:	460b      	mov	r3, r1
 800753a:	009b      	lsls	r3, r3, #2
 800753c:	440b      	add	r3, r1
 800753e:	0099      	lsls	r1, r3, #2
 8007540:	440b      	add	r3, r1
 8007542:	fbb0 f3f3 	udiv	r3, r0, r3
 8007546:	3301      	adds	r3, #1
 8007548:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800754c:	2b00      	cmp	r3, #0
 800754e:	bf0c      	ite	eq
 8007550:	2301      	moveq	r3, #1
 8007552:	2300      	movne	r3, #0
 8007554:	b2db      	uxtb	r3, r3
 8007556:	2b00      	cmp	r3, #0
 8007558:	d001      	beq.n	800755e <HAL_I2C_Init+0x196>
 800755a:	2301      	movs	r3, #1
 800755c:	e022      	b.n	80075a4 <HAL_I2C_Init+0x1dc>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d10e      	bne.n	8007584 <HAL_I2C_Init+0x1bc>
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	1e58      	subs	r0, r3, #1
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6859      	ldr	r1, [r3, #4]
 800756e:	460b      	mov	r3, r1
 8007570:	005b      	lsls	r3, r3, #1
 8007572:	440b      	add	r3, r1
 8007574:	fbb0 f3f3 	udiv	r3, r0, r3
 8007578:	3301      	adds	r3, #1
 800757a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800757e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007582:	e00f      	b.n	80075a4 <HAL_I2C_Init+0x1dc>
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	1e58      	subs	r0, r3, #1
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6859      	ldr	r1, [r3, #4]
 800758c:	460b      	mov	r3, r1
 800758e:	009b      	lsls	r3, r3, #2
 8007590:	440b      	add	r3, r1
 8007592:	0099      	lsls	r1, r3, #2
 8007594:	440b      	add	r3, r1
 8007596:	fbb0 f3f3 	udiv	r3, r0, r3
 800759a:	3301      	adds	r3, #1
 800759c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80075a4:	6879      	ldr	r1, [r7, #4]
 80075a6:	6809      	ldr	r1, [r1, #0]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	69da      	ldr	r2, [r3, #28]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6a1b      	ldr	r3, [r3, #32]
 80075be:	431a      	orrs	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	430a      	orrs	r2, r1
 80075c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80075d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	6911      	ldr	r1, [r2, #16]
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	68d2      	ldr	r2, [r2, #12]
 80075de:	4311      	orrs	r1, r2
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	6812      	ldr	r2, [r2, #0]
 80075e4:	430b      	orrs	r3, r1
 80075e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	695a      	ldr	r2, [r3, #20]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	699b      	ldr	r3, [r3, #24]
 80075fa:	431a      	orrs	r2, r3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	430a      	orrs	r2, r1
 8007602:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f042 0201 	orr.w	r2, r2, #1
 8007612:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2220      	movs	r2, #32
 800761e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	000186a0 	.word	0x000186a0
 8007640:	001e847f 	.word	0x001e847f
 8007644:	003d08ff 	.word	0x003d08ff
 8007648:	431bde83 	.word	0x431bde83
 800764c:	10624dd3 	.word	0x10624dd3

08007650 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	695b      	ldr	r3, [r3, #20]
 800765e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007662:	2b80      	cmp	r3, #128	@ 0x80
 8007664:	d103      	bne.n	800766e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	2200      	movs	r2, #0
 800766c:	611a      	str	r2, [r3, #16]
  }
}
 800766e:	bf00      	nop
 8007670:	370c      	adds	r7, #12
 8007672:	46bd      	mov	sp, r7
 8007674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007678:	4770      	bx	lr

0800767a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800767a:	b580      	push	{r7, lr}
 800767c:	b088      	sub	sp, #32
 800767e:	af00      	add	r7, sp, #0
 8007680:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8007682:	2300      	movs	r3, #0
 8007684:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007692:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800769a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076a2:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80076a4:	7bfb      	ldrb	r3, [r7, #15]
 80076a6:	2b10      	cmp	r3, #16
 80076a8:	d003      	beq.n	80076b2 <HAL_I2C_EV_IRQHandler+0x38>
 80076aa:	7bfb      	ldrb	r3, [r7, #15]
 80076ac:	2b40      	cmp	r3, #64	@ 0x40
 80076ae:	f040 80c1 	bne.w	8007834 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	699b      	ldr	r3, [r3, #24]
 80076b8:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	695b      	ldr	r3, [r3, #20]
 80076c0:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80076c2:	69fb      	ldr	r3, [r7, #28]
 80076c4:	f003 0301 	and.w	r3, r3, #1
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d10d      	bne.n	80076e8 <HAL_I2C_EV_IRQHandler+0x6e>
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80076d2:	d003      	beq.n	80076dc <HAL_I2C_EV_IRQHandler+0x62>
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80076da:	d101      	bne.n	80076e0 <HAL_I2C_EV_IRQHandler+0x66>
 80076dc:	2301      	movs	r3, #1
 80076de:	e000      	b.n	80076e2 <HAL_I2C_EV_IRQHandler+0x68>
 80076e0:	2300      	movs	r3, #0
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	f000 8132 	beq.w	800794c <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d00c      	beq.n	800770c <HAL_I2C_EV_IRQHandler+0x92>
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	0a5b      	lsrs	r3, r3, #9
 80076f6:	f003 0301 	and.w	r3, r3, #1
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d006      	beq.n	800770c <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f001 fb80 	bl	8008e04 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f000 fcf8 	bl	80080fa <I2C_Master_SB>
 800770a:	e092      	b.n	8007832 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	08db      	lsrs	r3, r3, #3
 8007710:	f003 0301 	and.w	r3, r3, #1
 8007714:	2b00      	cmp	r3, #0
 8007716:	d009      	beq.n	800772c <HAL_I2C_EV_IRQHandler+0xb2>
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	0a5b      	lsrs	r3, r3, #9
 800771c:	f003 0301 	and.w	r3, r3, #1
 8007720:	2b00      	cmp	r3, #0
 8007722:	d003      	beq.n	800772c <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 fd6e 	bl	8008206 <I2C_Master_ADD10>
 800772a:	e082      	b.n	8007832 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	085b      	lsrs	r3, r3, #1
 8007730:	f003 0301 	and.w	r3, r3, #1
 8007734:	2b00      	cmp	r3, #0
 8007736:	d009      	beq.n	800774c <HAL_I2C_EV_IRQHandler+0xd2>
 8007738:	697b      	ldr	r3, [r7, #20]
 800773a:	0a5b      	lsrs	r3, r3, #9
 800773c:	f003 0301 	and.w	r3, r3, #1
 8007740:	2b00      	cmp	r3, #0
 8007742:	d003      	beq.n	800774c <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 fd88 	bl	800825a <I2C_Master_ADDR>
 800774a:	e072      	b.n	8007832 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	089b      	lsrs	r3, r3, #2
 8007750:	f003 0301 	and.w	r3, r3, #1
 8007754:	2b00      	cmp	r3, #0
 8007756:	d03b      	beq.n	80077d0 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007762:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007766:	f000 80f3 	beq.w	8007950 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800776a:	69fb      	ldr	r3, [r7, #28]
 800776c:	09db      	lsrs	r3, r3, #7
 800776e:	f003 0301 	and.w	r3, r3, #1
 8007772:	2b00      	cmp	r3, #0
 8007774:	d00f      	beq.n	8007796 <HAL_I2C_EV_IRQHandler+0x11c>
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	0a9b      	lsrs	r3, r3, #10
 800777a:	f003 0301 	and.w	r3, r3, #1
 800777e:	2b00      	cmp	r3, #0
 8007780:	d009      	beq.n	8007796 <HAL_I2C_EV_IRQHandler+0x11c>
 8007782:	69fb      	ldr	r3, [r7, #28]
 8007784:	089b      	lsrs	r3, r3, #2
 8007786:	f003 0301 	and.w	r3, r3, #1
 800778a:	2b00      	cmp	r3, #0
 800778c:	d103      	bne.n	8007796 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 f94c 	bl	8007a2c <I2C_MasterTransmit_TXE>
 8007794:	e04d      	b.n	8007832 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007796:	69fb      	ldr	r3, [r7, #28]
 8007798:	089b      	lsrs	r3, r3, #2
 800779a:	f003 0301 	and.w	r3, r3, #1
 800779e:	2b00      	cmp	r3, #0
 80077a0:	f000 80d6 	beq.w	8007950 <HAL_I2C_EV_IRQHandler+0x2d6>
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	0a5b      	lsrs	r3, r3, #9
 80077a8:	f003 0301 	and.w	r3, r3, #1
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f000 80cf 	beq.w	8007950 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80077b2:	7bbb      	ldrb	r3, [r7, #14]
 80077b4:	2b21      	cmp	r3, #33	@ 0x21
 80077b6:	d103      	bne.n	80077c0 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f000 f9d3 	bl	8007b64 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80077be:	e0c7      	b.n	8007950 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80077c0:	7bfb      	ldrb	r3, [r7, #15]
 80077c2:	2b40      	cmp	r3, #64	@ 0x40
 80077c4:	f040 80c4 	bne.w	8007950 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f000 fa41 	bl	8007c50 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80077ce:	e0bf      	b.n	8007950 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077de:	f000 80b7 	beq.w	8007950 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	099b      	lsrs	r3, r3, #6
 80077e6:	f003 0301 	and.w	r3, r3, #1
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d00f      	beq.n	800780e <HAL_I2C_EV_IRQHandler+0x194>
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	0a9b      	lsrs	r3, r3, #10
 80077f2:	f003 0301 	and.w	r3, r3, #1
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d009      	beq.n	800780e <HAL_I2C_EV_IRQHandler+0x194>
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	089b      	lsrs	r3, r3, #2
 80077fe:	f003 0301 	and.w	r3, r3, #1
 8007802:	2b00      	cmp	r3, #0
 8007804:	d103      	bne.n	800780e <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 faba 	bl	8007d80 <I2C_MasterReceive_RXNE>
 800780c:	e011      	b.n	8007832 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800780e:	69fb      	ldr	r3, [r7, #28]
 8007810:	089b      	lsrs	r3, r3, #2
 8007812:	f003 0301 	and.w	r3, r3, #1
 8007816:	2b00      	cmp	r3, #0
 8007818:	f000 809a 	beq.w	8007950 <HAL_I2C_EV_IRQHandler+0x2d6>
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	0a5b      	lsrs	r3, r3, #9
 8007820:	f003 0301 	and.w	r3, r3, #1
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 8093 	beq.w	8007950 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 fb70 	bl	8007f10 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007830:	e08e      	b.n	8007950 <HAL_I2C_EV_IRQHandler+0x2d6>
 8007832:	e08d      	b.n	8007950 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007838:	2b00      	cmp	r3, #0
 800783a:	d004      	beq.n	8007846 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	695b      	ldr	r3, [r3, #20]
 8007842:	61fb      	str	r3, [r7, #28]
 8007844:	e007      	b.n	8007856 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	699b      	ldr	r3, [r3, #24]
 800784c:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	695b      	ldr	r3, [r3, #20]
 8007854:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	085b      	lsrs	r3, r3, #1
 800785a:	f003 0301 	and.w	r3, r3, #1
 800785e:	2b00      	cmp	r3, #0
 8007860:	d012      	beq.n	8007888 <HAL_I2C_EV_IRQHandler+0x20e>
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	0a5b      	lsrs	r3, r3, #9
 8007866:	f003 0301 	and.w	r3, r3, #1
 800786a:	2b00      	cmp	r3, #0
 800786c:	d00c      	beq.n	8007888 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800787e:	69b9      	ldr	r1, [r7, #24]
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f000 ff39 	bl	80086f8 <I2C_Slave_ADDR>
 8007886:	e066      	b.n	8007956 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007888:	69fb      	ldr	r3, [r7, #28]
 800788a:	091b      	lsrs	r3, r3, #4
 800788c:	f003 0301 	and.w	r3, r3, #1
 8007890:	2b00      	cmp	r3, #0
 8007892:	d009      	beq.n	80078a8 <HAL_I2C_EV_IRQHandler+0x22e>
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	0a5b      	lsrs	r3, r3, #9
 8007898:	f003 0301 	and.w	r3, r3, #1
 800789c:	2b00      	cmp	r3, #0
 800789e:	d003      	beq.n	80078a8 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 ff73 	bl	800878c <I2C_Slave_STOPF>
 80078a6:	e056      	b.n	8007956 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80078a8:	7bbb      	ldrb	r3, [r7, #14]
 80078aa:	2b21      	cmp	r3, #33	@ 0x21
 80078ac:	d002      	beq.n	80078b4 <HAL_I2C_EV_IRQHandler+0x23a>
 80078ae:	7bbb      	ldrb	r3, [r7, #14]
 80078b0:	2b29      	cmp	r3, #41	@ 0x29
 80078b2:	d125      	bne.n	8007900 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	09db      	lsrs	r3, r3, #7
 80078b8:	f003 0301 	and.w	r3, r3, #1
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00f      	beq.n	80078e0 <HAL_I2C_EV_IRQHandler+0x266>
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	0a9b      	lsrs	r3, r3, #10
 80078c4:	f003 0301 	and.w	r3, r3, #1
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d009      	beq.n	80078e0 <HAL_I2C_EV_IRQHandler+0x266>
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	089b      	lsrs	r3, r3, #2
 80078d0:	f003 0301 	and.w	r3, r3, #1
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d103      	bne.n	80078e0 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 fe4f 	bl	800857c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80078de:	e039      	b.n	8007954 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	089b      	lsrs	r3, r3, #2
 80078e4:	f003 0301 	and.w	r3, r3, #1
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d033      	beq.n	8007954 <HAL_I2C_EV_IRQHandler+0x2da>
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	0a5b      	lsrs	r3, r3, #9
 80078f0:	f003 0301 	and.w	r3, r3, #1
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d02d      	beq.n	8007954 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 fe7c 	bl	80085f6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80078fe:	e029      	b.n	8007954 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007900:	69fb      	ldr	r3, [r7, #28]
 8007902:	099b      	lsrs	r3, r3, #6
 8007904:	f003 0301 	and.w	r3, r3, #1
 8007908:	2b00      	cmp	r3, #0
 800790a:	d00f      	beq.n	800792c <HAL_I2C_EV_IRQHandler+0x2b2>
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	0a9b      	lsrs	r3, r3, #10
 8007910:	f003 0301 	and.w	r3, r3, #1
 8007914:	2b00      	cmp	r3, #0
 8007916:	d009      	beq.n	800792c <HAL_I2C_EV_IRQHandler+0x2b2>
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	089b      	lsrs	r3, r3, #2
 800791c:	f003 0301 	and.w	r3, r3, #1
 8007920:	2b00      	cmp	r3, #0
 8007922:	d103      	bne.n	800792c <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f000 fe87 	bl	8008638 <I2C_SlaveReceive_RXNE>
 800792a:	e014      	b.n	8007956 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800792c:	69fb      	ldr	r3, [r7, #28]
 800792e:	089b      	lsrs	r3, r3, #2
 8007930:	f003 0301 	and.w	r3, r3, #1
 8007934:	2b00      	cmp	r3, #0
 8007936:	d00e      	beq.n	8007956 <HAL_I2C_EV_IRQHandler+0x2dc>
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	0a5b      	lsrs	r3, r3, #9
 800793c:	f003 0301 	and.w	r3, r3, #1
 8007940:	2b00      	cmp	r3, #0
 8007942:	d008      	beq.n	8007956 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f000 feb5 	bl	80086b4 <I2C_SlaveReceive_BTF>
 800794a:	e004      	b.n	8007956 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800794c:	bf00      	nop
 800794e:	e002      	b.n	8007956 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007950:	bf00      	nop
 8007952:	e000      	b.n	8007956 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007954:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8007956:	3720      	adds	r7, #32
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007964:	bf00      	nop
 8007966:	370c      	adds	r7, #12
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007970:	b480      	push	{r7}
 8007972:	b083      	sub	sp, #12
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007978:	bf00      	nop
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr

08007984 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007984:	b480      	push	{r7}
 8007986:	b083      	sub	sp, #12
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800798c:	bf00      	nop
 800798e:	370c      	adds	r7, #12
 8007990:	46bd      	mov	sp, r7
 8007992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007996:	4770      	bx	lr

08007998 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007998:	b480      	push	{r7}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80079a0:	bf00      	nop
 80079a2:	370c      	adds	r7, #12
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b083      	sub	sp, #12
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
 80079b4:	460b      	mov	r3, r1
 80079b6:	70fb      	strb	r3, [r7, #3]
 80079b8:	4613      	mov	r3, r2
 80079ba:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80079dc:	b480      	push	{r7}
 80079de:	b083      	sub	sp, #12
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80079e4:	bf00      	nop
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80079f8:	bf00      	nop
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007a0c:	bf00      	nop
 8007a0e:	370c      	adds	r7, #12
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007a20:	bf00      	nop
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a3a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007a42:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a48:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d150      	bne.n	8007af4 <I2C_MasterTransmit_TXE+0xc8>
 8007a52:	7bfb      	ldrb	r3, [r7, #15]
 8007a54:	2b21      	cmp	r3, #33	@ 0x21
 8007a56:	d14d      	bne.n	8007af4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	2b08      	cmp	r3, #8
 8007a5c:	d01d      	beq.n	8007a9a <I2C_MasterTransmit_TXE+0x6e>
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	2b20      	cmp	r3, #32
 8007a62:	d01a      	beq.n	8007a9a <I2C_MasterTransmit_TXE+0x6e>
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007a6a:	d016      	beq.n	8007a9a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	685a      	ldr	r2, [r3, #4]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007a7a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2211      	movs	r2, #17
 8007a80:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2200      	movs	r2, #0
 8007a86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2220      	movs	r2, #32
 8007a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f7ff ff62 	bl	800795c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007a98:	e060      	b.n	8007b5c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	685a      	ldr	r2, [r3, #4]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007aa8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ab8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2200      	movs	r2, #0
 8007abe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2220      	movs	r2, #32
 8007ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	2b40      	cmp	r3, #64	@ 0x40
 8007ad2:	d107      	bne.n	8007ae4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f7ff ff7d 	bl	80079dc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007ae2:	e03b      	b.n	8007b5c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f7ff ff35 	bl	800795c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007af2:	e033      	b.n	8007b5c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8007af4:	7bfb      	ldrb	r3, [r7, #15]
 8007af6:	2b21      	cmp	r3, #33	@ 0x21
 8007af8:	d005      	beq.n	8007b06 <I2C_MasterTransmit_TXE+0xda>
 8007afa:	7bbb      	ldrb	r3, [r7, #14]
 8007afc:	2b40      	cmp	r3, #64	@ 0x40
 8007afe:	d12d      	bne.n	8007b5c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8007b00:	7bfb      	ldrb	r3, [r7, #15]
 8007b02:	2b22      	cmp	r3, #34	@ 0x22
 8007b04:	d12a      	bne.n	8007b5c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d108      	bne.n	8007b22 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	685a      	ldr	r2, [r3, #4]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b1e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007b20:	e01c      	b.n	8007b5c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b28:	b2db      	uxtb	r3, r3
 8007b2a:	2b40      	cmp	r3, #64	@ 0x40
 8007b2c:	d103      	bne.n	8007b36 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 f88e 	bl	8007c50 <I2C_MemoryTransmit_TXE_BTF>
}
 8007b34:	e012      	b.n	8007b5c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b3a:	781a      	ldrb	r2, [r3, #0]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b46:	1c5a      	adds	r2, r3, #1
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	3b01      	subs	r3, #1
 8007b54:	b29a      	uxth	r2, r3
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8007b5a:	e7ff      	b.n	8007b5c <I2C_MasterTransmit_TXE+0x130>
 8007b5c:	bf00      	nop
 8007b5e:	3710      	adds	r7, #16
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b084      	sub	sp, #16
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b70:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	2b21      	cmp	r3, #33	@ 0x21
 8007b7c:	d164      	bne.n	8007c48 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d012      	beq.n	8007bae <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b8c:	781a      	ldrb	r2, [r3, #0]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b98:	1c5a      	adds	r2, r3, #1
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	3b01      	subs	r3, #1
 8007ba6:	b29a      	uxth	r2, r3
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007bac:	e04c      	b.n	8007c48 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2b08      	cmp	r3, #8
 8007bb2:	d01d      	beq.n	8007bf0 <I2C_MasterTransmit_BTF+0x8c>
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2b20      	cmp	r3, #32
 8007bb8:	d01a      	beq.n	8007bf0 <I2C_MasterTransmit_BTF+0x8c>
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007bc0:	d016      	beq.n	8007bf0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	685a      	ldr	r2, [r3, #4]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007bd0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2211      	movs	r2, #17
 8007bd6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2220      	movs	r2, #32
 8007be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f7ff feb7 	bl	800795c <HAL_I2C_MasterTxCpltCallback>
}
 8007bee:	e02b      	b.n	8007c48 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	685a      	ldr	r2, [r3, #4]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007bfe:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c0e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2220      	movs	r2, #32
 8007c1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	2b40      	cmp	r3, #64	@ 0x40
 8007c28:	d107      	bne.n	8007c3a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f7ff fed2 	bl	80079dc <HAL_I2C_MemTxCpltCallback>
}
 8007c38:	e006      	b.n	8007c48 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f7ff fe8a 	bl	800795c <HAL_I2C_MasterTxCpltCallback>
}
 8007c48:	bf00      	nop
 8007c4a:	3710      	adds	r7, #16
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}

08007c50 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b084      	sub	sp, #16
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c5e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d11d      	bne.n	8007ca4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d10b      	bne.n	8007c88 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c74:	b2da      	uxtb	r2, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c80:	1c9a      	adds	r2, r3, #2
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8007c86:	e077      	b.n	8007d78 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c8c:	b29b      	uxth	r3, r3
 8007c8e:	121b      	asrs	r3, r3, #8
 8007c90:	b2da      	uxtb	r2, r3
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c9c:	1c5a      	adds	r2, r3, #1
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007ca2:	e069      	b.n	8007d78 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d10b      	bne.n	8007cc4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007cb0:	b2da      	uxtb	r2, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cbc:	1c5a      	adds	r2, r3, #1
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007cc2:	e059      	b.n	8007d78 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cc8:	2b02      	cmp	r3, #2
 8007cca:	d152      	bne.n	8007d72 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007ccc:	7bfb      	ldrb	r3, [r7, #15]
 8007cce:	2b22      	cmp	r3, #34	@ 0x22
 8007cd0:	d10d      	bne.n	8007cee <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007ce0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ce6:	1c5a      	adds	r2, r3, #1
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007cec:	e044      	b.n	8007d78 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d015      	beq.n	8007d24 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8007cf8:	7bfb      	ldrb	r3, [r7, #15]
 8007cfa:	2b21      	cmp	r3, #33	@ 0x21
 8007cfc:	d112      	bne.n	8007d24 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d02:	781a      	ldrb	r2, [r3, #0]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d0e:	1c5a      	adds	r2, r3, #1
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	b29a      	uxth	r2, r3
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8007d22:	e029      	b.n	8007d78 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d124      	bne.n	8007d78 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8007d2e:	7bfb      	ldrb	r3, [r7, #15]
 8007d30:	2b21      	cmp	r3, #33	@ 0x21
 8007d32:	d121      	bne.n	8007d78 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	685a      	ldr	r2, [r3, #4]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007d42:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d52:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2220      	movs	r2, #32
 8007d5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f7ff fe36 	bl	80079dc <HAL_I2C_MemTxCpltCallback>
}
 8007d70:	e002      	b.n	8007d78 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f7ff fc6c 	bl	8007650 <I2C_Flush_DR>
}
 8007d78:	bf00      	nop
 8007d7a:	3710      	adds	r7, #16
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}

08007d80 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b084      	sub	sp, #16
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d8e:	b2db      	uxtb	r3, r3
 8007d90:	2b22      	cmp	r3, #34	@ 0x22
 8007d92:	f040 80b9 	bne.w	8007f08 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d9a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	2b03      	cmp	r3, #3
 8007da8:	d921      	bls.n	8007dee <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	691a      	ldr	r2, [r3, #16]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db4:	b2d2      	uxtb	r2, r2
 8007db6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dbc:	1c5a      	adds	r2, r3, #1
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	3b01      	subs	r3, #1
 8007dca:	b29a      	uxth	r2, r3
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	2b03      	cmp	r3, #3
 8007dd8:	f040 8096 	bne.w	8007f08 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	685a      	ldr	r2, [r3, #4]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007dea:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8007dec:	e08c      	b.n	8007f08 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df2:	2b02      	cmp	r3, #2
 8007df4:	d07f      	beq.n	8007ef6 <I2C_MasterReceive_RXNE+0x176>
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d002      	beq.n	8007e02 <I2C_MasterReceive_RXNE+0x82>
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d179      	bne.n	8007ef6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 ffcc 	bl	8008da0 <I2C_WaitOnSTOPRequestThroughIT>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d14c      	bne.n	8007ea8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e1c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	685a      	ldr	r2, [r3, #4]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007e2c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	691a      	ldr	r2, [r3, #16]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e38:	b2d2      	uxtb	r2, r2
 8007e3a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e40:	1c5a      	adds	r2, r3, #1
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e4a:	b29b      	uxth	r3, r3
 8007e4c:	3b01      	subs	r3, #1
 8007e4e:	b29a      	uxth	r2, r3
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2220      	movs	r2, #32
 8007e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	2b40      	cmp	r3, #64	@ 0x40
 8007e66:	d10a      	bne.n	8007e7e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2200      	movs	r2, #0
 8007e74:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f7ff fdba 	bl	80079f0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007e7c:	e044      	b.n	8007f08 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2b08      	cmp	r3, #8
 8007e8a:	d002      	beq.n	8007e92 <I2C_MasterReceive_RXNE+0x112>
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2b20      	cmp	r3, #32
 8007e90:	d103      	bne.n	8007e9a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	631a      	str	r2, [r3, #48]	@ 0x30
 8007e98:	e002      	b.n	8007ea0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2212      	movs	r2, #18
 8007e9e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f7ff fd65 	bl	8007970 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007ea6:	e02f      	b.n	8007f08 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	685a      	ldr	r2, [r3, #4]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007eb6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	691a      	ldr	r2, [r3, #16]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ec2:	b2d2      	uxtb	r2, r2
 8007ec4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eca:	1c5a      	adds	r2, r3, #1
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	3b01      	subs	r3, #1
 8007ed8:	b29a      	uxth	r2, r3
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2220      	movs	r2, #32
 8007ee2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f7ff fd88 	bl	8007a04 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007ef4:	e008      	b.n	8007f08 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	685a      	ldr	r2, [r3, #4]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f04:	605a      	str	r2, [r3, #4]
}
 8007f06:	e7ff      	b.n	8007f08 <I2C_MasterReceive_RXNE+0x188>
 8007f08:	bf00      	nop
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b084      	sub	sp, #16
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f1c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f22:	b29b      	uxth	r3, r3
 8007f24:	2b04      	cmp	r3, #4
 8007f26:	d11b      	bne.n	8007f60 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	685a      	ldr	r2, [r3, #4]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f36:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	691a      	ldr	r2, [r3, #16]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f42:	b2d2      	uxtb	r2, r2
 8007f44:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f4a:	1c5a      	adds	r2, r3, #1
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	3b01      	subs	r3, #1
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007f5e:	e0c8      	b.n	80080f2 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	2b03      	cmp	r3, #3
 8007f68:	d129      	bne.n	8007fbe <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	685a      	ldr	r2, [r3, #4]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f78:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2b04      	cmp	r3, #4
 8007f7e:	d00a      	beq.n	8007f96 <I2C_MasterReceive_BTF+0x86>
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2b02      	cmp	r3, #2
 8007f84:	d007      	beq.n	8007f96 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f94:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	691a      	ldr	r2, [r3, #16]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fa0:	b2d2      	uxtb	r2, r2
 8007fa2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fa8:	1c5a      	adds	r2, r3, #1
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	3b01      	subs	r3, #1
 8007fb6:	b29a      	uxth	r2, r3
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8007fbc:	e099      	b.n	80080f2 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	2b02      	cmp	r3, #2
 8007fc6:	f040 8081 	bne.w	80080cc <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	d002      	beq.n	8007fd6 <I2C_MasterReceive_BTF+0xc6>
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2b10      	cmp	r3, #16
 8007fd4:	d108      	bne.n	8007fe8 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fe4:	601a      	str	r2, [r3, #0]
 8007fe6:	e019      	b.n	800801c <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2b04      	cmp	r3, #4
 8007fec:	d002      	beq.n	8007ff4 <I2C_MasterReceive_BTF+0xe4>
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2b02      	cmp	r3, #2
 8007ff2:	d108      	bne.n	8008006 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	681a      	ldr	r2, [r3, #0]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008002:	601a      	str	r2, [r3, #0]
 8008004:	e00a      	b.n	800801c <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2b10      	cmp	r3, #16
 800800a:	d007      	beq.n	800801c <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800801a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	691a      	ldr	r2, [r3, #16]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008026:	b2d2      	uxtb	r2, r2
 8008028:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800802e:	1c5a      	adds	r2, r3, #1
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008038:	b29b      	uxth	r3, r3
 800803a:	3b01      	subs	r3, #1
 800803c:	b29a      	uxth	r2, r3
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	691a      	ldr	r2, [r3, #16]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800804c:	b2d2      	uxtb	r2, r2
 800804e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008054:	1c5a      	adds	r2, r3, #1
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800805e:	b29b      	uxth	r3, r3
 8008060:	3b01      	subs	r3, #1
 8008062:	b29a      	uxth	r2, r3
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8008076:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2220      	movs	r2, #32
 800807c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008086:	b2db      	uxtb	r3, r3
 8008088:	2b40      	cmp	r3, #64	@ 0x40
 800808a:	d10a      	bne.n	80080a2 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2200      	movs	r2, #0
 8008098:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f7ff fca8 	bl	80079f0 <HAL_I2C_MemRxCpltCallback>
}
 80080a0:	e027      	b.n	80080f2 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2b08      	cmp	r3, #8
 80080ae:	d002      	beq.n	80080b6 <I2C_MasterReceive_BTF+0x1a6>
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2b20      	cmp	r3, #32
 80080b4:	d103      	bne.n	80080be <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2200      	movs	r2, #0
 80080ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80080bc:	e002      	b.n	80080c4 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2212      	movs	r2, #18
 80080c2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f7ff fc53 	bl	8007970 <HAL_I2C_MasterRxCpltCallback>
}
 80080ca:	e012      	b.n	80080f2 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	691a      	ldr	r2, [r3, #16]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080d6:	b2d2      	uxtb	r2, r2
 80080d8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080de:	1c5a      	adds	r2, r3, #1
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	3b01      	subs	r3, #1
 80080ec:	b29a      	uxth	r2, r3
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80080f2:	bf00      	nop
 80080f4:	3710      	adds	r7, #16
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}

080080fa <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80080fa:	b480      	push	{r7}
 80080fc:	b083      	sub	sp, #12
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008108:	b2db      	uxtb	r3, r3
 800810a:	2b40      	cmp	r3, #64	@ 0x40
 800810c:	d117      	bne.n	800813e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008112:	2b00      	cmp	r3, #0
 8008114:	d109      	bne.n	800812a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800811a:	b2db      	uxtb	r3, r3
 800811c:	461a      	mov	r2, r3
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008126:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8008128:	e067      	b.n	80081fa <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800812e:	b2db      	uxtb	r3, r3
 8008130:	f043 0301 	orr.w	r3, r3, #1
 8008134:	b2da      	uxtb	r2, r3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	611a      	str	r2, [r3, #16]
}
 800813c:	e05d      	b.n	80081fa <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	691b      	ldr	r3, [r3, #16]
 8008142:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008146:	d133      	bne.n	80081b0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800814e:	b2db      	uxtb	r3, r3
 8008150:	2b21      	cmp	r3, #33	@ 0x21
 8008152:	d109      	bne.n	8008168 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008158:	b2db      	uxtb	r3, r3
 800815a:	461a      	mov	r2, r3
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008164:	611a      	str	r2, [r3, #16]
 8008166:	e008      	b.n	800817a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800816c:	b2db      	uxtb	r3, r3
 800816e:	f043 0301 	orr.w	r3, r3, #1
 8008172:	b2da      	uxtb	r2, r3
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800817e:	2b00      	cmp	r3, #0
 8008180:	d004      	beq.n	800818c <I2C_Master_SB+0x92>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008188:	2b00      	cmp	r3, #0
 800818a:	d108      	bne.n	800819e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008190:	2b00      	cmp	r3, #0
 8008192:	d032      	beq.n	80081fa <I2C_Master_SB+0x100>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800819a:	2b00      	cmp	r3, #0
 800819c:	d02d      	beq.n	80081fa <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	685a      	ldr	r2, [r3, #4]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80081ac:	605a      	str	r2, [r3, #4]
}
 80081ae:	e024      	b.n	80081fa <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d10e      	bne.n	80081d6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081bc:	b29b      	uxth	r3, r3
 80081be:	11db      	asrs	r3, r3, #7
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	f003 0306 	and.w	r3, r3, #6
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	f063 030f 	orn	r3, r3, #15
 80081cc:	b2da      	uxtb	r2, r3
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	611a      	str	r2, [r3, #16]
}
 80081d4:	e011      	b.n	80081fa <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081da:	2b01      	cmp	r3, #1
 80081dc:	d10d      	bne.n	80081fa <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081e2:	b29b      	uxth	r3, r3
 80081e4:	11db      	asrs	r3, r3, #7
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	f003 0306 	and.w	r3, r3, #6
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	f063 030e 	orn	r3, r3, #14
 80081f2:	b2da      	uxtb	r2, r3
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	611a      	str	r2, [r3, #16]
}
 80081fa:	bf00      	nop
 80081fc:	370c      	adds	r7, #12
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr

08008206 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8008206:	b480      	push	{r7}
 8008208:	b083      	sub	sp, #12
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008212:	b2da      	uxtb	r2, r3
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800821e:	2b00      	cmp	r3, #0
 8008220:	d004      	beq.n	800822c <I2C_Master_ADD10+0x26>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008228:	2b00      	cmp	r3, #0
 800822a:	d108      	bne.n	800823e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008230:	2b00      	cmp	r3, #0
 8008232:	d00c      	beq.n	800824e <I2C_Master_ADD10+0x48>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800823a:	2b00      	cmp	r3, #0
 800823c:	d007      	beq.n	800824e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	685a      	ldr	r2, [r3, #4]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800824c:	605a      	str	r2, [r3, #4]
  }
}
 800824e:	bf00      	nop
 8008250:	370c      	adds	r7, #12
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr

0800825a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800825a:	b480      	push	{r7}
 800825c:	b091      	sub	sp, #68	@ 0x44
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008268:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008270:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008276:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800827e:	b2db      	uxtb	r3, r3
 8008280:	2b22      	cmp	r3, #34	@ 0x22
 8008282:	f040 8169 	bne.w	8008558 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800828a:	2b00      	cmp	r3, #0
 800828c:	d10f      	bne.n	80082ae <I2C_Master_ADDR+0x54>
 800828e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008292:	2b40      	cmp	r3, #64	@ 0x40
 8008294:	d10b      	bne.n	80082ae <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008296:	2300      	movs	r3, #0
 8008298:	633b      	str	r3, [r7, #48]	@ 0x30
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	695b      	ldr	r3, [r3, #20]
 80082a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	699b      	ldr	r3, [r3, #24]
 80082a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80082aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ac:	e160      	b.n	8008570 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d11d      	bne.n	80082f2 <I2C_Master_ADDR+0x98>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	691b      	ldr	r3, [r3, #16]
 80082ba:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80082be:	d118      	bne.n	80082f2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80082c0:	2300      	movs	r3, #0
 80082c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	699b      	ldr	r3, [r3, #24]
 80082d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80082e4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082ea:	1c5a      	adds	r2, r3, #1
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80082f0:	e13e      	b.n	8008570 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d113      	bne.n	8008324 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80082fc:	2300      	movs	r3, #0
 80082fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	695b      	ldr	r3, [r3, #20]
 8008306:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	699b      	ldr	r3, [r3, #24]
 800830e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008310:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008320:	601a      	str	r2, [r3, #0]
 8008322:	e115      	b.n	8008550 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008328:	b29b      	uxth	r3, r3
 800832a:	2b01      	cmp	r3, #1
 800832c:	f040 808a 	bne.w	8008444 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8008330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008332:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008336:	d137      	bne.n	80083a8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008346:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008352:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008356:	d113      	bne.n	8008380 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008366:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008368:	2300      	movs	r3, #0
 800836a:	627b      	str	r3, [r7, #36]	@ 0x24
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	695b      	ldr	r3, [r3, #20]
 8008372:	627b      	str	r3, [r7, #36]	@ 0x24
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	699b      	ldr	r3, [r3, #24]
 800837a:	627b      	str	r3, [r7, #36]	@ 0x24
 800837c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800837e:	e0e7      	b.n	8008550 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008380:	2300      	movs	r3, #0
 8008382:	623b      	str	r3, [r7, #32]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	623b      	str	r3, [r7, #32]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	699b      	ldr	r3, [r3, #24]
 8008392:	623b      	str	r3, [r7, #32]
 8008394:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80083a4:	601a      	str	r2, [r3, #0]
 80083a6:	e0d3      	b.n	8008550 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80083a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083aa:	2b08      	cmp	r3, #8
 80083ac:	d02e      	beq.n	800840c <I2C_Master_ADDR+0x1b2>
 80083ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b0:	2b20      	cmp	r3, #32
 80083b2:	d02b      	beq.n	800840c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80083b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083b6:	2b12      	cmp	r3, #18
 80083b8:	d102      	bne.n	80083c0 <I2C_Master_ADDR+0x166>
 80083ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d125      	bne.n	800840c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80083c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c2:	2b04      	cmp	r3, #4
 80083c4:	d00e      	beq.n	80083e4 <I2C_Master_ADDR+0x18a>
 80083c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c8:	2b02      	cmp	r3, #2
 80083ca:	d00b      	beq.n	80083e4 <I2C_Master_ADDR+0x18a>
 80083cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ce:	2b10      	cmp	r3, #16
 80083d0:	d008      	beq.n	80083e4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083e0:	601a      	str	r2, [r3, #0]
 80083e2:	e007      	b.n	80083f4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	681a      	ldr	r2, [r3, #0]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80083f2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083f4:	2300      	movs	r3, #0
 80083f6:	61fb      	str	r3, [r7, #28]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	695b      	ldr	r3, [r3, #20]
 80083fe:	61fb      	str	r3, [r7, #28]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	699b      	ldr	r3, [r3, #24]
 8008406:	61fb      	str	r3, [r7, #28]
 8008408:	69fb      	ldr	r3, [r7, #28]
 800840a:	e0a1      	b.n	8008550 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800841a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800841c:	2300      	movs	r3, #0
 800841e:	61bb      	str	r3, [r7, #24]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	695b      	ldr	r3, [r3, #20]
 8008426:	61bb      	str	r3, [r7, #24]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	699b      	ldr	r3, [r3, #24]
 800842e:	61bb      	str	r3, [r7, #24]
 8008430:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008440:	601a      	str	r2, [r3, #0]
 8008442:	e085      	b.n	8008550 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008448:	b29b      	uxth	r3, r3
 800844a:	2b02      	cmp	r3, #2
 800844c:	d14d      	bne.n	80084ea <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800844e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008450:	2b04      	cmp	r3, #4
 8008452:	d016      	beq.n	8008482 <I2C_Master_ADDR+0x228>
 8008454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008456:	2b02      	cmp	r3, #2
 8008458:	d013      	beq.n	8008482 <I2C_Master_ADDR+0x228>
 800845a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800845c:	2b10      	cmp	r3, #16
 800845e:	d010      	beq.n	8008482 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	681a      	ldr	r2, [r3, #0]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800846e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	681a      	ldr	r2, [r3, #0]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800847e:	601a      	str	r2, [r3, #0]
 8008480:	e007      	b.n	8008492 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008490:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800849c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084a0:	d117      	bne.n	80084d2 <I2C_Master_ADDR+0x278>
 80084a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80084a8:	d00b      	beq.n	80084c2 <I2C_Master_ADDR+0x268>
 80084aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d008      	beq.n	80084c2 <I2C_Master_ADDR+0x268>
 80084b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b2:	2b08      	cmp	r3, #8
 80084b4:	d005      	beq.n	80084c2 <I2C_Master_ADDR+0x268>
 80084b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b8:	2b10      	cmp	r3, #16
 80084ba:	d002      	beq.n	80084c2 <I2C_Master_ADDR+0x268>
 80084bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084be:	2b20      	cmp	r3, #32
 80084c0:	d107      	bne.n	80084d2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	685a      	ldr	r2, [r3, #4]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80084d0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80084d2:	2300      	movs	r3, #0
 80084d4:	617b      	str	r3, [r7, #20]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	695b      	ldr	r3, [r3, #20]
 80084dc:	617b      	str	r3, [r7, #20]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	699b      	ldr	r3, [r3, #24]
 80084e4:	617b      	str	r3, [r7, #20]
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	e032      	b.n	8008550 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80084f8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008504:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008508:	d117      	bne.n	800853a <I2C_Master_ADDR+0x2e0>
 800850a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800850c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008510:	d00b      	beq.n	800852a <I2C_Master_ADDR+0x2d0>
 8008512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008514:	2b01      	cmp	r3, #1
 8008516:	d008      	beq.n	800852a <I2C_Master_ADDR+0x2d0>
 8008518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800851a:	2b08      	cmp	r3, #8
 800851c:	d005      	beq.n	800852a <I2C_Master_ADDR+0x2d0>
 800851e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008520:	2b10      	cmp	r3, #16
 8008522:	d002      	beq.n	800852a <I2C_Master_ADDR+0x2d0>
 8008524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008526:	2b20      	cmp	r3, #32
 8008528:	d107      	bne.n	800853a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	685a      	ldr	r2, [r3, #4]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008538:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800853a:	2300      	movs	r3, #0
 800853c:	613b      	str	r3, [r7, #16]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	695b      	ldr	r3, [r3, #20]
 8008544:	613b      	str	r3, [r7, #16]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	699b      	ldr	r3, [r3, #24]
 800854c:	613b      	str	r3, [r7, #16]
 800854e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8008556:	e00b      	b.n	8008570 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008558:	2300      	movs	r3, #0
 800855a:	60fb      	str	r3, [r7, #12]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	695b      	ldr	r3, [r3, #20]
 8008562:	60fb      	str	r3, [r7, #12]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	699b      	ldr	r3, [r3, #24]
 800856a:	60fb      	str	r3, [r7, #12]
 800856c:	68fb      	ldr	r3, [r7, #12]
}
 800856e:	e7ff      	b.n	8008570 <I2C_Master_ADDR+0x316>
 8008570:	bf00      	nop
 8008572:	3744      	adds	r7, #68	@ 0x44
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr

0800857c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800858a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008590:	b29b      	uxth	r3, r3
 8008592:	2b00      	cmp	r3, #0
 8008594:	d02b      	beq.n	80085ee <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800859a:	781a      	ldrb	r2, [r3, #0]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085a6:	1c5a      	adds	r2, r3, #1
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	3b01      	subs	r3, #1
 80085b4:	b29a      	uxth	r2, r3
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085be:	b29b      	uxth	r3, r3
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d114      	bne.n	80085ee <I2C_SlaveTransmit_TXE+0x72>
 80085c4:	7bfb      	ldrb	r3, [r7, #15]
 80085c6:	2b29      	cmp	r3, #41	@ 0x29
 80085c8:	d111      	bne.n	80085ee <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	685a      	ldr	r2, [r3, #4]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80085d8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2221      	movs	r2, #33	@ 0x21
 80085de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2228      	movs	r2, #40	@ 0x28
 80085e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f7ff f9cb 	bl	8007984 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80085ee:	bf00      	nop
 80085f0:	3710      	adds	r7, #16
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}

080085f6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80085f6:	b480      	push	{r7}
 80085f8:	b083      	sub	sp, #12
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008602:	b29b      	uxth	r3, r3
 8008604:	2b00      	cmp	r3, #0
 8008606:	d011      	beq.n	800862c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800860c:	781a      	ldrb	r2, [r3, #0]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008618:	1c5a      	adds	r2, r3, #1
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008622:	b29b      	uxth	r3, r3
 8008624:	3b01      	subs	r3, #1
 8008626:	b29a      	uxth	r2, r3
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800862c:	bf00      	nop
 800862e:	370c      	adds	r7, #12
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008646:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800864c:	b29b      	uxth	r3, r3
 800864e:	2b00      	cmp	r3, #0
 8008650:	d02c      	beq.n	80086ac <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	691a      	ldr	r2, [r3, #16]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800865c:	b2d2      	uxtb	r2, r2
 800865e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008664:	1c5a      	adds	r2, r3, #1
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800866e:	b29b      	uxth	r3, r3
 8008670:	3b01      	subs	r3, #1
 8008672:	b29a      	uxth	r2, r3
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800867c:	b29b      	uxth	r3, r3
 800867e:	2b00      	cmp	r3, #0
 8008680:	d114      	bne.n	80086ac <I2C_SlaveReceive_RXNE+0x74>
 8008682:	7bfb      	ldrb	r3, [r7, #15]
 8008684:	2b2a      	cmp	r3, #42	@ 0x2a
 8008686:	d111      	bne.n	80086ac <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	685a      	ldr	r2, [r3, #4]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008696:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2222      	movs	r2, #34	@ 0x22
 800869c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2228      	movs	r2, #40	@ 0x28
 80086a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f7ff f976 	bl	8007998 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80086ac:	bf00      	nop
 80086ae:	3710      	adds	r7, #16
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b083      	sub	sp, #12
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086c0:	b29b      	uxth	r3, r3
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d012      	beq.n	80086ec <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	691a      	ldr	r2, [r3, #16]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086d0:	b2d2      	uxtb	r2, r2
 80086d2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086d8:	1c5a      	adds	r2, r3, #1
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	3b01      	subs	r3, #1
 80086e6:	b29a      	uxth	r2, r3
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80086ec:	bf00      	nop
 80086ee:	370c      	adds	r7, #12
 80086f0:	46bd      	mov	sp, r7
 80086f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f6:	4770      	bx	lr

080086f8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
 8008700:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8008702:	2300      	movs	r3, #0
 8008704:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800870c:	b2db      	uxtb	r3, r3
 800870e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008712:	2b28      	cmp	r3, #40	@ 0x28
 8008714:	d127      	bne.n	8008766 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008724:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	089b      	lsrs	r3, r3, #2
 800872a:	f003 0301 	and.w	r3, r3, #1
 800872e:	2b00      	cmp	r3, #0
 8008730:	d101      	bne.n	8008736 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008732:	2301      	movs	r3, #1
 8008734:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	09db      	lsrs	r3, r3, #7
 800873a:	f003 0301 	and.w	r3, r3, #1
 800873e:	2b00      	cmp	r3, #0
 8008740:	d103      	bne.n	800874a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	68db      	ldr	r3, [r3, #12]
 8008746:	81bb      	strh	r3, [r7, #12]
 8008748:	e002      	b.n	8008750 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	699b      	ldr	r3, [r3, #24]
 800874e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8008758:	89ba      	ldrh	r2, [r7, #12]
 800875a:	7bfb      	ldrb	r3, [r7, #15]
 800875c:	4619      	mov	r1, r3
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f7ff f924 	bl	80079ac <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008764:	e00e      	b.n	8008784 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008766:	2300      	movs	r3, #0
 8008768:	60bb      	str	r3, [r7, #8]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	695b      	ldr	r3, [r3, #20]
 8008770:	60bb      	str	r3, [r7, #8]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	699b      	ldr	r3, [r3, #24]
 8008778:	60bb      	str	r3, [r7, #8]
 800877a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2200      	movs	r2, #0
 8008780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8008784:	bf00      	nop
 8008786:	3710      	adds	r7, #16
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800879a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	685a      	ldr	r2, [r3, #4]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80087aa:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80087ac:	2300      	movs	r3, #0
 80087ae:	60bb      	str	r3, [r7, #8]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	695b      	ldr	r3, [r3, #20]
 80087b6:	60bb      	str	r3, [r7, #8]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	681a      	ldr	r2, [r3, #0]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f042 0201 	orr.w	r2, r2, #1
 80087c6:	601a      	str	r2, [r3, #0]
 80087c8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	681a      	ldr	r2, [r3, #0]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80087d8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80087e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087e8:	d172      	bne.n	80088d0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80087ea:	7bfb      	ldrb	r3, [r7, #15]
 80087ec:	2b22      	cmp	r3, #34	@ 0x22
 80087ee:	d002      	beq.n	80087f6 <I2C_Slave_STOPF+0x6a>
 80087f0:	7bfb      	ldrb	r3, [r7, #15]
 80087f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80087f4:	d135      	bne.n	8008862 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	b29a      	uxth	r2, r3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008808:	b29b      	uxth	r3, r3
 800880a:	2b00      	cmp	r3, #0
 800880c:	d005      	beq.n	800881a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008812:	f043 0204 	orr.w	r2, r3, #4
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	685a      	ldr	r2, [r3, #4]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008828:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800882e:	4618      	mov	r0, r3
 8008830:	f7fe fb02 	bl	8006e38 <HAL_DMA_GetState>
 8008834:	4603      	mov	r3, r0
 8008836:	2b01      	cmp	r3, #1
 8008838:	d049      	beq.n	80088ce <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800883e:	4a69      	ldr	r2, [pc, #420]	@ (80089e4 <I2C_Slave_STOPF+0x258>)
 8008840:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008846:	4618      	mov	r0, r3
 8008848:	f7fe f94a 	bl	8006ae0 <HAL_DMA_Abort_IT>
 800884c:	4603      	mov	r3, r0
 800884e:	2b00      	cmp	r3, #0
 8008850:	d03d      	beq.n	80088ce <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008858:	687a      	ldr	r2, [r7, #4]
 800885a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800885c:	4610      	mov	r0, r2
 800885e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008860:	e035      	b.n	80088ce <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	b29a      	uxth	r2, r3
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008874:	b29b      	uxth	r3, r3
 8008876:	2b00      	cmp	r3, #0
 8008878:	d005      	beq.n	8008886 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800887e:	f043 0204 	orr.w	r2, r3, #4
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	685a      	ldr	r2, [r3, #4]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008894:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800889a:	4618      	mov	r0, r3
 800889c:	f7fe facc 	bl	8006e38 <HAL_DMA_GetState>
 80088a0:	4603      	mov	r3, r0
 80088a2:	2b01      	cmp	r3, #1
 80088a4:	d014      	beq.n	80088d0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088aa:	4a4e      	ldr	r2, [pc, #312]	@ (80089e4 <I2C_Slave_STOPF+0x258>)
 80088ac:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088b2:	4618      	mov	r0, r3
 80088b4:	f7fe f914 	bl	8006ae0 <HAL_DMA_Abort_IT>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d008      	beq.n	80088d0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80088c8:	4610      	mov	r0, r2
 80088ca:	4798      	blx	r3
 80088cc:	e000      	b.n	80088d0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80088ce:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d03e      	beq.n	8008958 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	695b      	ldr	r3, [r3, #20]
 80088e0:	f003 0304 	and.w	r3, r3, #4
 80088e4:	2b04      	cmp	r3, #4
 80088e6:	d112      	bne.n	800890e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	691a      	ldr	r2, [r3, #16]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088f2:	b2d2      	uxtb	r2, r2
 80088f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088fa:	1c5a      	adds	r2, r3, #1
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008904:	b29b      	uxth	r3, r3
 8008906:	3b01      	subs	r3, #1
 8008908:	b29a      	uxth	r2, r3
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	695b      	ldr	r3, [r3, #20]
 8008914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008918:	2b40      	cmp	r3, #64	@ 0x40
 800891a:	d112      	bne.n	8008942 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	691a      	ldr	r2, [r3, #16]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008926:	b2d2      	uxtb	r2, r2
 8008928:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800892e:	1c5a      	adds	r2, r3, #1
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008938:	b29b      	uxth	r3, r3
 800893a:	3b01      	subs	r3, #1
 800893c:	b29a      	uxth	r2, r3
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008946:	b29b      	uxth	r3, r3
 8008948:	2b00      	cmp	r3, #0
 800894a:	d005      	beq.n	8008958 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008950:	f043 0204 	orr.w	r2, r3, #4
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800895c:	2b00      	cmp	r3, #0
 800895e:	d003      	beq.n	8008968 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f000 f843 	bl	80089ec <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8008966:	e039      	b.n	80089dc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008968:	7bfb      	ldrb	r3, [r7, #15]
 800896a:	2b2a      	cmp	r3, #42	@ 0x2a
 800896c:	d109      	bne.n	8008982 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2200      	movs	r2, #0
 8008972:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2228      	movs	r2, #40	@ 0x28
 8008978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f7ff f80b 	bl	8007998 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008988:	b2db      	uxtb	r3, r3
 800898a:	2b28      	cmp	r3, #40	@ 0x28
 800898c:	d111      	bne.n	80089b2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4a15      	ldr	r2, [pc, #84]	@ (80089e8 <I2C_Slave_STOPF+0x25c>)
 8008992:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2200      	movs	r2, #0
 8008998:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2220      	movs	r2, #32
 800899e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2200      	movs	r2, #0
 80089a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f7ff f80c 	bl	80079c8 <HAL_I2C_ListenCpltCallback>
}
 80089b0:	e014      	b.n	80089dc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089b6:	2b22      	cmp	r3, #34	@ 0x22
 80089b8:	d002      	beq.n	80089c0 <I2C_Slave_STOPF+0x234>
 80089ba:	7bfb      	ldrb	r3, [r7, #15]
 80089bc:	2b22      	cmp	r3, #34	@ 0x22
 80089be:	d10d      	bne.n	80089dc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2220      	movs	r2, #32
 80089ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f7fe ffde 	bl	8007998 <HAL_I2C_SlaveRxCpltCallback>
}
 80089dc:	bf00      	nop
 80089de:	3710      	adds	r7, #16
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}
 80089e4:	08008c51 	.word	0x08008c51
 80089e8:	ffff0000 	.word	0xffff0000

080089ec <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b084      	sub	sp, #16
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089fa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a02:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008a04:	7bbb      	ldrb	r3, [r7, #14]
 8008a06:	2b10      	cmp	r3, #16
 8008a08:	d002      	beq.n	8008a10 <I2C_ITError+0x24>
 8008a0a:	7bbb      	ldrb	r3, [r7, #14]
 8008a0c:	2b40      	cmp	r3, #64	@ 0x40
 8008a0e:	d10a      	bne.n	8008a26 <I2C_ITError+0x3a>
 8008a10:	7bfb      	ldrb	r3, [r7, #15]
 8008a12:	2b22      	cmp	r3, #34	@ 0x22
 8008a14:	d107      	bne.n	8008a26 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	681a      	ldr	r2, [r3, #0]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008a24:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008a26:	7bfb      	ldrb	r3, [r7, #15]
 8008a28:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008a2c:	2b28      	cmp	r3, #40	@ 0x28
 8008a2e:	d107      	bne.n	8008a40 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2200      	movs	r2, #0
 8008a34:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2228      	movs	r2, #40	@ 0x28
 8008a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008a3e:	e015      	b.n	8008a6c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a4e:	d00a      	beq.n	8008a66 <I2C_ITError+0x7a>
 8008a50:	7bfb      	ldrb	r3, [r7, #15]
 8008a52:	2b60      	cmp	r3, #96	@ 0x60
 8008a54:	d007      	beq.n	8008a66 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2220      	movs	r2, #32
 8008a5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2200      	movs	r2, #0
 8008a62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a7a:	d162      	bne.n	8008b42 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	685a      	ldr	r2, [r3, #4]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008a8a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a90:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	d020      	beq.n	8008adc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a9e:	4a6a      	ldr	r2, [pc, #424]	@ (8008c48 <I2C_ITError+0x25c>)
 8008aa0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f7fe f81a 	bl	8006ae0 <HAL_DMA_Abort_IT>
 8008aac:	4603      	mov	r3, r0
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	f000 8089 	beq.w	8008bc6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	681a      	ldr	r2, [r3, #0]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f022 0201 	bic.w	r2, r2, #1
 8008ac2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2220      	movs	r2, #32
 8008ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ad0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ad2:	687a      	ldr	r2, [r7, #4]
 8008ad4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008ad6:	4610      	mov	r0, r2
 8008ad8:	4798      	blx	r3
 8008ada:	e074      	b.n	8008bc6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ae0:	4a59      	ldr	r2, [pc, #356]	@ (8008c48 <I2C_ITError+0x25c>)
 8008ae2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f7fd fff9 	bl	8006ae0 <HAL_DMA_Abort_IT>
 8008aee:	4603      	mov	r3, r0
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d068      	beq.n	8008bc6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	695b      	ldr	r3, [r3, #20]
 8008afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008afe:	2b40      	cmp	r3, #64	@ 0x40
 8008b00:	d10b      	bne.n	8008b1a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	691a      	ldr	r2, [r3, #16]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b0c:	b2d2      	uxtb	r2, r2
 8008b0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b14:	1c5a      	adds	r2, r3, #1
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f022 0201 	bic.w	r2, r2, #1
 8008b28:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2220      	movs	r2, #32
 8008b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b38:	687a      	ldr	r2, [r7, #4]
 8008b3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008b3c:	4610      	mov	r0, r2
 8008b3e:	4798      	blx	r3
 8008b40:	e041      	b.n	8008bc6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b48:	b2db      	uxtb	r3, r3
 8008b4a:	2b60      	cmp	r3, #96	@ 0x60
 8008b4c:	d125      	bne.n	8008b9a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2220      	movs	r2, #32
 8008b52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	695b      	ldr	r3, [r3, #20]
 8008b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b66:	2b40      	cmp	r3, #64	@ 0x40
 8008b68:	d10b      	bne.n	8008b82 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	691a      	ldr	r2, [r3, #16]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b74:	b2d2      	uxtb	r2, r2
 8008b76:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b7c:	1c5a      	adds	r2, r3, #1
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f022 0201 	bic.w	r2, r2, #1
 8008b90:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f7fe ff40 	bl	8007a18 <HAL_I2C_AbortCpltCallback>
 8008b98:	e015      	b.n	8008bc6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	695b      	ldr	r3, [r3, #20]
 8008ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ba4:	2b40      	cmp	r3, #64	@ 0x40
 8008ba6:	d10b      	bne.n	8008bc0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	691a      	ldr	r2, [r3, #16]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bb2:	b2d2      	uxtb	r2, r2
 8008bb4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bba:	1c5a      	adds	r2, r3, #1
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f7fe ff1f 	bl	8007a04 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bca:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	f003 0301 	and.w	r3, r3, #1
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d10e      	bne.n	8008bf4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d109      	bne.n	8008bf4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d104      	bne.n	8008bf4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d007      	beq.n	8008c04 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	685a      	ldr	r2, [r3, #4]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008c02:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c0a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c10:	f003 0304 	and.w	r3, r3, #4
 8008c14:	2b04      	cmp	r3, #4
 8008c16:	d113      	bne.n	8008c40 <I2C_ITError+0x254>
 8008c18:	7bfb      	ldrb	r3, [r7, #15]
 8008c1a:	2b28      	cmp	r3, #40	@ 0x28
 8008c1c:	d110      	bne.n	8008c40 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	4a0a      	ldr	r2, [pc, #40]	@ (8008c4c <I2C_ITError+0x260>)
 8008c22:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2200      	movs	r2, #0
 8008c28:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2220      	movs	r2, #32
 8008c2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2200      	movs	r2, #0
 8008c36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f7fe fec4 	bl	80079c8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008c40:	bf00      	nop
 8008c42:	3710      	adds	r7, #16
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}
 8008c48:	08008c51 	.word	0x08008c51
 8008c4c:	ffff0000 	.word	0xffff0000

08008c50 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b086      	sub	sp, #24
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c60:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c68:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8008c6a:	4b4b      	ldr	r3, [pc, #300]	@ (8008d98 <I2C_DMAAbort+0x148>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	08db      	lsrs	r3, r3, #3
 8008c70:	4a4a      	ldr	r2, [pc, #296]	@ (8008d9c <I2C_DMAAbort+0x14c>)
 8008c72:	fba2 2303 	umull	r2, r3, r2, r3
 8008c76:	0a1a      	lsrs	r2, r3, #8
 8008c78:	4613      	mov	r3, r2
 8008c7a:	009b      	lsls	r3, r3, #2
 8008c7c:	4413      	add	r3, r2
 8008c7e:	00da      	lsls	r2, r3, #3
 8008c80:	1ad3      	subs	r3, r2, r3
 8008c82:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d106      	bne.n	8008c98 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c8e:	f043 0220 	orr.w	r2, r3, #32
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8008c96:	e00a      	b.n	8008cae <I2C_DMAAbort+0x5e>
    }
    count--;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	3b01      	subs	r3, #1
 8008c9c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cac:	d0ea      	beq.n	8008c84 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d003      	beq.n	8008cbe <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cba:	2200      	movs	r2, #0
 8008cbc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d003      	beq.n	8008cce <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cca:	2200      	movs	r2, #0
 8008ccc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008cdc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d003      	beq.n	8008cf4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d003      	beq.n	8008d04 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d00:	2200      	movs	r2, #0
 8008d02:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f022 0201 	bic.w	r2, r2, #1
 8008d12:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d1a:	b2db      	uxtb	r3, r3
 8008d1c:	2b60      	cmp	r3, #96	@ 0x60
 8008d1e:	d10e      	bne.n	8008d3e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	2220      	movs	r2, #32
 8008d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	2200      	movs	r2, #0
 8008d34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008d36:	6978      	ldr	r0, [r7, #20]
 8008d38:	f7fe fe6e 	bl	8007a18 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008d3c:	e027      	b.n	8008d8e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008d3e:	7cfb      	ldrb	r3, [r7, #19]
 8008d40:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008d44:	2b28      	cmp	r3, #40	@ 0x28
 8008d46:	d117      	bne.n	8008d78 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	681a      	ldr	r2, [r3, #0]
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f042 0201 	orr.w	r2, r2, #1
 8008d56:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008d66:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	2228      	movs	r2, #40	@ 0x28
 8008d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008d76:	e007      	b.n	8008d88 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	2220      	movs	r2, #32
 8008d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	2200      	movs	r2, #0
 8008d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008d88:	6978      	ldr	r0, [r7, #20]
 8008d8a:	f7fe fe3b 	bl	8007a04 <HAL_I2C_ErrorCallback>
}
 8008d8e:	bf00      	nop
 8008d90:	3718      	adds	r7, #24
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	200000c0 	.word	0x200000c0
 8008d9c:	14f8b589 	.word	0x14f8b589

08008da0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b085      	sub	sp, #20
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008da8:	2300      	movs	r3, #0
 8008daa:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008dac:	4b13      	ldr	r3, [pc, #76]	@ (8008dfc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	08db      	lsrs	r3, r3, #3
 8008db2:	4a13      	ldr	r2, [pc, #76]	@ (8008e00 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008db4:	fba2 2303 	umull	r2, r3, r2, r3
 8008db8:	0a1a      	lsrs	r2, r3, #8
 8008dba:	4613      	mov	r3, r2
 8008dbc:	009b      	lsls	r3, r3, #2
 8008dbe:	4413      	add	r3, r2
 8008dc0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	3b01      	subs	r3, #1
 8008dc6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d107      	bne.n	8008dde <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd2:	f043 0220 	orr.w	r2, r3, #32
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	e008      	b.n	8008df0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008de8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dec:	d0e9      	beq.n	8008dc2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008dee:	2300      	movs	r3, #0
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3714      	adds	r7, #20
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr
 8008dfc:	200000c0 	.word	0x200000c0
 8008e00:	14f8b589 	.word	0x14f8b589

08008e04 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b083      	sub	sp, #12
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e10:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8008e14:	d103      	bne.n	8008e1e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2201      	movs	r2, #1
 8008e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008e1c:	e007      	b.n	8008e2e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e22:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8008e26:	d102      	bne.n	8008e2e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2208      	movs	r2, #8
 8008e2c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8008e2e:	bf00      	nop
 8008e30:	370c      	adds	r7, #12
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr

08008e3a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008e3a:	b580      	push	{r7, lr}
 8008e3c:	b086      	sub	sp, #24
 8008e3e:	af02      	add	r7, sp, #8
 8008e40:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d101      	bne.n	8008e4c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	e101      	b.n	8009050 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d106      	bne.n	8008e6c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2200      	movs	r2, #0
 8008e62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	f008 fce4 	bl	8011834 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2203      	movs	r2, #3
 8008e70:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e7a:	d102      	bne.n	8008e82 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4618      	mov	r0, r3
 8008e88:	f005 f807 	bl	800de9a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6818      	ldr	r0, [r3, #0]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	7c1a      	ldrb	r2, [r3, #16]
 8008e94:	f88d 2000 	strb.w	r2, [sp]
 8008e98:	3304      	adds	r3, #4
 8008e9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e9c:	f004 fee6 	bl	800dc6c <USB_CoreInit>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d005      	beq.n	8008eb2 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2202      	movs	r2, #2
 8008eaa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e0ce      	b.n	8009050 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	2100      	movs	r1, #0
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f004 ffff 	bl	800debc <USB_SetCurrentMode>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d005      	beq.n	8008ed0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2202      	movs	r2, #2
 8008ec8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008ecc:	2301      	movs	r3, #1
 8008ece:	e0bf      	b.n	8009050 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	73fb      	strb	r3, [r7, #15]
 8008ed4:	e04a      	b.n	8008f6c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008ed6:	7bfa      	ldrb	r2, [r7, #15]
 8008ed8:	6879      	ldr	r1, [r7, #4]
 8008eda:	4613      	mov	r3, r2
 8008edc:	00db      	lsls	r3, r3, #3
 8008ede:	4413      	add	r3, r2
 8008ee0:	009b      	lsls	r3, r3, #2
 8008ee2:	440b      	add	r3, r1
 8008ee4:	3315      	adds	r3, #21
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008eea:	7bfa      	ldrb	r2, [r7, #15]
 8008eec:	6879      	ldr	r1, [r7, #4]
 8008eee:	4613      	mov	r3, r2
 8008ef0:	00db      	lsls	r3, r3, #3
 8008ef2:	4413      	add	r3, r2
 8008ef4:	009b      	lsls	r3, r3, #2
 8008ef6:	440b      	add	r3, r1
 8008ef8:	3314      	adds	r3, #20
 8008efa:	7bfa      	ldrb	r2, [r7, #15]
 8008efc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008efe:	7bfa      	ldrb	r2, [r7, #15]
 8008f00:	7bfb      	ldrb	r3, [r7, #15]
 8008f02:	b298      	uxth	r0, r3
 8008f04:	6879      	ldr	r1, [r7, #4]
 8008f06:	4613      	mov	r3, r2
 8008f08:	00db      	lsls	r3, r3, #3
 8008f0a:	4413      	add	r3, r2
 8008f0c:	009b      	lsls	r3, r3, #2
 8008f0e:	440b      	add	r3, r1
 8008f10:	332e      	adds	r3, #46	@ 0x2e
 8008f12:	4602      	mov	r2, r0
 8008f14:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008f16:	7bfa      	ldrb	r2, [r7, #15]
 8008f18:	6879      	ldr	r1, [r7, #4]
 8008f1a:	4613      	mov	r3, r2
 8008f1c:	00db      	lsls	r3, r3, #3
 8008f1e:	4413      	add	r3, r2
 8008f20:	009b      	lsls	r3, r3, #2
 8008f22:	440b      	add	r3, r1
 8008f24:	3318      	adds	r3, #24
 8008f26:	2200      	movs	r2, #0
 8008f28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008f2a:	7bfa      	ldrb	r2, [r7, #15]
 8008f2c:	6879      	ldr	r1, [r7, #4]
 8008f2e:	4613      	mov	r3, r2
 8008f30:	00db      	lsls	r3, r3, #3
 8008f32:	4413      	add	r3, r2
 8008f34:	009b      	lsls	r3, r3, #2
 8008f36:	440b      	add	r3, r1
 8008f38:	331c      	adds	r3, #28
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008f3e:	7bfa      	ldrb	r2, [r7, #15]
 8008f40:	6879      	ldr	r1, [r7, #4]
 8008f42:	4613      	mov	r3, r2
 8008f44:	00db      	lsls	r3, r3, #3
 8008f46:	4413      	add	r3, r2
 8008f48:	009b      	lsls	r3, r3, #2
 8008f4a:	440b      	add	r3, r1
 8008f4c:	3320      	adds	r3, #32
 8008f4e:	2200      	movs	r2, #0
 8008f50:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008f52:	7bfa      	ldrb	r2, [r7, #15]
 8008f54:	6879      	ldr	r1, [r7, #4]
 8008f56:	4613      	mov	r3, r2
 8008f58:	00db      	lsls	r3, r3, #3
 8008f5a:	4413      	add	r3, r2
 8008f5c:	009b      	lsls	r3, r3, #2
 8008f5e:	440b      	add	r3, r1
 8008f60:	3324      	adds	r3, #36	@ 0x24
 8008f62:	2200      	movs	r2, #0
 8008f64:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008f66:	7bfb      	ldrb	r3, [r7, #15]
 8008f68:	3301      	adds	r3, #1
 8008f6a:	73fb      	strb	r3, [r7, #15]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	791b      	ldrb	r3, [r3, #4]
 8008f70:	7bfa      	ldrb	r2, [r7, #15]
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d3af      	bcc.n	8008ed6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008f76:	2300      	movs	r3, #0
 8008f78:	73fb      	strb	r3, [r7, #15]
 8008f7a:	e044      	b.n	8009006 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008f7c:	7bfa      	ldrb	r2, [r7, #15]
 8008f7e:	6879      	ldr	r1, [r7, #4]
 8008f80:	4613      	mov	r3, r2
 8008f82:	00db      	lsls	r3, r3, #3
 8008f84:	4413      	add	r3, r2
 8008f86:	009b      	lsls	r3, r3, #2
 8008f88:	440b      	add	r3, r1
 8008f8a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8008f8e:	2200      	movs	r2, #0
 8008f90:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008f92:	7bfa      	ldrb	r2, [r7, #15]
 8008f94:	6879      	ldr	r1, [r7, #4]
 8008f96:	4613      	mov	r3, r2
 8008f98:	00db      	lsls	r3, r3, #3
 8008f9a:	4413      	add	r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	440b      	add	r3, r1
 8008fa0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8008fa4:	7bfa      	ldrb	r2, [r7, #15]
 8008fa6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008fa8:	7bfa      	ldrb	r2, [r7, #15]
 8008faa:	6879      	ldr	r1, [r7, #4]
 8008fac:	4613      	mov	r3, r2
 8008fae:	00db      	lsls	r3, r3, #3
 8008fb0:	4413      	add	r3, r2
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	440b      	add	r3, r1
 8008fb6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8008fba:	2200      	movs	r2, #0
 8008fbc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008fbe:	7bfa      	ldrb	r2, [r7, #15]
 8008fc0:	6879      	ldr	r1, [r7, #4]
 8008fc2:	4613      	mov	r3, r2
 8008fc4:	00db      	lsls	r3, r3, #3
 8008fc6:	4413      	add	r3, r2
 8008fc8:	009b      	lsls	r3, r3, #2
 8008fca:	440b      	add	r3, r1
 8008fcc:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008fd4:	7bfa      	ldrb	r2, [r7, #15]
 8008fd6:	6879      	ldr	r1, [r7, #4]
 8008fd8:	4613      	mov	r3, r2
 8008fda:	00db      	lsls	r3, r3, #3
 8008fdc:	4413      	add	r3, r2
 8008fde:	009b      	lsls	r3, r3, #2
 8008fe0:	440b      	add	r3, r1
 8008fe2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008fea:	7bfa      	ldrb	r2, [r7, #15]
 8008fec:	6879      	ldr	r1, [r7, #4]
 8008fee:	4613      	mov	r3, r2
 8008ff0:	00db      	lsls	r3, r3, #3
 8008ff2:	4413      	add	r3, r2
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	440b      	add	r3, r1
 8008ff8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009000:	7bfb      	ldrb	r3, [r7, #15]
 8009002:	3301      	adds	r3, #1
 8009004:	73fb      	strb	r3, [r7, #15]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	791b      	ldrb	r3, [r3, #4]
 800900a:	7bfa      	ldrb	r2, [r7, #15]
 800900c:	429a      	cmp	r2, r3
 800900e:	d3b5      	bcc.n	8008f7c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6818      	ldr	r0, [r3, #0]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	7c1a      	ldrb	r2, [r3, #16]
 8009018:	f88d 2000 	strb.w	r2, [sp]
 800901c:	3304      	adds	r3, #4
 800901e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009020:	f004 ff98 	bl	800df54 <USB_DevInit>
 8009024:	4603      	mov	r3, r0
 8009026:	2b00      	cmp	r3, #0
 8009028:	d005      	beq.n	8009036 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2202      	movs	r2, #2
 800902e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009032:	2301      	movs	r3, #1
 8009034:	e00c      	b.n	8009050 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2200      	movs	r2, #0
 800903a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2201      	movs	r2, #1
 8009040:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	4618      	mov	r0, r3
 800904a:	f005 ffe2 	bl	800f012 <USB_DevDisconnect>

  return HAL_OK;
 800904e:	2300      	movs	r3, #0
}
 8009050:	4618      	mov	r0, r3
 8009052:	3710      	adds	r7, #16
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b084      	sub	sp, #16
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800906c:	2b01      	cmp	r3, #1
 800906e:	d101      	bne.n	8009074 <HAL_PCD_Start+0x1c>
 8009070:	2302      	movs	r3, #2
 8009072:	e022      	b.n	80090ba <HAL_PCD_Start+0x62>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2201      	movs	r2, #1
 8009078:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	68db      	ldr	r3, [r3, #12]
 8009080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009084:	2b00      	cmp	r3, #0
 8009086:	d009      	beq.n	800909c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800908c:	2b01      	cmp	r3, #1
 800908e:	d105      	bne.n	800909c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009094:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4618      	mov	r0, r3
 80090a2:	f004 fee9 	bl	800de78 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4618      	mov	r0, r3
 80090ac:	f005 ff90 	bl	800efd0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3710      	adds	r7, #16
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80090c2:	b590      	push	{r4, r7, lr}
 80090c4:	b08d      	sub	sp, #52	@ 0x34
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090d0:	6a3b      	ldr	r3, [r7, #32]
 80090d2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4618      	mov	r0, r3
 80090da:	f006 f84e 	bl	800f17a <USB_GetMode>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	f040 848c 	bne.w	80099fe <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4618      	mov	r0, r3
 80090ec:	f005 ffb2 	bl	800f054 <USB_ReadInterrupts>
 80090f0:	4603      	mov	r3, r0
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	f000 8482 	beq.w	80099fc <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80090f8:	69fb      	ldr	r3, [r7, #28]
 80090fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090fe:	689b      	ldr	r3, [r3, #8]
 8009100:	0a1b      	lsrs	r3, r3, #8
 8009102:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4618      	mov	r0, r3
 8009112:	f005 ff9f 	bl	800f054 <USB_ReadInterrupts>
 8009116:	4603      	mov	r3, r0
 8009118:	f003 0302 	and.w	r3, r3, #2
 800911c:	2b02      	cmp	r3, #2
 800911e:	d107      	bne.n	8009130 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	695a      	ldr	r2, [r3, #20]
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f002 0202 	and.w	r2, r2, #2
 800912e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4618      	mov	r0, r3
 8009136:	f005 ff8d 	bl	800f054 <USB_ReadInterrupts>
 800913a:	4603      	mov	r3, r0
 800913c:	f003 0310 	and.w	r3, r3, #16
 8009140:	2b10      	cmp	r3, #16
 8009142:	d161      	bne.n	8009208 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	699a      	ldr	r2, [r3, #24]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f022 0210 	bic.w	r2, r2, #16
 8009152:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8009154:	6a3b      	ldr	r3, [r7, #32]
 8009156:	6a1b      	ldr	r3, [r3, #32]
 8009158:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800915a:	69bb      	ldr	r3, [r7, #24]
 800915c:	f003 020f 	and.w	r2, r3, #15
 8009160:	4613      	mov	r3, r2
 8009162:	00db      	lsls	r3, r3, #3
 8009164:	4413      	add	r3, r2
 8009166:	009b      	lsls	r3, r3, #2
 8009168:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800916c:	687a      	ldr	r2, [r7, #4]
 800916e:	4413      	add	r3, r2
 8009170:	3304      	adds	r3, #4
 8009172:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009174:	69bb      	ldr	r3, [r7, #24]
 8009176:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800917a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800917e:	d124      	bne.n	80091ca <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009180:	69ba      	ldr	r2, [r7, #24]
 8009182:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8009186:	4013      	ands	r3, r2
 8009188:	2b00      	cmp	r3, #0
 800918a:	d035      	beq.n	80091f8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800918c:	697b      	ldr	r3, [r7, #20]
 800918e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8009190:	69bb      	ldr	r3, [r7, #24]
 8009192:	091b      	lsrs	r3, r3, #4
 8009194:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009196:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800919a:	b29b      	uxth	r3, r3
 800919c:	461a      	mov	r2, r3
 800919e:	6a38      	ldr	r0, [r7, #32]
 80091a0:	f005 fdc4 	bl	800ed2c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80091a4:	697b      	ldr	r3, [r7, #20]
 80091a6:	68da      	ldr	r2, [r3, #12]
 80091a8:	69bb      	ldr	r3, [r7, #24]
 80091aa:	091b      	lsrs	r3, r3, #4
 80091ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80091b0:	441a      	add	r2, r3
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	695a      	ldr	r2, [r3, #20]
 80091ba:	69bb      	ldr	r3, [r7, #24]
 80091bc:	091b      	lsrs	r3, r3, #4
 80091be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80091c2:	441a      	add	r2, r3
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	615a      	str	r2, [r3, #20]
 80091c8:	e016      	b.n	80091f8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80091ca:	69bb      	ldr	r3, [r7, #24]
 80091cc:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80091d0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80091d4:	d110      	bne.n	80091f8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80091dc:	2208      	movs	r2, #8
 80091de:	4619      	mov	r1, r3
 80091e0:	6a38      	ldr	r0, [r7, #32]
 80091e2:	f005 fda3 	bl	800ed2c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	695a      	ldr	r2, [r3, #20]
 80091ea:	69bb      	ldr	r3, [r7, #24]
 80091ec:	091b      	lsrs	r3, r3, #4
 80091ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80091f2:	441a      	add	r2, r3
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	699a      	ldr	r2, [r3, #24]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f042 0210 	orr.w	r2, r2, #16
 8009206:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4618      	mov	r0, r3
 800920e:	f005 ff21 	bl	800f054 <USB_ReadInterrupts>
 8009212:	4603      	mov	r3, r0
 8009214:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009218:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800921c:	f040 80a7 	bne.w	800936e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8009220:	2300      	movs	r3, #0
 8009222:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4618      	mov	r0, r3
 800922a:	f005 ff26 	bl	800f07a <USB_ReadDevAllOutEpInterrupt>
 800922e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8009230:	e099      	b.n	8009366 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009234:	f003 0301 	and.w	r3, r3, #1
 8009238:	2b00      	cmp	r3, #0
 800923a:	f000 808e 	beq.w	800935a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009244:	b2d2      	uxtb	r2, r2
 8009246:	4611      	mov	r1, r2
 8009248:	4618      	mov	r0, r3
 800924a:	f005 ff4a 	bl	800f0e2 <USB_ReadDevOutEPInterrupt>
 800924e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	f003 0301 	and.w	r3, r3, #1
 8009256:	2b00      	cmp	r3, #0
 8009258:	d00c      	beq.n	8009274 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800925a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800925c:	015a      	lsls	r2, r3, #5
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	4413      	add	r3, r2
 8009262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009266:	461a      	mov	r2, r3
 8009268:	2301      	movs	r3, #1
 800926a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800926c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f000 fea4 	bl	8009fbc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	f003 0308 	and.w	r3, r3, #8
 800927a:	2b00      	cmp	r3, #0
 800927c:	d00c      	beq.n	8009298 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800927e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009280:	015a      	lsls	r2, r3, #5
 8009282:	69fb      	ldr	r3, [r7, #28]
 8009284:	4413      	add	r3, r2
 8009286:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800928a:	461a      	mov	r2, r3
 800928c:	2308      	movs	r3, #8
 800928e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009290:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f000 ff7a 	bl	800a18c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	f003 0310 	and.w	r3, r3, #16
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d008      	beq.n	80092b4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80092a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a4:	015a      	lsls	r2, r3, #5
 80092a6:	69fb      	ldr	r3, [r7, #28]
 80092a8:	4413      	add	r3, r2
 80092aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092ae:	461a      	mov	r2, r3
 80092b0:	2310      	movs	r3, #16
 80092b2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	f003 0302 	and.w	r3, r3, #2
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d030      	beq.n	8009320 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80092be:	6a3b      	ldr	r3, [r7, #32]
 80092c0:	695b      	ldr	r3, [r3, #20]
 80092c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092c6:	2b80      	cmp	r3, #128	@ 0x80
 80092c8:	d109      	bne.n	80092de <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80092ca:	69fb      	ldr	r3, [r7, #28]
 80092cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	69fa      	ldr	r2, [r7, #28]
 80092d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80092d8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80092dc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80092de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092e0:	4613      	mov	r3, r2
 80092e2:	00db      	lsls	r3, r3, #3
 80092e4:	4413      	add	r3, r2
 80092e6:	009b      	lsls	r3, r3, #2
 80092e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80092ec:	687a      	ldr	r2, [r7, #4]
 80092ee:	4413      	add	r3, r2
 80092f0:	3304      	adds	r3, #4
 80092f2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	78db      	ldrb	r3, [r3, #3]
 80092f8:	2b01      	cmp	r3, #1
 80092fa:	d108      	bne.n	800930e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	2200      	movs	r2, #0
 8009300:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009304:	b2db      	uxtb	r3, r3
 8009306:	4619      	mov	r1, r3
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f008 fb99 	bl	8011a40 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800930e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009310:	015a      	lsls	r2, r3, #5
 8009312:	69fb      	ldr	r3, [r7, #28]
 8009314:	4413      	add	r3, r2
 8009316:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800931a:	461a      	mov	r2, r3
 800931c:	2302      	movs	r3, #2
 800931e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	f003 0320 	and.w	r3, r3, #32
 8009326:	2b00      	cmp	r3, #0
 8009328:	d008      	beq.n	800933c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800932a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932c:	015a      	lsls	r2, r3, #5
 800932e:	69fb      	ldr	r3, [r7, #28]
 8009330:	4413      	add	r3, r2
 8009332:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009336:	461a      	mov	r2, r3
 8009338:	2320      	movs	r3, #32
 800933a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009342:	2b00      	cmp	r3, #0
 8009344:	d009      	beq.n	800935a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8009346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009348:	015a      	lsls	r2, r3, #5
 800934a:	69fb      	ldr	r3, [r7, #28]
 800934c:	4413      	add	r3, r2
 800934e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009352:	461a      	mov	r2, r3
 8009354:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009358:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800935a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800935c:	3301      	adds	r3, #1
 800935e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8009360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009362:	085b      	lsrs	r3, r3, #1
 8009364:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8009366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009368:	2b00      	cmp	r3, #0
 800936a:	f47f af62 	bne.w	8009232 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	4618      	mov	r0, r3
 8009374:	f005 fe6e 	bl	800f054 <USB_ReadInterrupts>
 8009378:	4603      	mov	r3, r0
 800937a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800937e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009382:	f040 80db 	bne.w	800953c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4618      	mov	r0, r3
 800938c:	f005 fe8f 	bl	800f0ae <USB_ReadDevAllInEpInterrupt>
 8009390:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8009392:	2300      	movs	r3, #0
 8009394:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8009396:	e0cd      	b.n	8009534 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800939a:	f003 0301 	and.w	r3, r3, #1
 800939e:	2b00      	cmp	r3, #0
 80093a0:	f000 80c2 	beq.w	8009528 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093aa:	b2d2      	uxtb	r2, r2
 80093ac:	4611      	mov	r1, r2
 80093ae:	4618      	mov	r0, r3
 80093b0:	f005 feb5 	bl	800f11e <USB_ReadDevInEPInterrupt>
 80093b4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80093b6:	693b      	ldr	r3, [r7, #16]
 80093b8:	f003 0301 	and.w	r3, r3, #1
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d057      	beq.n	8009470 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80093c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c2:	f003 030f 	and.w	r3, r3, #15
 80093c6:	2201      	movs	r2, #1
 80093c8:	fa02 f303 	lsl.w	r3, r2, r3
 80093cc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	43db      	mvns	r3, r3
 80093da:	69f9      	ldr	r1, [r7, #28]
 80093dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80093e0:	4013      	ands	r3, r2
 80093e2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80093e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e6:	015a      	lsls	r2, r3, #5
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	4413      	add	r3, r2
 80093ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093f0:	461a      	mov	r2, r3
 80093f2:	2301      	movs	r3, #1
 80093f4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	799b      	ldrb	r3, [r3, #6]
 80093fa:	2b01      	cmp	r3, #1
 80093fc:	d132      	bne.n	8009464 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80093fe:	6879      	ldr	r1, [r7, #4]
 8009400:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009402:	4613      	mov	r3, r2
 8009404:	00db      	lsls	r3, r3, #3
 8009406:	4413      	add	r3, r2
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	440b      	add	r3, r1
 800940c:	3320      	adds	r3, #32
 800940e:	6819      	ldr	r1, [r3, #0]
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009414:	4613      	mov	r3, r2
 8009416:	00db      	lsls	r3, r3, #3
 8009418:	4413      	add	r3, r2
 800941a:	009b      	lsls	r3, r3, #2
 800941c:	4403      	add	r3, r0
 800941e:	331c      	adds	r3, #28
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4419      	add	r1, r3
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009428:	4613      	mov	r3, r2
 800942a:	00db      	lsls	r3, r3, #3
 800942c:	4413      	add	r3, r2
 800942e:	009b      	lsls	r3, r3, #2
 8009430:	4403      	add	r3, r0
 8009432:	3320      	adds	r3, #32
 8009434:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009438:	2b00      	cmp	r3, #0
 800943a:	d113      	bne.n	8009464 <HAL_PCD_IRQHandler+0x3a2>
 800943c:	6879      	ldr	r1, [r7, #4]
 800943e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009440:	4613      	mov	r3, r2
 8009442:	00db      	lsls	r3, r3, #3
 8009444:	4413      	add	r3, r2
 8009446:	009b      	lsls	r3, r3, #2
 8009448:	440b      	add	r3, r1
 800944a:	3324      	adds	r3, #36	@ 0x24
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d108      	bne.n	8009464 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6818      	ldr	r0, [r3, #0]
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800945c:	461a      	mov	r2, r3
 800945e:	2101      	movs	r1, #1
 8009460:	f005 febc 	bl	800f1dc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009466:	b2db      	uxtb	r3, r3
 8009468:	4619      	mov	r1, r3
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f008 fa63 	bl	8011936 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	f003 0308 	and.w	r3, r3, #8
 8009476:	2b00      	cmp	r3, #0
 8009478:	d008      	beq.n	800948c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800947a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800947c:	015a      	lsls	r2, r3, #5
 800947e:	69fb      	ldr	r3, [r7, #28]
 8009480:	4413      	add	r3, r2
 8009482:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009486:	461a      	mov	r2, r3
 8009488:	2308      	movs	r3, #8
 800948a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	f003 0310 	and.w	r3, r3, #16
 8009492:	2b00      	cmp	r3, #0
 8009494:	d008      	beq.n	80094a8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009498:	015a      	lsls	r2, r3, #5
 800949a:	69fb      	ldr	r3, [r7, #28]
 800949c:	4413      	add	r3, r2
 800949e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094a2:	461a      	mov	r2, r3
 80094a4:	2310      	movs	r3, #16
 80094a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d008      	beq.n	80094c4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80094b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094b4:	015a      	lsls	r2, r3, #5
 80094b6:	69fb      	ldr	r3, [r7, #28]
 80094b8:	4413      	add	r3, r2
 80094ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094be:	461a      	mov	r2, r3
 80094c0:	2340      	movs	r3, #64	@ 0x40
 80094c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	f003 0302 	and.w	r3, r3, #2
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d023      	beq.n	8009516 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80094ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80094d0:	6a38      	ldr	r0, [r7, #32]
 80094d2:	f004 fea3 	bl	800e21c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80094d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094d8:	4613      	mov	r3, r2
 80094da:	00db      	lsls	r3, r3, #3
 80094dc:	4413      	add	r3, r2
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	3310      	adds	r3, #16
 80094e2:	687a      	ldr	r2, [r7, #4]
 80094e4:	4413      	add	r3, r2
 80094e6:	3304      	adds	r3, #4
 80094e8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	78db      	ldrb	r3, [r3, #3]
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d108      	bne.n	8009504 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	2200      	movs	r2, #0
 80094f6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80094f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094fa:	b2db      	uxtb	r3, r3
 80094fc:	4619      	mov	r1, r3
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f008 fab0 	bl	8011a64 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009506:	015a      	lsls	r2, r3, #5
 8009508:	69fb      	ldr	r3, [r7, #28]
 800950a:	4413      	add	r3, r2
 800950c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009510:	461a      	mov	r2, r3
 8009512:	2302      	movs	r3, #2
 8009514:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800951c:	2b00      	cmp	r3, #0
 800951e:	d003      	beq.n	8009528 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009520:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f000 fcbd 	bl	8009ea2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800952a:	3301      	adds	r3, #1
 800952c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800952e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009530:	085b      	lsrs	r3, r3, #1
 8009532:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8009534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009536:	2b00      	cmp	r3, #0
 8009538:	f47f af2e 	bne.w	8009398 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4618      	mov	r0, r3
 8009542:	f005 fd87 	bl	800f054 <USB_ReadInterrupts>
 8009546:	4603      	mov	r3, r0
 8009548:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800954c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009550:	d122      	bne.n	8009598 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009552:	69fb      	ldr	r3, [r7, #28]
 8009554:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	69fa      	ldr	r2, [r7, #28]
 800955c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009560:	f023 0301 	bic.w	r3, r3, #1
 8009564:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800956c:	2b01      	cmp	r3, #1
 800956e:	d108      	bne.n	8009582 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2200      	movs	r2, #0
 8009574:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009578:	2100      	movs	r1, #0
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f000 fea4 	bl	800a2c8 <HAL_PCDEx_LPM_Callback>
 8009580:	e002      	b.n	8009588 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	f008 fa4e 	bl	8011a24 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	695a      	ldr	r2, [r3, #20]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8009596:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4618      	mov	r0, r3
 800959e:	f005 fd59 	bl	800f054 <USB_ReadInterrupts>
 80095a2:	4603      	mov	r3, r0
 80095a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095ac:	d112      	bne.n	80095d4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80095ae:	69fb      	ldr	r3, [r7, #28]
 80095b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095b4:	689b      	ldr	r3, [r3, #8]
 80095b6:	f003 0301 	and.w	r3, r3, #1
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d102      	bne.n	80095c4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f008 fa0a 	bl	80119d8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	695a      	ldr	r2, [r3, #20]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80095d2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4618      	mov	r0, r3
 80095da:	f005 fd3b 	bl	800f054 <USB_ReadInterrupts>
 80095de:	4603      	mov	r3, r0
 80095e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80095e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095e8:	f040 80b7 	bne.w	800975a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80095ec:	69fb      	ldr	r3, [r7, #28]
 80095ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095f2:	685b      	ldr	r3, [r3, #4]
 80095f4:	69fa      	ldr	r2, [r7, #28]
 80095f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80095fa:	f023 0301 	bic.w	r3, r3, #1
 80095fe:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	2110      	movs	r1, #16
 8009606:	4618      	mov	r0, r3
 8009608:	f004 fe08 	bl	800e21c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800960c:	2300      	movs	r3, #0
 800960e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009610:	e046      	b.n	80096a0 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009614:	015a      	lsls	r2, r3, #5
 8009616:	69fb      	ldr	r3, [r7, #28]
 8009618:	4413      	add	r3, r2
 800961a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800961e:	461a      	mov	r2, r3
 8009620:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009624:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009628:	015a      	lsls	r2, r3, #5
 800962a:	69fb      	ldr	r3, [r7, #28]
 800962c:	4413      	add	r3, r2
 800962e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009636:	0151      	lsls	r1, r2, #5
 8009638:	69fa      	ldr	r2, [r7, #28]
 800963a:	440a      	add	r2, r1
 800963c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009640:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009644:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009648:	015a      	lsls	r2, r3, #5
 800964a:	69fb      	ldr	r3, [r7, #28]
 800964c:	4413      	add	r3, r2
 800964e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009652:	461a      	mov	r2, r3
 8009654:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009658:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800965a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800965c:	015a      	lsls	r2, r3, #5
 800965e:	69fb      	ldr	r3, [r7, #28]
 8009660:	4413      	add	r3, r2
 8009662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800966a:	0151      	lsls	r1, r2, #5
 800966c:	69fa      	ldr	r2, [r7, #28]
 800966e:	440a      	add	r2, r1
 8009670:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009674:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009678:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800967a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800967c:	015a      	lsls	r2, r3, #5
 800967e:	69fb      	ldr	r3, [r7, #28]
 8009680:	4413      	add	r3, r2
 8009682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800968a:	0151      	lsls	r1, r2, #5
 800968c:	69fa      	ldr	r2, [r7, #28]
 800968e:	440a      	add	r2, r1
 8009690:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009694:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009698:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800969a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800969c:	3301      	adds	r3, #1
 800969e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	791b      	ldrb	r3, [r3, #4]
 80096a4:	461a      	mov	r2, r3
 80096a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d3b2      	bcc.n	8009612 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096b2:	69db      	ldr	r3, [r3, #28]
 80096b4:	69fa      	ldr	r2, [r7, #28]
 80096b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80096ba:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80096be:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	7bdb      	ldrb	r3, [r3, #15]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d016      	beq.n	80096f6 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80096c8:	69fb      	ldr	r3, [r7, #28]
 80096ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096d2:	69fa      	ldr	r2, [r7, #28]
 80096d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80096d8:	f043 030b 	orr.w	r3, r3, #11
 80096dc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80096e0:	69fb      	ldr	r3, [r7, #28]
 80096e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096e8:	69fa      	ldr	r2, [r7, #28]
 80096ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80096ee:	f043 030b 	orr.w	r3, r3, #11
 80096f2:	6453      	str	r3, [r2, #68]	@ 0x44
 80096f4:	e015      	b.n	8009722 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80096f6:	69fb      	ldr	r3, [r7, #28]
 80096f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096fc:	695b      	ldr	r3, [r3, #20]
 80096fe:	69fa      	ldr	r2, [r7, #28]
 8009700:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009704:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009708:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800970c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800970e:	69fb      	ldr	r3, [r7, #28]
 8009710:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009714:	691b      	ldr	r3, [r3, #16]
 8009716:	69fa      	ldr	r2, [r7, #28]
 8009718:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800971c:	f043 030b 	orr.w	r3, r3, #11
 8009720:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009722:	69fb      	ldr	r3, [r7, #28]
 8009724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	69fa      	ldr	r2, [r7, #28]
 800972c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009730:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009734:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6818      	ldr	r0, [r3, #0]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009744:	461a      	mov	r2, r3
 8009746:	f005 fd49 	bl	800f1dc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	695a      	ldr	r2, [r3, #20]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8009758:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	4618      	mov	r0, r3
 8009760:	f005 fc78 	bl	800f054 <USB_ReadInterrupts>
 8009764:	4603      	mov	r3, r0
 8009766:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800976a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800976e:	d123      	bne.n	80097b8 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4618      	mov	r0, r3
 8009776:	f005 fd0e 	bl	800f196 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4618      	mov	r0, r3
 8009780:	f004 fdc5 	bl	800e30e <USB_GetDevSpeed>
 8009784:	4603      	mov	r3, r0
 8009786:	461a      	mov	r2, r3
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681c      	ldr	r4, [r3, #0]
 8009790:	f001 f9ca 	bl	800ab28 <HAL_RCC_GetHCLKFreq>
 8009794:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800979a:	461a      	mov	r2, r3
 800979c:	4620      	mov	r0, r4
 800979e:	f004 fac9 	bl	800dd34 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f008 f8ef 	bl	8011986 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	695a      	ldr	r2, [r3, #20]
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80097b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4618      	mov	r0, r3
 80097be:	f005 fc49 	bl	800f054 <USB_ReadInterrupts>
 80097c2:	4603      	mov	r3, r0
 80097c4:	f003 0308 	and.w	r3, r3, #8
 80097c8:	2b08      	cmp	r3, #8
 80097ca:	d10a      	bne.n	80097e2 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f008 f8cc 	bl	801196a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	695a      	ldr	r2, [r3, #20]
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f002 0208 	and.w	r2, r2, #8
 80097e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4618      	mov	r0, r3
 80097e8:	f005 fc34 	bl	800f054 <USB_ReadInterrupts>
 80097ec:	4603      	mov	r3, r0
 80097ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097f2:	2b80      	cmp	r3, #128	@ 0x80
 80097f4:	d123      	bne.n	800983e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80097f6:	6a3b      	ldr	r3, [r7, #32]
 80097f8:	699b      	ldr	r3, [r3, #24]
 80097fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80097fe:	6a3b      	ldr	r3, [r7, #32]
 8009800:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009802:	2301      	movs	r3, #1
 8009804:	627b      	str	r3, [r7, #36]	@ 0x24
 8009806:	e014      	b.n	8009832 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009808:	6879      	ldr	r1, [r7, #4]
 800980a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800980c:	4613      	mov	r3, r2
 800980e:	00db      	lsls	r3, r3, #3
 8009810:	4413      	add	r3, r2
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	440b      	add	r3, r1
 8009816:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	2b01      	cmp	r3, #1
 800981e:	d105      	bne.n	800982c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009822:	b2db      	uxtb	r3, r3
 8009824:	4619      	mov	r1, r3
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 fb0a 	bl	8009e40 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800982c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800982e:	3301      	adds	r3, #1
 8009830:	627b      	str	r3, [r7, #36]	@ 0x24
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	791b      	ldrb	r3, [r3, #4]
 8009836:	461a      	mov	r2, r3
 8009838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800983a:	4293      	cmp	r3, r2
 800983c:	d3e4      	bcc.n	8009808 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4618      	mov	r0, r3
 8009844:	f005 fc06 	bl	800f054 <USB_ReadInterrupts>
 8009848:	4603      	mov	r3, r0
 800984a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800984e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009852:	d13c      	bne.n	80098ce <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009854:	2301      	movs	r3, #1
 8009856:	627b      	str	r3, [r7, #36]	@ 0x24
 8009858:	e02b      	b.n	80098b2 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800985a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800985c:	015a      	lsls	r2, r3, #5
 800985e:	69fb      	ldr	r3, [r7, #28]
 8009860:	4413      	add	r3, r2
 8009862:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800986a:	6879      	ldr	r1, [r7, #4]
 800986c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800986e:	4613      	mov	r3, r2
 8009870:	00db      	lsls	r3, r3, #3
 8009872:	4413      	add	r3, r2
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	440b      	add	r3, r1
 8009878:	3318      	adds	r3, #24
 800987a:	781b      	ldrb	r3, [r3, #0]
 800987c:	2b01      	cmp	r3, #1
 800987e:	d115      	bne.n	80098ac <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8009880:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009882:	2b00      	cmp	r3, #0
 8009884:	da12      	bge.n	80098ac <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009886:	6879      	ldr	r1, [r7, #4]
 8009888:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800988a:	4613      	mov	r3, r2
 800988c:	00db      	lsls	r3, r3, #3
 800988e:	4413      	add	r3, r2
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	440b      	add	r3, r1
 8009894:	3317      	adds	r3, #23
 8009896:	2201      	movs	r2, #1
 8009898:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800989a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800989c:	b2db      	uxtb	r3, r3
 800989e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	4619      	mov	r1, r3
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 faca 	bl	8009e40 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80098ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ae:	3301      	adds	r3, #1
 80098b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	791b      	ldrb	r3, [r3, #4]
 80098b6:	461a      	mov	r2, r3
 80098b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d3cd      	bcc.n	800985a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	695a      	ldr	r2, [r3, #20]
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80098cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4618      	mov	r0, r3
 80098d4:	f005 fbbe 	bl	800f054 <USB_ReadInterrupts>
 80098d8:	4603      	mov	r3, r0
 80098da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80098de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80098e2:	d156      	bne.n	8009992 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80098e4:	2301      	movs	r3, #1
 80098e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80098e8:	e045      	b.n	8009976 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80098ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ec:	015a      	lsls	r2, r3, #5
 80098ee:	69fb      	ldr	r3, [r7, #28]
 80098f0:	4413      	add	r3, r2
 80098f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80098fa:	6879      	ldr	r1, [r7, #4]
 80098fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098fe:	4613      	mov	r3, r2
 8009900:	00db      	lsls	r3, r3, #3
 8009902:	4413      	add	r3, r2
 8009904:	009b      	lsls	r3, r3, #2
 8009906:	440b      	add	r3, r1
 8009908:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800990c:	781b      	ldrb	r3, [r3, #0]
 800990e:	2b01      	cmp	r3, #1
 8009910:	d12e      	bne.n	8009970 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009912:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009914:	2b00      	cmp	r3, #0
 8009916:	da2b      	bge.n	8009970 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8009918:	69bb      	ldr	r3, [r7, #24]
 800991a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8009924:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009928:	429a      	cmp	r2, r3
 800992a:	d121      	bne.n	8009970 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800992c:	6879      	ldr	r1, [r7, #4]
 800992e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009930:	4613      	mov	r3, r2
 8009932:	00db      	lsls	r3, r3, #3
 8009934:	4413      	add	r3, r2
 8009936:	009b      	lsls	r3, r3, #2
 8009938:	440b      	add	r3, r1
 800993a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800993e:	2201      	movs	r2, #1
 8009940:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8009942:	6a3b      	ldr	r3, [r7, #32]
 8009944:	699b      	ldr	r3, [r3, #24]
 8009946:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800994a:	6a3b      	ldr	r3, [r7, #32]
 800994c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800994e:	6a3b      	ldr	r3, [r7, #32]
 8009950:	695b      	ldr	r3, [r3, #20]
 8009952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009956:	2b00      	cmp	r3, #0
 8009958:	d10a      	bne.n	8009970 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800995a:	69fb      	ldr	r3, [r7, #28]
 800995c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	69fa      	ldr	r2, [r7, #28]
 8009964:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009968:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800996c:	6053      	str	r3, [r2, #4]
            break;
 800996e:	e008      	b.n	8009982 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009972:	3301      	adds	r3, #1
 8009974:	627b      	str	r3, [r7, #36]	@ 0x24
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	791b      	ldrb	r3, [r3, #4]
 800997a:	461a      	mov	r2, r3
 800997c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997e:	4293      	cmp	r3, r2
 8009980:	d3b3      	bcc.n	80098ea <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	695a      	ldr	r2, [r3, #20]
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8009990:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4618      	mov	r0, r3
 8009998:	f005 fb5c 	bl	800f054 <USB_ReadInterrupts>
 800999c:	4603      	mov	r3, r0
 800999e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80099a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099a6:	d10a      	bne.n	80099be <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f008 f86d 	bl	8011a88 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	695a      	ldr	r2, [r3, #20]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80099bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	4618      	mov	r0, r3
 80099c4:	f005 fb46 	bl	800f054 <USB_ReadInterrupts>
 80099c8:	4603      	mov	r3, r0
 80099ca:	f003 0304 	and.w	r3, r3, #4
 80099ce:	2b04      	cmp	r3, #4
 80099d0:	d115      	bne.n	80099fe <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80099da:	69bb      	ldr	r3, [r7, #24]
 80099dc:	f003 0304 	and.w	r3, r3, #4
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d002      	beq.n	80099ea <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f008 f85d 	bl	8011aa4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	6859      	ldr	r1, [r3, #4]
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	69ba      	ldr	r2, [r7, #24]
 80099f6:	430a      	orrs	r2, r1
 80099f8:	605a      	str	r2, [r3, #4]
 80099fa:	e000      	b.n	80099fe <HAL_PCD_IRQHandler+0x93c>
      return;
 80099fc:	bf00      	nop
    }
  }
}
 80099fe:	3734      	adds	r7, #52	@ 0x34
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd90      	pop	{r4, r7, pc}

08009a04 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b082      	sub	sp, #8
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	460b      	mov	r3, r1
 8009a0e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	d101      	bne.n	8009a1e <HAL_PCD_SetAddress+0x1a>
 8009a1a:	2302      	movs	r3, #2
 8009a1c:	e012      	b.n	8009a44 <HAL_PCD_SetAddress+0x40>
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2201      	movs	r2, #1
 8009a22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	78fa      	ldrb	r2, [r7, #3]
 8009a2a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	78fa      	ldrb	r2, [r7, #3]
 8009a32:	4611      	mov	r1, r2
 8009a34:	4618      	mov	r0, r3
 8009a36:	f005 faa5 	bl	800ef84 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009a42:	2300      	movs	r3, #0
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	3708      	adds	r7, #8
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bd80      	pop	{r7, pc}

08009a4c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b084      	sub	sp, #16
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
 8009a54:	4608      	mov	r0, r1
 8009a56:	4611      	mov	r1, r2
 8009a58:	461a      	mov	r2, r3
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	70fb      	strb	r3, [r7, #3]
 8009a5e:	460b      	mov	r3, r1
 8009a60:	803b      	strh	r3, [r7, #0]
 8009a62:	4613      	mov	r3, r2
 8009a64:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8009a66:	2300      	movs	r3, #0
 8009a68:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009a6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	da0f      	bge.n	8009a92 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009a72:	78fb      	ldrb	r3, [r7, #3]
 8009a74:	f003 020f 	and.w	r2, r3, #15
 8009a78:	4613      	mov	r3, r2
 8009a7a:	00db      	lsls	r3, r3, #3
 8009a7c:	4413      	add	r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	3310      	adds	r3, #16
 8009a82:	687a      	ldr	r2, [r7, #4]
 8009a84:	4413      	add	r3, r2
 8009a86:	3304      	adds	r3, #4
 8009a88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2201      	movs	r2, #1
 8009a8e:	705a      	strb	r2, [r3, #1]
 8009a90:	e00f      	b.n	8009ab2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a92:	78fb      	ldrb	r3, [r7, #3]
 8009a94:	f003 020f 	and.w	r2, r3, #15
 8009a98:	4613      	mov	r3, r2
 8009a9a:	00db      	lsls	r3, r3, #3
 8009a9c:	4413      	add	r3, r2
 8009a9e:	009b      	lsls	r3, r3, #2
 8009aa0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009aa4:	687a      	ldr	r2, [r7, #4]
 8009aa6:	4413      	add	r3, r2
 8009aa8:	3304      	adds	r3, #4
 8009aaa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009ab2:	78fb      	ldrb	r3, [r7, #3]
 8009ab4:	f003 030f 	and.w	r3, r3, #15
 8009ab8:	b2da      	uxtb	r2, r3
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8009abe:	883b      	ldrh	r3, [r7, #0]
 8009ac0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	78ba      	ldrb	r2, [r7, #2]
 8009acc:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	785b      	ldrb	r3, [r3, #1]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d004      	beq.n	8009ae0 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	461a      	mov	r2, r3
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009ae0:	78bb      	ldrb	r3, [r7, #2]
 8009ae2:	2b02      	cmp	r3, #2
 8009ae4:	d102      	bne.n	8009aec <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009af2:	2b01      	cmp	r3, #1
 8009af4:	d101      	bne.n	8009afa <HAL_PCD_EP_Open+0xae>
 8009af6:	2302      	movs	r3, #2
 8009af8:	e00e      	b.n	8009b18 <HAL_PCD_EP_Open+0xcc>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2201      	movs	r2, #1
 8009afe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	68f9      	ldr	r1, [r7, #12]
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f004 fc25 	bl	800e358 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2200      	movs	r2, #0
 8009b12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8009b16:	7afb      	ldrb	r3, [r7, #11]
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3710      	adds	r7, #16
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b084      	sub	sp, #16
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
 8009b28:	460b      	mov	r3, r1
 8009b2a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009b2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	da0f      	bge.n	8009b54 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009b34:	78fb      	ldrb	r3, [r7, #3]
 8009b36:	f003 020f 	and.w	r2, r3, #15
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	00db      	lsls	r3, r3, #3
 8009b3e:	4413      	add	r3, r2
 8009b40:	009b      	lsls	r3, r3, #2
 8009b42:	3310      	adds	r3, #16
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	4413      	add	r3, r2
 8009b48:	3304      	adds	r3, #4
 8009b4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2201      	movs	r2, #1
 8009b50:	705a      	strb	r2, [r3, #1]
 8009b52:	e00f      	b.n	8009b74 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009b54:	78fb      	ldrb	r3, [r7, #3]
 8009b56:	f003 020f 	and.w	r2, r3, #15
 8009b5a:	4613      	mov	r3, r2
 8009b5c:	00db      	lsls	r3, r3, #3
 8009b5e:	4413      	add	r3, r2
 8009b60:	009b      	lsls	r3, r3, #2
 8009b62:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009b66:	687a      	ldr	r2, [r7, #4]
 8009b68:	4413      	add	r3, r2
 8009b6a:	3304      	adds	r3, #4
 8009b6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	2200      	movs	r2, #0
 8009b72:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009b74:	78fb      	ldrb	r3, [r7, #3]
 8009b76:	f003 030f 	and.w	r3, r3, #15
 8009b7a:	b2da      	uxtb	r2, r3
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009b86:	2b01      	cmp	r3, #1
 8009b88:	d101      	bne.n	8009b8e <HAL_PCD_EP_Close+0x6e>
 8009b8a:	2302      	movs	r3, #2
 8009b8c:	e00e      	b.n	8009bac <HAL_PCD_EP_Close+0x8c>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2201      	movs	r2, #1
 8009b92:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	68f9      	ldr	r1, [r7, #12]
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f004 fc63 	bl	800e468 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8009baa:	2300      	movs	r3, #0
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3710      	adds	r7, #16
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}

08009bb4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b086      	sub	sp, #24
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	60f8      	str	r0, [r7, #12]
 8009bbc:	607a      	str	r2, [r7, #4]
 8009bbe:	603b      	str	r3, [r7, #0]
 8009bc0:	460b      	mov	r3, r1
 8009bc2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009bc4:	7afb      	ldrb	r3, [r7, #11]
 8009bc6:	f003 020f 	and.w	r2, r3, #15
 8009bca:	4613      	mov	r3, r2
 8009bcc:	00db      	lsls	r3, r3, #3
 8009bce:	4413      	add	r3, r2
 8009bd0:	009b      	lsls	r3, r3, #2
 8009bd2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009bd6:	68fa      	ldr	r2, [r7, #12]
 8009bd8:	4413      	add	r3, r2
 8009bda:	3304      	adds	r3, #4
 8009bdc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	687a      	ldr	r2, [r7, #4]
 8009be2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009be4:	697b      	ldr	r3, [r7, #20]
 8009be6:	683a      	ldr	r2, [r7, #0]
 8009be8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009bea:	697b      	ldr	r3, [r7, #20]
 8009bec:	2200      	movs	r2, #0
 8009bee:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009bf6:	7afb      	ldrb	r3, [r7, #11]
 8009bf8:	f003 030f 	and.w	r3, r3, #15
 8009bfc:	b2da      	uxtb	r2, r3
 8009bfe:	697b      	ldr	r3, [r7, #20]
 8009c00:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	799b      	ldrb	r3, [r3, #6]
 8009c06:	2b01      	cmp	r3, #1
 8009c08:	d102      	bne.n	8009c10 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009c0a:	687a      	ldr	r2, [r7, #4]
 8009c0c:	697b      	ldr	r3, [r7, #20]
 8009c0e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	6818      	ldr	r0, [r3, #0]
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	799b      	ldrb	r3, [r3, #6]
 8009c18:	461a      	mov	r2, r3
 8009c1a:	6979      	ldr	r1, [r7, #20]
 8009c1c:	f004 fd00 	bl	800e620 <USB_EPStartXfer>

  return HAL_OK;
 8009c20:	2300      	movs	r3, #0
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3718      	adds	r7, #24
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}

08009c2a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009c2a:	b480      	push	{r7}
 8009c2c:	b083      	sub	sp, #12
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	6078      	str	r0, [r7, #4]
 8009c32:	460b      	mov	r3, r1
 8009c34:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009c36:	78fb      	ldrb	r3, [r7, #3]
 8009c38:	f003 020f 	and.w	r2, r3, #15
 8009c3c:	6879      	ldr	r1, [r7, #4]
 8009c3e:	4613      	mov	r3, r2
 8009c40:	00db      	lsls	r3, r3, #3
 8009c42:	4413      	add	r3, r2
 8009c44:	009b      	lsls	r3, r3, #2
 8009c46:	440b      	add	r3, r1
 8009c48:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8009c4c:	681b      	ldr	r3, [r3, #0]
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	370c      	adds	r7, #12
 8009c52:	46bd      	mov	sp, r7
 8009c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c58:	4770      	bx	lr

08009c5a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009c5a:	b580      	push	{r7, lr}
 8009c5c:	b086      	sub	sp, #24
 8009c5e:	af00      	add	r7, sp, #0
 8009c60:	60f8      	str	r0, [r7, #12]
 8009c62:	607a      	str	r2, [r7, #4]
 8009c64:	603b      	str	r3, [r7, #0]
 8009c66:	460b      	mov	r3, r1
 8009c68:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c6a:	7afb      	ldrb	r3, [r7, #11]
 8009c6c:	f003 020f 	and.w	r2, r3, #15
 8009c70:	4613      	mov	r3, r2
 8009c72:	00db      	lsls	r3, r3, #3
 8009c74:	4413      	add	r3, r2
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	3310      	adds	r3, #16
 8009c7a:	68fa      	ldr	r2, [r7, #12]
 8009c7c:	4413      	add	r3, r2
 8009c7e:	3304      	adds	r3, #4
 8009c80:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	687a      	ldr	r2, [r7, #4]
 8009c86:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	683a      	ldr	r2, [r7, #0]
 8009c8c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	2200      	movs	r2, #0
 8009c92:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	2201      	movs	r2, #1
 8009c98:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009c9a:	7afb      	ldrb	r3, [r7, #11]
 8009c9c:	f003 030f 	and.w	r3, r3, #15
 8009ca0:	b2da      	uxtb	r2, r3
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	799b      	ldrb	r3, [r3, #6]
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d102      	bne.n	8009cb4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009cae:	687a      	ldr	r2, [r7, #4]
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	6818      	ldr	r0, [r3, #0]
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	799b      	ldrb	r3, [r3, #6]
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	6979      	ldr	r1, [r7, #20]
 8009cc0:	f004 fcae 	bl	800e620 <USB_EPStartXfer>

  return HAL_OK;
 8009cc4:	2300      	movs	r3, #0
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	3718      	adds	r7, #24
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}

08009cce <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009cce:	b580      	push	{r7, lr}
 8009cd0:	b084      	sub	sp, #16
 8009cd2:	af00      	add	r7, sp, #0
 8009cd4:	6078      	str	r0, [r7, #4]
 8009cd6:	460b      	mov	r3, r1
 8009cd8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009cda:	78fb      	ldrb	r3, [r7, #3]
 8009cdc:	f003 030f 	and.w	r3, r3, #15
 8009ce0:	687a      	ldr	r2, [r7, #4]
 8009ce2:	7912      	ldrb	r2, [r2, #4]
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d901      	bls.n	8009cec <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	e04f      	b.n	8009d8c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009cec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	da0f      	bge.n	8009d14 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009cf4:	78fb      	ldrb	r3, [r7, #3]
 8009cf6:	f003 020f 	and.w	r2, r3, #15
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	00db      	lsls	r3, r3, #3
 8009cfe:	4413      	add	r3, r2
 8009d00:	009b      	lsls	r3, r3, #2
 8009d02:	3310      	adds	r3, #16
 8009d04:	687a      	ldr	r2, [r7, #4]
 8009d06:	4413      	add	r3, r2
 8009d08:	3304      	adds	r3, #4
 8009d0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2201      	movs	r2, #1
 8009d10:	705a      	strb	r2, [r3, #1]
 8009d12:	e00d      	b.n	8009d30 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009d14:	78fa      	ldrb	r2, [r7, #3]
 8009d16:	4613      	mov	r3, r2
 8009d18:	00db      	lsls	r3, r3, #3
 8009d1a:	4413      	add	r3, r2
 8009d1c:	009b      	lsls	r3, r3, #2
 8009d1e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009d22:	687a      	ldr	r2, [r7, #4]
 8009d24:	4413      	add	r3, r2
 8009d26:	3304      	adds	r3, #4
 8009d28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	2201      	movs	r2, #1
 8009d34:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009d36:	78fb      	ldrb	r3, [r7, #3]
 8009d38:	f003 030f 	and.w	r3, r3, #15
 8009d3c:	b2da      	uxtb	r2, r3
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d101      	bne.n	8009d50 <HAL_PCD_EP_SetStall+0x82>
 8009d4c:	2302      	movs	r3, #2
 8009d4e:	e01d      	b.n	8009d8c <HAL_PCD_EP_SetStall+0xbe>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2201      	movs	r2, #1
 8009d54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	68f9      	ldr	r1, [r7, #12]
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f005 f83c 	bl	800eddc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009d64:	78fb      	ldrb	r3, [r7, #3]
 8009d66:	f003 030f 	and.w	r3, r3, #15
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d109      	bne.n	8009d82 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6818      	ldr	r0, [r3, #0]
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	7999      	ldrb	r1, [r3, #6]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	f005 fa2d 	bl	800f1dc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2200      	movs	r2, #0
 8009d86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009d8a:	2300      	movs	r3, #0
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	3710      	adds	r7, #16
 8009d90:	46bd      	mov	sp, r7
 8009d92:	bd80      	pop	{r7, pc}

08009d94 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b084      	sub	sp, #16
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	460b      	mov	r3, r1
 8009d9e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009da0:	78fb      	ldrb	r3, [r7, #3]
 8009da2:	f003 030f 	and.w	r3, r3, #15
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	7912      	ldrb	r2, [r2, #4]
 8009daa:	4293      	cmp	r3, r2
 8009dac:	d901      	bls.n	8009db2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009dae:	2301      	movs	r3, #1
 8009db0:	e042      	b.n	8009e38 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009db2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	da0f      	bge.n	8009dda <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009dba:	78fb      	ldrb	r3, [r7, #3]
 8009dbc:	f003 020f 	and.w	r2, r3, #15
 8009dc0:	4613      	mov	r3, r2
 8009dc2:	00db      	lsls	r3, r3, #3
 8009dc4:	4413      	add	r3, r2
 8009dc6:	009b      	lsls	r3, r3, #2
 8009dc8:	3310      	adds	r3, #16
 8009dca:	687a      	ldr	r2, [r7, #4]
 8009dcc:	4413      	add	r3, r2
 8009dce:	3304      	adds	r3, #4
 8009dd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	2201      	movs	r2, #1
 8009dd6:	705a      	strb	r2, [r3, #1]
 8009dd8:	e00f      	b.n	8009dfa <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009dda:	78fb      	ldrb	r3, [r7, #3]
 8009ddc:	f003 020f 	and.w	r2, r3, #15
 8009de0:	4613      	mov	r3, r2
 8009de2:	00db      	lsls	r3, r3, #3
 8009de4:	4413      	add	r3, r2
 8009de6:	009b      	lsls	r3, r3, #2
 8009de8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009dec:	687a      	ldr	r2, [r7, #4]
 8009dee:	4413      	add	r3, r2
 8009df0:	3304      	adds	r3, #4
 8009df2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2200      	movs	r2, #0
 8009df8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009e00:	78fb      	ldrb	r3, [r7, #3]
 8009e02:	f003 030f 	and.w	r3, r3, #15
 8009e06:	b2da      	uxtb	r2, r3
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009e12:	2b01      	cmp	r3, #1
 8009e14:	d101      	bne.n	8009e1a <HAL_PCD_EP_ClrStall+0x86>
 8009e16:	2302      	movs	r3, #2
 8009e18:	e00e      	b.n	8009e38 <HAL_PCD_EP_ClrStall+0xa4>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	68f9      	ldr	r1, [r7, #12]
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f005 f845 	bl	800eeb8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009e36:	2300      	movs	r3, #0
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3710      	adds	r7, #16
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}

08009e40 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b084      	sub	sp, #16
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	460b      	mov	r3, r1
 8009e4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8009e4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	da0c      	bge.n	8009e6e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009e54:	78fb      	ldrb	r3, [r7, #3]
 8009e56:	f003 020f 	and.w	r2, r3, #15
 8009e5a:	4613      	mov	r3, r2
 8009e5c:	00db      	lsls	r3, r3, #3
 8009e5e:	4413      	add	r3, r2
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	3310      	adds	r3, #16
 8009e64:	687a      	ldr	r2, [r7, #4]
 8009e66:	4413      	add	r3, r2
 8009e68:	3304      	adds	r3, #4
 8009e6a:	60fb      	str	r3, [r7, #12]
 8009e6c:	e00c      	b.n	8009e88 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009e6e:	78fb      	ldrb	r3, [r7, #3]
 8009e70:	f003 020f 	and.w	r2, r3, #15
 8009e74:	4613      	mov	r3, r2
 8009e76:	00db      	lsls	r3, r3, #3
 8009e78:	4413      	add	r3, r2
 8009e7a:	009b      	lsls	r3, r3, #2
 8009e7c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009e80:	687a      	ldr	r2, [r7, #4]
 8009e82:	4413      	add	r3, r2
 8009e84:	3304      	adds	r3, #4
 8009e86:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	68f9      	ldr	r1, [r7, #12]
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f004 fe64 	bl	800eb5c <USB_EPStopXfer>
 8009e94:	4603      	mov	r3, r0
 8009e96:	72fb      	strb	r3, [r7, #11]

  return ret;
 8009e98:	7afb      	ldrb	r3, [r7, #11]
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3710      	adds	r7, #16
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}

08009ea2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009ea2:	b580      	push	{r7, lr}
 8009ea4:	b08a      	sub	sp, #40	@ 0x28
 8009ea6:	af02      	add	r7, sp, #8
 8009ea8:	6078      	str	r0, [r7, #4]
 8009eaa:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009eb6:	683a      	ldr	r2, [r7, #0]
 8009eb8:	4613      	mov	r3, r2
 8009eba:	00db      	lsls	r3, r3, #3
 8009ebc:	4413      	add	r3, r2
 8009ebe:	009b      	lsls	r3, r3, #2
 8009ec0:	3310      	adds	r3, #16
 8009ec2:	687a      	ldr	r2, [r7, #4]
 8009ec4:	4413      	add	r3, r2
 8009ec6:	3304      	adds	r3, #4
 8009ec8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	695a      	ldr	r2, [r3, #20]
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	691b      	ldr	r3, [r3, #16]
 8009ed2:	429a      	cmp	r2, r3
 8009ed4:	d901      	bls.n	8009eda <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	e06b      	b.n	8009fb2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	691a      	ldr	r2, [r3, #16]
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	695b      	ldr	r3, [r3, #20]
 8009ee2:	1ad3      	subs	r3, r2, r3
 8009ee4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	689b      	ldr	r3, [r3, #8]
 8009eea:	69fa      	ldr	r2, [r7, #28]
 8009eec:	429a      	cmp	r2, r3
 8009eee:	d902      	bls.n	8009ef6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	689b      	ldr	r3, [r3, #8]
 8009ef4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009ef6:	69fb      	ldr	r3, [r7, #28]
 8009ef8:	3303      	adds	r3, #3
 8009efa:	089b      	lsrs	r3, r3, #2
 8009efc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009efe:	e02a      	b.n	8009f56 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	691a      	ldr	r2, [r3, #16]
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	695b      	ldr	r3, [r3, #20]
 8009f08:	1ad3      	subs	r3, r2, r3
 8009f0a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	689b      	ldr	r3, [r3, #8]
 8009f10:	69fa      	ldr	r2, [r7, #28]
 8009f12:	429a      	cmp	r2, r3
 8009f14:	d902      	bls.n	8009f1c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	689b      	ldr	r3, [r3, #8]
 8009f1a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009f1c:	69fb      	ldr	r3, [r7, #28]
 8009f1e:	3303      	adds	r3, #3
 8009f20:	089b      	lsrs	r3, r3, #2
 8009f22:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	68d9      	ldr	r1, [r3, #12]
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	b2da      	uxtb	r2, r3
 8009f2c:	69fb      	ldr	r3, [r7, #28]
 8009f2e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009f34:	9300      	str	r3, [sp, #0]
 8009f36:	4603      	mov	r3, r0
 8009f38:	6978      	ldr	r0, [r7, #20]
 8009f3a:	f004 feb9 	bl	800ecb0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	68da      	ldr	r2, [r3, #12]
 8009f42:	69fb      	ldr	r3, [r7, #28]
 8009f44:	441a      	add	r2, r3
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	695a      	ldr	r2, [r3, #20]
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	441a      	add	r2, r3
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	015a      	lsls	r2, r3, #5
 8009f5a:	693b      	ldr	r3, [r7, #16]
 8009f5c:	4413      	add	r3, r2
 8009f5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f62:	699b      	ldr	r3, [r3, #24]
 8009f64:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009f66:	69ba      	ldr	r2, [r7, #24]
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d809      	bhi.n	8009f80 <PCD_WriteEmptyTxFifo+0xde>
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	695a      	ldr	r2, [r3, #20]
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009f74:	429a      	cmp	r2, r3
 8009f76:	d203      	bcs.n	8009f80 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	691b      	ldr	r3, [r3, #16]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d1bf      	bne.n	8009f00 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	691a      	ldr	r2, [r3, #16]
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	695b      	ldr	r3, [r3, #20]
 8009f88:	429a      	cmp	r2, r3
 8009f8a:	d811      	bhi.n	8009fb0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	f003 030f 	and.w	r3, r3, #15
 8009f92:	2201      	movs	r2, #1
 8009f94:	fa02 f303 	lsl.w	r3, r2, r3
 8009f98:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fa0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	43db      	mvns	r3, r3
 8009fa6:	6939      	ldr	r1, [r7, #16]
 8009fa8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009fac:	4013      	ands	r3, r2
 8009fae:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8009fb0:	2300      	movs	r3, #0
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3720      	adds	r7, #32
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
	...

08009fbc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b088      	sub	sp, #32
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fcc:	69fb      	ldr	r3, [r7, #28]
 8009fce:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009fd0:	69fb      	ldr	r3, [r7, #28]
 8009fd2:	333c      	adds	r3, #60	@ 0x3c
 8009fd4:	3304      	adds	r3, #4
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	015a      	lsls	r2, r3, #5
 8009fde:	69bb      	ldr	r3, [r7, #24]
 8009fe0:	4413      	add	r3, r2
 8009fe2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fe6:	689b      	ldr	r3, [r3, #8]
 8009fe8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	799b      	ldrb	r3, [r3, #6]
 8009fee:	2b01      	cmp	r3, #1
 8009ff0:	d17b      	bne.n	800a0ea <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009ff2:	693b      	ldr	r3, [r7, #16]
 8009ff4:	f003 0308 	and.w	r3, r3, #8
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d015      	beq.n	800a028 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009ffc:	697b      	ldr	r3, [r7, #20]
 8009ffe:	4a61      	ldr	r2, [pc, #388]	@ (800a184 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a000:	4293      	cmp	r3, r2
 800a002:	f240 80b9 	bls.w	800a178 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	f000 80b3 	beq.w	800a178 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	015a      	lsls	r2, r3, #5
 800a016:	69bb      	ldr	r3, [r7, #24]
 800a018:	4413      	add	r3, r2
 800a01a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a01e:	461a      	mov	r2, r3
 800a020:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a024:	6093      	str	r3, [r2, #8]
 800a026:	e0a7      	b.n	800a178 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	f003 0320 	and.w	r3, r3, #32
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d009      	beq.n	800a046 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	015a      	lsls	r2, r3, #5
 800a036:	69bb      	ldr	r3, [r7, #24]
 800a038:	4413      	add	r3, r2
 800a03a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a03e:	461a      	mov	r2, r3
 800a040:	2320      	movs	r3, #32
 800a042:	6093      	str	r3, [r2, #8]
 800a044:	e098      	b.n	800a178 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	f040 8093 	bne.w	800a178 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	4a4b      	ldr	r2, [pc, #300]	@ (800a184 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d90f      	bls.n	800a07a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a05a:	693b      	ldr	r3, [r7, #16]
 800a05c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a060:	2b00      	cmp	r3, #0
 800a062:	d00a      	beq.n	800a07a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	015a      	lsls	r2, r3, #5
 800a068:	69bb      	ldr	r3, [r7, #24]
 800a06a:	4413      	add	r3, r2
 800a06c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a070:	461a      	mov	r2, r3
 800a072:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a076:	6093      	str	r3, [r2, #8]
 800a078:	e07e      	b.n	800a178 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800a07a:	683a      	ldr	r2, [r7, #0]
 800a07c:	4613      	mov	r3, r2
 800a07e:	00db      	lsls	r3, r3, #3
 800a080:	4413      	add	r3, r2
 800a082:	009b      	lsls	r3, r3, #2
 800a084:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a088:	687a      	ldr	r2, [r7, #4]
 800a08a:	4413      	add	r3, r2
 800a08c:	3304      	adds	r3, #4
 800a08e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	6a1a      	ldr	r2, [r3, #32]
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	0159      	lsls	r1, r3, #5
 800a098:	69bb      	ldr	r3, [r7, #24]
 800a09a:	440b      	add	r3, r1
 800a09c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0a0:	691b      	ldr	r3, [r3, #16]
 800a0a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a0a6:	1ad2      	subs	r2, r2, r3
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d114      	bne.n	800a0dc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d109      	bne.n	800a0ce <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6818      	ldr	r0, [r3, #0]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	2101      	movs	r1, #1
 800a0c8:	f005 f888 	bl	800f1dc <USB_EP0_OutStart>
 800a0cc:	e006      	b.n	800a0dc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	68da      	ldr	r2, [r3, #12]
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	695b      	ldr	r3, [r3, #20]
 800a0d6:	441a      	add	r2, r3
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	b2db      	uxtb	r3, r3
 800a0e0:	4619      	mov	r1, r3
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f007 fc0c 	bl	8011900 <HAL_PCD_DataOutStageCallback>
 800a0e8:	e046      	b.n	800a178 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	4a26      	ldr	r2, [pc, #152]	@ (800a188 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d124      	bne.n	800a13c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a0f2:	693b      	ldr	r3, [r7, #16]
 800a0f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d00a      	beq.n	800a112 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	015a      	lsls	r2, r3, #5
 800a100:	69bb      	ldr	r3, [r7, #24]
 800a102:	4413      	add	r3, r2
 800a104:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a108:	461a      	mov	r2, r3
 800a10a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a10e:	6093      	str	r3, [r2, #8]
 800a110:	e032      	b.n	800a178 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a112:	693b      	ldr	r3, [r7, #16]
 800a114:	f003 0320 	and.w	r3, r3, #32
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d008      	beq.n	800a12e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	015a      	lsls	r2, r3, #5
 800a120:	69bb      	ldr	r3, [r7, #24]
 800a122:	4413      	add	r3, r2
 800a124:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a128:	461a      	mov	r2, r3
 800a12a:	2320      	movs	r3, #32
 800a12c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	b2db      	uxtb	r3, r3
 800a132:	4619      	mov	r1, r3
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f007 fbe3 	bl	8011900 <HAL_PCD_DataOutStageCallback>
 800a13a:	e01d      	b.n	800a178 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d114      	bne.n	800a16c <PCD_EP_OutXfrComplete_int+0x1b0>
 800a142:	6879      	ldr	r1, [r7, #4]
 800a144:	683a      	ldr	r2, [r7, #0]
 800a146:	4613      	mov	r3, r2
 800a148:	00db      	lsls	r3, r3, #3
 800a14a:	4413      	add	r3, r2
 800a14c:	009b      	lsls	r3, r3, #2
 800a14e:	440b      	add	r3, r1
 800a150:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d108      	bne.n	800a16c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6818      	ldr	r0, [r3, #0]
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a164:	461a      	mov	r2, r3
 800a166:	2100      	movs	r1, #0
 800a168:	f005 f838 	bl	800f1dc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	b2db      	uxtb	r3, r3
 800a170:	4619      	mov	r1, r3
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f007 fbc4 	bl	8011900 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a178:	2300      	movs	r3, #0
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	3720      	adds	r7, #32
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}
 800a182:	bf00      	nop
 800a184:	4f54300a 	.word	0x4f54300a
 800a188:	4f54310a 	.word	0x4f54310a

0800a18c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b086      	sub	sp, #24
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
 800a194:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	333c      	adds	r3, #60	@ 0x3c
 800a1a4:	3304      	adds	r3, #4
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	015a      	lsls	r2, r3, #5
 800a1ae:	693b      	ldr	r3, [r7, #16]
 800a1b0:	4413      	add	r3, r2
 800a1b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1b6:	689b      	ldr	r3, [r3, #8]
 800a1b8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	4a15      	ldr	r2, [pc, #84]	@ (800a214 <PCD_EP_OutSetupPacket_int+0x88>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d90e      	bls.n	800a1e0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d009      	beq.n	800a1e0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	015a      	lsls	r2, r3, #5
 800a1d0:	693b      	ldr	r3, [r7, #16]
 800a1d2:	4413      	add	r3, r2
 800a1d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1d8:	461a      	mov	r2, r3
 800a1da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a1de:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f007 fb7b 	bl	80118dc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	4a0a      	ldr	r2, [pc, #40]	@ (800a214 <PCD_EP_OutSetupPacket_int+0x88>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d90c      	bls.n	800a208 <PCD_EP_OutSetupPacket_int+0x7c>
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	799b      	ldrb	r3, [r3, #6]
 800a1f2:	2b01      	cmp	r3, #1
 800a1f4:	d108      	bne.n	800a208 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6818      	ldr	r0, [r3, #0]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a200:	461a      	mov	r2, r3
 800a202:	2101      	movs	r1, #1
 800a204:	f004 ffea 	bl	800f1dc <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a208:	2300      	movs	r3, #0
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3718      	adds	r7, #24
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}
 800a212:	bf00      	nop
 800a214:	4f54300a 	.word	0x4f54300a

0800a218 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a218:	b480      	push	{r7}
 800a21a:	b085      	sub	sp, #20
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	460b      	mov	r3, r1
 800a222:	70fb      	strb	r3, [r7, #3]
 800a224:	4613      	mov	r3, r2
 800a226:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a22e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a230:	78fb      	ldrb	r3, [r7, #3]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d107      	bne.n	800a246 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a236:	883b      	ldrh	r3, [r7, #0]
 800a238:	0419      	lsls	r1, r3, #16
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	68ba      	ldr	r2, [r7, #8]
 800a240:	430a      	orrs	r2, r1
 800a242:	629a      	str	r2, [r3, #40]	@ 0x28
 800a244:	e028      	b.n	800a298 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a24c:	0c1b      	lsrs	r3, r3, #16
 800a24e:	68ba      	ldr	r2, [r7, #8]
 800a250:	4413      	add	r3, r2
 800a252:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a254:	2300      	movs	r3, #0
 800a256:	73fb      	strb	r3, [r7, #15]
 800a258:	e00d      	b.n	800a276 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681a      	ldr	r2, [r3, #0]
 800a25e:	7bfb      	ldrb	r3, [r7, #15]
 800a260:	3340      	adds	r3, #64	@ 0x40
 800a262:	009b      	lsls	r3, r3, #2
 800a264:	4413      	add	r3, r2
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	0c1b      	lsrs	r3, r3, #16
 800a26a:	68ba      	ldr	r2, [r7, #8]
 800a26c:	4413      	add	r3, r2
 800a26e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a270:	7bfb      	ldrb	r3, [r7, #15]
 800a272:	3301      	adds	r3, #1
 800a274:	73fb      	strb	r3, [r7, #15]
 800a276:	7bfa      	ldrb	r2, [r7, #15]
 800a278:	78fb      	ldrb	r3, [r7, #3]
 800a27a:	3b01      	subs	r3, #1
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d3ec      	bcc.n	800a25a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a280:	883b      	ldrh	r3, [r7, #0]
 800a282:	0418      	lsls	r0, r3, #16
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6819      	ldr	r1, [r3, #0]
 800a288:	78fb      	ldrb	r3, [r7, #3]
 800a28a:	3b01      	subs	r3, #1
 800a28c:	68ba      	ldr	r2, [r7, #8]
 800a28e:	4302      	orrs	r2, r0
 800a290:	3340      	adds	r3, #64	@ 0x40
 800a292:	009b      	lsls	r3, r3, #2
 800a294:	440b      	add	r3, r1
 800a296:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a298:	2300      	movs	r3, #0
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3714      	adds	r7, #20
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a4:	4770      	bx	lr

0800a2a6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a2a6:	b480      	push	{r7}
 800a2a8:	b083      	sub	sp, #12
 800a2aa:	af00      	add	r7, sp, #0
 800a2ac:	6078      	str	r0, [r7, #4]
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	887a      	ldrh	r2, [r7, #2]
 800a2b8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a2ba:	2300      	movs	r3, #0
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	370c      	adds	r7, #12
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c6:	4770      	bx	lr

0800a2c8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b083      	sub	sp, #12
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	460b      	mov	r3, r1
 800a2d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a2d4:	bf00      	nop
 800a2d6:	370c      	adds	r7, #12
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr

0800a2e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b086      	sub	sp, #24
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d101      	bne.n	800a2f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	e267      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	f003 0301 	and.w	r3, r3, #1
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d075      	beq.n	800a3ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a2fe:	4b88      	ldr	r3, [pc, #544]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a300:	689b      	ldr	r3, [r3, #8]
 800a302:	f003 030c 	and.w	r3, r3, #12
 800a306:	2b04      	cmp	r3, #4
 800a308:	d00c      	beq.n	800a324 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a30a:	4b85      	ldr	r3, [pc, #532]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a30c:	689b      	ldr	r3, [r3, #8]
 800a30e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a312:	2b08      	cmp	r3, #8
 800a314:	d112      	bne.n	800a33c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a316:	4b82      	ldr	r3, [pc, #520]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a318:	685b      	ldr	r3, [r3, #4]
 800a31a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a31e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a322:	d10b      	bne.n	800a33c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a324:	4b7e      	ldr	r3, [pc, #504]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d05b      	beq.n	800a3e8 <HAL_RCC_OscConfig+0x108>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d157      	bne.n	800a3e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a338:	2301      	movs	r3, #1
 800a33a:	e242      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a344:	d106      	bne.n	800a354 <HAL_RCC_OscConfig+0x74>
 800a346:	4b76      	ldr	r3, [pc, #472]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4a75      	ldr	r2, [pc, #468]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a34c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a350:	6013      	str	r3, [r2, #0]
 800a352:	e01d      	b.n	800a390 <HAL_RCC_OscConfig+0xb0>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	685b      	ldr	r3, [r3, #4]
 800a358:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a35c:	d10c      	bne.n	800a378 <HAL_RCC_OscConfig+0x98>
 800a35e:	4b70      	ldr	r3, [pc, #448]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a6f      	ldr	r2, [pc, #444]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a364:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a368:	6013      	str	r3, [r2, #0]
 800a36a:	4b6d      	ldr	r3, [pc, #436]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a6c      	ldr	r2, [pc, #432]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a370:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a374:	6013      	str	r3, [r2, #0]
 800a376:	e00b      	b.n	800a390 <HAL_RCC_OscConfig+0xb0>
 800a378:	4b69      	ldr	r3, [pc, #420]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	4a68      	ldr	r2, [pc, #416]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a37e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a382:	6013      	str	r3, [r2, #0]
 800a384:	4b66      	ldr	r3, [pc, #408]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a65      	ldr	r2, [pc, #404]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a38a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a38e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	685b      	ldr	r3, [r3, #4]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d013      	beq.n	800a3c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a398:	f7fb fc94 	bl	8005cc4 <HAL_GetTick>
 800a39c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a39e:	e008      	b.n	800a3b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a3a0:	f7fb fc90 	bl	8005cc4 <HAL_GetTick>
 800a3a4:	4602      	mov	r2, r0
 800a3a6:	693b      	ldr	r3, [r7, #16]
 800a3a8:	1ad3      	subs	r3, r2, r3
 800a3aa:	2b64      	cmp	r3, #100	@ 0x64
 800a3ac:	d901      	bls.n	800a3b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a3ae:	2303      	movs	r3, #3
 800a3b0:	e207      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a3b2:	4b5b      	ldr	r3, [pc, #364]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d0f0      	beq.n	800a3a0 <HAL_RCC_OscConfig+0xc0>
 800a3be:	e014      	b.n	800a3ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a3c0:	f7fb fc80 	bl	8005cc4 <HAL_GetTick>
 800a3c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a3c6:	e008      	b.n	800a3da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a3c8:	f7fb fc7c 	bl	8005cc4 <HAL_GetTick>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	1ad3      	subs	r3, r2, r3
 800a3d2:	2b64      	cmp	r3, #100	@ 0x64
 800a3d4:	d901      	bls.n	800a3da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a3d6:	2303      	movs	r3, #3
 800a3d8:	e1f3      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a3da:	4b51      	ldr	r3, [pc, #324]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d1f0      	bne.n	800a3c8 <HAL_RCC_OscConfig+0xe8>
 800a3e6:	e000      	b.n	800a3ea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a3e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f003 0302 	and.w	r3, r3, #2
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d063      	beq.n	800a4be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a3f6:	4b4a      	ldr	r3, [pc, #296]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a3f8:	689b      	ldr	r3, [r3, #8]
 800a3fa:	f003 030c 	and.w	r3, r3, #12
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d00b      	beq.n	800a41a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a402:	4b47      	ldr	r3, [pc, #284]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a404:	689b      	ldr	r3, [r3, #8]
 800a406:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a40a:	2b08      	cmp	r3, #8
 800a40c:	d11c      	bne.n	800a448 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a40e:	4b44      	ldr	r3, [pc, #272]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a410:	685b      	ldr	r3, [r3, #4]
 800a412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a416:	2b00      	cmp	r3, #0
 800a418:	d116      	bne.n	800a448 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a41a:	4b41      	ldr	r3, [pc, #260]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f003 0302 	and.w	r3, r3, #2
 800a422:	2b00      	cmp	r3, #0
 800a424:	d005      	beq.n	800a432 <HAL_RCC_OscConfig+0x152>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	68db      	ldr	r3, [r3, #12]
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d001      	beq.n	800a432 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a42e:	2301      	movs	r3, #1
 800a430:	e1c7      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a432:	4b3b      	ldr	r3, [pc, #236]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	691b      	ldr	r3, [r3, #16]
 800a43e:	00db      	lsls	r3, r3, #3
 800a440:	4937      	ldr	r1, [pc, #220]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a442:	4313      	orrs	r3, r2
 800a444:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a446:	e03a      	b.n	800a4be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	68db      	ldr	r3, [r3, #12]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d020      	beq.n	800a492 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a450:	4b34      	ldr	r3, [pc, #208]	@ (800a524 <HAL_RCC_OscConfig+0x244>)
 800a452:	2201      	movs	r2, #1
 800a454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a456:	f7fb fc35 	bl	8005cc4 <HAL_GetTick>
 800a45a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a45c:	e008      	b.n	800a470 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a45e:	f7fb fc31 	bl	8005cc4 <HAL_GetTick>
 800a462:	4602      	mov	r2, r0
 800a464:	693b      	ldr	r3, [r7, #16]
 800a466:	1ad3      	subs	r3, r2, r3
 800a468:	2b02      	cmp	r3, #2
 800a46a:	d901      	bls.n	800a470 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a46c:	2303      	movs	r3, #3
 800a46e:	e1a8      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a470:	4b2b      	ldr	r3, [pc, #172]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	f003 0302 	and.w	r3, r3, #2
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d0f0      	beq.n	800a45e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a47c:	4b28      	ldr	r3, [pc, #160]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	691b      	ldr	r3, [r3, #16]
 800a488:	00db      	lsls	r3, r3, #3
 800a48a:	4925      	ldr	r1, [pc, #148]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a48c:	4313      	orrs	r3, r2
 800a48e:	600b      	str	r3, [r1, #0]
 800a490:	e015      	b.n	800a4be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a492:	4b24      	ldr	r3, [pc, #144]	@ (800a524 <HAL_RCC_OscConfig+0x244>)
 800a494:	2200      	movs	r2, #0
 800a496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a498:	f7fb fc14 	bl	8005cc4 <HAL_GetTick>
 800a49c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a49e:	e008      	b.n	800a4b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4a0:	f7fb fc10 	bl	8005cc4 <HAL_GetTick>
 800a4a4:	4602      	mov	r2, r0
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	1ad3      	subs	r3, r2, r3
 800a4aa:	2b02      	cmp	r3, #2
 800a4ac:	d901      	bls.n	800a4b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a4ae:	2303      	movs	r3, #3
 800a4b0:	e187      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a4b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f003 0302 	and.w	r3, r3, #2
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d1f0      	bne.n	800a4a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f003 0308 	and.w	r3, r3, #8
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d036      	beq.n	800a538 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	695b      	ldr	r3, [r3, #20]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d016      	beq.n	800a500 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a4d2:	4b15      	ldr	r3, [pc, #84]	@ (800a528 <HAL_RCC_OscConfig+0x248>)
 800a4d4:	2201      	movs	r2, #1
 800a4d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a4d8:	f7fb fbf4 	bl	8005cc4 <HAL_GetTick>
 800a4dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a4de:	e008      	b.n	800a4f2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a4e0:	f7fb fbf0 	bl	8005cc4 <HAL_GetTick>
 800a4e4:	4602      	mov	r2, r0
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	1ad3      	subs	r3, r2, r3
 800a4ea:	2b02      	cmp	r3, #2
 800a4ec:	d901      	bls.n	800a4f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a4ee:	2303      	movs	r3, #3
 800a4f0:	e167      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a4f2:	4b0b      	ldr	r3, [pc, #44]	@ (800a520 <HAL_RCC_OscConfig+0x240>)
 800a4f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a4f6:	f003 0302 	and.w	r3, r3, #2
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d0f0      	beq.n	800a4e0 <HAL_RCC_OscConfig+0x200>
 800a4fe:	e01b      	b.n	800a538 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a500:	4b09      	ldr	r3, [pc, #36]	@ (800a528 <HAL_RCC_OscConfig+0x248>)
 800a502:	2200      	movs	r2, #0
 800a504:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a506:	f7fb fbdd 	bl	8005cc4 <HAL_GetTick>
 800a50a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a50c:	e00e      	b.n	800a52c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a50e:	f7fb fbd9 	bl	8005cc4 <HAL_GetTick>
 800a512:	4602      	mov	r2, r0
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	1ad3      	subs	r3, r2, r3
 800a518:	2b02      	cmp	r3, #2
 800a51a:	d907      	bls.n	800a52c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a51c:	2303      	movs	r3, #3
 800a51e:	e150      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
 800a520:	40023800 	.word	0x40023800
 800a524:	42470000 	.word	0x42470000
 800a528:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a52c:	4b88      	ldr	r3, [pc, #544]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a52e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a530:	f003 0302 	and.w	r3, r3, #2
 800a534:	2b00      	cmp	r3, #0
 800a536:	d1ea      	bne.n	800a50e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f003 0304 	and.w	r3, r3, #4
 800a540:	2b00      	cmp	r3, #0
 800a542:	f000 8097 	beq.w	800a674 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a546:	2300      	movs	r3, #0
 800a548:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a54a:	4b81      	ldr	r3, [pc, #516]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a54c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a54e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a552:	2b00      	cmp	r3, #0
 800a554:	d10f      	bne.n	800a576 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a556:	2300      	movs	r3, #0
 800a558:	60bb      	str	r3, [r7, #8]
 800a55a:	4b7d      	ldr	r3, [pc, #500]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a55c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a55e:	4a7c      	ldr	r2, [pc, #496]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a560:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a564:	6413      	str	r3, [r2, #64]	@ 0x40
 800a566:	4b7a      	ldr	r3, [pc, #488]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a56a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a56e:	60bb      	str	r3, [r7, #8]
 800a570:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a572:	2301      	movs	r3, #1
 800a574:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a576:	4b77      	ldr	r3, [pc, #476]	@ (800a754 <HAL_RCC_OscConfig+0x474>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d118      	bne.n	800a5b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a582:	4b74      	ldr	r3, [pc, #464]	@ (800a754 <HAL_RCC_OscConfig+0x474>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4a73      	ldr	r2, [pc, #460]	@ (800a754 <HAL_RCC_OscConfig+0x474>)
 800a588:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a58c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a58e:	f7fb fb99 	bl	8005cc4 <HAL_GetTick>
 800a592:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a594:	e008      	b.n	800a5a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a596:	f7fb fb95 	bl	8005cc4 <HAL_GetTick>
 800a59a:	4602      	mov	r2, r0
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	1ad3      	subs	r3, r2, r3
 800a5a0:	2b02      	cmp	r3, #2
 800a5a2:	d901      	bls.n	800a5a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a5a4:	2303      	movs	r3, #3
 800a5a6:	e10c      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a5a8:	4b6a      	ldr	r3, [pc, #424]	@ (800a754 <HAL_RCC_OscConfig+0x474>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d0f0      	beq.n	800a596 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	689b      	ldr	r3, [r3, #8]
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	d106      	bne.n	800a5ca <HAL_RCC_OscConfig+0x2ea>
 800a5bc:	4b64      	ldr	r3, [pc, #400]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a5be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5c0:	4a63      	ldr	r2, [pc, #396]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a5c2:	f043 0301 	orr.w	r3, r3, #1
 800a5c6:	6713      	str	r3, [r2, #112]	@ 0x70
 800a5c8:	e01c      	b.n	800a604 <HAL_RCC_OscConfig+0x324>
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	689b      	ldr	r3, [r3, #8]
 800a5ce:	2b05      	cmp	r3, #5
 800a5d0:	d10c      	bne.n	800a5ec <HAL_RCC_OscConfig+0x30c>
 800a5d2:	4b5f      	ldr	r3, [pc, #380]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a5d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5d6:	4a5e      	ldr	r2, [pc, #376]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a5d8:	f043 0304 	orr.w	r3, r3, #4
 800a5dc:	6713      	str	r3, [r2, #112]	@ 0x70
 800a5de:	4b5c      	ldr	r3, [pc, #368]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a5e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5e2:	4a5b      	ldr	r2, [pc, #364]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a5e4:	f043 0301 	orr.w	r3, r3, #1
 800a5e8:	6713      	str	r3, [r2, #112]	@ 0x70
 800a5ea:	e00b      	b.n	800a604 <HAL_RCC_OscConfig+0x324>
 800a5ec:	4b58      	ldr	r3, [pc, #352]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a5ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5f0:	4a57      	ldr	r2, [pc, #348]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a5f2:	f023 0301 	bic.w	r3, r3, #1
 800a5f6:	6713      	str	r3, [r2, #112]	@ 0x70
 800a5f8:	4b55      	ldr	r3, [pc, #340]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a5fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5fc:	4a54      	ldr	r2, [pc, #336]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a5fe:	f023 0304 	bic.w	r3, r3, #4
 800a602:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d015      	beq.n	800a638 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a60c:	f7fb fb5a 	bl	8005cc4 <HAL_GetTick>
 800a610:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a612:	e00a      	b.n	800a62a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a614:	f7fb fb56 	bl	8005cc4 <HAL_GetTick>
 800a618:	4602      	mov	r2, r0
 800a61a:	693b      	ldr	r3, [r7, #16]
 800a61c:	1ad3      	subs	r3, r2, r3
 800a61e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a622:	4293      	cmp	r3, r2
 800a624:	d901      	bls.n	800a62a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a626:	2303      	movs	r3, #3
 800a628:	e0cb      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a62a:	4b49      	ldr	r3, [pc, #292]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a62c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a62e:	f003 0302 	and.w	r3, r3, #2
 800a632:	2b00      	cmp	r3, #0
 800a634:	d0ee      	beq.n	800a614 <HAL_RCC_OscConfig+0x334>
 800a636:	e014      	b.n	800a662 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a638:	f7fb fb44 	bl	8005cc4 <HAL_GetTick>
 800a63c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a63e:	e00a      	b.n	800a656 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a640:	f7fb fb40 	bl	8005cc4 <HAL_GetTick>
 800a644:	4602      	mov	r2, r0
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	1ad3      	subs	r3, r2, r3
 800a64a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a64e:	4293      	cmp	r3, r2
 800a650:	d901      	bls.n	800a656 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a652:	2303      	movs	r3, #3
 800a654:	e0b5      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a656:	4b3e      	ldr	r3, [pc, #248]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a65a:	f003 0302 	and.w	r3, r3, #2
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d1ee      	bne.n	800a640 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a662:	7dfb      	ldrb	r3, [r7, #23]
 800a664:	2b01      	cmp	r3, #1
 800a666:	d105      	bne.n	800a674 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a668:	4b39      	ldr	r3, [pc, #228]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a66a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a66c:	4a38      	ldr	r2, [pc, #224]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a66e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a672:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	699b      	ldr	r3, [r3, #24]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	f000 80a1 	beq.w	800a7c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a67e:	4b34      	ldr	r3, [pc, #208]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	f003 030c 	and.w	r3, r3, #12
 800a686:	2b08      	cmp	r3, #8
 800a688:	d05c      	beq.n	800a744 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	699b      	ldr	r3, [r3, #24]
 800a68e:	2b02      	cmp	r3, #2
 800a690:	d141      	bne.n	800a716 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a692:	4b31      	ldr	r3, [pc, #196]	@ (800a758 <HAL_RCC_OscConfig+0x478>)
 800a694:	2200      	movs	r2, #0
 800a696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a698:	f7fb fb14 	bl	8005cc4 <HAL_GetTick>
 800a69c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a69e:	e008      	b.n	800a6b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a6a0:	f7fb fb10 	bl	8005cc4 <HAL_GetTick>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	1ad3      	subs	r3, r2, r3
 800a6aa:	2b02      	cmp	r3, #2
 800a6ac:	d901      	bls.n	800a6b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a6ae:	2303      	movs	r3, #3
 800a6b0:	e087      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a6b2:	4b27      	ldr	r3, [pc, #156]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d1f0      	bne.n	800a6a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	69da      	ldr	r2, [r3, #28]
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6a1b      	ldr	r3, [r3, #32]
 800a6c6:	431a      	orrs	r2, r3
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6cc:	019b      	lsls	r3, r3, #6
 800a6ce:	431a      	orrs	r2, r3
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6d4:	085b      	lsrs	r3, r3, #1
 800a6d6:	3b01      	subs	r3, #1
 800a6d8:	041b      	lsls	r3, r3, #16
 800a6da:	431a      	orrs	r2, r3
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6e0:	061b      	lsls	r3, r3, #24
 800a6e2:	491b      	ldr	r1, [pc, #108]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a6e8:	4b1b      	ldr	r3, [pc, #108]	@ (800a758 <HAL_RCC_OscConfig+0x478>)
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a6ee:	f7fb fae9 	bl	8005cc4 <HAL_GetTick>
 800a6f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a6f4:	e008      	b.n	800a708 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a6f6:	f7fb fae5 	bl	8005cc4 <HAL_GetTick>
 800a6fa:	4602      	mov	r2, r0
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	1ad3      	subs	r3, r2, r3
 800a700:	2b02      	cmp	r3, #2
 800a702:	d901      	bls.n	800a708 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a704:	2303      	movs	r3, #3
 800a706:	e05c      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a708:	4b11      	ldr	r3, [pc, #68]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a710:	2b00      	cmp	r3, #0
 800a712:	d0f0      	beq.n	800a6f6 <HAL_RCC_OscConfig+0x416>
 800a714:	e054      	b.n	800a7c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a716:	4b10      	ldr	r3, [pc, #64]	@ (800a758 <HAL_RCC_OscConfig+0x478>)
 800a718:	2200      	movs	r2, #0
 800a71a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a71c:	f7fb fad2 	bl	8005cc4 <HAL_GetTick>
 800a720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a722:	e008      	b.n	800a736 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a724:	f7fb face 	bl	8005cc4 <HAL_GetTick>
 800a728:	4602      	mov	r2, r0
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	1ad3      	subs	r3, r2, r3
 800a72e:	2b02      	cmp	r3, #2
 800a730:	d901      	bls.n	800a736 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a732:	2303      	movs	r3, #3
 800a734:	e045      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a736:	4b06      	ldr	r3, [pc, #24]	@ (800a750 <HAL_RCC_OscConfig+0x470>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d1f0      	bne.n	800a724 <HAL_RCC_OscConfig+0x444>
 800a742:	e03d      	b.n	800a7c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	699b      	ldr	r3, [r3, #24]
 800a748:	2b01      	cmp	r3, #1
 800a74a:	d107      	bne.n	800a75c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a74c:	2301      	movs	r3, #1
 800a74e:	e038      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
 800a750:	40023800 	.word	0x40023800
 800a754:	40007000 	.word	0x40007000
 800a758:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a75c:	4b1b      	ldr	r3, [pc, #108]	@ (800a7cc <HAL_RCC_OscConfig+0x4ec>)
 800a75e:	685b      	ldr	r3, [r3, #4]
 800a760:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	699b      	ldr	r3, [r3, #24]
 800a766:	2b01      	cmp	r3, #1
 800a768:	d028      	beq.n	800a7bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a774:	429a      	cmp	r2, r3
 800a776:	d121      	bne.n	800a7bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a782:	429a      	cmp	r2, r3
 800a784:	d11a      	bne.n	800a7bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a786:	68fa      	ldr	r2, [r7, #12]
 800a788:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a78c:	4013      	ands	r3, r2
 800a78e:	687a      	ldr	r2, [r7, #4]
 800a790:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a792:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a794:	4293      	cmp	r3, r2
 800a796:	d111      	bne.n	800a7bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7a2:	085b      	lsrs	r3, r3, #1
 800a7a4:	3b01      	subs	r3, #1
 800a7a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d107      	bne.n	800a7bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d001      	beq.n	800a7c0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a7bc:	2301      	movs	r3, #1
 800a7be:	e000      	b.n	800a7c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a7c0:	2300      	movs	r3, #0
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3718      	adds	r7, #24
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}
 800a7ca:	bf00      	nop
 800a7cc:	40023800 	.word	0x40023800

0800a7d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
 800a7d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d101      	bne.n	800a7e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	e0cc      	b.n	800a97e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a7e4:	4b68      	ldr	r3, [pc, #416]	@ (800a988 <HAL_RCC_ClockConfig+0x1b8>)
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f003 0307 	and.w	r3, r3, #7
 800a7ec:	683a      	ldr	r2, [r7, #0]
 800a7ee:	429a      	cmp	r2, r3
 800a7f0:	d90c      	bls.n	800a80c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a7f2:	4b65      	ldr	r3, [pc, #404]	@ (800a988 <HAL_RCC_ClockConfig+0x1b8>)
 800a7f4:	683a      	ldr	r2, [r7, #0]
 800a7f6:	b2d2      	uxtb	r2, r2
 800a7f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a7fa:	4b63      	ldr	r3, [pc, #396]	@ (800a988 <HAL_RCC_ClockConfig+0x1b8>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f003 0307 	and.w	r3, r3, #7
 800a802:	683a      	ldr	r2, [r7, #0]
 800a804:	429a      	cmp	r2, r3
 800a806:	d001      	beq.n	800a80c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a808:	2301      	movs	r3, #1
 800a80a:	e0b8      	b.n	800a97e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f003 0302 	and.w	r3, r3, #2
 800a814:	2b00      	cmp	r3, #0
 800a816:	d020      	beq.n	800a85a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f003 0304 	and.w	r3, r3, #4
 800a820:	2b00      	cmp	r3, #0
 800a822:	d005      	beq.n	800a830 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a824:	4b59      	ldr	r3, [pc, #356]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a826:	689b      	ldr	r3, [r3, #8]
 800a828:	4a58      	ldr	r2, [pc, #352]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a82a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a82e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	f003 0308 	and.w	r3, r3, #8
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d005      	beq.n	800a848 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a83c:	4b53      	ldr	r3, [pc, #332]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	4a52      	ldr	r2, [pc, #328]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a842:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a846:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a848:	4b50      	ldr	r3, [pc, #320]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a84a:	689b      	ldr	r3, [r3, #8]
 800a84c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	689b      	ldr	r3, [r3, #8]
 800a854:	494d      	ldr	r1, [pc, #308]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a856:	4313      	orrs	r3, r2
 800a858:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f003 0301 	and.w	r3, r3, #1
 800a862:	2b00      	cmp	r3, #0
 800a864:	d044      	beq.n	800a8f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	2b01      	cmp	r3, #1
 800a86c:	d107      	bne.n	800a87e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a86e:	4b47      	ldr	r3, [pc, #284]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a876:	2b00      	cmp	r3, #0
 800a878:	d119      	bne.n	800a8ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a87a:	2301      	movs	r3, #1
 800a87c:	e07f      	b.n	800a97e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	685b      	ldr	r3, [r3, #4]
 800a882:	2b02      	cmp	r3, #2
 800a884:	d003      	beq.n	800a88e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a88a:	2b03      	cmp	r3, #3
 800a88c:	d107      	bne.n	800a89e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a88e:	4b3f      	ldr	r3, [pc, #252]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a896:	2b00      	cmp	r3, #0
 800a898:	d109      	bne.n	800a8ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a89a:	2301      	movs	r3, #1
 800a89c:	e06f      	b.n	800a97e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a89e:	4b3b      	ldr	r3, [pc, #236]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f003 0302 	and.w	r3, r3, #2
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d101      	bne.n	800a8ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	e067      	b.n	800a97e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a8ae:	4b37      	ldr	r3, [pc, #220]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a8b0:	689b      	ldr	r3, [r3, #8]
 800a8b2:	f023 0203 	bic.w	r2, r3, #3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	4934      	ldr	r1, [pc, #208]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a8bc:	4313      	orrs	r3, r2
 800a8be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a8c0:	f7fb fa00 	bl	8005cc4 <HAL_GetTick>
 800a8c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a8c6:	e00a      	b.n	800a8de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a8c8:	f7fb f9fc 	bl	8005cc4 <HAL_GetTick>
 800a8cc:	4602      	mov	r2, r0
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	1ad3      	subs	r3, r2, r3
 800a8d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d901      	bls.n	800a8de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a8da:	2303      	movs	r3, #3
 800a8dc:	e04f      	b.n	800a97e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a8de:	4b2b      	ldr	r3, [pc, #172]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a8e0:	689b      	ldr	r3, [r3, #8]
 800a8e2:	f003 020c 	and.w	r2, r3, #12
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	685b      	ldr	r3, [r3, #4]
 800a8ea:	009b      	lsls	r3, r3, #2
 800a8ec:	429a      	cmp	r2, r3
 800a8ee:	d1eb      	bne.n	800a8c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a8f0:	4b25      	ldr	r3, [pc, #148]	@ (800a988 <HAL_RCC_ClockConfig+0x1b8>)
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f003 0307 	and.w	r3, r3, #7
 800a8f8:	683a      	ldr	r2, [r7, #0]
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d20c      	bcs.n	800a918 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a8fe:	4b22      	ldr	r3, [pc, #136]	@ (800a988 <HAL_RCC_ClockConfig+0x1b8>)
 800a900:	683a      	ldr	r2, [r7, #0]
 800a902:	b2d2      	uxtb	r2, r2
 800a904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a906:	4b20      	ldr	r3, [pc, #128]	@ (800a988 <HAL_RCC_ClockConfig+0x1b8>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f003 0307 	and.w	r3, r3, #7
 800a90e:	683a      	ldr	r2, [r7, #0]
 800a910:	429a      	cmp	r2, r3
 800a912:	d001      	beq.n	800a918 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a914:	2301      	movs	r3, #1
 800a916:	e032      	b.n	800a97e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f003 0304 	and.w	r3, r3, #4
 800a920:	2b00      	cmp	r3, #0
 800a922:	d008      	beq.n	800a936 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a924:	4b19      	ldr	r3, [pc, #100]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	68db      	ldr	r3, [r3, #12]
 800a930:	4916      	ldr	r1, [pc, #88]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a932:	4313      	orrs	r3, r2
 800a934:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	f003 0308 	and.w	r3, r3, #8
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d009      	beq.n	800a956 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a942:	4b12      	ldr	r3, [pc, #72]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a944:	689b      	ldr	r3, [r3, #8]
 800a946:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	691b      	ldr	r3, [r3, #16]
 800a94e:	00db      	lsls	r3, r3, #3
 800a950:	490e      	ldr	r1, [pc, #56]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a952:	4313      	orrs	r3, r2
 800a954:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a956:	f000 f821 	bl	800a99c <HAL_RCC_GetSysClockFreq>
 800a95a:	4602      	mov	r2, r0
 800a95c:	4b0b      	ldr	r3, [pc, #44]	@ (800a98c <HAL_RCC_ClockConfig+0x1bc>)
 800a95e:	689b      	ldr	r3, [r3, #8]
 800a960:	091b      	lsrs	r3, r3, #4
 800a962:	f003 030f 	and.w	r3, r3, #15
 800a966:	490a      	ldr	r1, [pc, #40]	@ (800a990 <HAL_RCC_ClockConfig+0x1c0>)
 800a968:	5ccb      	ldrb	r3, [r1, r3]
 800a96a:	fa22 f303 	lsr.w	r3, r2, r3
 800a96e:	4a09      	ldr	r2, [pc, #36]	@ (800a994 <HAL_RCC_ClockConfig+0x1c4>)
 800a970:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800a972:	4b09      	ldr	r3, [pc, #36]	@ (800a998 <HAL_RCC_ClockConfig+0x1c8>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4618      	mov	r0, r3
 800a978:	f7fb f960 	bl	8005c3c <HAL_InitTick>

  return HAL_OK;
 800a97c:	2300      	movs	r3, #0
}
 800a97e:	4618      	mov	r0, r3
 800a980:	3710      	adds	r7, #16
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	40023c00 	.word	0x40023c00
 800a98c:	40023800 	.word	0x40023800
 800a990:	080152b0 	.word	0x080152b0
 800a994:	200000c0 	.word	0x200000c0
 800a998:	200000cc 	.word	0x200000cc

0800a99c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a99c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a9a0:	b090      	sub	sp, #64	@ 0x40
 800a9a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a9b4:	4b59      	ldr	r3, [pc, #356]	@ (800ab1c <HAL_RCC_GetSysClockFreq+0x180>)
 800a9b6:	689b      	ldr	r3, [r3, #8]
 800a9b8:	f003 030c 	and.w	r3, r3, #12
 800a9bc:	2b08      	cmp	r3, #8
 800a9be:	d00d      	beq.n	800a9dc <HAL_RCC_GetSysClockFreq+0x40>
 800a9c0:	2b08      	cmp	r3, #8
 800a9c2:	f200 80a1 	bhi.w	800ab08 <HAL_RCC_GetSysClockFreq+0x16c>
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d002      	beq.n	800a9d0 <HAL_RCC_GetSysClockFreq+0x34>
 800a9ca:	2b04      	cmp	r3, #4
 800a9cc:	d003      	beq.n	800a9d6 <HAL_RCC_GetSysClockFreq+0x3a>
 800a9ce:	e09b      	b.n	800ab08 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a9d0:	4b53      	ldr	r3, [pc, #332]	@ (800ab20 <HAL_RCC_GetSysClockFreq+0x184>)
 800a9d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a9d4:	e09b      	b.n	800ab0e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a9d6:	4b53      	ldr	r3, [pc, #332]	@ (800ab24 <HAL_RCC_GetSysClockFreq+0x188>)
 800a9d8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a9da:	e098      	b.n	800ab0e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a9dc:	4b4f      	ldr	r3, [pc, #316]	@ (800ab1c <HAL_RCC_GetSysClockFreq+0x180>)
 800a9de:	685b      	ldr	r3, [r3, #4]
 800a9e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a9e4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a9e6:	4b4d      	ldr	r3, [pc, #308]	@ (800ab1c <HAL_RCC_GetSysClockFreq+0x180>)
 800a9e8:	685b      	ldr	r3, [r3, #4]
 800a9ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d028      	beq.n	800aa44 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a9f2:	4b4a      	ldr	r3, [pc, #296]	@ (800ab1c <HAL_RCC_GetSysClockFreq+0x180>)
 800a9f4:	685b      	ldr	r3, [r3, #4]
 800a9f6:	099b      	lsrs	r3, r3, #6
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	623b      	str	r3, [r7, #32]
 800a9fc:	627a      	str	r2, [r7, #36]	@ 0x24
 800a9fe:	6a3b      	ldr	r3, [r7, #32]
 800aa00:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800aa04:	2100      	movs	r1, #0
 800aa06:	4b47      	ldr	r3, [pc, #284]	@ (800ab24 <HAL_RCC_GetSysClockFreq+0x188>)
 800aa08:	fb03 f201 	mul.w	r2, r3, r1
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	fb00 f303 	mul.w	r3, r0, r3
 800aa12:	4413      	add	r3, r2
 800aa14:	4a43      	ldr	r2, [pc, #268]	@ (800ab24 <HAL_RCC_GetSysClockFreq+0x188>)
 800aa16:	fba0 1202 	umull	r1, r2, r0, r2
 800aa1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aa1c:	460a      	mov	r2, r1
 800aa1e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800aa20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa22:	4413      	add	r3, r2
 800aa24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aa26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa28:	2200      	movs	r2, #0
 800aa2a:	61bb      	str	r3, [r7, #24]
 800aa2c:	61fa      	str	r2, [r7, #28]
 800aa2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa32:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800aa36:	f7f6 fa15 	bl	8000e64 <__aeabi_uldivmod>
 800aa3a:	4602      	mov	r2, r0
 800aa3c:	460b      	mov	r3, r1
 800aa3e:	4613      	mov	r3, r2
 800aa40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa42:	e053      	b.n	800aaec <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800aa44:	4b35      	ldr	r3, [pc, #212]	@ (800ab1c <HAL_RCC_GetSysClockFreq+0x180>)
 800aa46:	685b      	ldr	r3, [r3, #4]
 800aa48:	099b      	lsrs	r3, r3, #6
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	613b      	str	r3, [r7, #16]
 800aa4e:	617a      	str	r2, [r7, #20]
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800aa56:	f04f 0b00 	mov.w	fp, #0
 800aa5a:	4652      	mov	r2, sl
 800aa5c:	465b      	mov	r3, fp
 800aa5e:	f04f 0000 	mov.w	r0, #0
 800aa62:	f04f 0100 	mov.w	r1, #0
 800aa66:	0159      	lsls	r1, r3, #5
 800aa68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800aa6c:	0150      	lsls	r0, r2, #5
 800aa6e:	4602      	mov	r2, r0
 800aa70:	460b      	mov	r3, r1
 800aa72:	ebb2 080a 	subs.w	r8, r2, sl
 800aa76:	eb63 090b 	sbc.w	r9, r3, fp
 800aa7a:	f04f 0200 	mov.w	r2, #0
 800aa7e:	f04f 0300 	mov.w	r3, #0
 800aa82:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800aa86:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800aa8a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800aa8e:	ebb2 0408 	subs.w	r4, r2, r8
 800aa92:	eb63 0509 	sbc.w	r5, r3, r9
 800aa96:	f04f 0200 	mov.w	r2, #0
 800aa9a:	f04f 0300 	mov.w	r3, #0
 800aa9e:	00eb      	lsls	r3, r5, #3
 800aaa0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aaa4:	00e2      	lsls	r2, r4, #3
 800aaa6:	4614      	mov	r4, r2
 800aaa8:	461d      	mov	r5, r3
 800aaaa:	eb14 030a 	adds.w	r3, r4, sl
 800aaae:	603b      	str	r3, [r7, #0]
 800aab0:	eb45 030b 	adc.w	r3, r5, fp
 800aab4:	607b      	str	r3, [r7, #4]
 800aab6:	f04f 0200 	mov.w	r2, #0
 800aaba:	f04f 0300 	mov.w	r3, #0
 800aabe:	e9d7 4500 	ldrd	r4, r5, [r7]
 800aac2:	4629      	mov	r1, r5
 800aac4:	028b      	lsls	r3, r1, #10
 800aac6:	4621      	mov	r1, r4
 800aac8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800aacc:	4621      	mov	r1, r4
 800aace:	028a      	lsls	r2, r1, #10
 800aad0:	4610      	mov	r0, r2
 800aad2:	4619      	mov	r1, r3
 800aad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aad6:	2200      	movs	r2, #0
 800aad8:	60bb      	str	r3, [r7, #8]
 800aada:	60fa      	str	r2, [r7, #12]
 800aadc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800aae0:	f7f6 f9c0 	bl	8000e64 <__aeabi_uldivmod>
 800aae4:	4602      	mov	r2, r0
 800aae6:	460b      	mov	r3, r1
 800aae8:	4613      	mov	r3, r2
 800aaea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800aaec:	4b0b      	ldr	r3, [pc, #44]	@ (800ab1c <HAL_RCC_GetSysClockFreq+0x180>)
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	0c1b      	lsrs	r3, r3, #16
 800aaf2:	f003 0303 	and.w	r3, r3, #3
 800aaf6:	3301      	adds	r3, #1
 800aaf8:	005b      	lsls	r3, r3, #1
 800aafa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800aafc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab00:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab04:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800ab06:	e002      	b.n	800ab0e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800ab08:	4b05      	ldr	r3, [pc, #20]	@ (800ab20 <HAL_RCC_GetSysClockFreq+0x184>)
 800ab0a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800ab0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800ab0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3740      	adds	r7, #64	@ 0x40
 800ab14:	46bd      	mov	sp, r7
 800ab16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ab1a:	bf00      	nop
 800ab1c:	40023800 	.word	0x40023800
 800ab20:	00f42400 	.word	0x00f42400
 800ab24:	00b71b00 	.word	0x00b71b00

0800ab28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ab2c:	4b03      	ldr	r3, [pc, #12]	@ (800ab3c <HAL_RCC_GetHCLKFreq+0x14>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	46bd      	mov	sp, r7
 800ab34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab38:	4770      	bx	lr
 800ab3a:	bf00      	nop
 800ab3c:	200000c0 	.word	0x200000c0

0800ab40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800ab44:	f7ff fff0 	bl	800ab28 <HAL_RCC_GetHCLKFreq>
 800ab48:	4602      	mov	r2, r0
 800ab4a:	4b05      	ldr	r3, [pc, #20]	@ (800ab60 <HAL_RCC_GetPCLK1Freq+0x20>)
 800ab4c:	689b      	ldr	r3, [r3, #8]
 800ab4e:	0a9b      	lsrs	r3, r3, #10
 800ab50:	f003 0307 	and.w	r3, r3, #7
 800ab54:	4903      	ldr	r1, [pc, #12]	@ (800ab64 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ab56:	5ccb      	ldrb	r3, [r1, r3]
 800ab58:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	bd80      	pop	{r7, pc}
 800ab60:	40023800 	.word	0x40023800
 800ab64:	080152c0 	.word	0x080152c0

0800ab68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800ab6c:	f7ff ffdc 	bl	800ab28 <HAL_RCC_GetHCLKFreq>
 800ab70:	4602      	mov	r2, r0
 800ab72:	4b05      	ldr	r3, [pc, #20]	@ (800ab88 <HAL_RCC_GetPCLK2Freq+0x20>)
 800ab74:	689b      	ldr	r3, [r3, #8]
 800ab76:	0b5b      	lsrs	r3, r3, #13
 800ab78:	f003 0307 	and.w	r3, r3, #7
 800ab7c:	4903      	ldr	r1, [pc, #12]	@ (800ab8c <HAL_RCC_GetPCLK2Freq+0x24>)
 800ab7e:	5ccb      	ldrb	r3, [r1, r3]
 800ab80:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	bd80      	pop	{r7, pc}
 800ab88:	40023800 	.word	0x40023800
 800ab8c:	080152c0 	.word	0x080152c0

0800ab90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b082      	sub	sp, #8
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d101      	bne.n	800aba2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ab9e:	2301      	movs	r3, #1
 800aba0:	e07b      	b.n	800ac9a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d108      	bne.n	800abbc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	685b      	ldr	r3, [r3, #4]
 800abae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800abb2:	d009      	beq.n	800abc8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2200      	movs	r2, #0
 800abb8:	61da      	str	r2, [r3, #28]
 800abba:	e005      	b.n	800abc8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2200      	movs	r2, #0
 800abc0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2200      	movs	r2, #0
 800abc6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2200      	movs	r2, #0
 800abcc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800abd4:	b2db      	uxtb	r3, r3
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d106      	bne.n	800abe8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2200      	movs	r2, #0
 800abde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	f7fa f83a 	bl	8004c5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2202      	movs	r2, #2
 800abec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	681a      	ldr	r2, [r3, #0]
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800abfe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	689b      	ldr	r3, [r3, #8]
 800ac0c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ac10:	431a      	orrs	r2, r3
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	68db      	ldr	r3, [r3, #12]
 800ac16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac1a:	431a      	orrs	r2, r3
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	691b      	ldr	r3, [r3, #16]
 800ac20:	f003 0302 	and.w	r3, r3, #2
 800ac24:	431a      	orrs	r2, r3
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	695b      	ldr	r3, [r3, #20]
 800ac2a:	f003 0301 	and.w	r3, r3, #1
 800ac2e:	431a      	orrs	r2, r3
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	699b      	ldr	r3, [r3, #24]
 800ac34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac38:	431a      	orrs	r2, r3
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	69db      	ldr	r3, [r3, #28]
 800ac3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ac42:	431a      	orrs	r2, r3
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	6a1b      	ldr	r3, [r3, #32]
 800ac48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac4c:	ea42 0103 	orr.w	r1, r2, r3
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac54:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	430a      	orrs	r2, r1
 800ac5e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	699b      	ldr	r3, [r3, #24]
 800ac64:	0c1b      	lsrs	r3, r3, #16
 800ac66:	f003 0104 	and.w	r1, r3, #4
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac6e:	f003 0210 	and.w	r2, r3, #16
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	430a      	orrs	r2, r1
 800ac78:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	69da      	ldr	r2, [r3, #28]
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ac88:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2201      	movs	r2, #1
 800ac94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800ac98:	2300      	movs	r3, #0
}
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	3708      	adds	r7, #8
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bd80      	pop	{r7, pc}

0800aca2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aca2:	b580      	push	{r7, lr}
 800aca4:	b088      	sub	sp, #32
 800aca6:	af00      	add	r7, sp, #0
 800aca8:	60f8      	str	r0, [r7, #12]
 800acaa:	60b9      	str	r1, [r7, #8]
 800acac:	603b      	str	r3, [r7, #0]
 800acae:	4613      	mov	r3, r2
 800acb0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800acb2:	f7fb f807 	bl	8005cc4 <HAL_GetTick>
 800acb6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800acb8:	88fb      	ldrh	r3, [r7, #6]
 800acba:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800acc2:	b2db      	uxtb	r3, r3
 800acc4:	2b01      	cmp	r3, #1
 800acc6:	d001      	beq.n	800accc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800acc8:	2302      	movs	r3, #2
 800acca:	e12a      	b.n	800af22 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d002      	beq.n	800acd8 <HAL_SPI_Transmit+0x36>
 800acd2:	88fb      	ldrh	r3, [r7, #6]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d101      	bne.n	800acdc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800acd8:	2301      	movs	r3, #1
 800acda:	e122      	b.n	800af22 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d101      	bne.n	800acea <HAL_SPI_Transmit+0x48>
 800ace6:	2302      	movs	r3, #2
 800ace8:	e11b      	b.n	800af22 <HAL_SPI_Transmit+0x280>
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2201      	movs	r2, #1
 800acee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	2203      	movs	r2, #3
 800acf6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	2200      	movs	r2, #0
 800acfe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	68ba      	ldr	r2, [r7, #8]
 800ad04:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	88fa      	ldrh	r2, [r7, #6]
 800ad0a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	88fa      	ldrh	r2, [r7, #6]
 800ad10:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2200      	movs	r2, #0
 800ad16:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	2200      	movs	r2, #0
 800ad22:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	2200      	movs	r2, #0
 800ad28:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad38:	d10f      	bne.n	800ad5a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	681a      	ldr	r2, [r3, #0]
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ad48:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	681a      	ldr	r2, [r3, #0]
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ad58:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad64:	2b40      	cmp	r3, #64	@ 0x40
 800ad66:	d007      	beq.n	800ad78 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	681a      	ldr	r2, [r3, #0]
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ad76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	68db      	ldr	r3, [r3, #12]
 800ad7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ad80:	d152      	bne.n	800ae28 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	685b      	ldr	r3, [r3, #4]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d002      	beq.n	800ad90 <HAL_SPI_Transmit+0xee>
 800ad8a:	8b7b      	ldrh	r3, [r7, #26]
 800ad8c:	2b01      	cmp	r3, #1
 800ad8e:	d145      	bne.n	800ae1c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad94:	881a      	ldrh	r2, [r3, #0]
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ada0:	1c9a      	adds	r2, r3, #2
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800adaa:	b29b      	uxth	r3, r3
 800adac:	3b01      	subs	r3, #1
 800adae:	b29a      	uxth	r2, r3
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800adb4:	e032      	b.n	800ae1c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	689b      	ldr	r3, [r3, #8]
 800adbc:	f003 0302 	and.w	r3, r3, #2
 800adc0:	2b02      	cmp	r3, #2
 800adc2:	d112      	bne.n	800adea <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adc8:	881a      	ldrh	r2, [r3, #0]
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800add4:	1c9a      	adds	r2, r3, #2
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800adde:	b29b      	uxth	r3, r3
 800ade0:	3b01      	subs	r3, #1
 800ade2:	b29a      	uxth	r2, r3
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	86da      	strh	r2, [r3, #54]	@ 0x36
 800ade8:	e018      	b.n	800ae1c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800adea:	f7fa ff6b 	bl	8005cc4 <HAL_GetTick>
 800adee:	4602      	mov	r2, r0
 800adf0:	69fb      	ldr	r3, [r7, #28]
 800adf2:	1ad3      	subs	r3, r2, r3
 800adf4:	683a      	ldr	r2, [r7, #0]
 800adf6:	429a      	cmp	r2, r3
 800adf8:	d803      	bhi.n	800ae02 <HAL_SPI_Transmit+0x160>
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae00:	d102      	bne.n	800ae08 <HAL_SPI_Transmit+0x166>
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d109      	bne.n	800ae1c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	2200      	movs	r2, #0
 800ae14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ae18:	2303      	movs	r3, #3
 800ae1a:	e082      	b.n	800af22 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ae20:	b29b      	uxth	r3, r3
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d1c7      	bne.n	800adb6 <HAL_SPI_Transmit+0x114>
 800ae26:	e053      	b.n	800aed0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	685b      	ldr	r3, [r3, #4]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d002      	beq.n	800ae36 <HAL_SPI_Transmit+0x194>
 800ae30:	8b7b      	ldrh	r3, [r7, #26]
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d147      	bne.n	800aec6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	330c      	adds	r3, #12
 800ae40:	7812      	ldrb	r2, [r2, #0]
 800ae42:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae48:	1c5a      	adds	r2, r3, #1
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ae52:	b29b      	uxth	r3, r3
 800ae54:	3b01      	subs	r3, #1
 800ae56:	b29a      	uxth	r2, r3
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800ae5c:	e033      	b.n	800aec6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	689b      	ldr	r3, [r3, #8]
 800ae64:	f003 0302 	and.w	r3, r3, #2
 800ae68:	2b02      	cmp	r3, #2
 800ae6a:	d113      	bne.n	800ae94 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	330c      	adds	r3, #12
 800ae76:	7812      	ldrb	r2, [r2, #0]
 800ae78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae7e:	1c5a      	adds	r2, r3, #1
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ae88:	b29b      	uxth	r3, r3
 800ae8a:	3b01      	subs	r3, #1
 800ae8c:	b29a      	uxth	r2, r3
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	86da      	strh	r2, [r3, #54]	@ 0x36
 800ae92:	e018      	b.n	800aec6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ae94:	f7fa ff16 	bl	8005cc4 <HAL_GetTick>
 800ae98:	4602      	mov	r2, r0
 800ae9a:	69fb      	ldr	r3, [r7, #28]
 800ae9c:	1ad3      	subs	r3, r2, r3
 800ae9e:	683a      	ldr	r2, [r7, #0]
 800aea0:	429a      	cmp	r2, r3
 800aea2:	d803      	bhi.n	800aeac <HAL_SPI_Transmit+0x20a>
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aeaa:	d102      	bne.n	800aeb2 <HAL_SPI_Transmit+0x210>
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d109      	bne.n	800aec6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	2201      	movs	r2, #1
 800aeb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	2200      	movs	r2, #0
 800aebe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800aec2:	2303      	movs	r3, #3
 800aec4:	e02d      	b.n	800af22 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aeca:	b29b      	uxth	r3, r3
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d1c6      	bne.n	800ae5e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aed0:	69fa      	ldr	r2, [r7, #28]
 800aed2:	6839      	ldr	r1, [r7, #0]
 800aed4:	68f8      	ldr	r0, [r7, #12]
 800aed6:	f000 fbd9 	bl	800b68c <SPI_EndRxTxTransaction>
 800aeda:	4603      	mov	r3, r0
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d002      	beq.n	800aee6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	2220      	movs	r2, #32
 800aee4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	689b      	ldr	r3, [r3, #8]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d10a      	bne.n	800af04 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aeee:	2300      	movs	r3, #0
 800aef0:	617b      	str	r3, [r7, #20]
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	68db      	ldr	r3, [r3, #12]
 800aef8:	617b      	str	r3, [r7, #20]
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	689b      	ldr	r3, [r3, #8]
 800af00:	617b      	str	r3, [r7, #20]
 800af02:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	2201      	movs	r2, #1
 800af08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	2200      	movs	r2, #0
 800af10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d001      	beq.n	800af20 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800af1c:	2301      	movs	r3, #1
 800af1e:	e000      	b.n	800af22 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800af20:	2300      	movs	r3, #0
  }
}
 800af22:	4618      	mov	r0, r3
 800af24:	3720      	adds	r7, #32
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b088      	sub	sp, #32
 800af2e:	af02      	add	r7, sp, #8
 800af30:	60f8      	str	r0, [r7, #12]
 800af32:	60b9      	str	r1, [r7, #8]
 800af34:	603b      	str	r3, [r7, #0]
 800af36:	4613      	mov	r3, r2
 800af38:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800af40:	b2db      	uxtb	r3, r3
 800af42:	2b01      	cmp	r3, #1
 800af44:	d001      	beq.n	800af4a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800af46:	2302      	movs	r3, #2
 800af48:	e104      	b.n	800b154 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	685b      	ldr	r3, [r3, #4]
 800af4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800af52:	d112      	bne.n	800af7a <HAL_SPI_Receive+0x50>
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	689b      	ldr	r3, [r3, #8]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d10e      	bne.n	800af7a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	2204      	movs	r2, #4
 800af60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800af64:	88fa      	ldrh	r2, [r7, #6]
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	9300      	str	r3, [sp, #0]
 800af6a:	4613      	mov	r3, r2
 800af6c:	68ba      	ldr	r2, [r7, #8]
 800af6e:	68b9      	ldr	r1, [r7, #8]
 800af70:	68f8      	ldr	r0, [r7, #12]
 800af72:	f000 f8f3 	bl	800b15c <HAL_SPI_TransmitReceive>
 800af76:	4603      	mov	r3, r0
 800af78:	e0ec      	b.n	800b154 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800af7a:	f7fa fea3 	bl	8005cc4 <HAL_GetTick>
 800af7e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800af80:	68bb      	ldr	r3, [r7, #8]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d002      	beq.n	800af8c <HAL_SPI_Receive+0x62>
 800af86:	88fb      	ldrh	r3, [r7, #6]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d101      	bne.n	800af90 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800af8c:	2301      	movs	r3, #1
 800af8e:	e0e1      	b.n	800b154 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800af96:	2b01      	cmp	r3, #1
 800af98:	d101      	bne.n	800af9e <HAL_SPI_Receive+0x74>
 800af9a:	2302      	movs	r3, #2
 800af9c:	e0da      	b.n	800b154 <HAL_SPI_Receive+0x22a>
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	2201      	movs	r2, #1
 800afa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	2204      	movs	r2, #4
 800afaa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	2200      	movs	r2, #0
 800afb2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	68ba      	ldr	r2, [r7, #8]
 800afb8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	88fa      	ldrh	r2, [r7, #6]
 800afbe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	88fa      	ldrh	r2, [r7, #6]
 800afc4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	2200      	movs	r2, #0
 800afca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	2200      	movs	r2, #0
 800afd0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	2200      	movs	r2, #0
 800afd6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	2200      	movs	r2, #0
 800afdc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2200      	movs	r2, #0
 800afe2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	689b      	ldr	r3, [r3, #8]
 800afe8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800afec:	d10f      	bne.n	800b00e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	681a      	ldr	r2, [r3, #0]
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800affc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	681a      	ldr	r2, [r3, #0]
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b00c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b018:	2b40      	cmp	r3, #64	@ 0x40
 800b01a:	d007      	beq.n	800b02c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	681a      	ldr	r2, [r3, #0]
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b02a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	68db      	ldr	r3, [r3, #12]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d170      	bne.n	800b116 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b034:	e035      	b.n	800b0a2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	689b      	ldr	r3, [r3, #8]
 800b03c:	f003 0301 	and.w	r3, r3, #1
 800b040:	2b01      	cmp	r3, #1
 800b042:	d115      	bne.n	800b070 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	f103 020c 	add.w	r2, r3, #12
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b050:	7812      	ldrb	r2, [r2, #0]
 800b052:	b2d2      	uxtb	r2, r2
 800b054:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b05a:	1c5a      	adds	r2, r3, #1
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b064:	b29b      	uxth	r3, r3
 800b066:	3b01      	subs	r3, #1
 800b068:	b29a      	uxth	r2, r3
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b06e:	e018      	b.n	800b0a2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b070:	f7fa fe28 	bl	8005cc4 <HAL_GetTick>
 800b074:	4602      	mov	r2, r0
 800b076:	697b      	ldr	r3, [r7, #20]
 800b078:	1ad3      	subs	r3, r2, r3
 800b07a:	683a      	ldr	r2, [r7, #0]
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d803      	bhi.n	800b088 <HAL_SPI_Receive+0x15e>
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b086:	d102      	bne.n	800b08e <HAL_SPI_Receive+0x164>
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d109      	bne.n	800b0a2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	2201      	movs	r2, #1
 800b092:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	2200      	movs	r2, #0
 800b09a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b09e:	2303      	movs	r3, #3
 800b0a0:	e058      	b.n	800b154 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b0a6:	b29b      	uxth	r3, r3
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d1c4      	bne.n	800b036 <HAL_SPI_Receive+0x10c>
 800b0ac:	e038      	b.n	800b120 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	689b      	ldr	r3, [r3, #8]
 800b0b4:	f003 0301 	and.w	r3, r3, #1
 800b0b8:	2b01      	cmp	r3, #1
 800b0ba:	d113      	bne.n	800b0e4 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	68da      	ldr	r2, [r3, #12]
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0c6:	b292      	uxth	r2, r2
 800b0c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0ce:	1c9a      	adds	r2, r3, #2
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b0d8:	b29b      	uxth	r3, r3
 800b0da:	3b01      	subs	r3, #1
 800b0dc:	b29a      	uxth	r2, r3
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b0e2:	e018      	b.n	800b116 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b0e4:	f7fa fdee 	bl	8005cc4 <HAL_GetTick>
 800b0e8:	4602      	mov	r2, r0
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	1ad3      	subs	r3, r2, r3
 800b0ee:	683a      	ldr	r2, [r7, #0]
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	d803      	bhi.n	800b0fc <HAL_SPI_Receive+0x1d2>
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0fa:	d102      	bne.n	800b102 <HAL_SPI_Receive+0x1d8>
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d109      	bne.n	800b116 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	2201      	movs	r2, #1
 800b106:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	2200      	movs	r2, #0
 800b10e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b112:	2303      	movs	r3, #3
 800b114:	e01e      	b.n	800b154 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d1c6      	bne.n	800b0ae <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b120:	697a      	ldr	r2, [r7, #20]
 800b122:	6839      	ldr	r1, [r7, #0]
 800b124:	68f8      	ldr	r0, [r7, #12]
 800b126:	f000 fa4b 	bl	800b5c0 <SPI_EndRxTransaction>
 800b12a:	4603      	mov	r3, r0
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d002      	beq.n	800b136 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	2220      	movs	r2, #32
 800b134:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	2201      	movs	r2, #1
 800b13a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	2200      	movs	r2, #0
 800b142:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d001      	beq.n	800b152 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800b14e:	2301      	movs	r3, #1
 800b150:	e000      	b.n	800b154 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800b152:	2300      	movs	r3, #0
  }
}
 800b154:	4618      	mov	r0, r3
 800b156:	3718      	adds	r7, #24
 800b158:	46bd      	mov	sp, r7
 800b15a:	bd80      	pop	{r7, pc}

0800b15c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b08a      	sub	sp, #40	@ 0x28
 800b160:	af00      	add	r7, sp, #0
 800b162:	60f8      	str	r0, [r7, #12]
 800b164:	60b9      	str	r1, [r7, #8]
 800b166:	607a      	str	r2, [r7, #4]
 800b168:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b16a:	2301      	movs	r3, #1
 800b16c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b16e:	f7fa fda9 	bl	8005cc4 <HAL_GetTick>
 800b172:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b17a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	685b      	ldr	r3, [r3, #4]
 800b180:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b182:	887b      	ldrh	r3, [r7, #2]
 800b184:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b186:	7ffb      	ldrb	r3, [r7, #31]
 800b188:	2b01      	cmp	r3, #1
 800b18a:	d00c      	beq.n	800b1a6 <HAL_SPI_TransmitReceive+0x4a>
 800b18c:	69bb      	ldr	r3, [r7, #24]
 800b18e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b192:	d106      	bne.n	800b1a2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	689b      	ldr	r3, [r3, #8]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d102      	bne.n	800b1a2 <HAL_SPI_TransmitReceive+0x46>
 800b19c:	7ffb      	ldrb	r3, [r7, #31]
 800b19e:	2b04      	cmp	r3, #4
 800b1a0:	d001      	beq.n	800b1a6 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800b1a2:	2302      	movs	r3, #2
 800b1a4:	e17f      	b.n	800b4a6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d005      	beq.n	800b1b8 <HAL_SPI_TransmitReceive+0x5c>
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d002      	beq.n	800b1b8 <HAL_SPI_TransmitReceive+0x5c>
 800b1b2:	887b      	ldrh	r3, [r7, #2]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d101      	bne.n	800b1bc <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	e174      	b.n	800b4a6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b1c2:	2b01      	cmp	r3, #1
 800b1c4:	d101      	bne.n	800b1ca <HAL_SPI_TransmitReceive+0x6e>
 800b1c6:	2302      	movs	r3, #2
 800b1c8:	e16d      	b.n	800b4a6 <HAL_SPI_TransmitReceive+0x34a>
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	2201      	movs	r2, #1
 800b1ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b1d8:	b2db      	uxtb	r3, r3
 800b1da:	2b04      	cmp	r3, #4
 800b1dc:	d003      	beq.n	800b1e6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	2205      	movs	r2, #5
 800b1e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	687a      	ldr	r2, [r7, #4]
 800b1f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	887a      	ldrh	r2, [r7, #2]
 800b1f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	887a      	ldrh	r2, [r7, #2]
 800b1fc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	68ba      	ldr	r2, [r7, #8]
 800b202:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	887a      	ldrh	r2, [r7, #2]
 800b208:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	887a      	ldrh	r2, [r7, #2]
 800b20e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	2200      	movs	r2, #0
 800b214:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	2200      	movs	r2, #0
 800b21a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b226:	2b40      	cmp	r3, #64	@ 0x40
 800b228:	d007      	beq.n	800b23a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	681a      	ldr	r2, [r3, #0]
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b238:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	68db      	ldr	r3, [r3, #12]
 800b23e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b242:	d17e      	bne.n	800b342 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	685b      	ldr	r3, [r3, #4]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d002      	beq.n	800b252 <HAL_SPI_TransmitReceive+0xf6>
 800b24c:	8afb      	ldrh	r3, [r7, #22]
 800b24e:	2b01      	cmp	r3, #1
 800b250:	d16c      	bne.n	800b32c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b256:	881a      	ldrh	r2, [r3, #0]
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b262:	1c9a      	adds	r2, r3, #2
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b26c:	b29b      	uxth	r3, r3
 800b26e:	3b01      	subs	r3, #1
 800b270:	b29a      	uxth	r2, r3
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b276:	e059      	b.n	800b32c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	689b      	ldr	r3, [r3, #8]
 800b27e:	f003 0302 	and.w	r3, r3, #2
 800b282:	2b02      	cmp	r3, #2
 800b284:	d11b      	bne.n	800b2be <HAL_SPI_TransmitReceive+0x162>
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b28a:	b29b      	uxth	r3, r3
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d016      	beq.n	800b2be <HAL_SPI_TransmitReceive+0x162>
 800b290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b292:	2b01      	cmp	r3, #1
 800b294:	d113      	bne.n	800b2be <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b29a:	881a      	ldrh	r2, [r3, #0]
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2a6:	1c9a      	adds	r2, r3, #2
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b2b0:	b29b      	uxth	r3, r3
 800b2b2:	3b01      	subs	r3, #1
 800b2b4:	b29a      	uxth	r2, r3
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	689b      	ldr	r3, [r3, #8]
 800b2c4:	f003 0301 	and.w	r3, r3, #1
 800b2c8:	2b01      	cmp	r3, #1
 800b2ca:	d119      	bne.n	800b300 <HAL_SPI_TransmitReceive+0x1a4>
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2d0:	b29b      	uxth	r3, r3
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d014      	beq.n	800b300 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	68da      	ldr	r2, [r3, #12]
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2e0:	b292      	uxth	r2, r2
 800b2e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2e8:	1c9a      	adds	r2, r3, #2
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2f2:	b29b      	uxth	r3, r3
 800b2f4:	3b01      	subs	r3, #1
 800b2f6:	b29a      	uxth	r2, r3
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b2fc:	2301      	movs	r3, #1
 800b2fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b300:	f7fa fce0 	bl	8005cc4 <HAL_GetTick>
 800b304:	4602      	mov	r2, r0
 800b306:	6a3b      	ldr	r3, [r7, #32]
 800b308:	1ad3      	subs	r3, r2, r3
 800b30a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b30c:	429a      	cmp	r2, r3
 800b30e:	d80d      	bhi.n	800b32c <HAL_SPI_TransmitReceive+0x1d0>
 800b310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b312:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b316:	d009      	beq.n	800b32c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	2201      	movs	r2, #1
 800b31c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	2200      	movs	r2, #0
 800b324:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b328:	2303      	movs	r3, #3
 800b32a:	e0bc      	b.n	800b4a6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b330:	b29b      	uxth	r3, r3
 800b332:	2b00      	cmp	r3, #0
 800b334:	d1a0      	bne.n	800b278 <HAL_SPI_TransmitReceive+0x11c>
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b33a:	b29b      	uxth	r3, r3
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d19b      	bne.n	800b278 <HAL_SPI_TransmitReceive+0x11c>
 800b340:	e082      	b.n	800b448 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	685b      	ldr	r3, [r3, #4]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d002      	beq.n	800b350 <HAL_SPI_TransmitReceive+0x1f4>
 800b34a:	8afb      	ldrh	r3, [r7, #22]
 800b34c:	2b01      	cmp	r3, #1
 800b34e:	d171      	bne.n	800b434 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	330c      	adds	r3, #12
 800b35a:	7812      	ldrb	r2, [r2, #0]
 800b35c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b362:	1c5a      	adds	r2, r3, #1
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b36c:	b29b      	uxth	r3, r3
 800b36e:	3b01      	subs	r3, #1
 800b370:	b29a      	uxth	r2, r3
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b376:	e05d      	b.n	800b434 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	689b      	ldr	r3, [r3, #8]
 800b37e:	f003 0302 	and.w	r3, r3, #2
 800b382:	2b02      	cmp	r3, #2
 800b384:	d11c      	bne.n	800b3c0 <HAL_SPI_TransmitReceive+0x264>
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d017      	beq.n	800b3c0 <HAL_SPI_TransmitReceive+0x264>
 800b390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b392:	2b01      	cmp	r3, #1
 800b394:	d114      	bne.n	800b3c0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	330c      	adds	r3, #12
 800b3a0:	7812      	ldrb	r2, [r2, #0]
 800b3a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3a8:	1c5a      	adds	r2, r3, #1
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b3b2:	b29b      	uxth	r3, r3
 800b3b4:	3b01      	subs	r3, #1
 800b3b6:	b29a      	uxth	r2, r3
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b3bc:	2300      	movs	r3, #0
 800b3be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	689b      	ldr	r3, [r3, #8]
 800b3c6:	f003 0301 	and.w	r3, r3, #1
 800b3ca:	2b01      	cmp	r3, #1
 800b3cc:	d119      	bne.n	800b402 <HAL_SPI_TransmitReceive+0x2a6>
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b3d2:	b29b      	uxth	r3, r3
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d014      	beq.n	800b402 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	68da      	ldr	r2, [r3, #12]
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3e2:	b2d2      	uxtb	r2, r2
 800b3e4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3ea:	1c5a      	adds	r2, r3, #1
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b3f4:	b29b      	uxth	r3, r3
 800b3f6:	3b01      	subs	r3, #1
 800b3f8:	b29a      	uxth	r2, r3
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b3fe:	2301      	movs	r3, #1
 800b400:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b402:	f7fa fc5f 	bl	8005cc4 <HAL_GetTick>
 800b406:	4602      	mov	r2, r0
 800b408:	6a3b      	ldr	r3, [r7, #32]
 800b40a:	1ad3      	subs	r3, r2, r3
 800b40c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b40e:	429a      	cmp	r2, r3
 800b410:	d803      	bhi.n	800b41a <HAL_SPI_TransmitReceive+0x2be>
 800b412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b414:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b418:	d102      	bne.n	800b420 <HAL_SPI_TransmitReceive+0x2c4>
 800b41a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d109      	bne.n	800b434 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	2201      	movs	r2, #1
 800b424:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	2200      	movs	r2, #0
 800b42c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b430:	2303      	movs	r3, #3
 800b432:	e038      	b.n	800b4a6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b438:	b29b      	uxth	r3, r3
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d19c      	bne.n	800b378 <HAL_SPI_TransmitReceive+0x21c>
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b442:	b29b      	uxth	r3, r3
 800b444:	2b00      	cmp	r3, #0
 800b446:	d197      	bne.n	800b378 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b448:	6a3a      	ldr	r2, [r7, #32]
 800b44a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b44c:	68f8      	ldr	r0, [r7, #12]
 800b44e:	f000 f91d 	bl	800b68c <SPI_EndRxTxTransaction>
 800b452:	4603      	mov	r3, r0
 800b454:	2b00      	cmp	r3, #0
 800b456:	d008      	beq.n	800b46a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	2220      	movs	r2, #32
 800b45c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	2200      	movs	r2, #0
 800b462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800b466:	2301      	movs	r3, #1
 800b468:	e01d      	b.n	800b4a6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	689b      	ldr	r3, [r3, #8]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d10a      	bne.n	800b488 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b472:	2300      	movs	r3, #0
 800b474:	613b      	str	r3, [r7, #16]
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	68db      	ldr	r3, [r3, #12]
 800b47c:	613b      	str	r3, [r7, #16]
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	689b      	ldr	r3, [r3, #8]
 800b484:	613b      	str	r3, [r7, #16]
 800b486:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	2201      	movs	r2, #1
 800b48c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	2200      	movs	r2, #0
 800b494:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d001      	beq.n	800b4a4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	e000      	b.n	800b4a6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800b4a4:	2300      	movs	r3, #0
  }
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	3728      	adds	r7, #40	@ 0x28
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}
	...

0800b4b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b088      	sub	sp, #32
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	60b9      	str	r1, [r7, #8]
 800b4ba:	603b      	str	r3, [r7, #0]
 800b4bc:	4613      	mov	r3, r2
 800b4be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b4c0:	f7fa fc00 	bl	8005cc4 <HAL_GetTick>
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4c8:	1a9b      	subs	r3, r3, r2
 800b4ca:	683a      	ldr	r2, [r7, #0]
 800b4cc:	4413      	add	r3, r2
 800b4ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b4d0:	f7fa fbf8 	bl	8005cc4 <HAL_GetTick>
 800b4d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b4d6:	4b39      	ldr	r3, [pc, #228]	@ (800b5bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	015b      	lsls	r3, r3, #5
 800b4dc:	0d1b      	lsrs	r3, r3, #20
 800b4de:	69fa      	ldr	r2, [r7, #28]
 800b4e0:	fb02 f303 	mul.w	r3, r2, r3
 800b4e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b4e6:	e054      	b.n	800b592 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4ee:	d050      	beq.n	800b592 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b4f0:	f7fa fbe8 	bl	8005cc4 <HAL_GetTick>
 800b4f4:	4602      	mov	r2, r0
 800b4f6:	69bb      	ldr	r3, [r7, #24]
 800b4f8:	1ad3      	subs	r3, r2, r3
 800b4fa:	69fa      	ldr	r2, [r7, #28]
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	d902      	bls.n	800b506 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b500:	69fb      	ldr	r3, [r7, #28]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d13d      	bne.n	800b582 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	685a      	ldr	r2, [r3, #4]
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b514:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	685b      	ldr	r3, [r3, #4]
 800b51a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b51e:	d111      	bne.n	800b544 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	689b      	ldr	r3, [r3, #8]
 800b524:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b528:	d004      	beq.n	800b534 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	689b      	ldr	r3, [r3, #8]
 800b52e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b532:	d107      	bne.n	800b544 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	681a      	ldr	r2, [r3, #0]
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b542:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b548:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b54c:	d10f      	bne.n	800b56e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	681a      	ldr	r2, [r3, #0]
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b55c:	601a      	str	r2, [r3, #0]
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	681a      	ldr	r2, [r3, #0]
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b56c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	2201      	movs	r2, #1
 800b572:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2200      	movs	r2, #0
 800b57a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800b57e:	2303      	movs	r3, #3
 800b580:	e017      	b.n	800b5b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d101      	bne.n	800b58c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b588:	2300      	movs	r3, #0
 800b58a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b58c:	697b      	ldr	r3, [r7, #20]
 800b58e:	3b01      	subs	r3, #1
 800b590:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	689a      	ldr	r2, [r3, #8]
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	4013      	ands	r3, r2
 800b59c:	68ba      	ldr	r2, [r7, #8]
 800b59e:	429a      	cmp	r2, r3
 800b5a0:	bf0c      	ite	eq
 800b5a2:	2301      	moveq	r3, #1
 800b5a4:	2300      	movne	r3, #0
 800b5a6:	b2db      	uxtb	r3, r3
 800b5a8:	461a      	mov	r2, r3
 800b5aa:	79fb      	ldrb	r3, [r7, #7]
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	d19b      	bne.n	800b4e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b5b0:	2300      	movs	r3, #0
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	3720      	adds	r7, #32
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	bd80      	pop	{r7, pc}
 800b5ba:	bf00      	nop
 800b5bc:	200000c0 	.word	0x200000c0

0800b5c0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b086      	sub	sp, #24
 800b5c4:	af02      	add	r7, sp, #8
 800b5c6:	60f8      	str	r0, [r7, #12]
 800b5c8:	60b9      	str	r1, [r7, #8]
 800b5ca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	685b      	ldr	r3, [r3, #4]
 800b5d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b5d4:	d111      	bne.n	800b5fa <SPI_EndRxTransaction+0x3a>
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	689b      	ldr	r3, [r3, #8]
 800b5da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b5de:	d004      	beq.n	800b5ea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	689b      	ldr	r3, [r3, #8]
 800b5e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b5e8:	d107      	bne.n	800b5fa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	681a      	ldr	r2, [r3, #0]
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b5f8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	685b      	ldr	r3, [r3, #4]
 800b5fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b602:	d12a      	bne.n	800b65a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	689b      	ldr	r3, [r3, #8]
 800b608:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b60c:	d012      	beq.n	800b634 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	9300      	str	r3, [sp, #0]
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	2200      	movs	r2, #0
 800b616:	2180      	movs	r1, #128	@ 0x80
 800b618:	68f8      	ldr	r0, [r7, #12]
 800b61a:	f7ff ff49 	bl	800b4b0 <SPI_WaitFlagStateUntilTimeout>
 800b61e:	4603      	mov	r3, r0
 800b620:	2b00      	cmp	r3, #0
 800b622:	d02d      	beq.n	800b680 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b628:	f043 0220 	orr.w	r2, r3, #32
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800b630:	2303      	movs	r3, #3
 800b632:	e026      	b.n	800b682 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	9300      	str	r3, [sp, #0]
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	2200      	movs	r2, #0
 800b63c:	2101      	movs	r1, #1
 800b63e:	68f8      	ldr	r0, [r7, #12]
 800b640:	f7ff ff36 	bl	800b4b0 <SPI_WaitFlagStateUntilTimeout>
 800b644:	4603      	mov	r3, r0
 800b646:	2b00      	cmp	r3, #0
 800b648:	d01a      	beq.n	800b680 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b64e:	f043 0220 	orr.w	r2, r3, #32
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800b656:	2303      	movs	r3, #3
 800b658:	e013      	b.n	800b682 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	9300      	str	r3, [sp, #0]
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	2200      	movs	r2, #0
 800b662:	2101      	movs	r1, #1
 800b664:	68f8      	ldr	r0, [r7, #12]
 800b666:	f7ff ff23 	bl	800b4b0 <SPI_WaitFlagStateUntilTimeout>
 800b66a:	4603      	mov	r3, r0
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d007      	beq.n	800b680 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b674:	f043 0220 	orr.w	r2, r3, #32
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b67c:	2303      	movs	r3, #3
 800b67e:	e000      	b.n	800b682 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800b680:	2300      	movs	r3, #0
}
 800b682:	4618      	mov	r0, r3
 800b684:	3710      	adds	r7, #16
 800b686:	46bd      	mov	sp, r7
 800b688:	bd80      	pop	{r7, pc}
	...

0800b68c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b088      	sub	sp, #32
 800b690:	af02      	add	r7, sp, #8
 800b692:	60f8      	str	r0, [r7, #12]
 800b694:	60b9      	str	r1, [r7, #8]
 800b696:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	9300      	str	r3, [sp, #0]
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	2201      	movs	r2, #1
 800b6a0:	2102      	movs	r1, #2
 800b6a2:	68f8      	ldr	r0, [r7, #12]
 800b6a4:	f7ff ff04 	bl	800b4b0 <SPI_WaitFlagStateUntilTimeout>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d007      	beq.n	800b6be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6b2:	f043 0220 	orr.w	r2, r3, #32
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800b6ba:	2303      	movs	r3, #3
 800b6bc:	e032      	b.n	800b724 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b6be:	4b1b      	ldr	r3, [pc, #108]	@ (800b72c <SPI_EndRxTxTransaction+0xa0>)
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	4a1b      	ldr	r2, [pc, #108]	@ (800b730 <SPI_EndRxTxTransaction+0xa4>)
 800b6c4:	fba2 2303 	umull	r2, r3, r2, r3
 800b6c8:	0d5b      	lsrs	r3, r3, #21
 800b6ca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b6ce:	fb02 f303 	mul.w	r3, r2, r3
 800b6d2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	685b      	ldr	r3, [r3, #4]
 800b6d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b6dc:	d112      	bne.n	800b704 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	9300      	str	r3, [sp, #0]
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	2180      	movs	r1, #128	@ 0x80
 800b6e8:	68f8      	ldr	r0, [r7, #12]
 800b6ea:	f7ff fee1 	bl	800b4b0 <SPI_WaitFlagStateUntilTimeout>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d016      	beq.n	800b722 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6f8:	f043 0220 	orr.w	r2, r3, #32
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b700:	2303      	movs	r3, #3
 800b702:	e00f      	b.n	800b724 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b704:	697b      	ldr	r3, [r7, #20]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d00a      	beq.n	800b720 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	3b01      	subs	r3, #1
 800b70e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	689b      	ldr	r3, [r3, #8]
 800b716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b71a:	2b80      	cmp	r3, #128	@ 0x80
 800b71c:	d0f2      	beq.n	800b704 <SPI_EndRxTxTransaction+0x78>
 800b71e:	e000      	b.n	800b722 <SPI_EndRxTxTransaction+0x96>
        break;
 800b720:	bf00      	nop
  }

  return HAL_OK;
 800b722:	2300      	movs	r3, #0
}
 800b724:	4618      	mov	r0, r3
 800b726:	3718      	adds	r7, #24
 800b728:	46bd      	mov	sp, r7
 800b72a:	bd80      	pop	{r7, pc}
 800b72c:	200000c0 	.word	0x200000c0
 800b730:	165e9f81 	.word	0x165e9f81

0800b734 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b082      	sub	sp, #8
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d101      	bne.n	800b746 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b742:	2301      	movs	r3, #1
 800b744:	e041      	b.n	800b7ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b74c:	b2db      	uxtb	r3, r3
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d106      	bne.n	800b760 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2200      	movs	r2, #0
 800b756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f7f9 fb30 	bl	8004dc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	2202      	movs	r2, #2
 800b764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681a      	ldr	r2, [r3, #0]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	3304      	adds	r3, #4
 800b770:	4619      	mov	r1, r3
 800b772:	4610      	mov	r0, r2
 800b774:	f000 fc62 	bl	800c03c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2201      	movs	r2, #1
 800b77c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2201      	movs	r2, #1
 800b784:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2201      	movs	r2, #1
 800b78c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2201      	movs	r2, #1
 800b794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2201      	movs	r2, #1
 800b79c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2201      	movs	r2, #1
 800b7a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2201      	movs	r2, #1
 800b7ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2201      	movs	r2, #1
 800b7b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2201      	movs	r2, #1
 800b7bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2201      	movs	r2, #1
 800b7c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b7c8:	2300      	movs	r3, #0
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3708      	adds	r7, #8
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}
	...

0800b7d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b085      	sub	sp, #20
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b7e2:	b2db      	uxtb	r3, r3
 800b7e4:	2b01      	cmp	r3, #1
 800b7e6:	d001      	beq.n	800b7ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	e04e      	b.n	800b88a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2202      	movs	r2, #2
 800b7f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	68da      	ldr	r2, [r3, #12]
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	f042 0201 	orr.w	r2, r2, #1
 800b802:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	4a23      	ldr	r2, [pc, #140]	@ (800b898 <HAL_TIM_Base_Start_IT+0xc4>)
 800b80a:	4293      	cmp	r3, r2
 800b80c:	d022      	beq.n	800b854 <HAL_TIM_Base_Start_IT+0x80>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b816:	d01d      	beq.n	800b854 <HAL_TIM_Base_Start_IT+0x80>
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	4a1f      	ldr	r2, [pc, #124]	@ (800b89c <HAL_TIM_Base_Start_IT+0xc8>)
 800b81e:	4293      	cmp	r3, r2
 800b820:	d018      	beq.n	800b854 <HAL_TIM_Base_Start_IT+0x80>
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	4a1e      	ldr	r2, [pc, #120]	@ (800b8a0 <HAL_TIM_Base_Start_IT+0xcc>)
 800b828:	4293      	cmp	r3, r2
 800b82a:	d013      	beq.n	800b854 <HAL_TIM_Base_Start_IT+0x80>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	4a1c      	ldr	r2, [pc, #112]	@ (800b8a4 <HAL_TIM_Base_Start_IT+0xd0>)
 800b832:	4293      	cmp	r3, r2
 800b834:	d00e      	beq.n	800b854 <HAL_TIM_Base_Start_IT+0x80>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	4a1b      	ldr	r2, [pc, #108]	@ (800b8a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800b83c:	4293      	cmp	r3, r2
 800b83e:	d009      	beq.n	800b854 <HAL_TIM_Base_Start_IT+0x80>
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	4a19      	ldr	r2, [pc, #100]	@ (800b8ac <HAL_TIM_Base_Start_IT+0xd8>)
 800b846:	4293      	cmp	r3, r2
 800b848:	d004      	beq.n	800b854 <HAL_TIM_Base_Start_IT+0x80>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	4a18      	ldr	r2, [pc, #96]	@ (800b8b0 <HAL_TIM_Base_Start_IT+0xdc>)
 800b850:	4293      	cmp	r3, r2
 800b852:	d111      	bne.n	800b878 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	689b      	ldr	r3, [r3, #8]
 800b85a:	f003 0307 	and.w	r3, r3, #7
 800b85e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	2b06      	cmp	r3, #6
 800b864:	d010      	beq.n	800b888 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	681a      	ldr	r2, [r3, #0]
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f042 0201 	orr.w	r2, r2, #1
 800b874:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b876:	e007      	b.n	800b888 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	681a      	ldr	r2, [r3, #0]
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	f042 0201 	orr.w	r2, r2, #1
 800b886:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b888:	2300      	movs	r3, #0
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	3714      	adds	r7, #20
 800b88e:	46bd      	mov	sp, r7
 800b890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b894:	4770      	bx	lr
 800b896:	bf00      	nop
 800b898:	40010000 	.word	0x40010000
 800b89c:	40000400 	.word	0x40000400
 800b8a0:	40000800 	.word	0x40000800
 800b8a4:	40000c00 	.word	0x40000c00
 800b8a8:	40010400 	.word	0x40010400
 800b8ac:	40014000 	.word	0x40014000
 800b8b0:	40001800 	.word	0x40001800

0800b8b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b082      	sub	sp, #8
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d101      	bne.n	800b8c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	e041      	b.n	800b94a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b8cc:	b2db      	uxtb	r3, r3
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d106      	bne.n	800b8e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b8da:	6878      	ldr	r0, [r7, #4]
 800b8dc:	f000 f839 	bl	800b952 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2202      	movs	r2, #2
 800b8e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681a      	ldr	r2, [r3, #0]
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	3304      	adds	r3, #4
 800b8f0:	4619      	mov	r1, r3
 800b8f2:	4610      	mov	r0, r2
 800b8f4:	f000 fba2 	bl	800c03c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2201      	movs	r2, #1
 800b904:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2201      	movs	r2, #1
 800b90c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2201      	movs	r2, #1
 800b914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2201      	movs	r2, #1
 800b91c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2201      	movs	r2, #1
 800b924:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2201      	movs	r2, #1
 800b92c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2201      	movs	r2, #1
 800b934:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2201      	movs	r2, #1
 800b93c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2201      	movs	r2, #1
 800b944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b948:	2300      	movs	r3, #0
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3708      	adds	r7, #8
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}

0800b952 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b952:	b480      	push	{r7}
 800b954:	b083      	sub	sp, #12
 800b956:	af00      	add	r7, sp, #0
 800b958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b95a:	bf00      	nop
 800b95c:	370c      	adds	r7, #12
 800b95e:	46bd      	mov	sp, r7
 800b960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b964:	4770      	bx	lr
	...

0800b968 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b084      	sub	sp, #16
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
 800b970:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d109      	bne.n	800b98c <HAL_TIM_PWM_Start+0x24>
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b97e:	b2db      	uxtb	r3, r3
 800b980:	2b01      	cmp	r3, #1
 800b982:	bf14      	ite	ne
 800b984:	2301      	movne	r3, #1
 800b986:	2300      	moveq	r3, #0
 800b988:	b2db      	uxtb	r3, r3
 800b98a:	e022      	b.n	800b9d2 <HAL_TIM_PWM_Start+0x6a>
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	2b04      	cmp	r3, #4
 800b990:	d109      	bne.n	800b9a6 <HAL_TIM_PWM_Start+0x3e>
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b998:	b2db      	uxtb	r3, r3
 800b99a:	2b01      	cmp	r3, #1
 800b99c:	bf14      	ite	ne
 800b99e:	2301      	movne	r3, #1
 800b9a0:	2300      	moveq	r3, #0
 800b9a2:	b2db      	uxtb	r3, r3
 800b9a4:	e015      	b.n	800b9d2 <HAL_TIM_PWM_Start+0x6a>
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	2b08      	cmp	r3, #8
 800b9aa:	d109      	bne.n	800b9c0 <HAL_TIM_PWM_Start+0x58>
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b9b2:	b2db      	uxtb	r3, r3
 800b9b4:	2b01      	cmp	r3, #1
 800b9b6:	bf14      	ite	ne
 800b9b8:	2301      	movne	r3, #1
 800b9ba:	2300      	moveq	r3, #0
 800b9bc:	b2db      	uxtb	r3, r3
 800b9be:	e008      	b.n	800b9d2 <HAL_TIM_PWM_Start+0x6a>
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b9c6:	b2db      	uxtb	r3, r3
 800b9c8:	2b01      	cmp	r3, #1
 800b9ca:	bf14      	ite	ne
 800b9cc:	2301      	movne	r3, #1
 800b9ce:	2300      	moveq	r3, #0
 800b9d0:	b2db      	uxtb	r3, r3
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d001      	beq.n	800b9da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	e07c      	b.n	800bad4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d104      	bne.n	800b9ea <HAL_TIM_PWM_Start+0x82>
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2202      	movs	r2, #2
 800b9e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b9e8:	e013      	b.n	800ba12 <HAL_TIM_PWM_Start+0xaa>
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	2b04      	cmp	r3, #4
 800b9ee:	d104      	bne.n	800b9fa <HAL_TIM_PWM_Start+0x92>
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2202      	movs	r2, #2
 800b9f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b9f8:	e00b      	b.n	800ba12 <HAL_TIM_PWM_Start+0xaa>
 800b9fa:	683b      	ldr	r3, [r7, #0]
 800b9fc:	2b08      	cmp	r3, #8
 800b9fe:	d104      	bne.n	800ba0a <HAL_TIM_PWM_Start+0xa2>
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2202      	movs	r2, #2
 800ba04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ba08:	e003      	b.n	800ba12 <HAL_TIM_PWM_Start+0xaa>
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2202      	movs	r2, #2
 800ba0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	2201      	movs	r2, #1
 800ba18:	6839      	ldr	r1, [r7, #0]
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f000 fe04 	bl	800c628 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	4a2d      	ldr	r2, [pc, #180]	@ (800badc <HAL_TIM_PWM_Start+0x174>)
 800ba26:	4293      	cmp	r3, r2
 800ba28:	d004      	beq.n	800ba34 <HAL_TIM_PWM_Start+0xcc>
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	4a2c      	ldr	r2, [pc, #176]	@ (800bae0 <HAL_TIM_PWM_Start+0x178>)
 800ba30:	4293      	cmp	r3, r2
 800ba32:	d101      	bne.n	800ba38 <HAL_TIM_PWM_Start+0xd0>
 800ba34:	2301      	movs	r3, #1
 800ba36:	e000      	b.n	800ba3a <HAL_TIM_PWM_Start+0xd2>
 800ba38:	2300      	movs	r3, #0
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d007      	beq.n	800ba4e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ba4c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	4a22      	ldr	r2, [pc, #136]	@ (800badc <HAL_TIM_PWM_Start+0x174>)
 800ba54:	4293      	cmp	r3, r2
 800ba56:	d022      	beq.n	800ba9e <HAL_TIM_PWM_Start+0x136>
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba60:	d01d      	beq.n	800ba9e <HAL_TIM_PWM_Start+0x136>
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	4a1f      	ldr	r2, [pc, #124]	@ (800bae4 <HAL_TIM_PWM_Start+0x17c>)
 800ba68:	4293      	cmp	r3, r2
 800ba6a:	d018      	beq.n	800ba9e <HAL_TIM_PWM_Start+0x136>
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	4a1d      	ldr	r2, [pc, #116]	@ (800bae8 <HAL_TIM_PWM_Start+0x180>)
 800ba72:	4293      	cmp	r3, r2
 800ba74:	d013      	beq.n	800ba9e <HAL_TIM_PWM_Start+0x136>
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	4a1c      	ldr	r2, [pc, #112]	@ (800baec <HAL_TIM_PWM_Start+0x184>)
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d00e      	beq.n	800ba9e <HAL_TIM_PWM_Start+0x136>
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	4a16      	ldr	r2, [pc, #88]	@ (800bae0 <HAL_TIM_PWM_Start+0x178>)
 800ba86:	4293      	cmp	r3, r2
 800ba88:	d009      	beq.n	800ba9e <HAL_TIM_PWM_Start+0x136>
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	4a18      	ldr	r2, [pc, #96]	@ (800baf0 <HAL_TIM_PWM_Start+0x188>)
 800ba90:	4293      	cmp	r3, r2
 800ba92:	d004      	beq.n	800ba9e <HAL_TIM_PWM_Start+0x136>
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	4a16      	ldr	r2, [pc, #88]	@ (800baf4 <HAL_TIM_PWM_Start+0x18c>)
 800ba9a:	4293      	cmp	r3, r2
 800ba9c:	d111      	bne.n	800bac2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	689b      	ldr	r3, [r3, #8]
 800baa4:	f003 0307 	and.w	r3, r3, #7
 800baa8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	2b06      	cmp	r3, #6
 800baae:	d010      	beq.n	800bad2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	681a      	ldr	r2, [r3, #0]
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f042 0201 	orr.w	r2, r2, #1
 800babe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bac0:	e007      	b.n	800bad2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	681a      	ldr	r2, [r3, #0]
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	f042 0201 	orr.w	r2, r2, #1
 800bad0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bad2:	2300      	movs	r3, #0
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	3710      	adds	r7, #16
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}
 800badc:	40010000 	.word	0x40010000
 800bae0:	40010400 	.word	0x40010400
 800bae4:	40000400 	.word	0x40000400
 800bae8:	40000800 	.word	0x40000800
 800baec:	40000c00 	.word	0x40000c00
 800baf0:	40014000 	.word	0x40014000
 800baf4:	40001800 	.word	0x40001800

0800baf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b084      	sub	sp, #16
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	68db      	ldr	r3, [r3, #12]
 800bb06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	691b      	ldr	r3, [r3, #16]
 800bb0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	f003 0302 	and.w	r3, r3, #2
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d020      	beq.n	800bb5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	f003 0302 	and.w	r3, r3, #2
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d01b      	beq.n	800bb5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f06f 0202 	mvn.w	r2, #2
 800bb2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	2201      	movs	r2, #1
 800bb32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	699b      	ldr	r3, [r3, #24]
 800bb3a:	f003 0303 	and.w	r3, r3, #3
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d003      	beq.n	800bb4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f000 fa5b 	bl	800bffe <HAL_TIM_IC_CaptureCallback>
 800bb48:	e005      	b.n	800bb56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	f000 fa4d 	bl	800bfea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f000 fa5e 	bl	800c012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	2200      	movs	r2, #0
 800bb5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	f003 0304 	and.w	r3, r3, #4
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d020      	beq.n	800bba8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	f003 0304 	and.w	r3, r3, #4
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d01b      	beq.n	800bba8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f06f 0204 	mvn.w	r2, #4
 800bb78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2202      	movs	r2, #2
 800bb7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	699b      	ldr	r3, [r3, #24]
 800bb86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d003      	beq.n	800bb96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f000 fa35 	bl	800bffe <HAL_TIM_IC_CaptureCallback>
 800bb94:	e005      	b.n	800bba2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f000 fa27 	bl	800bfea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f000 fa38 	bl	800c012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2200      	movs	r2, #0
 800bba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	f003 0308 	and.w	r3, r3, #8
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d020      	beq.n	800bbf4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	f003 0308 	and.w	r3, r3, #8
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d01b      	beq.n	800bbf4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f06f 0208 	mvn.w	r2, #8
 800bbc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	2204      	movs	r2, #4
 800bbca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	69db      	ldr	r3, [r3, #28]
 800bbd2:	f003 0303 	and.w	r3, r3, #3
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d003      	beq.n	800bbe2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f000 fa0f 	bl	800bffe <HAL_TIM_IC_CaptureCallback>
 800bbe0:	e005      	b.n	800bbee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	f000 fa01 	bl	800bfea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f000 fa12 	bl	800c012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bbf4:	68bb      	ldr	r3, [r7, #8]
 800bbf6:	f003 0310 	and.w	r3, r3, #16
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d020      	beq.n	800bc40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	f003 0310 	and.w	r3, r3, #16
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d01b      	beq.n	800bc40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	f06f 0210 	mvn.w	r2, #16
 800bc10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2208      	movs	r2, #8
 800bc16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	69db      	ldr	r3, [r3, #28]
 800bc1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d003      	beq.n	800bc2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc26:	6878      	ldr	r0, [r7, #4]
 800bc28:	f000 f9e9 	bl	800bffe <HAL_TIM_IC_CaptureCallback>
 800bc2c:	e005      	b.n	800bc3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc2e:	6878      	ldr	r0, [r7, #4]
 800bc30:	f000 f9db 	bl	800bfea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc34:	6878      	ldr	r0, [r7, #4]
 800bc36:	f000 f9ec 	bl	800c012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	f003 0301 	and.w	r3, r3, #1
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d00c      	beq.n	800bc64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	f003 0301 	and.w	r3, r3, #1
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d007      	beq.n	800bc64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	f06f 0201 	mvn.w	r2, #1
 800bc5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bc5e:	6878      	ldr	r0, [r7, #4]
 800bc60:	f7f7 fef4 	bl	8003a4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800bc64:	68bb      	ldr	r3, [r7, #8]
 800bc66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d00c      	beq.n	800bc88 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d007      	beq.n	800bc88 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800bc80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bc82:	6878      	ldr	r0, [r7, #4]
 800bc84:	f000 fdce 	bl	800c824 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d00c      	beq.n	800bcac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d007      	beq.n	800bcac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800bca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bca6:	6878      	ldr	r0, [r7, #4]
 800bca8:	f000 f9bd 	bl	800c026 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bcac:	68bb      	ldr	r3, [r7, #8]
 800bcae:	f003 0320 	and.w	r3, r3, #32
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d00c      	beq.n	800bcd0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	f003 0320 	and.w	r3, r3, #32
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d007      	beq.n	800bcd0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f06f 0220 	mvn.w	r2, #32
 800bcc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	f000 fda0 	bl	800c810 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bcd0:	bf00      	nop
 800bcd2:	3710      	adds	r7, #16
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	bd80      	pop	{r7, pc}

0800bcd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bcd8:	b580      	push	{r7, lr}
 800bcda:	b086      	sub	sp, #24
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	60f8      	str	r0, [r7, #12]
 800bce0:	60b9      	str	r1, [r7, #8]
 800bce2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bce4:	2300      	movs	r3, #0
 800bce6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bcee:	2b01      	cmp	r3, #1
 800bcf0:	d101      	bne.n	800bcf6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bcf2:	2302      	movs	r3, #2
 800bcf4:	e0ae      	b.n	800be54 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	2201      	movs	r2, #1
 800bcfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2b0c      	cmp	r3, #12
 800bd02:	f200 809f 	bhi.w	800be44 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800bd06:	a201      	add	r2, pc, #4	@ (adr r2, 800bd0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bd08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd0c:	0800bd41 	.word	0x0800bd41
 800bd10:	0800be45 	.word	0x0800be45
 800bd14:	0800be45 	.word	0x0800be45
 800bd18:	0800be45 	.word	0x0800be45
 800bd1c:	0800bd81 	.word	0x0800bd81
 800bd20:	0800be45 	.word	0x0800be45
 800bd24:	0800be45 	.word	0x0800be45
 800bd28:	0800be45 	.word	0x0800be45
 800bd2c:	0800bdc3 	.word	0x0800bdc3
 800bd30:	0800be45 	.word	0x0800be45
 800bd34:	0800be45 	.word	0x0800be45
 800bd38:	0800be45 	.word	0x0800be45
 800bd3c:	0800be03 	.word	0x0800be03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	68b9      	ldr	r1, [r7, #8]
 800bd46:	4618      	mov	r0, r3
 800bd48:	f000 fa24 	bl	800c194 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	699a      	ldr	r2, [r3, #24]
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	f042 0208 	orr.w	r2, r2, #8
 800bd5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	699a      	ldr	r2, [r3, #24]
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f022 0204 	bic.w	r2, r2, #4
 800bd6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	6999      	ldr	r1, [r3, #24]
 800bd72:	68bb      	ldr	r3, [r7, #8]
 800bd74:	691a      	ldr	r2, [r3, #16]
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	430a      	orrs	r2, r1
 800bd7c:	619a      	str	r2, [r3, #24]
      break;
 800bd7e:	e064      	b.n	800be4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	68b9      	ldr	r1, [r7, #8]
 800bd86:	4618      	mov	r0, r3
 800bd88:	f000 fa74 	bl	800c274 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	699a      	ldr	r2, [r3, #24]
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bd9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	699a      	ldr	r2, [r3, #24]
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bdaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	6999      	ldr	r1, [r3, #24]
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	691b      	ldr	r3, [r3, #16]
 800bdb6:	021a      	lsls	r2, r3, #8
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	430a      	orrs	r2, r1
 800bdbe:	619a      	str	r2, [r3, #24]
      break;
 800bdc0:	e043      	b.n	800be4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	68b9      	ldr	r1, [r7, #8]
 800bdc8:	4618      	mov	r0, r3
 800bdca:	f000 fac9 	bl	800c360 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	69da      	ldr	r2, [r3, #28]
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f042 0208 	orr.w	r2, r2, #8
 800bddc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	69da      	ldr	r2, [r3, #28]
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	f022 0204 	bic.w	r2, r2, #4
 800bdec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	69d9      	ldr	r1, [r3, #28]
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	691a      	ldr	r2, [r3, #16]
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	430a      	orrs	r2, r1
 800bdfe:	61da      	str	r2, [r3, #28]
      break;
 800be00:	e023      	b.n	800be4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	68b9      	ldr	r1, [r7, #8]
 800be08:	4618      	mov	r0, r3
 800be0a:	f000 fb1d 	bl	800c448 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	69da      	ldr	r2, [r3, #28]
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800be1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	69da      	ldr	r2, [r3, #28]
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	69d9      	ldr	r1, [r3, #28]
 800be34:	68bb      	ldr	r3, [r7, #8]
 800be36:	691b      	ldr	r3, [r3, #16]
 800be38:	021a      	lsls	r2, r3, #8
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	430a      	orrs	r2, r1
 800be40:	61da      	str	r2, [r3, #28]
      break;
 800be42:	e002      	b.n	800be4a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800be44:	2301      	movs	r3, #1
 800be46:	75fb      	strb	r3, [r7, #23]
      break;
 800be48:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	2200      	movs	r2, #0
 800be4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800be52:	7dfb      	ldrb	r3, [r7, #23]
}
 800be54:	4618      	mov	r0, r3
 800be56:	3718      	adds	r7, #24
 800be58:	46bd      	mov	sp, r7
 800be5a:	bd80      	pop	{r7, pc}

0800be5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b084      	sub	sp, #16
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
 800be64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800be66:	2300      	movs	r3, #0
 800be68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800be70:	2b01      	cmp	r3, #1
 800be72:	d101      	bne.n	800be78 <HAL_TIM_ConfigClockSource+0x1c>
 800be74:	2302      	movs	r3, #2
 800be76:	e0b4      	b.n	800bfe2 <HAL_TIM_ConfigClockSource+0x186>
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2201      	movs	r2, #1
 800be7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2202      	movs	r2, #2
 800be84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	689b      	ldr	r3, [r3, #8]
 800be8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800be90:	68bb      	ldr	r3, [r7, #8]
 800be92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800be96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800be9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	68ba      	ldr	r2, [r7, #8]
 800bea6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800beb0:	d03e      	beq.n	800bf30 <HAL_TIM_ConfigClockSource+0xd4>
 800beb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800beb6:	f200 8087 	bhi.w	800bfc8 <HAL_TIM_ConfigClockSource+0x16c>
 800beba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bebe:	f000 8086 	beq.w	800bfce <HAL_TIM_ConfigClockSource+0x172>
 800bec2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bec6:	d87f      	bhi.n	800bfc8 <HAL_TIM_ConfigClockSource+0x16c>
 800bec8:	2b70      	cmp	r3, #112	@ 0x70
 800beca:	d01a      	beq.n	800bf02 <HAL_TIM_ConfigClockSource+0xa6>
 800becc:	2b70      	cmp	r3, #112	@ 0x70
 800bece:	d87b      	bhi.n	800bfc8 <HAL_TIM_ConfigClockSource+0x16c>
 800bed0:	2b60      	cmp	r3, #96	@ 0x60
 800bed2:	d050      	beq.n	800bf76 <HAL_TIM_ConfigClockSource+0x11a>
 800bed4:	2b60      	cmp	r3, #96	@ 0x60
 800bed6:	d877      	bhi.n	800bfc8 <HAL_TIM_ConfigClockSource+0x16c>
 800bed8:	2b50      	cmp	r3, #80	@ 0x50
 800beda:	d03c      	beq.n	800bf56 <HAL_TIM_ConfigClockSource+0xfa>
 800bedc:	2b50      	cmp	r3, #80	@ 0x50
 800bede:	d873      	bhi.n	800bfc8 <HAL_TIM_ConfigClockSource+0x16c>
 800bee0:	2b40      	cmp	r3, #64	@ 0x40
 800bee2:	d058      	beq.n	800bf96 <HAL_TIM_ConfigClockSource+0x13a>
 800bee4:	2b40      	cmp	r3, #64	@ 0x40
 800bee6:	d86f      	bhi.n	800bfc8 <HAL_TIM_ConfigClockSource+0x16c>
 800bee8:	2b30      	cmp	r3, #48	@ 0x30
 800beea:	d064      	beq.n	800bfb6 <HAL_TIM_ConfigClockSource+0x15a>
 800beec:	2b30      	cmp	r3, #48	@ 0x30
 800beee:	d86b      	bhi.n	800bfc8 <HAL_TIM_ConfigClockSource+0x16c>
 800bef0:	2b20      	cmp	r3, #32
 800bef2:	d060      	beq.n	800bfb6 <HAL_TIM_ConfigClockSource+0x15a>
 800bef4:	2b20      	cmp	r3, #32
 800bef6:	d867      	bhi.n	800bfc8 <HAL_TIM_ConfigClockSource+0x16c>
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d05c      	beq.n	800bfb6 <HAL_TIM_ConfigClockSource+0x15a>
 800befc:	2b10      	cmp	r3, #16
 800befe:	d05a      	beq.n	800bfb6 <HAL_TIM_ConfigClockSource+0x15a>
 800bf00:	e062      	b.n	800bfc8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bf06:	683b      	ldr	r3, [r7, #0]
 800bf08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bf0a:	683b      	ldr	r3, [r7, #0]
 800bf0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bf0e:	683b      	ldr	r3, [r7, #0]
 800bf10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bf12:	f000 fb69 	bl	800c5e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	689b      	ldr	r3, [r3, #8]
 800bf1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800bf24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	68ba      	ldr	r2, [r7, #8]
 800bf2c:	609a      	str	r2, [r3, #8]
      break;
 800bf2e:	e04f      	b.n	800bfd0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bf3c:	683b      	ldr	r3, [r7, #0]
 800bf3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bf40:	f000 fb52 	bl	800c5e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	689a      	ldr	r2, [r3, #8]
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bf52:	609a      	str	r2, [r3, #8]
      break;
 800bf54:	e03c      	b.n	800bfd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf5a:	683b      	ldr	r3, [r7, #0]
 800bf5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf5e:	683b      	ldr	r3, [r7, #0]
 800bf60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf62:	461a      	mov	r2, r3
 800bf64:	f000 fac6 	bl	800c4f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	2150      	movs	r1, #80	@ 0x50
 800bf6e:	4618      	mov	r0, r3
 800bf70:	f000 fb1f 	bl	800c5b2 <TIM_ITRx_SetConfig>
      break;
 800bf74:	e02c      	b.n	800bfd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf7e:	683b      	ldr	r3, [r7, #0]
 800bf80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bf82:	461a      	mov	r2, r3
 800bf84:	f000 fae5 	bl	800c552 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	2160      	movs	r1, #96	@ 0x60
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f000 fb0f 	bl	800c5b2 <TIM_ITRx_SetConfig>
      break;
 800bf94:	e01c      	b.n	800bfd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf9e:	683b      	ldr	r3, [r7, #0]
 800bfa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bfa2:	461a      	mov	r2, r3
 800bfa4:	f000 faa6 	bl	800c4f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	2140      	movs	r1, #64	@ 0x40
 800bfae:	4618      	mov	r0, r3
 800bfb0:	f000 faff 	bl	800c5b2 <TIM_ITRx_SetConfig>
      break;
 800bfb4:	e00c      	b.n	800bfd0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681a      	ldr	r2, [r3, #0]
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	4619      	mov	r1, r3
 800bfc0:	4610      	mov	r0, r2
 800bfc2:	f000 faf6 	bl	800c5b2 <TIM_ITRx_SetConfig>
      break;
 800bfc6:	e003      	b.n	800bfd0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800bfc8:	2301      	movs	r3, #1
 800bfca:	73fb      	strb	r3, [r7, #15]
      break;
 800bfcc:	e000      	b.n	800bfd0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800bfce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2201      	movs	r2, #1
 800bfd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bfe0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3710      	adds	r7, #16
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}

0800bfea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bfea:	b480      	push	{r7}
 800bfec:	b083      	sub	sp, #12
 800bfee:	af00      	add	r7, sp, #0
 800bff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bff2:	bf00      	nop
 800bff4:	370c      	adds	r7, #12
 800bff6:	46bd      	mov	sp, r7
 800bff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffc:	4770      	bx	lr

0800bffe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bffe:	b480      	push	{r7}
 800c000:	b083      	sub	sp, #12
 800c002:	af00      	add	r7, sp, #0
 800c004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c006:	bf00      	nop
 800c008:	370c      	adds	r7, #12
 800c00a:	46bd      	mov	sp, r7
 800c00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c010:	4770      	bx	lr

0800c012 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c012:	b480      	push	{r7}
 800c014:	b083      	sub	sp, #12
 800c016:	af00      	add	r7, sp, #0
 800c018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c01a:	bf00      	nop
 800c01c:	370c      	adds	r7, #12
 800c01e:	46bd      	mov	sp, r7
 800c020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c024:	4770      	bx	lr

0800c026 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c026:	b480      	push	{r7}
 800c028:	b083      	sub	sp, #12
 800c02a:	af00      	add	r7, sp, #0
 800c02c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c02e:	bf00      	nop
 800c030:	370c      	adds	r7, #12
 800c032:	46bd      	mov	sp, r7
 800c034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c038:	4770      	bx	lr
	...

0800c03c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c03c:	b480      	push	{r7}
 800c03e:	b085      	sub	sp, #20
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
 800c044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	4a46      	ldr	r2, [pc, #280]	@ (800c168 <TIM_Base_SetConfig+0x12c>)
 800c050:	4293      	cmp	r3, r2
 800c052:	d013      	beq.n	800c07c <TIM_Base_SetConfig+0x40>
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c05a:	d00f      	beq.n	800c07c <TIM_Base_SetConfig+0x40>
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	4a43      	ldr	r2, [pc, #268]	@ (800c16c <TIM_Base_SetConfig+0x130>)
 800c060:	4293      	cmp	r3, r2
 800c062:	d00b      	beq.n	800c07c <TIM_Base_SetConfig+0x40>
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	4a42      	ldr	r2, [pc, #264]	@ (800c170 <TIM_Base_SetConfig+0x134>)
 800c068:	4293      	cmp	r3, r2
 800c06a:	d007      	beq.n	800c07c <TIM_Base_SetConfig+0x40>
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	4a41      	ldr	r2, [pc, #260]	@ (800c174 <TIM_Base_SetConfig+0x138>)
 800c070:	4293      	cmp	r3, r2
 800c072:	d003      	beq.n	800c07c <TIM_Base_SetConfig+0x40>
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	4a40      	ldr	r2, [pc, #256]	@ (800c178 <TIM_Base_SetConfig+0x13c>)
 800c078:	4293      	cmp	r3, r2
 800c07a:	d108      	bne.n	800c08e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	685b      	ldr	r3, [r3, #4]
 800c088:	68fa      	ldr	r2, [r7, #12]
 800c08a:	4313      	orrs	r3, r2
 800c08c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	4a35      	ldr	r2, [pc, #212]	@ (800c168 <TIM_Base_SetConfig+0x12c>)
 800c092:	4293      	cmp	r3, r2
 800c094:	d02b      	beq.n	800c0ee <TIM_Base_SetConfig+0xb2>
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c09c:	d027      	beq.n	800c0ee <TIM_Base_SetConfig+0xb2>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	4a32      	ldr	r2, [pc, #200]	@ (800c16c <TIM_Base_SetConfig+0x130>)
 800c0a2:	4293      	cmp	r3, r2
 800c0a4:	d023      	beq.n	800c0ee <TIM_Base_SetConfig+0xb2>
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	4a31      	ldr	r2, [pc, #196]	@ (800c170 <TIM_Base_SetConfig+0x134>)
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d01f      	beq.n	800c0ee <TIM_Base_SetConfig+0xb2>
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	4a30      	ldr	r2, [pc, #192]	@ (800c174 <TIM_Base_SetConfig+0x138>)
 800c0b2:	4293      	cmp	r3, r2
 800c0b4:	d01b      	beq.n	800c0ee <TIM_Base_SetConfig+0xb2>
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	4a2f      	ldr	r2, [pc, #188]	@ (800c178 <TIM_Base_SetConfig+0x13c>)
 800c0ba:	4293      	cmp	r3, r2
 800c0bc:	d017      	beq.n	800c0ee <TIM_Base_SetConfig+0xb2>
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	4a2e      	ldr	r2, [pc, #184]	@ (800c17c <TIM_Base_SetConfig+0x140>)
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d013      	beq.n	800c0ee <TIM_Base_SetConfig+0xb2>
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	4a2d      	ldr	r2, [pc, #180]	@ (800c180 <TIM_Base_SetConfig+0x144>)
 800c0ca:	4293      	cmp	r3, r2
 800c0cc:	d00f      	beq.n	800c0ee <TIM_Base_SetConfig+0xb2>
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	4a2c      	ldr	r2, [pc, #176]	@ (800c184 <TIM_Base_SetConfig+0x148>)
 800c0d2:	4293      	cmp	r3, r2
 800c0d4:	d00b      	beq.n	800c0ee <TIM_Base_SetConfig+0xb2>
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	4a2b      	ldr	r2, [pc, #172]	@ (800c188 <TIM_Base_SetConfig+0x14c>)
 800c0da:	4293      	cmp	r3, r2
 800c0dc:	d007      	beq.n	800c0ee <TIM_Base_SetConfig+0xb2>
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	4a2a      	ldr	r2, [pc, #168]	@ (800c18c <TIM_Base_SetConfig+0x150>)
 800c0e2:	4293      	cmp	r3, r2
 800c0e4:	d003      	beq.n	800c0ee <TIM_Base_SetConfig+0xb2>
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	4a29      	ldr	r2, [pc, #164]	@ (800c190 <TIM_Base_SetConfig+0x154>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d108      	bne.n	800c100 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c0f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c0f6:	683b      	ldr	r3, [r7, #0]
 800c0f8:	68db      	ldr	r3, [r3, #12]
 800c0fa:	68fa      	ldr	r2, [r7, #12]
 800c0fc:	4313      	orrs	r3, r2
 800c0fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	695b      	ldr	r3, [r3, #20]
 800c10a:	4313      	orrs	r3, r2
 800c10c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	68fa      	ldr	r2, [r7, #12]
 800c112:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c114:	683b      	ldr	r3, [r7, #0]
 800c116:	689a      	ldr	r2, [r3, #8]
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	681a      	ldr	r2, [r3, #0]
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	4a10      	ldr	r2, [pc, #64]	@ (800c168 <TIM_Base_SetConfig+0x12c>)
 800c128:	4293      	cmp	r3, r2
 800c12a:	d003      	beq.n	800c134 <TIM_Base_SetConfig+0xf8>
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	4a12      	ldr	r2, [pc, #72]	@ (800c178 <TIM_Base_SetConfig+0x13c>)
 800c130:	4293      	cmp	r3, r2
 800c132:	d103      	bne.n	800c13c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	691a      	ldr	r2, [r3, #16]
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	2201      	movs	r2, #1
 800c140:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	691b      	ldr	r3, [r3, #16]
 800c146:	f003 0301 	and.w	r3, r3, #1
 800c14a:	2b01      	cmp	r3, #1
 800c14c:	d105      	bne.n	800c15a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	691b      	ldr	r3, [r3, #16]
 800c152:	f023 0201 	bic.w	r2, r3, #1
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	611a      	str	r2, [r3, #16]
  }
}
 800c15a:	bf00      	nop
 800c15c:	3714      	adds	r7, #20
 800c15e:	46bd      	mov	sp, r7
 800c160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c164:	4770      	bx	lr
 800c166:	bf00      	nop
 800c168:	40010000 	.word	0x40010000
 800c16c:	40000400 	.word	0x40000400
 800c170:	40000800 	.word	0x40000800
 800c174:	40000c00 	.word	0x40000c00
 800c178:	40010400 	.word	0x40010400
 800c17c:	40014000 	.word	0x40014000
 800c180:	40014400 	.word	0x40014400
 800c184:	40014800 	.word	0x40014800
 800c188:	40001800 	.word	0x40001800
 800c18c:	40001c00 	.word	0x40001c00
 800c190:	40002000 	.word	0x40002000

0800c194 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c194:	b480      	push	{r7}
 800c196:	b087      	sub	sp, #28
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
 800c19c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	6a1b      	ldr	r3, [r3, #32]
 800c1a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	6a1b      	ldr	r3, [r3, #32]
 800c1a8:	f023 0201 	bic.w	r2, r3, #1
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	685b      	ldr	r3, [r3, #4]
 800c1b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	699b      	ldr	r3, [r3, #24]
 800c1ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	f023 0303 	bic.w	r3, r3, #3
 800c1ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	68fa      	ldr	r2, [r7, #12]
 800c1d2:	4313      	orrs	r3, r2
 800c1d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c1d6:	697b      	ldr	r3, [r7, #20]
 800c1d8:	f023 0302 	bic.w	r3, r3, #2
 800c1dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	689b      	ldr	r3, [r3, #8]
 800c1e2:	697a      	ldr	r2, [r7, #20]
 800c1e4:	4313      	orrs	r3, r2
 800c1e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	4a20      	ldr	r2, [pc, #128]	@ (800c26c <TIM_OC1_SetConfig+0xd8>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d003      	beq.n	800c1f8 <TIM_OC1_SetConfig+0x64>
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	4a1f      	ldr	r2, [pc, #124]	@ (800c270 <TIM_OC1_SetConfig+0xdc>)
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d10c      	bne.n	800c212 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c1f8:	697b      	ldr	r3, [r7, #20]
 800c1fa:	f023 0308 	bic.w	r3, r3, #8
 800c1fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	68db      	ldr	r3, [r3, #12]
 800c204:	697a      	ldr	r2, [r7, #20]
 800c206:	4313      	orrs	r3, r2
 800c208:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	f023 0304 	bic.w	r3, r3, #4
 800c210:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	4a15      	ldr	r2, [pc, #84]	@ (800c26c <TIM_OC1_SetConfig+0xd8>)
 800c216:	4293      	cmp	r3, r2
 800c218:	d003      	beq.n	800c222 <TIM_OC1_SetConfig+0x8e>
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	4a14      	ldr	r2, [pc, #80]	@ (800c270 <TIM_OC1_SetConfig+0xdc>)
 800c21e:	4293      	cmp	r3, r2
 800c220:	d111      	bne.n	800c246 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c222:	693b      	ldr	r3, [r7, #16]
 800c224:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c228:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c22a:	693b      	ldr	r3, [r7, #16]
 800c22c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c230:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	695b      	ldr	r3, [r3, #20]
 800c236:	693a      	ldr	r2, [r7, #16]
 800c238:	4313      	orrs	r3, r2
 800c23a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	699b      	ldr	r3, [r3, #24]
 800c240:	693a      	ldr	r2, [r7, #16]
 800c242:	4313      	orrs	r3, r2
 800c244:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	693a      	ldr	r2, [r7, #16]
 800c24a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	68fa      	ldr	r2, [r7, #12]
 800c250:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	685a      	ldr	r2, [r3, #4]
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	697a      	ldr	r2, [r7, #20]
 800c25e:	621a      	str	r2, [r3, #32]
}
 800c260:	bf00      	nop
 800c262:	371c      	adds	r7, #28
 800c264:	46bd      	mov	sp, r7
 800c266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26a:	4770      	bx	lr
 800c26c:	40010000 	.word	0x40010000
 800c270:	40010400 	.word	0x40010400

0800c274 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c274:	b480      	push	{r7}
 800c276:	b087      	sub	sp, #28
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
 800c27c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	6a1b      	ldr	r3, [r3, #32]
 800c282:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	6a1b      	ldr	r3, [r3, #32]
 800c288:	f023 0210 	bic.w	r2, r3, #16
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	685b      	ldr	r3, [r3, #4]
 800c294:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	699b      	ldr	r3, [r3, #24]
 800c29a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c2a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c2aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	021b      	lsls	r3, r3, #8
 800c2b2:	68fa      	ldr	r2, [r7, #12]
 800c2b4:	4313      	orrs	r3, r2
 800c2b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c2b8:	697b      	ldr	r3, [r7, #20]
 800c2ba:	f023 0320 	bic.w	r3, r3, #32
 800c2be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	689b      	ldr	r3, [r3, #8]
 800c2c4:	011b      	lsls	r3, r3, #4
 800c2c6:	697a      	ldr	r2, [r7, #20]
 800c2c8:	4313      	orrs	r3, r2
 800c2ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	4a22      	ldr	r2, [pc, #136]	@ (800c358 <TIM_OC2_SetConfig+0xe4>)
 800c2d0:	4293      	cmp	r3, r2
 800c2d2:	d003      	beq.n	800c2dc <TIM_OC2_SetConfig+0x68>
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	4a21      	ldr	r2, [pc, #132]	@ (800c35c <TIM_OC2_SetConfig+0xe8>)
 800c2d8:	4293      	cmp	r3, r2
 800c2da:	d10d      	bne.n	800c2f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c2dc:	697b      	ldr	r3, [r7, #20]
 800c2de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c2e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	68db      	ldr	r3, [r3, #12]
 800c2e8:	011b      	lsls	r3, r3, #4
 800c2ea:	697a      	ldr	r2, [r7, #20]
 800c2ec:	4313      	orrs	r3, r2
 800c2ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c2f0:	697b      	ldr	r3, [r7, #20]
 800c2f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c2f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	4a17      	ldr	r2, [pc, #92]	@ (800c358 <TIM_OC2_SetConfig+0xe4>)
 800c2fc:	4293      	cmp	r3, r2
 800c2fe:	d003      	beq.n	800c308 <TIM_OC2_SetConfig+0x94>
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	4a16      	ldr	r2, [pc, #88]	@ (800c35c <TIM_OC2_SetConfig+0xe8>)
 800c304:	4293      	cmp	r3, r2
 800c306:	d113      	bne.n	800c330 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c30e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c310:	693b      	ldr	r3, [r7, #16]
 800c312:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c316:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	695b      	ldr	r3, [r3, #20]
 800c31c:	009b      	lsls	r3, r3, #2
 800c31e:	693a      	ldr	r2, [r7, #16]
 800c320:	4313      	orrs	r3, r2
 800c322:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	699b      	ldr	r3, [r3, #24]
 800c328:	009b      	lsls	r3, r3, #2
 800c32a:	693a      	ldr	r2, [r7, #16]
 800c32c:	4313      	orrs	r3, r2
 800c32e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	693a      	ldr	r2, [r7, #16]
 800c334:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	68fa      	ldr	r2, [r7, #12]
 800c33a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	685a      	ldr	r2, [r3, #4]
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	697a      	ldr	r2, [r7, #20]
 800c348:	621a      	str	r2, [r3, #32]
}
 800c34a:	bf00      	nop
 800c34c:	371c      	adds	r7, #28
 800c34e:	46bd      	mov	sp, r7
 800c350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c354:	4770      	bx	lr
 800c356:	bf00      	nop
 800c358:	40010000 	.word	0x40010000
 800c35c:	40010400 	.word	0x40010400

0800c360 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c360:	b480      	push	{r7}
 800c362:	b087      	sub	sp, #28
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
 800c368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	6a1b      	ldr	r3, [r3, #32]
 800c36e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	6a1b      	ldr	r3, [r3, #32]
 800c374:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	69db      	ldr	r3, [r3, #28]
 800c386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c38e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	f023 0303 	bic.w	r3, r3, #3
 800c396:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c398:	683b      	ldr	r3, [r7, #0]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	68fa      	ldr	r2, [r7, #12]
 800c39e:	4313      	orrs	r3, r2
 800c3a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c3a2:	697b      	ldr	r3, [r7, #20]
 800c3a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c3a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c3aa:	683b      	ldr	r3, [r7, #0]
 800c3ac:	689b      	ldr	r3, [r3, #8]
 800c3ae:	021b      	lsls	r3, r3, #8
 800c3b0:	697a      	ldr	r2, [r7, #20]
 800c3b2:	4313      	orrs	r3, r2
 800c3b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	4a21      	ldr	r2, [pc, #132]	@ (800c440 <TIM_OC3_SetConfig+0xe0>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	d003      	beq.n	800c3c6 <TIM_OC3_SetConfig+0x66>
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	4a20      	ldr	r2, [pc, #128]	@ (800c444 <TIM_OC3_SetConfig+0xe4>)
 800c3c2:	4293      	cmp	r3, r2
 800c3c4:	d10d      	bne.n	800c3e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c3c6:	697b      	ldr	r3, [r7, #20]
 800c3c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c3cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c3ce:	683b      	ldr	r3, [r7, #0]
 800c3d0:	68db      	ldr	r3, [r3, #12]
 800c3d2:	021b      	lsls	r3, r3, #8
 800c3d4:	697a      	ldr	r2, [r7, #20]
 800c3d6:	4313      	orrs	r3, r2
 800c3d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c3e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	4a16      	ldr	r2, [pc, #88]	@ (800c440 <TIM_OC3_SetConfig+0xe0>)
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	d003      	beq.n	800c3f2 <TIM_OC3_SetConfig+0x92>
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	4a15      	ldr	r2, [pc, #84]	@ (800c444 <TIM_OC3_SetConfig+0xe4>)
 800c3ee:	4293      	cmp	r3, r2
 800c3f0:	d113      	bne.n	800c41a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c3f2:	693b      	ldr	r3, [r7, #16]
 800c3f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c3f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c3fa:	693b      	ldr	r3, [r7, #16]
 800c3fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c400:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	695b      	ldr	r3, [r3, #20]
 800c406:	011b      	lsls	r3, r3, #4
 800c408:	693a      	ldr	r2, [r7, #16]
 800c40a:	4313      	orrs	r3, r2
 800c40c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	699b      	ldr	r3, [r3, #24]
 800c412:	011b      	lsls	r3, r3, #4
 800c414:	693a      	ldr	r2, [r7, #16]
 800c416:	4313      	orrs	r3, r2
 800c418:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	693a      	ldr	r2, [r7, #16]
 800c41e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	68fa      	ldr	r2, [r7, #12]
 800c424:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	685a      	ldr	r2, [r3, #4]
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	697a      	ldr	r2, [r7, #20]
 800c432:	621a      	str	r2, [r3, #32]
}
 800c434:	bf00      	nop
 800c436:	371c      	adds	r7, #28
 800c438:	46bd      	mov	sp, r7
 800c43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43e:	4770      	bx	lr
 800c440:	40010000 	.word	0x40010000
 800c444:	40010400 	.word	0x40010400

0800c448 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c448:	b480      	push	{r7}
 800c44a:	b087      	sub	sp, #28
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
 800c450:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	6a1b      	ldr	r3, [r3, #32]
 800c456:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	6a1b      	ldr	r3, [r3, #32]
 800c45c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	685b      	ldr	r3, [r3, #4]
 800c468:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	69db      	ldr	r3, [r3, #28]
 800c46e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c476:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c47e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	021b      	lsls	r3, r3, #8
 800c486:	68fa      	ldr	r2, [r7, #12]
 800c488:	4313      	orrs	r3, r2
 800c48a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c48c:	693b      	ldr	r3, [r7, #16]
 800c48e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c492:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c494:	683b      	ldr	r3, [r7, #0]
 800c496:	689b      	ldr	r3, [r3, #8]
 800c498:	031b      	lsls	r3, r3, #12
 800c49a:	693a      	ldr	r2, [r7, #16]
 800c49c:	4313      	orrs	r3, r2
 800c49e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	4a12      	ldr	r2, [pc, #72]	@ (800c4ec <TIM_OC4_SetConfig+0xa4>)
 800c4a4:	4293      	cmp	r3, r2
 800c4a6:	d003      	beq.n	800c4b0 <TIM_OC4_SetConfig+0x68>
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	4a11      	ldr	r2, [pc, #68]	@ (800c4f0 <TIM_OC4_SetConfig+0xa8>)
 800c4ac:	4293      	cmp	r3, r2
 800c4ae:	d109      	bne.n	800c4c4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c4b0:	697b      	ldr	r3, [r7, #20]
 800c4b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c4b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	695b      	ldr	r3, [r3, #20]
 800c4bc:	019b      	lsls	r3, r3, #6
 800c4be:	697a      	ldr	r2, [r7, #20]
 800c4c0:	4313      	orrs	r3, r2
 800c4c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	697a      	ldr	r2, [r7, #20]
 800c4c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	68fa      	ldr	r2, [r7, #12]
 800c4ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c4d0:	683b      	ldr	r3, [r7, #0]
 800c4d2:	685a      	ldr	r2, [r3, #4]
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	693a      	ldr	r2, [r7, #16]
 800c4dc:	621a      	str	r2, [r3, #32]
}
 800c4de:	bf00      	nop
 800c4e0:	371c      	adds	r7, #28
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e8:	4770      	bx	lr
 800c4ea:	bf00      	nop
 800c4ec:	40010000 	.word	0x40010000
 800c4f0:	40010400 	.word	0x40010400

0800c4f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c4f4:	b480      	push	{r7}
 800c4f6:	b087      	sub	sp, #28
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	60f8      	str	r0, [r7, #12]
 800c4fc:	60b9      	str	r1, [r7, #8]
 800c4fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	6a1b      	ldr	r3, [r3, #32]
 800c504:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	6a1b      	ldr	r3, [r3, #32]
 800c50a:	f023 0201 	bic.w	r2, r3, #1
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	699b      	ldr	r3, [r3, #24]
 800c516:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c51e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	011b      	lsls	r3, r3, #4
 800c524:	693a      	ldr	r2, [r7, #16]
 800c526:	4313      	orrs	r3, r2
 800c528:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	f023 030a 	bic.w	r3, r3, #10
 800c530:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c532:	697a      	ldr	r2, [r7, #20]
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	4313      	orrs	r3, r2
 800c538:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	693a      	ldr	r2, [r7, #16]
 800c53e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	697a      	ldr	r2, [r7, #20]
 800c544:	621a      	str	r2, [r3, #32]
}
 800c546:	bf00      	nop
 800c548:	371c      	adds	r7, #28
 800c54a:	46bd      	mov	sp, r7
 800c54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c550:	4770      	bx	lr

0800c552 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c552:	b480      	push	{r7}
 800c554:	b087      	sub	sp, #28
 800c556:	af00      	add	r7, sp, #0
 800c558:	60f8      	str	r0, [r7, #12]
 800c55a:	60b9      	str	r1, [r7, #8]
 800c55c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	6a1b      	ldr	r3, [r3, #32]
 800c562:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	6a1b      	ldr	r3, [r3, #32]
 800c568:	f023 0210 	bic.w	r2, r3, #16
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	699b      	ldr	r3, [r3, #24]
 800c574:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c576:	693b      	ldr	r3, [r7, #16]
 800c578:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c57c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	031b      	lsls	r3, r3, #12
 800c582:	693a      	ldr	r2, [r7, #16]
 800c584:	4313      	orrs	r3, r2
 800c586:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c588:	697b      	ldr	r3, [r7, #20]
 800c58a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c58e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c590:	68bb      	ldr	r3, [r7, #8]
 800c592:	011b      	lsls	r3, r3, #4
 800c594:	697a      	ldr	r2, [r7, #20]
 800c596:	4313      	orrs	r3, r2
 800c598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	693a      	ldr	r2, [r7, #16]
 800c59e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	697a      	ldr	r2, [r7, #20]
 800c5a4:	621a      	str	r2, [r3, #32]
}
 800c5a6:	bf00      	nop
 800c5a8:	371c      	adds	r7, #28
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b0:	4770      	bx	lr

0800c5b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c5b2:	b480      	push	{r7}
 800c5b4:	b085      	sub	sp, #20
 800c5b6:	af00      	add	r7, sp, #0
 800c5b8:	6078      	str	r0, [r7, #4]
 800c5ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	689b      	ldr	r3, [r3, #8]
 800c5c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c5ca:	683a      	ldr	r2, [r7, #0]
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	4313      	orrs	r3, r2
 800c5d0:	f043 0307 	orr.w	r3, r3, #7
 800c5d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	68fa      	ldr	r2, [r7, #12]
 800c5da:	609a      	str	r2, [r3, #8]
}
 800c5dc:	bf00      	nop
 800c5de:	3714      	adds	r7, #20
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e6:	4770      	bx	lr

0800c5e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c5e8:	b480      	push	{r7}
 800c5ea:	b087      	sub	sp, #28
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	60f8      	str	r0, [r7, #12]
 800c5f0:	60b9      	str	r1, [r7, #8]
 800c5f2:	607a      	str	r2, [r7, #4]
 800c5f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	689b      	ldr	r3, [r3, #8]
 800c5fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c5fc:	697b      	ldr	r3, [r7, #20]
 800c5fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c602:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c604:	683b      	ldr	r3, [r7, #0]
 800c606:	021a      	lsls	r2, r3, #8
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	431a      	orrs	r2, r3
 800c60c:	68bb      	ldr	r3, [r7, #8]
 800c60e:	4313      	orrs	r3, r2
 800c610:	697a      	ldr	r2, [r7, #20]
 800c612:	4313      	orrs	r3, r2
 800c614:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	697a      	ldr	r2, [r7, #20]
 800c61a:	609a      	str	r2, [r3, #8]
}
 800c61c:	bf00      	nop
 800c61e:	371c      	adds	r7, #28
 800c620:	46bd      	mov	sp, r7
 800c622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c626:	4770      	bx	lr

0800c628 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c628:	b480      	push	{r7}
 800c62a:	b087      	sub	sp, #28
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	60f8      	str	r0, [r7, #12]
 800c630:	60b9      	str	r1, [r7, #8]
 800c632:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c634:	68bb      	ldr	r3, [r7, #8]
 800c636:	f003 031f 	and.w	r3, r3, #31
 800c63a:	2201      	movs	r2, #1
 800c63c:	fa02 f303 	lsl.w	r3, r2, r3
 800c640:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	6a1a      	ldr	r2, [r3, #32]
 800c646:	697b      	ldr	r3, [r7, #20]
 800c648:	43db      	mvns	r3, r3
 800c64a:	401a      	ands	r2, r3
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	6a1a      	ldr	r2, [r3, #32]
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	f003 031f 	and.w	r3, r3, #31
 800c65a:	6879      	ldr	r1, [r7, #4]
 800c65c:	fa01 f303 	lsl.w	r3, r1, r3
 800c660:	431a      	orrs	r2, r3
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	621a      	str	r2, [r3, #32]
}
 800c666:	bf00      	nop
 800c668:	371c      	adds	r7, #28
 800c66a:	46bd      	mov	sp, r7
 800c66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c670:	4770      	bx	lr
	...

0800c674 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c674:	b480      	push	{r7}
 800c676:	b085      	sub	sp, #20
 800c678:	af00      	add	r7, sp, #0
 800c67a:	6078      	str	r0, [r7, #4]
 800c67c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c684:	2b01      	cmp	r3, #1
 800c686:	d101      	bne.n	800c68c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c688:	2302      	movs	r3, #2
 800c68a:	e05a      	b.n	800c742 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2201      	movs	r2, #1
 800c690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2202      	movs	r2, #2
 800c698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	685b      	ldr	r3, [r3, #4]
 800c6a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	689b      	ldr	r3, [r3, #8]
 800c6aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c6b4:	683b      	ldr	r3, [r7, #0]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	68fa      	ldr	r2, [r7, #12]
 800c6ba:	4313      	orrs	r3, r2
 800c6bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	68fa      	ldr	r2, [r7, #12]
 800c6c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	4a21      	ldr	r2, [pc, #132]	@ (800c750 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c6cc:	4293      	cmp	r3, r2
 800c6ce:	d022      	beq.n	800c716 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6d8:	d01d      	beq.n	800c716 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	4a1d      	ldr	r2, [pc, #116]	@ (800c754 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c6e0:	4293      	cmp	r3, r2
 800c6e2:	d018      	beq.n	800c716 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	4a1b      	ldr	r2, [pc, #108]	@ (800c758 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d013      	beq.n	800c716 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	4a1a      	ldr	r2, [pc, #104]	@ (800c75c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	d00e      	beq.n	800c716 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	4a18      	ldr	r2, [pc, #96]	@ (800c760 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c6fe:	4293      	cmp	r3, r2
 800c700:	d009      	beq.n	800c716 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	4a17      	ldr	r2, [pc, #92]	@ (800c764 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c708:	4293      	cmp	r3, r2
 800c70a:	d004      	beq.n	800c716 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	4a15      	ldr	r2, [pc, #84]	@ (800c768 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c712:	4293      	cmp	r3, r2
 800c714:	d10c      	bne.n	800c730 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c716:	68bb      	ldr	r3, [r7, #8]
 800c718:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c71c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c71e:	683b      	ldr	r3, [r7, #0]
 800c720:	685b      	ldr	r3, [r3, #4]
 800c722:	68ba      	ldr	r2, [r7, #8]
 800c724:	4313      	orrs	r3, r2
 800c726:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	68ba      	ldr	r2, [r7, #8]
 800c72e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	2201      	movs	r2, #1
 800c734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	2200      	movs	r2, #0
 800c73c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c740:	2300      	movs	r3, #0
}
 800c742:	4618      	mov	r0, r3
 800c744:	3714      	adds	r7, #20
 800c746:	46bd      	mov	sp, r7
 800c748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74c:	4770      	bx	lr
 800c74e:	bf00      	nop
 800c750:	40010000 	.word	0x40010000
 800c754:	40000400 	.word	0x40000400
 800c758:	40000800 	.word	0x40000800
 800c75c:	40000c00 	.word	0x40000c00
 800c760:	40010400 	.word	0x40010400
 800c764:	40014000 	.word	0x40014000
 800c768:	40001800 	.word	0x40001800

0800c76c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c76c:	b480      	push	{r7}
 800c76e:	b085      	sub	sp, #20
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
 800c774:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c776:	2300      	movs	r3, #0
 800c778:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c780:	2b01      	cmp	r3, #1
 800c782:	d101      	bne.n	800c788 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c784:	2302      	movs	r3, #2
 800c786:	e03d      	b.n	800c804 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2201      	movs	r2, #1
 800c78c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	68db      	ldr	r3, [r3, #12]
 800c79a:	4313      	orrs	r3, r2
 800c79c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	689b      	ldr	r3, [r3, #8]
 800c7a8:	4313      	orrs	r3, r2
 800c7aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	685b      	ldr	r3, [r3, #4]
 800c7b6:	4313      	orrs	r3, r2
 800c7b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	4313      	orrs	r3, r2
 800c7c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c7ce:	683b      	ldr	r3, [r7, #0]
 800c7d0:	691b      	ldr	r3, [r3, #16]
 800c7d2:	4313      	orrs	r3, r2
 800c7d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	695b      	ldr	r3, [r3, #20]
 800c7e0:	4313      	orrs	r3, r2
 800c7e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c7ea:	683b      	ldr	r3, [r7, #0]
 800c7ec:	69db      	ldr	r3, [r3, #28]
 800c7ee:	4313      	orrs	r3, r2
 800c7f0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	68fa      	ldr	r2, [r7, #12]
 800c7f8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c802:	2300      	movs	r3, #0
}
 800c804:	4618      	mov	r0, r3
 800c806:	3714      	adds	r7, #20
 800c808:	46bd      	mov	sp, r7
 800c80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80e:	4770      	bx	lr

0800c810 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c810:	b480      	push	{r7}
 800c812:	b083      	sub	sp, #12
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c818:	bf00      	nop
 800c81a:	370c      	adds	r7, #12
 800c81c:	46bd      	mov	sp, r7
 800c81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c822:	4770      	bx	lr

0800c824 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c824:	b480      	push	{r7}
 800c826:	b083      	sub	sp, #12
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c82c:	bf00      	nop
 800c82e:	370c      	adds	r7, #12
 800c830:	46bd      	mov	sp, r7
 800c832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c836:	4770      	bx	lr

0800c838 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b082      	sub	sp, #8
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d101      	bne.n	800c84a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c846:	2301      	movs	r3, #1
 800c848:	e042      	b.n	800c8d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c850:	b2db      	uxtb	r3, r3
 800c852:	2b00      	cmp	r3, #0
 800c854:	d106      	bne.n	800c864 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	2200      	movs	r2, #0
 800c85a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c85e:	6878      	ldr	r0, [r7, #4]
 800c860:	f7f8 fb7e 	bl	8004f60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2224      	movs	r2, #36	@ 0x24
 800c868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	68da      	ldr	r2, [r3, #12]
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c87a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c87c:	6878      	ldr	r0, [r7, #4]
 800c87e:	f000 ff81 	bl	800d784 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	691a      	ldr	r2, [r3, #16]
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c890:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	695a      	ldr	r2, [r3, #20]
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c8a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	68da      	ldr	r2, [r3, #12]
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c8b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2220      	movs	r2, #32
 800c8bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2220      	movs	r2, #32
 800c8c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800c8ce:	2300      	movs	r3, #0
}
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	3708      	adds	r7, #8
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	bd80      	pop	{r7, pc}

0800c8d8 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b08c      	sub	sp, #48	@ 0x30
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	60f8      	str	r0, [r7, #12]
 800c8e0:	60b9      	str	r1, [r7, #8]
 800c8e2:	4613      	mov	r3, r2
 800c8e4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c8ec:	b2db      	uxtb	r3, r3
 800c8ee:	2b20      	cmp	r3, #32
 800c8f0:	d14a      	bne.n	800c988 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800c8f2:	68bb      	ldr	r3, [r7, #8]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d002      	beq.n	800c8fe <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800c8f8:	88fb      	ldrh	r3, [r7, #6]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d101      	bne.n	800c902 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800c8fe:	2301      	movs	r3, #1
 800c900:	e043      	b.n	800c98a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	2201      	movs	r2, #1
 800c906:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	2200      	movs	r2, #0
 800c90c:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800c90e:	88fb      	ldrh	r3, [r7, #6]
 800c910:	461a      	mov	r2, r3
 800c912:	68b9      	ldr	r1, [r7, #8]
 800c914:	68f8      	ldr	r0, [r7, #12]
 800c916:	f000 fcd5 	bl	800d2c4 <UART_Start_Receive_DMA>
 800c91a:	4603      	mov	r3, r0
 800c91c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800c920:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c924:	2b00      	cmp	r3, #0
 800c926:	d12c      	bne.n	800c982 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c92c:	2b01      	cmp	r3, #1
 800c92e:	d125      	bne.n	800c97c <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c930:	2300      	movs	r3, #0
 800c932:	613b      	str	r3, [r7, #16]
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	613b      	str	r3, [r7, #16]
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	685b      	ldr	r3, [r3, #4]
 800c942:	613b      	str	r3, [r7, #16]
 800c944:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	330c      	adds	r3, #12
 800c94c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c94e:	69bb      	ldr	r3, [r7, #24]
 800c950:	e853 3f00 	ldrex	r3, [r3]
 800c954:	617b      	str	r3, [r7, #20]
   return(result);
 800c956:	697b      	ldr	r3, [r7, #20]
 800c958:	f043 0310 	orr.w	r3, r3, #16
 800c95c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	330c      	adds	r3, #12
 800c964:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c966:	627a      	str	r2, [r7, #36]	@ 0x24
 800c968:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c96a:	6a39      	ldr	r1, [r7, #32]
 800c96c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c96e:	e841 2300 	strex	r3, r2, [r1]
 800c972:	61fb      	str	r3, [r7, #28]
   return(result);
 800c974:	69fb      	ldr	r3, [r7, #28]
 800c976:	2b00      	cmp	r3, #0
 800c978:	d1e5      	bne.n	800c946 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800c97a:	e002      	b.n	800c982 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800c97c:	2301      	movs	r3, #1
 800c97e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800c982:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c986:	e000      	b.n	800c98a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800c988:	2302      	movs	r3, #2
  }
}
 800c98a:	4618      	mov	r0, r3
 800c98c:	3730      	adds	r7, #48	@ 0x30
 800c98e:	46bd      	mov	sp, r7
 800c990:	bd80      	pop	{r7, pc}

0800c992 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800c992:	b580      	push	{r7, lr}
 800c994:	b0a0      	sub	sp, #128	@ 0x80
 800c996:	af00      	add	r7, sp, #0
 800c998:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	330c      	adds	r3, #12
 800c9a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c9a4:	e853 3f00 	ldrex	r3, [r3]
 800c9a8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c9aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c9ac:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800c9b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	330c      	adds	r3, #12
 800c9b8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c9ba:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c9bc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9be:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c9c0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c9c2:	e841 2300 	strex	r3, r2, [r1]
 800c9c6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c9c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d1e5      	bne.n	800c99a <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	3314      	adds	r3, #20
 800c9d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c9d8:	e853 3f00 	ldrex	r3, [r3]
 800c9dc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c9de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9e0:	f023 0301 	bic.w	r3, r3, #1
 800c9e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	3314      	adds	r3, #20
 800c9ec:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800c9ee:	657a      	str	r2, [r7, #84]	@ 0x54
 800c9f0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c9f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c9f6:	e841 2300 	strex	r3, r2, [r1]
 800c9fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c9fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d1e5      	bne.n	800c9ce <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca06:	2b01      	cmp	r3, #1
 800ca08:	d119      	bne.n	800ca3e <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	330c      	adds	r3, #12
 800ca10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca14:	e853 3f00 	ldrex	r3, [r3]
 800ca18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ca1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca1c:	f023 0310 	bic.w	r3, r3, #16
 800ca20:	677b      	str	r3, [r7, #116]	@ 0x74
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	330c      	adds	r3, #12
 800ca28:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ca2a:	643a      	str	r2, [r7, #64]	@ 0x40
 800ca2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ca30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ca32:	e841 2300 	strex	r3, r2, [r1]
 800ca36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ca38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d1e5      	bne.n	800ca0a <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	695b      	ldr	r3, [r3, #20]
 800ca44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca48:	2b80      	cmp	r3, #128	@ 0x80
 800ca4a:	d136      	bne.n	800caba <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	3314      	adds	r3, #20
 800ca52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca54:	6a3b      	ldr	r3, [r7, #32]
 800ca56:	e853 3f00 	ldrex	r3, [r3]
 800ca5a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ca5c:	69fb      	ldr	r3, [r7, #28]
 800ca5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ca62:	673b      	str	r3, [r7, #112]	@ 0x70
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	3314      	adds	r3, #20
 800ca6a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800ca6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ca6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ca72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca74:	e841 2300 	strex	r3, r2, [r1]
 800ca78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ca7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d1e5      	bne.n	800ca4c <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d018      	beq.n	800caba <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca94:	4618      	mov	r0, r3
 800ca96:	f7f9 ffb3 	bl	8006a00 <HAL_DMA_Abort>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d00c      	beq.n	800caba <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800caa4:	4618      	mov	r0, r3
 800caa6:	f7fa f9d5 	bl	8006e54 <HAL_DMA_GetError>
 800caaa:	4603      	mov	r3, r0
 800caac:	2b20      	cmp	r3, #32
 800caae:	d104      	bne.n	800caba <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2210      	movs	r2, #16
 800cab4:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800cab6:	2303      	movs	r3, #3
 800cab8:	e052      	b.n	800cb60 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	695b      	ldr	r3, [r3, #20]
 800cac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cac4:	2b40      	cmp	r3, #64	@ 0x40
 800cac6:	d136      	bne.n	800cb36 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	3314      	adds	r3, #20
 800cace:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	e853 3f00 	ldrex	r3, [r3]
 800cad6:	60bb      	str	r3, [r7, #8]
   return(result);
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cade:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	3314      	adds	r3, #20
 800cae6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cae8:	61ba      	str	r2, [r7, #24]
 800caea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caec:	6979      	ldr	r1, [r7, #20]
 800caee:	69ba      	ldr	r2, [r7, #24]
 800caf0:	e841 2300 	strex	r3, r2, [r1]
 800caf4:	613b      	str	r3, [r7, #16]
   return(result);
 800caf6:	693b      	ldr	r3, [r7, #16]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d1e5      	bne.n	800cac8 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d018      	beq.n	800cb36 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb08:	2200      	movs	r2, #0
 800cb0a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb10:	4618      	mov	r0, r3
 800cb12:	f7f9 ff75 	bl	8006a00 <HAL_DMA_Abort>
 800cb16:	4603      	mov	r3, r0
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d00c      	beq.n	800cb36 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb20:	4618      	mov	r0, r3
 800cb22:	f7fa f997 	bl	8006e54 <HAL_DMA_GetError>
 800cb26:	4603      	mov	r3, r0
 800cb28:	2b20      	cmp	r3, #32
 800cb2a:	d104      	bne.n	800cb36 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2210      	movs	r2, #16
 800cb30:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800cb32:	2303      	movs	r3, #3
 800cb34:	e014      	b.n	800cb60 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	2200      	movs	r2, #0
 800cb3a:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2200      	movs	r2, #0
 800cb40:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	2200      	movs	r2, #0
 800cb46:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	2220      	movs	r2, #32
 800cb4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2220      	movs	r2, #32
 800cb54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800cb5e:	2300      	movs	r3, #0
}
 800cb60:	4618      	mov	r0, r3
 800cb62:	3780      	adds	r7, #128	@ 0x80
 800cb64:	46bd      	mov	sp, r7
 800cb66:	bd80      	pop	{r7, pc}

0800cb68 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b0ba      	sub	sp, #232	@ 0xe8
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	68db      	ldr	r3, [r3, #12]
 800cb80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	695b      	ldr	r3, [r3, #20]
 800cb8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800cb8e:	2300      	movs	r3, #0
 800cb90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800cb94:	2300      	movs	r3, #0
 800cb96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800cb9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb9e:	f003 030f 	and.w	r3, r3, #15
 800cba2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800cba6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d10f      	bne.n	800cbce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800cbae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbb2:	f003 0320 	and.w	r3, r3, #32
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d009      	beq.n	800cbce <HAL_UART_IRQHandler+0x66>
 800cbba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cbbe:	f003 0320 	and.w	r3, r3, #32
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d003      	beq.n	800cbce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800cbc6:	6878      	ldr	r0, [r7, #4]
 800cbc8:	f000 fd1d 	bl	800d606 <UART_Receive_IT>
      return;
 800cbcc:	e25b      	b.n	800d086 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800cbce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	f000 80de 	beq.w	800cd94 <HAL_UART_IRQHandler+0x22c>
 800cbd8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cbdc:	f003 0301 	and.w	r3, r3, #1
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d106      	bne.n	800cbf2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800cbe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cbe8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	f000 80d1 	beq.w	800cd94 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800cbf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbf6:	f003 0301 	and.w	r3, r3, #1
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d00b      	beq.n	800cc16 <HAL_UART_IRQHandler+0xae>
 800cbfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d005      	beq.n	800cc16 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc0e:	f043 0201 	orr.w	r2, r3, #1
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cc16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc1a:	f003 0304 	and.w	r3, r3, #4
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d00b      	beq.n	800cc3a <HAL_UART_IRQHandler+0xd2>
 800cc22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc26:	f003 0301 	and.w	r3, r3, #1
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d005      	beq.n	800cc3a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc32:	f043 0202 	orr.w	r2, r3, #2
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cc3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc3e:	f003 0302 	and.w	r3, r3, #2
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d00b      	beq.n	800cc5e <HAL_UART_IRQHandler+0xf6>
 800cc46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc4a:	f003 0301 	and.w	r3, r3, #1
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d005      	beq.n	800cc5e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc56:	f043 0204 	orr.w	r2, r3, #4
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800cc5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc62:	f003 0308 	and.w	r3, r3, #8
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d011      	beq.n	800cc8e <HAL_UART_IRQHandler+0x126>
 800cc6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc6e:	f003 0320 	and.w	r3, r3, #32
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d105      	bne.n	800cc82 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800cc76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc7a:	f003 0301 	and.w	r3, r3, #1
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d005      	beq.n	800cc8e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc86:	f043 0208 	orr.w	r2, r3, #8
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	f000 81f2 	beq.w	800d07c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800cc98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc9c:	f003 0320 	and.w	r3, r3, #32
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d008      	beq.n	800ccb6 <HAL_UART_IRQHandler+0x14e>
 800cca4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cca8:	f003 0320 	and.w	r3, r3, #32
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d002      	beq.n	800ccb6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f000 fca8 	bl	800d606 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	695b      	ldr	r3, [r3, #20]
 800ccbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccc0:	2b40      	cmp	r3, #64	@ 0x40
 800ccc2:	bf0c      	ite	eq
 800ccc4:	2301      	moveq	r3, #1
 800ccc6:	2300      	movne	r3, #0
 800ccc8:	b2db      	uxtb	r3, r3
 800ccca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ccd2:	f003 0308 	and.w	r3, r3, #8
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d103      	bne.n	800cce2 <HAL_UART_IRQHandler+0x17a>
 800ccda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d04f      	beq.n	800cd82 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cce2:	6878      	ldr	r0, [r7, #4]
 800cce4:	f000 fbb0 	bl	800d448 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	695b      	ldr	r3, [r3, #20]
 800ccee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccf2:	2b40      	cmp	r3, #64	@ 0x40
 800ccf4:	d141      	bne.n	800cd7a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	3314      	adds	r3, #20
 800ccfc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cd04:	e853 3f00 	ldrex	r3, [r3]
 800cd08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cd0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cd10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	3314      	adds	r3, #20
 800cd1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cd22:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cd26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cd2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cd32:	e841 2300 	strex	r3, r2, [r1]
 800cd36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cd3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d1d9      	bne.n	800ccf6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d013      	beq.n	800cd72 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd4e:	4a7e      	ldr	r2, [pc, #504]	@ (800cf48 <HAL_UART_IRQHandler+0x3e0>)
 800cd50:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd56:	4618      	mov	r0, r3
 800cd58:	f7f9 fec2 	bl	8006ae0 <HAL_DMA_Abort_IT>
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d016      	beq.n	800cd90 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd68:	687a      	ldr	r2, [r7, #4]
 800cd6a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800cd6c:	4610      	mov	r0, r2
 800cd6e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd70:	e00e      	b.n	800cd90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cd72:	6878      	ldr	r0, [r7, #4]
 800cd74:	f7f6 fe58 	bl	8003a28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd78:	e00a      	b.n	800cd90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cd7a:	6878      	ldr	r0, [r7, #4]
 800cd7c:	f7f6 fe54 	bl	8003a28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd80:	e006      	b.n	800cd90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	f7f6 fe50 	bl	8003a28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800cd8e:	e175      	b.n	800d07c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd90:	bf00      	nop
    return;
 800cd92:	e173      	b.n	800d07c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd98:	2b01      	cmp	r3, #1
 800cd9a:	f040 814f 	bne.w	800d03c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800cd9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cda2:	f003 0310 	and.w	r3, r3, #16
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	f000 8148 	beq.w	800d03c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800cdac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cdb0:	f003 0310 	and.w	r3, r3, #16
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	f000 8141 	beq.w	800d03c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800cdba:	2300      	movs	r3, #0
 800cdbc:	60bb      	str	r3, [r7, #8]
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	60bb      	str	r3, [r7, #8]
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	685b      	ldr	r3, [r3, #4]
 800cdcc:	60bb      	str	r3, [r7, #8]
 800cdce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	695b      	ldr	r3, [r3, #20]
 800cdd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdda:	2b40      	cmp	r3, #64	@ 0x40
 800cddc:	f040 80b6 	bne.w	800cf4c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	685b      	ldr	r3, [r3, #4]
 800cde8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cdec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	f000 8145 	beq.w	800d080 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cdfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cdfe:	429a      	cmp	r2, r3
 800ce00:	f080 813e 	bcs.w	800d080 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ce0a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce10:	69db      	ldr	r3, [r3, #28]
 800ce12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce16:	f000 8088 	beq.w	800cf2a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	330c      	adds	r3, #12
 800ce20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ce28:	e853 3f00 	ldrex	r3, [r3]
 800ce2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ce30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ce34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ce38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	330c      	adds	r3, #12
 800ce42:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ce46:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ce4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce4e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ce52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ce56:	e841 2300 	strex	r3, r2, [r1]
 800ce5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ce5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d1d9      	bne.n	800ce1a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	3314      	adds	r3, #20
 800ce6c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ce70:	e853 3f00 	ldrex	r3, [r3]
 800ce74:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ce76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce78:	f023 0301 	bic.w	r3, r3, #1
 800ce7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	3314      	adds	r3, #20
 800ce86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ce8a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ce8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce90:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ce92:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ce96:	e841 2300 	strex	r3, r2, [r1]
 800ce9a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ce9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d1e1      	bne.n	800ce66 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	3314      	adds	r3, #20
 800cea8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ceac:	e853 3f00 	ldrex	r3, [r3]
 800ceb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ceb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ceb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ceb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	3314      	adds	r3, #20
 800cec2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cec6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cec8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ceca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cecc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cece:	e841 2300 	strex	r3, r2, [r1]
 800ced2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ced4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d1e3      	bne.n	800cea2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	2220      	movs	r2, #32
 800cede:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	2200      	movs	r2, #0
 800cee6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	330c      	adds	r3, #12
 800ceee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cef0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cef2:	e853 3f00 	ldrex	r3, [r3]
 800cef6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cef8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cefa:	f023 0310 	bic.w	r3, r3, #16
 800cefe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	330c      	adds	r3, #12
 800cf08:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800cf0c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800cf0e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf10:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cf12:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf14:	e841 2300 	strex	r3, r2, [r1]
 800cf18:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cf1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d1e3      	bne.n	800cee8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf24:	4618      	mov	r0, r3
 800cf26:	f7f9 fd6b 	bl	8006a00 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	2202      	movs	r2, #2
 800cf2e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cf38:	b29b      	uxth	r3, r3
 800cf3a:	1ad3      	subs	r3, r2, r3
 800cf3c:	b29b      	uxth	r3, r3
 800cf3e:	4619      	mov	r1, r3
 800cf40:	6878      	ldr	r0, [r7, #4]
 800cf42:	f7f6 fd5b 	bl	80039fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800cf46:	e09b      	b.n	800d080 <HAL_UART_IRQHandler+0x518>
 800cf48:	0800d50f 	.word	0x0800d50f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cf54:	b29b      	uxth	r3, r3
 800cf56:	1ad3      	subs	r3, r2, r3
 800cf58:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cf60:	b29b      	uxth	r3, r3
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	f000 808e 	beq.w	800d084 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800cf68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	f000 8089 	beq.w	800d084 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	330c      	adds	r3, #12
 800cf78:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf7c:	e853 3f00 	ldrex	r3, [r3]
 800cf80:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cf82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cf88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	330c      	adds	r3, #12
 800cf92:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800cf96:	647a      	str	r2, [r7, #68]	@ 0x44
 800cf98:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf9a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cf9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cf9e:	e841 2300 	strex	r3, r2, [r1]
 800cfa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cfa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d1e3      	bne.n	800cf72 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	3314      	adds	r3, #20
 800cfb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfb4:	e853 3f00 	ldrex	r3, [r3]
 800cfb8:	623b      	str	r3, [r7, #32]
   return(result);
 800cfba:	6a3b      	ldr	r3, [r7, #32]
 800cfbc:	f023 0301 	bic.w	r3, r3, #1
 800cfc0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	3314      	adds	r3, #20
 800cfca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cfce:	633a      	str	r2, [r7, #48]	@ 0x30
 800cfd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cfd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cfd6:	e841 2300 	strex	r3, r2, [r1]
 800cfda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cfdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d1e3      	bne.n	800cfaa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	2220      	movs	r2, #32
 800cfe6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	2200      	movs	r2, #0
 800cfee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	330c      	adds	r3, #12
 800cff6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cff8:	693b      	ldr	r3, [r7, #16]
 800cffa:	e853 3f00 	ldrex	r3, [r3]
 800cffe:	60fb      	str	r3, [r7, #12]
   return(result);
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	f023 0310 	bic.w	r3, r3, #16
 800d006:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	330c      	adds	r3, #12
 800d010:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800d014:	61fa      	str	r2, [r7, #28]
 800d016:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d018:	69b9      	ldr	r1, [r7, #24]
 800d01a:	69fa      	ldr	r2, [r7, #28]
 800d01c:	e841 2300 	strex	r3, r2, [r1]
 800d020:	617b      	str	r3, [r7, #20]
   return(result);
 800d022:	697b      	ldr	r3, [r7, #20]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d1e3      	bne.n	800cff0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	2202      	movs	r2, #2
 800d02c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d02e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d032:	4619      	mov	r1, r3
 800d034:	6878      	ldr	r0, [r7, #4]
 800d036:	f7f6 fce1 	bl	80039fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d03a:	e023      	b.n	800d084 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d03c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d044:	2b00      	cmp	r3, #0
 800d046:	d009      	beq.n	800d05c <HAL_UART_IRQHandler+0x4f4>
 800d048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d04c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d050:	2b00      	cmp	r3, #0
 800d052:	d003      	beq.n	800d05c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800d054:	6878      	ldr	r0, [r7, #4]
 800d056:	f000 fa6e 	bl	800d536 <UART_Transmit_IT>
    return;
 800d05a:	e014      	b.n	800d086 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d05c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d060:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d064:	2b00      	cmp	r3, #0
 800d066:	d00e      	beq.n	800d086 <HAL_UART_IRQHandler+0x51e>
 800d068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d06c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d070:	2b00      	cmp	r3, #0
 800d072:	d008      	beq.n	800d086 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800d074:	6878      	ldr	r0, [r7, #4]
 800d076:	f000 faae 	bl	800d5d6 <UART_EndTransmit_IT>
    return;
 800d07a:	e004      	b.n	800d086 <HAL_UART_IRQHandler+0x51e>
    return;
 800d07c:	bf00      	nop
 800d07e:	e002      	b.n	800d086 <HAL_UART_IRQHandler+0x51e>
      return;
 800d080:	bf00      	nop
 800d082:	e000      	b.n	800d086 <HAL_UART_IRQHandler+0x51e>
      return;
 800d084:	bf00      	nop
  }
}
 800d086:	37e8      	adds	r7, #232	@ 0xe8
 800d088:	46bd      	mov	sp, r7
 800d08a:	bd80      	pop	{r7, pc}

0800d08c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d08c:	b480      	push	{r7}
 800d08e:	b083      	sub	sp, #12
 800d090:	af00      	add	r7, sp, #0
 800d092:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800d094:	bf00      	nop
 800d096:	370c      	adds	r7, #12
 800d098:	46bd      	mov	sp, r7
 800d09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09e:	4770      	bx	lr

0800d0a0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d0a0:	b480      	push	{r7}
 800d0a2:	b083      	sub	sp, #12
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800d0a8:	bf00      	nop
 800d0aa:	370c      	adds	r7, #12
 800d0ac:	46bd      	mov	sp, r7
 800d0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b2:	4770      	bx	lr

0800d0b4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d0b4:	b480      	push	{r7}
 800d0b6:	b083      	sub	sp, #12
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800d0bc:	bf00      	nop
 800d0be:	370c      	adds	r7, #12
 800d0c0:	46bd      	mov	sp, r7
 800d0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c6:	4770      	bx	lr

0800d0c8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b09c      	sub	sp, #112	@ 0x70
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0d4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d172      	bne.n	800d1ca <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800d0e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d0ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	330c      	adds	r3, #12
 800d0f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0f4:	e853 3f00 	ldrex	r3, [r3]
 800d0f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d0fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d100:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d102:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	330c      	adds	r3, #12
 800d108:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d10a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800d10c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d10e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d110:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d112:	e841 2300 	strex	r3, r2, [r1]
 800d116:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d1e5      	bne.n	800d0ea <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d11e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	3314      	adds	r3, #20
 800d124:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d128:	e853 3f00 	ldrex	r3, [r3]
 800d12c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d12e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d130:	f023 0301 	bic.w	r3, r3, #1
 800d134:	667b      	str	r3, [r7, #100]	@ 0x64
 800d136:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	3314      	adds	r3, #20
 800d13c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d13e:	647a      	str	r2, [r7, #68]	@ 0x44
 800d140:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d142:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d144:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d146:	e841 2300 	strex	r3, r2, [r1]
 800d14a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d14c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d1e5      	bne.n	800d11e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d152:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	3314      	adds	r3, #20
 800d158:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d15c:	e853 3f00 	ldrex	r3, [r3]
 800d160:	623b      	str	r3, [r7, #32]
   return(result);
 800d162:	6a3b      	ldr	r3, [r7, #32]
 800d164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d168:	663b      	str	r3, [r7, #96]	@ 0x60
 800d16a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	3314      	adds	r3, #20
 800d170:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d172:	633a      	str	r2, [r7, #48]	@ 0x30
 800d174:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d176:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d178:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d17a:	e841 2300 	strex	r3, r2, [r1]
 800d17e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d182:	2b00      	cmp	r3, #0
 800d184:	d1e5      	bne.n	800d152 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d186:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d188:	2220      	movs	r2, #32
 800d18a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d18e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d192:	2b01      	cmp	r3, #1
 800d194:	d119      	bne.n	800d1ca <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d196:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	330c      	adds	r3, #12
 800d19c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d19e:	693b      	ldr	r3, [r7, #16]
 800d1a0:	e853 3f00 	ldrex	r3, [r3]
 800d1a4:	60fb      	str	r3, [r7, #12]
   return(result);
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	f023 0310 	bic.w	r3, r3, #16
 800d1ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d1ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	330c      	adds	r3, #12
 800d1b4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d1b6:	61fa      	str	r2, [r7, #28]
 800d1b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1ba:	69b9      	ldr	r1, [r7, #24]
 800d1bc:	69fa      	ldr	r2, [r7, #28]
 800d1be:	e841 2300 	strex	r3, r2, [r1]
 800d1c2:	617b      	str	r3, [r7, #20]
   return(result);
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d1e5      	bne.n	800d196 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d1ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d1d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1d4:	2b01      	cmp	r3, #1
 800d1d6:	d106      	bne.n	800d1e6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d1d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1da:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d1dc:	4619      	mov	r1, r3
 800d1de:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d1e0:	f7f6 fc0c 	bl	80039fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d1e4:	e002      	b.n	800d1ec <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800d1e6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d1e8:	f7ff ff5a 	bl	800d0a0 <HAL_UART_RxCpltCallback>
}
 800d1ec:	bf00      	nop
 800d1ee:	3770      	adds	r7, #112	@ 0x70
 800d1f0:	46bd      	mov	sp, r7
 800d1f2:	bd80      	pop	{r7, pc}

0800d1f4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b084      	sub	sp, #16
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d200:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	2201      	movs	r2, #1
 800d206:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d20c:	2b01      	cmp	r3, #1
 800d20e:	d108      	bne.n	800d222 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d214:	085b      	lsrs	r3, r3, #1
 800d216:	b29b      	uxth	r3, r3
 800d218:	4619      	mov	r1, r3
 800d21a:	68f8      	ldr	r0, [r7, #12]
 800d21c:	f7f6 fbee 	bl	80039fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d220:	e002      	b.n	800d228 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800d222:	68f8      	ldr	r0, [r7, #12]
 800d224:	f7ff ff46 	bl	800d0b4 <HAL_UART_RxHalfCpltCallback>
}
 800d228:	bf00      	nop
 800d22a:	3710      	adds	r7, #16
 800d22c:	46bd      	mov	sp, r7
 800d22e:	bd80      	pop	{r7, pc}

0800d230 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b084      	sub	sp, #16
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800d238:	2300      	movs	r3, #0
 800d23a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d240:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	695b      	ldr	r3, [r3, #20]
 800d248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d24c:	2b80      	cmp	r3, #128	@ 0x80
 800d24e:	bf0c      	ite	eq
 800d250:	2301      	moveq	r3, #1
 800d252:	2300      	movne	r3, #0
 800d254:	b2db      	uxtb	r3, r3
 800d256:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d258:	68bb      	ldr	r3, [r7, #8]
 800d25a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d25e:	b2db      	uxtb	r3, r3
 800d260:	2b21      	cmp	r3, #33	@ 0x21
 800d262:	d108      	bne.n	800d276 <UART_DMAError+0x46>
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d005      	beq.n	800d276 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800d26a:	68bb      	ldr	r3, [r7, #8]
 800d26c:	2200      	movs	r2, #0
 800d26e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800d270:	68b8      	ldr	r0, [r7, #8]
 800d272:	f000 f8c1 	bl	800d3f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d276:	68bb      	ldr	r3, [r7, #8]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	695b      	ldr	r3, [r3, #20]
 800d27c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d280:	2b40      	cmp	r3, #64	@ 0x40
 800d282:	bf0c      	ite	eq
 800d284:	2301      	moveq	r3, #1
 800d286:	2300      	movne	r3, #0
 800d288:	b2db      	uxtb	r3, r3
 800d28a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d28c:	68bb      	ldr	r3, [r7, #8]
 800d28e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d292:	b2db      	uxtb	r3, r3
 800d294:	2b22      	cmp	r3, #34	@ 0x22
 800d296:	d108      	bne.n	800d2aa <UART_DMAError+0x7a>
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d005      	beq.n	800d2aa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800d29e:	68bb      	ldr	r3, [r7, #8]
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800d2a4:	68b8      	ldr	r0, [r7, #8]
 800d2a6:	f000 f8cf 	bl	800d448 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d2aa:	68bb      	ldr	r3, [r7, #8]
 800d2ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d2ae:	f043 0210 	orr.w	r2, r3, #16
 800d2b2:	68bb      	ldr	r3, [r7, #8]
 800d2b4:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d2b6:	68b8      	ldr	r0, [r7, #8]
 800d2b8:	f7f6 fbb6 	bl	8003a28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d2bc:	bf00      	nop
 800d2be:	3710      	adds	r7, #16
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}

0800d2c4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b098      	sub	sp, #96	@ 0x60
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	60f8      	str	r0, [r7, #12]
 800d2cc:	60b9      	str	r1, [r7, #8]
 800d2ce:	4613      	mov	r3, r2
 800d2d0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800d2d2:	68ba      	ldr	r2, [r7, #8]
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	88fa      	ldrh	r2, [r7, #6]
 800d2dc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	2222      	movs	r2, #34	@ 0x22
 800d2e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d2f0:	4a3e      	ldr	r2, [pc, #248]	@ (800d3ec <UART_Start_Receive_DMA+0x128>)
 800d2f2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d2f8:	4a3d      	ldr	r2, [pc, #244]	@ (800d3f0 <UART_Start_Receive_DMA+0x12c>)
 800d2fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d300:	4a3c      	ldr	r2, [pc, #240]	@ (800d3f4 <UART_Start_Receive_DMA+0x130>)
 800d302:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d308:	2200      	movs	r2, #0
 800d30a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800d30c:	f107 0308 	add.w	r3, r7, #8
 800d310:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	3304      	adds	r3, #4
 800d31c:	4619      	mov	r1, r3
 800d31e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d320:	681a      	ldr	r2, [r3, #0]
 800d322:	88fb      	ldrh	r3, [r7, #6]
 800d324:	f7f9 fb14 	bl	8006950 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800d328:	2300      	movs	r3, #0
 800d32a:	613b      	str	r3, [r7, #16]
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	613b      	str	r3, [r7, #16]
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	685b      	ldr	r3, [r3, #4]
 800d33a:	613b      	str	r3, [r7, #16]
 800d33c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	691b      	ldr	r3, [r3, #16]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d019      	beq.n	800d37a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	330c      	adds	r3, #12
 800d34c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d34e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d350:	e853 3f00 	ldrex	r3, [r3]
 800d354:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d35c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	330c      	adds	r3, #12
 800d364:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d366:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800d368:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d36a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800d36c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d36e:	e841 2300 	strex	r3, r2, [r1]
 800d372:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d374:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d376:	2b00      	cmp	r3, #0
 800d378:	d1e5      	bne.n	800d346 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	3314      	adds	r3, #20
 800d380:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d384:	e853 3f00 	ldrex	r3, [r3]
 800d388:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d38a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d38c:	f043 0301 	orr.w	r3, r3, #1
 800d390:	657b      	str	r3, [r7, #84]	@ 0x54
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	3314      	adds	r3, #20
 800d398:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d39a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800d39c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d39e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d3a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d3a2:	e841 2300 	strex	r3, r2, [r1]
 800d3a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d3a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d1e5      	bne.n	800d37a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	3314      	adds	r3, #20
 800d3b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3b6:	69bb      	ldr	r3, [r7, #24]
 800d3b8:	e853 3f00 	ldrex	r3, [r3]
 800d3bc:	617b      	str	r3, [r7, #20]
   return(result);
 800d3be:	697b      	ldr	r3, [r7, #20]
 800d3c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3c4:	653b      	str	r3, [r7, #80]	@ 0x50
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	3314      	adds	r3, #20
 800d3cc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d3ce:	627a      	str	r2, [r7, #36]	@ 0x24
 800d3d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3d2:	6a39      	ldr	r1, [r7, #32]
 800d3d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d3d6:	e841 2300 	strex	r3, r2, [r1]
 800d3da:	61fb      	str	r3, [r7, #28]
   return(result);
 800d3dc:	69fb      	ldr	r3, [r7, #28]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d1e5      	bne.n	800d3ae <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800d3e2:	2300      	movs	r3, #0
}
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	3760      	adds	r7, #96	@ 0x60
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	bd80      	pop	{r7, pc}
 800d3ec:	0800d0c9 	.word	0x0800d0c9
 800d3f0:	0800d1f5 	.word	0x0800d1f5
 800d3f4:	0800d231 	.word	0x0800d231

0800d3f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d3f8:	b480      	push	{r7}
 800d3fa:	b089      	sub	sp, #36	@ 0x24
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	330c      	adds	r3, #12
 800d406:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	e853 3f00 	ldrex	r3, [r3]
 800d40e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d410:	68bb      	ldr	r3, [r7, #8]
 800d412:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d416:	61fb      	str	r3, [r7, #28]
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	330c      	adds	r3, #12
 800d41e:	69fa      	ldr	r2, [r7, #28]
 800d420:	61ba      	str	r2, [r7, #24]
 800d422:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d424:	6979      	ldr	r1, [r7, #20]
 800d426:	69ba      	ldr	r2, [r7, #24]
 800d428:	e841 2300 	strex	r3, r2, [r1]
 800d42c:	613b      	str	r3, [r7, #16]
   return(result);
 800d42e:	693b      	ldr	r3, [r7, #16]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d1e5      	bne.n	800d400 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	2220      	movs	r2, #32
 800d438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800d43c:	bf00      	nop
 800d43e:	3724      	adds	r7, #36	@ 0x24
 800d440:	46bd      	mov	sp, r7
 800d442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d446:	4770      	bx	lr

0800d448 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d448:	b480      	push	{r7}
 800d44a:	b095      	sub	sp, #84	@ 0x54
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	330c      	adds	r3, #12
 800d456:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d45a:	e853 3f00 	ldrex	r3, [r3]
 800d45e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d462:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d466:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	330c      	adds	r3, #12
 800d46e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d470:	643a      	str	r2, [r7, #64]	@ 0x40
 800d472:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d474:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d476:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d478:	e841 2300 	strex	r3, r2, [r1]
 800d47c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d47e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d480:	2b00      	cmp	r3, #0
 800d482:	d1e5      	bne.n	800d450 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	3314      	adds	r3, #20
 800d48a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d48c:	6a3b      	ldr	r3, [r7, #32]
 800d48e:	e853 3f00 	ldrex	r3, [r3]
 800d492:	61fb      	str	r3, [r7, #28]
   return(result);
 800d494:	69fb      	ldr	r3, [r7, #28]
 800d496:	f023 0301 	bic.w	r3, r3, #1
 800d49a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	3314      	adds	r3, #20
 800d4a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d4a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d4a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d4aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d4ac:	e841 2300 	strex	r3, r2, [r1]
 800d4b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d4b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d1e5      	bne.n	800d484 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4bc:	2b01      	cmp	r3, #1
 800d4be:	d119      	bne.n	800d4f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	330c      	adds	r3, #12
 800d4c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	e853 3f00 	ldrex	r3, [r3]
 800d4ce:	60bb      	str	r3, [r7, #8]
   return(result);
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	f023 0310 	bic.w	r3, r3, #16
 800d4d6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	330c      	adds	r3, #12
 800d4de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d4e0:	61ba      	str	r2, [r7, #24]
 800d4e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4e4:	6979      	ldr	r1, [r7, #20]
 800d4e6:	69ba      	ldr	r2, [r7, #24]
 800d4e8:	e841 2300 	strex	r3, r2, [r1]
 800d4ec:	613b      	str	r3, [r7, #16]
   return(result);
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d1e5      	bne.n	800d4c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2220      	movs	r2, #32
 800d4f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	2200      	movs	r2, #0
 800d500:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800d502:	bf00      	nop
 800d504:	3754      	adds	r7, #84	@ 0x54
 800d506:	46bd      	mov	sp, r7
 800d508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50c:	4770      	bx	lr

0800d50e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d50e:	b580      	push	{r7, lr}
 800d510:	b084      	sub	sp, #16
 800d512:	af00      	add	r7, sp, #0
 800d514:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d51a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	2200      	movs	r2, #0
 800d520:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	2200      	movs	r2, #0
 800d526:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d528:	68f8      	ldr	r0, [r7, #12]
 800d52a:	f7f6 fa7d 	bl	8003a28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d52e:	bf00      	nop
 800d530:	3710      	adds	r7, #16
 800d532:	46bd      	mov	sp, r7
 800d534:	bd80      	pop	{r7, pc}

0800d536 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d536:	b480      	push	{r7}
 800d538:	b085      	sub	sp, #20
 800d53a:	af00      	add	r7, sp, #0
 800d53c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d544:	b2db      	uxtb	r3, r3
 800d546:	2b21      	cmp	r3, #33	@ 0x21
 800d548:	d13e      	bne.n	800d5c8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	689b      	ldr	r3, [r3, #8]
 800d54e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d552:	d114      	bne.n	800d57e <UART_Transmit_IT+0x48>
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	691b      	ldr	r3, [r3, #16]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d110      	bne.n	800d57e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	6a1b      	ldr	r3, [r3, #32]
 800d560:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	881b      	ldrh	r3, [r3, #0]
 800d566:	461a      	mov	r2, r3
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d570:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	6a1b      	ldr	r3, [r3, #32]
 800d576:	1c9a      	adds	r2, r3, #2
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	621a      	str	r2, [r3, #32]
 800d57c:	e008      	b.n	800d590 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6a1b      	ldr	r3, [r3, #32]
 800d582:	1c59      	adds	r1, r3, #1
 800d584:	687a      	ldr	r2, [r7, #4]
 800d586:	6211      	str	r1, [r2, #32]
 800d588:	781a      	ldrb	r2, [r3, #0]
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d594:	b29b      	uxth	r3, r3
 800d596:	3b01      	subs	r3, #1
 800d598:	b29b      	uxth	r3, r3
 800d59a:	687a      	ldr	r2, [r7, #4]
 800d59c:	4619      	mov	r1, r3
 800d59e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d10f      	bne.n	800d5c4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	68da      	ldr	r2, [r3, #12]
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d5b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	68da      	ldr	r2, [r3, #12]
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d5c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	e000      	b.n	800d5ca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d5c8:	2302      	movs	r3, #2
  }
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3714      	adds	r7, #20
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d4:	4770      	bx	lr

0800d5d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d5d6:	b580      	push	{r7, lr}
 800d5d8:	b082      	sub	sp, #8
 800d5da:	af00      	add	r7, sp, #0
 800d5dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	68da      	ldr	r2, [r3, #12]
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d5ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	2220      	movs	r2, #32
 800d5f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d5f6:	6878      	ldr	r0, [r7, #4]
 800d5f8:	f7ff fd48 	bl	800d08c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d5fc:	2300      	movs	r3, #0
}
 800d5fe:	4618      	mov	r0, r3
 800d600:	3708      	adds	r7, #8
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}

0800d606 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d606:	b580      	push	{r7, lr}
 800d608:	b08c      	sub	sp, #48	@ 0x30
 800d60a:	af00      	add	r7, sp, #0
 800d60c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d614:	b2db      	uxtb	r3, r3
 800d616:	2b22      	cmp	r3, #34	@ 0x22
 800d618:	f040 80ae 	bne.w	800d778 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	689b      	ldr	r3, [r3, #8]
 800d620:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d624:	d117      	bne.n	800d656 <UART_Receive_IT+0x50>
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	691b      	ldr	r3, [r3, #16]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d113      	bne.n	800d656 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800d62e:	2300      	movs	r3, #0
 800d630:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d636:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	685b      	ldr	r3, [r3, #4]
 800d63e:	b29b      	uxth	r3, r3
 800d640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d644:	b29a      	uxth	r2, r3
 800d646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d648:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d64e:	1c9a      	adds	r2, r3, #2
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	629a      	str	r2, [r3, #40]	@ 0x28
 800d654:	e026      	b.n	800d6a4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d65a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800d65c:	2300      	movs	r3, #0
 800d65e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	689b      	ldr	r3, [r3, #8]
 800d664:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d668:	d007      	beq.n	800d67a <UART_Receive_IT+0x74>
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	689b      	ldr	r3, [r3, #8]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d10a      	bne.n	800d688 <UART_Receive_IT+0x82>
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	691b      	ldr	r3, [r3, #16]
 800d676:	2b00      	cmp	r3, #0
 800d678:	d106      	bne.n	800d688 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	685b      	ldr	r3, [r3, #4]
 800d680:	b2da      	uxtb	r2, r3
 800d682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d684:	701a      	strb	r2, [r3, #0]
 800d686:	e008      	b.n	800d69a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	685b      	ldr	r3, [r3, #4]
 800d68e:	b2db      	uxtb	r3, r3
 800d690:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d694:	b2da      	uxtb	r2, r3
 800d696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d698:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d69e:	1c5a      	adds	r2, r3, #1
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d6a8:	b29b      	uxth	r3, r3
 800d6aa:	3b01      	subs	r3, #1
 800d6ac:	b29b      	uxth	r3, r3
 800d6ae:	687a      	ldr	r2, [r7, #4]
 800d6b0:	4619      	mov	r1, r3
 800d6b2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d15d      	bne.n	800d774 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	68da      	ldr	r2, [r3, #12]
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	f022 0220 	bic.w	r2, r2, #32
 800d6c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	68da      	ldr	r2, [r3, #12]
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d6d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	695a      	ldr	r2, [r3, #20]
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	f022 0201 	bic.w	r2, r2, #1
 800d6e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2220      	movs	r2, #32
 800d6ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6fa:	2b01      	cmp	r3, #1
 800d6fc:	d135      	bne.n	800d76a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	2200      	movs	r2, #0
 800d702:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	330c      	adds	r3, #12
 800d70a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d70c:	697b      	ldr	r3, [r7, #20]
 800d70e:	e853 3f00 	ldrex	r3, [r3]
 800d712:	613b      	str	r3, [r7, #16]
   return(result);
 800d714:	693b      	ldr	r3, [r7, #16]
 800d716:	f023 0310 	bic.w	r3, r3, #16
 800d71a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	330c      	adds	r3, #12
 800d722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d724:	623a      	str	r2, [r7, #32]
 800d726:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d728:	69f9      	ldr	r1, [r7, #28]
 800d72a:	6a3a      	ldr	r2, [r7, #32]
 800d72c:	e841 2300 	strex	r3, r2, [r1]
 800d730:	61bb      	str	r3, [r7, #24]
   return(result);
 800d732:	69bb      	ldr	r3, [r7, #24]
 800d734:	2b00      	cmp	r3, #0
 800d736:	d1e5      	bne.n	800d704 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	f003 0310 	and.w	r3, r3, #16
 800d742:	2b10      	cmp	r3, #16
 800d744:	d10a      	bne.n	800d75c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d746:	2300      	movs	r3, #0
 800d748:	60fb      	str	r3, [r7, #12]
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	60fb      	str	r3, [r7, #12]
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	685b      	ldr	r3, [r3, #4]
 800d758:	60fb      	str	r3, [r7, #12]
 800d75a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d760:	4619      	mov	r1, r3
 800d762:	6878      	ldr	r0, [r7, #4]
 800d764:	f7f6 f94a 	bl	80039fc <HAL_UARTEx_RxEventCallback>
 800d768:	e002      	b.n	800d770 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d76a:	6878      	ldr	r0, [r7, #4]
 800d76c:	f7ff fc98 	bl	800d0a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800d770:	2300      	movs	r3, #0
 800d772:	e002      	b.n	800d77a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800d774:	2300      	movs	r3, #0
 800d776:	e000      	b.n	800d77a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800d778:	2302      	movs	r3, #2
  }
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3730      	adds	r7, #48	@ 0x30
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}
	...

0800d784 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d788:	b0c0      	sub	sp, #256	@ 0x100
 800d78a:	af00      	add	r7, sp, #0
 800d78c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	691b      	ldr	r3, [r3, #16]
 800d798:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800d79c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7a0:	68d9      	ldr	r1, [r3, #12]
 800d7a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7a6:	681a      	ldr	r2, [r3, #0]
 800d7a8:	ea40 0301 	orr.w	r3, r0, r1
 800d7ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d7ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7b2:	689a      	ldr	r2, [r3, #8]
 800d7b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7b8:	691b      	ldr	r3, [r3, #16]
 800d7ba:	431a      	orrs	r2, r3
 800d7bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7c0:	695b      	ldr	r3, [r3, #20]
 800d7c2:	431a      	orrs	r2, r3
 800d7c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7c8:	69db      	ldr	r3, [r3, #28]
 800d7ca:	4313      	orrs	r3, r2
 800d7cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800d7d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	68db      	ldr	r3, [r3, #12]
 800d7d8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800d7dc:	f021 010c 	bic.w	r1, r1, #12
 800d7e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7e4:	681a      	ldr	r2, [r3, #0]
 800d7e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d7ea:	430b      	orrs	r3, r1
 800d7ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d7ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	695b      	ldr	r3, [r3, #20]
 800d7f6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800d7fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7fe:	6999      	ldr	r1, [r3, #24]
 800d800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d804:	681a      	ldr	r2, [r3, #0]
 800d806:	ea40 0301 	orr.w	r3, r0, r1
 800d80a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d80c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d810:	681a      	ldr	r2, [r3, #0]
 800d812:	4b8f      	ldr	r3, [pc, #572]	@ (800da50 <UART_SetConfig+0x2cc>)
 800d814:	429a      	cmp	r2, r3
 800d816:	d005      	beq.n	800d824 <UART_SetConfig+0xa0>
 800d818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d81c:	681a      	ldr	r2, [r3, #0]
 800d81e:	4b8d      	ldr	r3, [pc, #564]	@ (800da54 <UART_SetConfig+0x2d0>)
 800d820:	429a      	cmp	r2, r3
 800d822:	d104      	bne.n	800d82e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d824:	f7fd f9a0 	bl	800ab68 <HAL_RCC_GetPCLK2Freq>
 800d828:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800d82c:	e003      	b.n	800d836 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d82e:	f7fd f987 	bl	800ab40 <HAL_RCC_GetPCLK1Freq>
 800d832:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d83a:	69db      	ldr	r3, [r3, #28]
 800d83c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d840:	f040 810c 	bne.w	800da5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d844:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d848:	2200      	movs	r2, #0
 800d84a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d84e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800d852:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800d856:	4622      	mov	r2, r4
 800d858:	462b      	mov	r3, r5
 800d85a:	1891      	adds	r1, r2, r2
 800d85c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800d85e:	415b      	adcs	r3, r3
 800d860:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d862:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800d866:	4621      	mov	r1, r4
 800d868:	eb12 0801 	adds.w	r8, r2, r1
 800d86c:	4629      	mov	r1, r5
 800d86e:	eb43 0901 	adc.w	r9, r3, r1
 800d872:	f04f 0200 	mov.w	r2, #0
 800d876:	f04f 0300 	mov.w	r3, #0
 800d87a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d87e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d882:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d886:	4690      	mov	r8, r2
 800d888:	4699      	mov	r9, r3
 800d88a:	4623      	mov	r3, r4
 800d88c:	eb18 0303 	adds.w	r3, r8, r3
 800d890:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d894:	462b      	mov	r3, r5
 800d896:	eb49 0303 	adc.w	r3, r9, r3
 800d89a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d89e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d8a2:	685b      	ldr	r3, [r3, #4]
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d8aa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800d8ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d8b2:	460b      	mov	r3, r1
 800d8b4:	18db      	adds	r3, r3, r3
 800d8b6:	653b      	str	r3, [r7, #80]	@ 0x50
 800d8b8:	4613      	mov	r3, r2
 800d8ba:	eb42 0303 	adc.w	r3, r2, r3
 800d8be:	657b      	str	r3, [r7, #84]	@ 0x54
 800d8c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800d8c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800d8c8:	f7f3 facc 	bl	8000e64 <__aeabi_uldivmod>
 800d8cc:	4602      	mov	r2, r0
 800d8ce:	460b      	mov	r3, r1
 800d8d0:	4b61      	ldr	r3, [pc, #388]	@ (800da58 <UART_SetConfig+0x2d4>)
 800d8d2:	fba3 2302 	umull	r2, r3, r3, r2
 800d8d6:	095b      	lsrs	r3, r3, #5
 800d8d8:	011c      	lsls	r4, r3, #4
 800d8da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d8de:	2200      	movs	r2, #0
 800d8e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d8e4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800d8e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800d8ec:	4642      	mov	r2, r8
 800d8ee:	464b      	mov	r3, r9
 800d8f0:	1891      	adds	r1, r2, r2
 800d8f2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d8f4:	415b      	adcs	r3, r3
 800d8f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d8f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800d8fc:	4641      	mov	r1, r8
 800d8fe:	eb12 0a01 	adds.w	sl, r2, r1
 800d902:	4649      	mov	r1, r9
 800d904:	eb43 0b01 	adc.w	fp, r3, r1
 800d908:	f04f 0200 	mov.w	r2, #0
 800d90c:	f04f 0300 	mov.w	r3, #0
 800d910:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d914:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d918:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d91c:	4692      	mov	sl, r2
 800d91e:	469b      	mov	fp, r3
 800d920:	4643      	mov	r3, r8
 800d922:	eb1a 0303 	adds.w	r3, sl, r3
 800d926:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d92a:	464b      	mov	r3, r9
 800d92c:	eb4b 0303 	adc.w	r3, fp, r3
 800d930:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d938:	685b      	ldr	r3, [r3, #4]
 800d93a:	2200      	movs	r2, #0
 800d93c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d940:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800d944:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d948:	460b      	mov	r3, r1
 800d94a:	18db      	adds	r3, r3, r3
 800d94c:	643b      	str	r3, [r7, #64]	@ 0x40
 800d94e:	4613      	mov	r3, r2
 800d950:	eb42 0303 	adc.w	r3, r2, r3
 800d954:	647b      	str	r3, [r7, #68]	@ 0x44
 800d956:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800d95a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800d95e:	f7f3 fa81 	bl	8000e64 <__aeabi_uldivmod>
 800d962:	4602      	mov	r2, r0
 800d964:	460b      	mov	r3, r1
 800d966:	4611      	mov	r1, r2
 800d968:	4b3b      	ldr	r3, [pc, #236]	@ (800da58 <UART_SetConfig+0x2d4>)
 800d96a:	fba3 2301 	umull	r2, r3, r3, r1
 800d96e:	095b      	lsrs	r3, r3, #5
 800d970:	2264      	movs	r2, #100	@ 0x64
 800d972:	fb02 f303 	mul.w	r3, r2, r3
 800d976:	1acb      	subs	r3, r1, r3
 800d978:	00db      	lsls	r3, r3, #3
 800d97a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800d97e:	4b36      	ldr	r3, [pc, #216]	@ (800da58 <UART_SetConfig+0x2d4>)
 800d980:	fba3 2302 	umull	r2, r3, r3, r2
 800d984:	095b      	lsrs	r3, r3, #5
 800d986:	005b      	lsls	r3, r3, #1
 800d988:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800d98c:	441c      	add	r4, r3
 800d98e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d992:	2200      	movs	r2, #0
 800d994:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d998:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800d99c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800d9a0:	4642      	mov	r2, r8
 800d9a2:	464b      	mov	r3, r9
 800d9a4:	1891      	adds	r1, r2, r2
 800d9a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 800d9a8:	415b      	adcs	r3, r3
 800d9aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d9ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d9b0:	4641      	mov	r1, r8
 800d9b2:	1851      	adds	r1, r2, r1
 800d9b4:	6339      	str	r1, [r7, #48]	@ 0x30
 800d9b6:	4649      	mov	r1, r9
 800d9b8:	414b      	adcs	r3, r1
 800d9ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9bc:	f04f 0200 	mov.w	r2, #0
 800d9c0:	f04f 0300 	mov.w	r3, #0
 800d9c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800d9c8:	4659      	mov	r1, fp
 800d9ca:	00cb      	lsls	r3, r1, #3
 800d9cc:	4651      	mov	r1, sl
 800d9ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d9d2:	4651      	mov	r1, sl
 800d9d4:	00ca      	lsls	r2, r1, #3
 800d9d6:	4610      	mov	r0, r2
 800d9d8:	4619      	mov	r1, r3
 800d9da:	4603      	mov	r3, r0
 800d9dc:	4642      	mov	r2, r8
 800d9de:	189b      	adds	r3, r3, r2
 800d9e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d9e4:	464b      	mov	r3, r9
 800d9e6:	460a      	mov	r2, r1
 800d9e8:	eb42 0303 	adc.w	r3, r2, r3
 800d9ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d9f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d9f4:	685b      	ldr	r3, [r3, #4]
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d9fc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800da00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800da04:	460b      	mov	r3, r1
 800da06:	18db      	adds	r3, r3, r3
 800da08:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da0a:	4613      	mov	r3, r2
 800da0c:	eb42 0303 	adc.w	r3, r2, r3
 800da10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800da12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800da16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800da1a:	f7f3 fa23 	bl	8000e64 <__aeabi_uldivmod>
 800da1e:	4602      	mov	r2, r0
 800da20:	460b      	mov	r3, r1
 800da22:	4b0d      	ldr	r3, [pc, #52]	@ (800da58 <UART_SetConfig+0x2d4>)
 800da24:	fba3 1302 	umull	r1, r3, r3, r2
 800da28:	095b      	lsrs	r3, r3, #5
 800da2a:	2164      	movs	r1, #100	@ 0x64
 800da2c:	fb01 f303 	mul.w	r3, r1, r3
 800da30:	1ad3      	subs	r3, r2, r3
 800da32:	00db      	lsls	r3, r3, #3
 800da34:	3332      	adds	r3, #50	@ 0x32
 800da36:	4a08      	ldr	r2, [pc, #32]	@ (800da58 <UART_SetConfig+0x2d4>)
 800da38:	fba2 2303 	umull	r2, r3, r2, r3
 800da3c:	095b      	lsrs	r3, r3, #5
 800da3e:	f003 0207 	and.w	r2, r3, #7
 800da42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	4422      	add	r2, r4
 800da4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800da4c:	e106      	b.n	800dc5c <UART_SetConfig+0x4d8>
 800da4e:	bf00      	nop
 800da50:	40011000 	.word	0x40011000
 800da54:	40011400 	.word	0x40011400
 800da58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800da5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800da60:	2200      	movs	r2, #0
 800da62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da66:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800da6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800da6e:	4642      	mov	r2, r8
 800da70:	464b      	mov	r3, r9
 800da72:	1891      	adds	r1, r2, r2
 800da74:	6239      	str	r1, [r7, #32]
 800da76:	415b      	adcs	r3, r3
 800da78:	627b      	str	r3, [r7, #36]	@ 0x24
 800da7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800da7e:	4641      	mov	r1, r8
 800da80:	1854      	adds	r4, r2, r1
 800da82:	4649      	mov	r1, r9
 800da84:	eb43 0501 	adc.w	r5, r3, r1
 800da88:	f04f 0200 	mov.w	r2, #0
 800da8c:	f04f 0300 	mov.w	r3, #0
 800da90:	00eb      	lsls	r3, r5, #3
 800da92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800da96:	00e2      	lsls	r2, r4, #3
 800da98:	4614      	mov	r4, r2
 800da9a:	461d      	mov	r5, r3
 800da9c:	4643      	mov	r3, r8
 800da9e:	18e3      	adds	r3, r4, r3
 800daa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800daa4:	464b      	mov	r3, r9
 800daa6:	eb45 0303 	adc.w	r3, r5, r3
 800daaa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800daae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dab2:	685b      	ldr	r3, [r3, #4]
 800dab4:	2200      	movs	r2, #0
 800dab6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800daba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800dabe:	f04f 0200 	mov.w	r2, #0
 800dac2:	f04f 0300 	mov.w	r3, #0
 800dac6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800daca:	4629      	mov	r1, r5
 800dacc:	008b      	lsls	r3, r1, #2
 800dace:	4621      	mov	r1, r4
 800dad0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800dad4:	4621      	mov	r1, r4
 800dad6:	008a      	lsls	r2, r1, #2
 800dad8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800dadc:	f7f3 f9c2 	bl	8000e64 <__aeabi_uldivmod>
 800dae0:	4602      	mov	r2, r0
 800dae2:	460b      	mov	r3, r1
 800dae4:	4b60      	ldr	r3, [pc, #384]	@ (800dc68 <UART_SetConfig+0x4e4>)
 800dae6:	fba3 2302 	umull	r2, r3, r3, r2
 800daea:	095b      	lsrs	r3, r3, #5
 800daec:	011c      	lsls	r4, r3, #4
 800daee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800daf2:	2200      	movs	r2, #0
 800daf4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800daf8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800dafc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800db00:	4642      	mov	r2, r8
 800db02:	464b      	mov	r3, r9
 800db04:	1891      	adds	r1, r2, r2
 800db06:	61b9      	str	r1, [r7, #24]
 800db08:	415b      	adcs	r3, r3
 800db0a:	61fb      	str	r3, [r7, #28]
 800db0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800db10:	4641      	mov	r1, r8
 800db12:	1851      	adds	r1, r2, r1
 800db14:	6139      	str	r1, [r7, #16]
 800db16:	4649      	mov	r1, r9
 800db18:	414b      	adcs	r3, r1
 800db1a:	617b      	str	r3, [r7, #20]
 800db1c:	f04f 0200 	mov.w	r2, #0
 800db20:	f04f 0300 	mov.w	r3, #0
 800db24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800db28:	4659      	mov	r1, fp
 800db2a:	00cb      	lsls	r3, r1, #3
 800db2c:	4651      	mov	r1, sl
 800db2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800db32:	4651      	mov	r1, sl
 800db34:	00ca      	lsls	r2, r1, #3
 800db36:	4610      	mov	r0, r2
 800db38:	4619      	mov	r1, r3
 800db3a:	4603      	mov	r3, r0
 800db3c:	4642      	mov	r2, r8
 800db3e:	189b      	adds	r3, r3, r2
 800db40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800db44:	464b      	mov	r3, r9
 800db46:	460a      	mov	r2, r1
 800db48:	eb42 0303 	adc.w	r3, r2, r3
 800db4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800db50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db54:	685b      	ldr	r3, [r3, #4]
 800db56:	2200      	movs	r2, #0
 800db58:	67bb      	str	r3, [r7, #120]	@ 0x78
 800db5a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800db5c:	f04f 0200 	mov.w	r2, #0
 800db60:	f04f 0300 	mov.w	r3, #0
 800db64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800db68:	4649      	mov	r1, r9
 800db6a:	008b      	lsls	r3, r1, #2
 800db6c:	4641      	mov	r1, r8
 800db6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800db72:	4641      	mov	r1, r8
 800db74:	008a      	lsls	r2, r1, #2
 800db76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800db7a:	f7f3 f973 	bl	8000e64 <__aeabi_uldivmod>
 800db7e:	4602      	mov	r2, r0
 800db80:	460b      	mov	r3, r1
 800db82:	4611      	mov	r1, r2
 800db84:	4b38      	ldr	r3, [pc, #224]	@ (800dc68 <UART_SetConfig+0x4e4>)
 800db86:	fba3 2301 	umull	r2, r3, r3, r1
 800db8a:	095b      	lsrs	r3, r3, #5
 800db8c:	2264      	movs	r2, #100	@ 0x64
 800db8e:	fb02 f303 	mul.w	r3, r2, r3
 800db92:	1acb      	subs	r3, r1, r3
 800db94:	011b      	lsls	r3, r3, #4
 800db96:	3332      	adds	r3, #50	@ 0x32
 800db98:	4a33      	ldr	r2, [pc, #204]	@ (800dc68 <UART_SetConfig+0x4e4>)
 800db9a:	fba2 2303 	umull	r2, r3, r2, r3
 800db9e:	095b      	lsrs	r3, r3, #5
 800dba0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dba4:	441c      	add	r4, r3
 800dba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800dbaa:	2200      	movs	r2, #0
 800dbac:	673b      	str	r3, [r7, #112]	@ 0x70
 800dbae:	677a      	str	r2, [r7, #116]	@ 0x74
 800dbb0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800dbb4:	4642      	mov	r2, r8
 800dbb6:	464b      	mov	r3, r9
 800dbb8:	1891      	adds	r1, r2, r2
 800dbba:	60b9      	str	r1, [r7, #8]
 800dbbc:	415b      	adcs	r3, r3
 800dbbe:	60fb      	str	r3, [r7, #12]
 800dbc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800dbc4:	4641      	mov	r1, r8
 800dbc6:	1851      	adds	r1, r2, r1
 800dbc8:	6039      	str	r1, [r7, #0]
 800dbca:	4649      	mov	r1, r9
 800dbcc:	414b      	adcs	r3, r1
 800dbce:	607b      	str	r3, [r7, #4]
 800dbd0:	f04f 0200 	mov.w	r2, #0
 800dbd4:	f04f 0300 	mov.w	r3, #0
 800dbd8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800dbdc:	4659      	mov	r1, fp
 800dbde:	00cb      	lsls	r3, r1, #3
 800dbe0:	4651      	mov	r1, sl
 800dbe2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800dbe6:	4651      	mov	r1, sl
 800dbe8:	00ca      	lsls	r2, r1, #3
 800dbea:	4610      	mov	r0, r2
 800dbec:	4619      	mov	r1, r3
 800dbee:	4603      	mov	r3, r0
 800dbf0:	4642      	mov	r2, r8
 800dbf2:	189b      	adds	r3, r3, r2
 800dbf4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dbf6:	464b      	mov	r3, r9
 800dbf8:	460a      	mov	r2, r1
 800dbfa:	eb42 0303 	adc.w	r3, r2, r3
 800dbfe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dc00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dc04:	685b      	ldr	r3, [r3, #4]
 800dc06:	2200      	movs	r2, #0
 800dc08:	663b      	str	r3, [r7, #96]	@ 0x60
 800dc0a:	667a      	str	r2, [r7, #100]	@ 0x64
 800dc0c:	f04f 0200 	mov.w	r2, #0
 800dc10:	f04f 0300 	mov.w	r3, #0
 800dc14:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800dc18:	4649      	mov	r1, r9
 800dc1a:	008b      	lsls	r3, r1, #2
 800dc1c:	4641      	mov	r1, r8
 800dc1e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800dc22:	4641      	mov	r1, r8
 800dc24:	008a      	lsls	r2, r1, #2
 800dc26:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800dc2a:	f7f3 f91b 	bl	8000e64 <__aeabi_uldivmod>
 800dc2e:	4602      	mov	r2, r0
 800dc30:	460b      	mov	r3, r1
 800dc32:	4b0d      	ldr	r3, [pc, #52]	@ (800dc68 <UART_SetConfig+0x4e4>)
 800dc34:	fba3 1302 	umull	r1, r3, r3, r2
 800dc38:	095b      	lsrs	r3, r3, #5
 800dc3a:	2164      	movs	r1, #100	@ 0x64
 800dc3c:	fb01 f303 	mul.w	r3, r1, r3
 800dc40:	1ad3      	subs	r3, r2, r3
 800dc42:	011b      	lsls	r3, r3, #4
 800dc44:	3332      	adds	r3, #50	@ 0x32
 800dc46:	4a08      	ldr	r2, [pc, #32]	@ (800dc68 <UART_SetConfig+0x4e4>)
 800dc48:	fba2 2303 	umull	r2, r3, r2, r3
 800dc4c:	095b      	lsrs	r3, r3, #5
 800dc4e:	f003 020f 	and.w	r2, r3, #15
 800dc52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	4422      	add	r2, r4
 800dc5a:	609a      	str	r2, [r3, #8]
}
 800dc5c:	bf00      	nop
 800dc5e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800dc62:	46bd      	mov	sp, r7
 800dc64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dc68:	51eb851f 	.word	0x51eb851f

0800dc6c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800dc6c:	b084      	sub	sp, #16
 800dc6e:	b580      	push	{r7, lr}
 800dc70:	b084      	sub	sp, #16
 800dc72:	af00      	add	r7, sp, #0
 800dc74:	6078      	str	r0, [r7, #4]
 800dc76:	f107 001c 	add.w	r0, r7, #28
 800dc7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800dc7e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800dc82:	2b01      	cmp	r3, #1
 800dc84:	d123      	bne.n	800dcce <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc8a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	68db      	ldr	r3, [r3, #12]
 800dc96:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800dc9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc9e:	687a      	ldr	r2, [r7, #4]
 800dca0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	68db      	ldr	r3, [r3, #12]
 800dca6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800dcae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dcb2:	2b01      	cmp	r3, #1
 800dcb4:	d105      	bne.n	800dcc2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	68db      	ldr	r3, [r3, #12]
 800dcba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800dcc2:	6878      	ldr	r0, [r7, #4]
 800dcc4:	f001 fae8 	bl	800f298 <USB_CoreReset>
 800dcc8:	4603      	mov	r3, r0
 800dcca:	73fb      	strb	r3, [r7, #15]
 800dccc:	e01b      	b.n	800dd06 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	68db      	ldr	r3, [r3, #12]
 800dcd2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800dcda:	6878      	ldr	r0, [r7, #4]
 800dcdc:	f001 fadc 	bl	800f298 <USB_CoreReset>
 800dce0:	4603      	mov	r3, r0
 800dce2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800dce4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d106      	bne.n	800dcfa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcf0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	639a      	str	r2, [r3, #56]	@ 0x38
 800dcf8:	e005      	b.n	800dd06 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcfe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800dd06:	7fbb      	ldrb	r3, [r7, #30]
 800dd08:	2b01      	cmp	r3, #1
 800dd0a:	d10b      	bne.n	800dd24 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	689b      	ldr	r3, [r3, #8]
 800dd10:	f043 0206 	orr.w	r2, r3, #6
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	689b      	ldr	r3, [r3, #8]
 800dd1c:	f043 0220 	orr.w	r2, r3, #32
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800dd24:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd26:	4618      	mov	r0, r3
 800dd28:	3710      	adds	r7, #16
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dd30:	b004      	add	sp, #16
 800dd32:	4770      	bx	lr

0800dd34 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800dd34:	b480      	push	{r7}
 800dd36:	b087      	sub	sp, #28
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	60f8      	str	r0, [r7, #12]
 800dd3c:	60b9      	str	r1, [r7, #8]
 800dd3e:	4613      	mov	r3, r2
 800dd40:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800dd42:	79fb      	ldrb	r3, [r7, #7]
 800dd44:	2b02      	cmp	r3, #2
 800dd46:	d165      	bne.n	800de14 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800dd48:	68bb      	ldr	r3, [r7, #8]
 800dd4a:	4a41      	ldr	r2, [pc, #260]	@ (800de50 <USB_SetTurnaroundTime+0x11c>)
 800dd4c:	4293      	cmp	r3, r2
 800dd4e:	d906      	bls.n	800dd5e <USB_SetTurnaroundTime+0x2a>
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	4a40      	ldr	r2, [pc, #256]	@ (800de54 <USB_SetTurnaroundTime+0x120>)
 800dd54:	4293      	cmp	r3, r2
 800dd56:	d202      	bcs.n	800dd5e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800dd58:	230f      	movs	r3, #15
 800dd5a:	617b      	str	r3, [r7, #20]
 800dd5c:	e062      	b.n	800de24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800dd5e:	68bb      	ldr	r3, [r7, #8]
 800dd60:	4a3c      	ldr	r2, [pc, #240]	@ (800de54 <USB_SetTurnaroundTime+0x120>)
 800dd62:	4293      	cmp	r3, r2
 800dd64:	d306      	bcc.n	800dd74 <USB_SetTurnaroundTime+0x40>
 800dd66:	68bb      	ldr	r3, [r7, #8]
 800dd68:	4a3b      	ldr	r2, [pc, #236]	@ (800de58 <USB_SetTurnaroundTime+0x124>)
 800dd6a:	4293      	cmp	r3, r2
 800dd6c:	d202      	bcs.n	800dd74 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800dd6e:	230e      	movs	r3, #14
 800dd70:	617b      	str	r3, [r7, #20]
 800dd72:	e057      	b.n	800de24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800dd74:	68bb      	ldr	r3, [r7, #8]
 800dd76:	4a38      	ldr	r2, [pc, #224]	@ (800de58 <USB_SetTurnaroundTime+0x124>)
 800dd78:	4293      	cmp	r3, r2
 800dd7a:	d306      	bcc.n	800dd8a <USB_SetTurnaroundTime+0x56>
 800dd7c:	68bb      	ldr	r3, [r7, #8]
 800dd7e:	4a37      	ldr	r2, [pc, #220]	@ (800de5c <USB_SetTurnaroundTime+0x128>)
 800dd80:	4293      	cmp	r3, r2
 800dd82:	d202      	bcs.n	800dd8a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800dd84:	230d      	movs	r3, #13
 800dd86:	617b      	str	r3, [r7, #20]
 800dd88:	e04c      	b.n	800de24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800dd8a:	68bb      	ldr	r3, [r7, #8]
 800dd8c:	4a33      	ldr	r2, [pc, #204]	@ (800de5c <USB_SetTurnaroundTime+0x128>)
 800dd8e:	4293      	cmp	r3, r2
 800dd90:	d306      	bcc.n	800dda0 <USB_SetTurnaroundTime+0x6c>
 800dd92:	68bb      	ldr	r3, [r7, #8]
 800dd94:	4a32      	ldr	r2, [pc, #200]	@ (800de60 <USB_SetTurnaroundTime+0x12c>)
 800dd96:	4293      	cmp	r3, r2
 800dd98:	d802      	bhi.n	800dda0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800dd9a:	230c      	movs	r3, #12
 800dd9c:	617b      	str	r3, [r7, #20]
 800dd9e:	e041      	b.n	800de24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800dda0:	68bb      	ldr	r3, [r7, #8]
 800dda2:	4a2f      	ldr	r2, [pc, #188]	@ (800de60 <USB_SetTurnaroundTime+0x12c>)
 800dda4:	4293      	cmp	r3, r2
 800dda6:	d906      	bls.n	800ddb6 <USB_SetTurnaroundTime+0x82>
 800dda8:	68bb      	ldr	r3, [r7, #8]
 800ddaa:	4a2e      	ldr	r2, [pc, #184]	@ (800de64 <USB_SetTurnaroundTime+0x130>)
 800ddac:	4293      	cmp	r3, r2
 800ddae:	d802      	bhi.n	800ddb6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800ddb0:	230b      	movs	r3, #11
 800ddb2:	617b      	str	r3, [r7, #20]
 800ddb4:	e036      	b.n	800de24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ddb6:	68bb      	ldr	r3, [r7, #8]
 800ddb8:	4a2a      	ldr	r2, [pc, #168]	@ (800de64 <USB_SetTurnaroundTime+0x130>)
 800ddba:	4293      	cmp	r3, r2
 800ddbc:	d906      	bls.n	800ddcc <USB_SetTurnaroundTime+0x98>
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	4a29      	ldr	r2, [pc, #164]	@ (800de68 <USB_SetTurnaroundTime+0x134>)
 800ddc2:	4293      	cmp	r3, r2
 800ddc4:	d802      	bhi.n	800ddcc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800ddc6:	230a      	movs	r3, #10
 800ddc8:	617b      	str	r3, [r7, #20]
 800ddca:	e02b      	b.n	800de24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ddcc:	68bb      	ldr	r3, [r7, #8]
 800ddce:	4a26      	ldr	r2, [pc, #152]	@ (800de68 <USB_SetTurnaroundTime+0x134>)
 800ddd0:	4293      	cmp	r3, r2
 800ddd2:	d906      	bls.n	800dde2 <USB_SetTurnaroundTime+0xae>
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	4a25      	ldr	r2, [pc, #148]	@ (800de6c <USB_SetTurnaroundTime+0x138>)
 800ddd8:	4293      	cmp	r3, r2
 800ddda:	d202      	bcs.n	800dde2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800dddc:	2309      	movs	r3, #9
 800ddde:	617b      	str	r3, [r7, #20]
 800dde0:	e020      	b.n	800de24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800dde2:	68bb      	ldr	r3, [r7, #8]
 800dde4:	4a21      	ldr	r2, [pc, #132]	@ (800de6c <USB_SetTurnaroundTime+0x138>)
 800dde6:	4293      	cmp	r3, r2
 800dde8:	d306      	bcc.n	800ddf8 <USB_SetTurnaroundTime+0xc4>
 800ddea:	68bb      	ldr	r3, [r7, #8]
 800ddec:	4a20      	ldr	r2, [pc, #128]	@ (800de70 <USB_SetTurnaroundTime+0x13c>)
 800ddee:	4293      	cmp	r3, r2
 800ddf0:	d802      	bhi.n	800ddf8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ddf2:	2308      	movs	r3, #8
 800ddf4:	617b      	str	r3, [r7, #20]
 800ddf6:	e015      	b.n	800de24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ddf8:	68bb      	ldr	r3, [r7, #8]
 800ddfa:	4a1d      	ldr	r2, [pc, #116]	@ (800de70 <USB_SetTurnaroundTime+0x13c>)
 800ddfc:	4293      	cmp	r3, r2
 800ddfe:	d906      	bls.n	800de0e <USB_SetTurnaroundTime+0xda>
 800de00:	68bb      	ldr	r3, [r7, #8]
 800de02:	4a1c      	ldr	r2, [pc, #112]	@ (800de74 <USB_SetTurnaroundTime+0x140>)
 800de04:	4293      	cmp	r3, r2
 800de06:	d202      	bcs.n	800de0e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800de08:	2307      	movs	r3, #7
 800de0a:	617b      	str	r3, [r7, #20]
 800de0c:	e00a      	b.n	800de24 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800de0e:	2306      	movs	r3, #6
 800de10:	617b      	str	r3, [r7, #20]
 800de12:	e007      	b.n	800de24 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800de14:	79fb      	ldrb	r3, [r7, #7]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d102      	bne.n	800de20 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800de1a:	2309      	movs	r3, #9
 800de1c:	617b      	str	r3, [r7, #20]
 800de1e:	e001      	b.n	800de24 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800de20:	2309      	movs	r3, #9
 800de22:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	68db      	ldr	r3, [r3, #12]
 800de28:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	68da      	ldr	r2, [r3, #12]
 800de34:	697b      	ldr	r3, [r7, #20]
 800de36:	029b      	lsls	r3, r3, #10
 800de38:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800de3c:	431a      	orrs	r2, r3
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800de42:	2300      	movs	r3, #0
}
 800de44:	4618      	mov	r0, r3
 800de46:	371c      	adds	r7, #28
 800de48:	46bd      	mov	sp, r7
 800de4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4e:	4770      	bx	lr
 800de50:	00d8acbf 	.word	0x00d8acbf
 800de54:	00e4e1c0 	.word	0x00e4e1c0
 800de58:	00f42400 	.word	0x00f42400
 800de5c:	01067380 	.word	0x01067380
 800de60:	011a499f 	.word	0x011a499f
 800de64:	01312cff 	.word	0x01312cff
 800de68:	014ca43f 	.word	0x014ca43f
 800de6c:	016e3600 	.word	0x016e3600
 800de70:	01a6ab1f 	.word	0x01a6ab1f
 800de74:	01e84800 	.word	0x01e84800

0800de78 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800de78:	b480      	push	{r7}
 800de7a:	b083      	sub	sp, #12
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	689b      	ldr	r3, [r3, #8]
 800de84:	f043 0201 	orr.w	r2, r3, #1
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800de8c:	2300      	movs	r3, #0
}
 800de8e:	4618      	mov	r0, r3
 800de90:	370c      	adds	r7, #12
 800de92:	46bd      	mov	sp, r7
 800de94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de98:	4770      	bx	lr

0800de9a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800de9a:	b480      	push	{r7}
 800de9c:	b083      	sub	sp, #12
 800de9e:	af00      	add	r7, sp, #0
 800dea0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	689b      	ldr	r3, [r3, #8]
 800dea6:	f023 0201 	bic.w	r2, r3, #1
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800deae:	2300      	movs	r3, #0
}
 800deb0:	4618      	mov	r0, r3
 800deb2:	370c      	adds	r7, #12
 800deb4:	46bd      	mov	sp, r7
 800deb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deba:	4770      	bx	lr

0800debc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b084      	sub	sp, #16
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
 800dec4:	460b      	mov	r3, r1
 800dec6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800dec8:	2300      	movs	r3, #0
 800deca:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	68db      	ldr	r3, [r3, #12]
 800ded0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ded8:	78fb      	ldrb	r3, [r7, #3]
 800deda:	2b01      	cmp	r3, #1
 800dedc:	d115      	bne.n	800df0a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	68db      	ldr	r3, [r3, #12]
 800dee2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800deea:	200a      	movs	r0, #10
 800deec:	f7f7 fef6 	bl	8005cdc <HAL_Delay>
      ms += 10U;
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	330a      	adds	r3, #10
 800def4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800def6:	6878      	ldr	r0, [r7, #4]
 800def8:	f001 f93f 	bl	800f17a <USB_GetMode>
 800defc:	4603      	mov	r3, r0
 800defe:	2b01      	cmp	r3, #1
 800df00:	d01e      	beq.n	800df40 <USB_SetCurrentMode+0x84>
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	2bc7      	cmp	r3, #199	@ 0xc7
 800df06:	d9f0      	bls.n	800deea <USB_SetCurrentMode+0x2e>
 800df08:	e01a      	b.n	800df40 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800df0a:	78fb      	ldrb	r3, [r7, #3]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d115      	bne.n	800df3c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	68db      	ldr	r3, [r3, #12]
 800df14:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800df1c:	200a      	movs	r0, #10
 800df1e:	f7f7 fedd 	bl	8005cdc <HAL_Delay>
      ms += 10U;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	330a      	adds	r3, #10
 800df26:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800df28:	6878      	ldr	r0, [r7, #4]
 800df2a:	f001 f926 	bl	800f17a <USB_GetMode>
 800df2e:	4603      	mov	r3, r0
 800df30:	2b00      	cmp	r3, #0
 800df32:	d005      	beq.n	800df40 <USB_SetCurrentMode+0x84>
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	2bc7      	cmp	r3, #199	@ 0xc7
 800df38:	d9f0      	bls.n	800df1c <USB_SetCurrentMode+0x60>
 800df3a:	e001      	b.n	800df40 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800df3c:	2301      	movs	r3, #1
 800df3e:	e005      	b.n	800df4c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	2bc8      	cmp	r3, #200	@ 0xc8
 800df44:	d101      	bne.n	800df4a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800df46:	2301      	movs	r3, #1
 800df48:	e000      	b.n	800df4c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800df4a:	2300      	movs	r3, #0
}
 800df4c:	4618      	mov	r0, r3
 800df4e:	3710      	adds	r7, #16
 800df50:	46bd      	mov	sp, r7
 800df52:	bd80      	pop	{r7, pc}

0800df54 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800df54:	b084      	sub	sp, #16
 800df56:	b580      	push	{r7, lr}
 800df58:	b086      	sub	sp, #24
 800df5a:	af00      	add	r7, sp, #0
 800df5c:	6078      	str	r0, [r7, #4]
 800df5e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800df62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800df66:	2300      	movs	r3, #0
 800df68:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800df6e:	2300      	movs	r3, #0
 800df70:	613b      	str	r3, [r7, #16]
 800df72:	e009      	b.n	800df88 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800df74:	687a      	ldr	r2, [r7, #4]
 800df76:	693b      	ldr	r3, [r7, #16]
 800df78:	3340      	adds	r3, #64	@ 0x40
 800df7a:	009b      	lsls	r3, r3, #2
 800df7c:	4413      	add	r3, r2
 800df7e:	2200      	movs	r2, #0
 800df80:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800df82:	693b      	ldr	r3, [r7, #16]
 800df84:	3301      	adds	r3, #1
 800df86:	613b      	str	r3, [r7, #16]
 800df88:	693b      	ldr	r3, [r7, #16]
 800df8a:	2b0e      	cmp	r3, #14
 800df8c:	d9f2      	bls.n	800df74 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800df8e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800df92:	2b00      	cmp	r3, #0
 800df94:	d11c      	bne.n	800dfd0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df9c:	685b      	ldr	r3, [r3, #4]
 800df9e:	68fa      	ldr	r2, [r7, #12]
 800dfa0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dfa4:	f043 0302 	orr.w	r3, r3, #2
 800dfa8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfae:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfba:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfc6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	639a      	str	r2, [r3, #56]	@ 0x38
 800dfce:	e00b      	b.n	800dfe8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfd4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfe0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dfee:	461a      	mov	r2, r3
 800dff0:	2300      	movs	r3, #0
 800dff2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800dff4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800dff8:	2b01      	cmp	r3, #1
 800dffa:	d10d      	bne.n	800e018 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800dffc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e000:	2b00      	cmp	r3, #0
 800e002:	d104      	bne.n	800e00e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800e004:	2100      	movs	r1, #0
 800e006:	6878      	ldr	r0, [r7, #4]
 800e008:	f000 f968 	bl	800e2dc <USB_SetDevSpeed>
 800e00c:	e008      	b.n	800e020 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800e00e:	2101      	movs	r1, #1
 800e010:	6878      	ldr	r0, [r7, #4]
 800e012:	f000 f963 	bl	800e2dc <USB_SetDevSpeed>
 800e016:	e003      	b.n	800e020 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800e018:	2103      	movs	r1, #3
 800e01a:	6878      	ldr	r0, [r7, #4]
 800e01c:	f000 f95e 	bl	800e2dc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e020:	2110      	movs	r1, #16
 800e022:	6878      	ldr	r0, [r7, #4]
 800e024:	f000 f8fa 	bl	800e21c <USB_FlushTxFifo>
 800e028:	4603      	mov	r3, r0
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d001      	beq.n	800e032 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800e02e:	2301      	movs	r3, #1
 800e030:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e032:	6878      	ldr	r0, [r7, #4]
 800e034:	f000 f924 	bl	800e280 <USB_FlushRxFifo>
 800e038:	4603      	mov	r3, r0
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d001      	beq.n	800e042 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800e03e:	2301      	movs	r3, #1
 800e040:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e048:	461a      	mov	r2, r3
 800e04a:	2300      	movs	r3, #0
 800e04c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e054:	461a      	mov	r2, r3
 800e056:	2300      	movs	r3, #0
 800e058:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e060:	461a      	mov	r2, r3
 800e062:	2300      	movs	r3, #0
 800e064:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e066:	2300      	movs	r3, #0
 800e068:	613b      	str	r3, [r7, #16]
 800e06a:	e043      	b.n	800e0f4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e06c:	693b      	ldr	r3, [r7, #16]
 800e06e:	015a      	lsls	r2, r3, #5
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	4413      	add	r3, r2
 800e074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e07e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e082:	d118      	bne.n	800e0b6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 800e084:	693b      	ldr	r3, [r7, #16]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d10a      	bne.n	800e0a0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e08a:	693b      	ldr	r3, [r7, #16]
 800e08c:	015a      	lsls	r2, r3, #5
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	4413      	add	r3, r2
 800e092:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e096:	461a      	mov	r2, r3
 800e098:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e09c:	6013      	str	r3, [r2, #0]
 800e09e:	e013      	b.n	800e0c8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e0a0:	693b      	ldr	r3, [r7, #16]
 800e0a2:	015a      	lsls	r2, r3, #5
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	4413      	add	r3, r2
 800e0a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e0b2:	6013      	str	r3, [r2, #0]
 800e0b4:	e008      	b.n	800e0c8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800e0b6:	693b      	ldr	r3, [r7, #16]
 800e0b8:	015a      	lsls	r2, r3, #5
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	4413      	add	r3, r2
 800e0be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e0c2:	461a      	mov	r2, r3
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e0c8:	693b      	ldr	r3, [r7, #16]
 800e0ca:	015a      	lsls	r2, r3, #5
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	4413      	add	r3, r2
 800e0d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e0d4:	461a      	mov	r2, r3
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e0da:	693b      	ldr	r3, [r7, #16]
 800e0dc:	015a      	lsls	r2, r3, #5
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	4413      	add	r3, r2
 800e0e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e0e6:	461a      	mov	r2, r3
 800e0e8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e0ec:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e0ee:	693b      	ldr	r3, [r7, #16]
 800e0f0:	3301      	adds	r3, #1
 800e0f2:	613b      	str	r3, [r7, #16]
 800e0f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e0f8:	461a      	mov	r2, r3
 800e0fa:	693b      	ldr	r3, [r7, #16]
 800e0fc:	4293      	cmp	r3, r2
 800e0fe:	d3b5      	bcc.n	800e06c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e100:	2300      	movs	r3, #0
 800e102:	613b      	str	r3, [r7, #16]
 800e104:	e043      	b.n	800e18e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e106:	693b      	ldr	r3, [r7, #16]
 800e108:	015a      	lsls	r2, r3, #5
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	4413      	add	r3, r2
 800e10e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e118:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e11c:	d118      	bne.n	800e150 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800e11e:	693b      	ldr	r3, [r7, #16]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d10a      	bne.n	800e13a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e124:	693b      	ldr	r3, [r7, #16]
 800e126:	015a      	lsls	r2, r3, #5
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	4413      	add	r3, r2
 800e12c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e130:	461a      	mov	r2, r3
 800e132:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e136:	6013      	str	r3, [r2, #0]
 800e138:	e013      	b.n	800e162 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e13a:	693b      	ldr	r3, [r7, #16]
 800e13c:	015a      	lsls	r2, r3, #5
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	4413      	add	r3, r2
 800e142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e146:	461a      	mov	r2, r3
 800e148:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e14c:	6013      	str	r3, [r2, #0]
 800e14e:	e008      	b.n	800e162 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e150:	693b      	ldr	r3, [r7, #16]
 800e152:	015a      	lsls	r2, r3, #5
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	4413      	add	r3, r2
 800e158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e15c:	461a      	mov	r2, r3
 800e15e:	2300      	movs	r3, #0
 800e160:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e162:	693b      	ldr	r3, [r7, #16]
 800e164:	015a      	lsls	r2, r3, #5
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	4413      	add	r3, r2
 800e16a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e16e:	461a      	mov	r2, r3
 800e170:	2300      	movs	r3, #0
 800e172:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e174:	693b      	ldr	r3, [r7, #16]
 800e176:	015a      	lsls	r2, r3, #5
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	4413      	add	r3, r2
 800e17c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e180:	461a      	mov	r2, r3
 800e182:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e186:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e188:	693b      	ldr	r3, [r7, #16]
 800e18a:	3301      	adds	r3, #1
 800e18c:	613b      	str	r3, [r7, #16]
 800e18e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e192:	461a      	mov	r2, r3
 800e194:	693b      	ldr	r3, [r7, #16]
 800e196:	4293      	cmp	r3, r2
 800e198:	d3b5      	bcc.n	800e106 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e1a0:	691b      	ldr	r3, [r3, #16]
 800e1a2:	68fa      	ldr	r2, [r7, #12]
 800e1a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e1a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e1ac:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800e1ba:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800e1bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d105      	bne.n	800e1d0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	699b      	ldr	r3, [r3, #24]
 800e1c8:	f043 0210 	orr.w	r2, r3, #16
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	699a      	ldr	r2, [r3, #24]
 800e1d4:	4b10      	ldr	r3, [pc, #64]	@ (800e218 <USB_DevInit+0x2c4>)
 800e1d6:	4313      	orrs	r3, r2
 800e1d8:	687a      	ldr	r2, [r7, #4]
 800e1da:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800e1dc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d005      	beq.n	800e1f0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	699b      	ldr	r3, [r3, #24]
 800e1e8:	f043 0208 	orr.w	r2, r3, #8
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800e1f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e1f4:	2b01      	cmp	r3, #1
 800e1f6:	d107      	bne.n	800e208 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	699b      	ldr	r3, [r3, #24]
 800e1fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e200:	f043 0304 	orr.w	r3, r3, #4
 800e204:	687a      	ldr	r2, [r7, #4]
 800e206:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800e208:	7dfb      	ldrb	r3, [r7, #23]
}
 800e20a:	4618      	mov	r0, r3
 800e20c:	3718      	adds	r7, #24
 800e20e:	46bd      	mov	sp, r7
 800e210:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e214:	b004      	add	sp, #16
 800e216:	4770      	bx	lr
 800e218:	803c3800 	.word	0x803c3800

0800e21c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e21c:	b480      	push	{r7}
 800e21e:	b085      	sub	sp, #20
 800e220:	af00      	add	r7, sp, #0
 800e222:	6078      	str	r0, [r7, #4]
 800e224:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800e226:	2300      	movs	r3, #0
 800e228:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	3301      	adds	r3, #1
 800e22e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e236:	d901      	bls.n	800e23c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800e238:	2303      	movs	r3, #3
 800e23a:	e01b      	b.n	800e274 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	691b      	ldr	r3, [r3, #16]
 800e240:	2b00      	cmp	r3, #0
 800e242:	daf2      	bge.n	800e22a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800e244:	2300      	movs	r3, #0
 800e246:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	019b      	lsls	r3, r3, #6
 800e24c:	f043 0220 	orr.w	r2, r3, #32
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	3301      	adds	r3, #1
 800e258:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e260:	d901      	bls.n	800e266 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800e262:	2303      	movs	r3, #3
 800e264:	e006      	b.n	800e274 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	691b      	ldr	r3, [r3, #16]
 800e26a:	f003 0320 	and.w	r3, r3, #32
 800e26e:	2b20      	cmp	r3, #32
 800e270:	d0f0      	beq.n	800e254 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800e272:	2300      	movs	r3, #0
}
 800e274:	4618      	mov	r0, r3
 800e276:	3714      	adds	r7, #20
 800e278:	46bd      	mov	sp, r7
 800e27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27e:	4770      	bx	lr

0800e280 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e280:	b480      	push	{r7}
 800e282:	b085      	sub	sp, #20
 800e284:	af00      	add	r7, sp, #0
 800e286:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e288:	2300      	movs	r3, #0
 800e28a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	3301      	adds	r3, #1
 800e290:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e298:	d901      	bls.n	800e29e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800e29a:	2303      	movs	r3, #3
 800e29c:	e018      	b.n	800e2d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	691b      	ldr	r3, [r3, #16]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	daf2      	bge.n	800e28c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	2210      	movs	r2, #16
 800e2ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	3301      	adds	r3, #1
 800e2b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e2bc:	d901      	bls.n	800e2c2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800e2be:	2303      	movs	r3, #3
 800e2c0:	e006      	b.n	800e2d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	691b      	ldr	r3, [r3, #16]
 800e2c6:	f003 0310 	and.w	r3, r3, #16
 800e2ca:	2b10      	cmp	r3, #16
 800e2cc:	d0f0      	beq.n	800e2b0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800e2ce:	2300      	movs	r3, #0
}
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	3714      	adds	r7, #20
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2da:	4770      	bx	lr

0800e2dc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e2dc:	b480      	push	{r7}
 800e2de:	b085      	sub	sp, #20
 800e2e0:	af00      	add	r7, sp, #0
 800e2e2:	6078      	str	r0, [r7, #4]
 800e2e4:	460b      	mov	r3, r1
 800e2e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e2f2:	681a      	ldr	r2, [r3, #0]
 800e2f4:	78fb      	ldrb	r3, [r7, #3]
 800e2f6:	68f9      	ldr	r1, [r7, #12]
 800e2f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e2fc:	4313      	orrs	r3, r2
 800e2fe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e300:	2300      	movs	r3, #0
}
 800e302:	4618      	mov	r0, r3
 800e304:	3714      	adds	r7, #20
 800e306:	46bd      	mov	sp, r7
 800e308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30c:	4770      	bx	lr

0800e30e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800e30e:	b480      	push	{r7}
 800e310:	b087      	sub	sp, #28
 800e312:	af00      	add	r7, sp, #0
 800e314:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e31a:	693b      	ldr	r3, [r7, #16]
 800e31c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e320:	689b      	ldr	r3, [r3, #8]
 800e322:	f003 0306 	and.w	r3, r3, #6
 800e326:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d102      	bne.n	800e334 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800e32e:	2300      	movs	r3, #0
 800e330:	75fb      	strb	r3, [r7, #23]
 800e332:	e00a      	b.n	800e34a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	2b02      	cmp	r3, #2
 800e338:	d002      	beq.n	800e340 <USB_GetDevSpeed+0x32>
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	2b06      	cmp	r3, #6
 800e33e:	d102      	bne.n	800e346 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e340:	2302      	movs	r3, #2
 800e342:	75fb      	strb	r3, [r7, #23]
 800e344:	e001      	b.n	800e34a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800e346:	230f      	movs	r3, #15
 800e348:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e34a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e34c:	4618      	mov	r0, r3
 800e34e:	371c      	adds	r7, #28
 800e350:	46bd      	mov	sp, r7
 800e352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e356:	4770      	bx	lr

0800e358 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e358:	b480      	push	{r7}
 800e35a:	b085      	sub	sp, #20
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
 800e360:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e366:	683b      	ldr	r3, [r7, #0]
 800e368:	781b      	ldrb	r3, [r3, #0]
 800e36a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e36c:	683b      	ldr	r3, [r7, #0]
 800e36e:	785b      	ldrb	r3, [r3, #1]
 800e370:	2b01      	cmp	r3, #1
 800e372:	d13a      	bne.n	800e3ea <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e37a:	69da      	ldr	r2, [r3, #28]
 800e37c:	683b      	ldr	r3, [r7, #0]
 800e37e:	781b      	ldrb	r3, [r3, #0]
 800e380:	f003 030f 	and.w	r3, r3, #15
 800e384:	2101      	movs	r1, #1
 800e386:	fa01 f303 	lsl.w	r3, r1, r3
 800e38a:	b29b      	uxth	r3, r3
 800e38c:	68f9      	ldr	r1, [r7, #12]
 800e38e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e392:	4313      	orrs	r3, r2
 800e394:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e396:	68bb      	ldr	r3, [r7, #8]
 800e398:	015a      	lsls	r2, r3, #5
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	4413      	add	r3, r2
 800e39e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d155      	bne.n	800e458 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e3ac:	68bb      	ldr	r3, [r7, #8]
 800e3ae:	015a      	lsls	r2, r3, #5
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	4413      	add	r3, r2
 800e3b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e3b8:	681a      	ldr	r2, [r3, #0]
 800e3ba:	683b      	ldr	r3, [r7, #0]
 800e3bc:	689b      	ldr	r3, [r3, #8]
 800e3be:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e3c2:	683b      	ldr	r3, [r7, #0]
 800e3c4:	791b      	ldrb	r3, [r3, #4]
 800e3c6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e3c8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e3ca:	68bb      	ldr	r3, [r7, #8]
 800e3cc:	059b      	lsls	r3, r3, #22
 800e3ce:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e3d0:	4313      	orrs	r3, r2
 800e3d2:	68ba      	ldr	r2, [r7, #8]
 800e3d4:	0151      	lsls	r1, r2, #5
 800e3d6:	68fa      	ldr	r2, [r7, #12]
 800e3d8:	440a      	add	r2, r1
 800e3da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e3de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e3e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e3e6:	6013      	str	r3, [r2, #0]
 800e3e8:	e036      	b.n	800e458 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e3f0:	69da      	ldr	r2, [r3, #28]
 800e3f2:	683b      	ldr	r3, [r7, #0]
 800e3f4:	781b      	ldrb	r3, [r3, #0]
 800e3f6:	f003 030f 	and.w	r3, r3, #15
 800e3fa:	2101      	movs	r1, #1
 800e3fc:	fa01 f303 	lsl.w	r3, r1, r3
 800e400:	041b      	lsls	r3, r3, #16
 800e402:	68f9      	ldr	r1, [r7, #12]
 800e404:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e408:	4313      	orrs	r3, r2
 800e40a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e40c:	68bb      	ldr	r3, [r7, #8]
 800e40e:	015a      	lsls	r2, r3, #5
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	4413      	add	r3, r2
 800e414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d11a      	bne.n	800e458 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e422:	68bb      	ldr	r3, [r7, #8]
 800e424:	015a      	lsls	r2, r3, #5
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	4413      	add	r3, r2
 800e42a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e42e:	681a      	ldr	r2, [r3, #0]
 800e430:	683b      	ldr	r3, [r7, #0]
 800e432:	689b      	ldr	r3, [r3, #8]
 800e434:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e438:	683b      	ldr	r3, [r7, #0]
 800e43a:	791b      	ldrb	r3, [r3, #4]
 800e43c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e43e:	430b      	orrs	r3, r1
 800e440:	4313      	orrs	r3, r2
 800e442:	68ba      	ldr	r2, [r7, #8]
 800e444:	0151      	lsls	r1, r2, #5
 800e446:	68fa      	ldr	r2, [r7, #12]
 800e448:	440a      	add	r2, r1
 800e44a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e44e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e452:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e456:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800e458:	2300      	movs	r3, #0
}
 800e45a:	4618      	mov	r0, r3
 800e45c:	3714      	adds	r7, #20
 800e45e:	46bd      	mov	sp, r7
 800e460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e464:	4770      	bx	lr
	...

0800e468 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e468:	b480      	push	{r7}
 800e46a:	b085      	sub	sp, #20
 800e46c:	af00      	add	r7, sp, #0
 800e46e:	6078      	str	r0, [r7, #4]
 800e470:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e476:	683b      	ldr	r3, [r7, #0]
 800e478:	781b      	ldrb	r3, [r3, #0]
 800e47a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800e47c:	683b      	ldr	r3, [r7, #0]
 800e47e:	785b      	ldrb	r3, [r3, #1]
 800e480:	2b01      	cmp	r3, #1
 800e482:	d161      	bne.n	800e548 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e484:	68bb      	ldr	r3, [r7, #8]
 800e486:	015a      	lsls	r2, r3, #5
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	4413      	add	r3, r2
 800e48c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e496:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e49a:	d11f      	bne.n	800e4dc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e49c:	68bb      	ldr	r3, [r7, #8]
 800e49e:	015a      	lsls	r2, r3, #5
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	4413      	add	r3, r2
 800e4a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	68ba      	ldr	r2, [r7, #8]
 800e4ac:	0151      	lsls	r1, r2, #5
 800e4ae:	68fa      	ldr	r2, [r7, #12]
 800e4b0:	440a      	add	r2, r1
 800e4b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e4b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e4ba:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e4bc:	68bb      	ldr	r3, [r7, #8]
 800e4be:	015a      	lsls	r2, r3, #5
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	4413      	add	r3, r2
 800e4c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	68ba      	ldr	r2, [r7, #8]
 800e4cc:	0151      	lsls	r1, r2, #5
 800e4ce:	68fa      	ldr	r2, [r7, #12]
 800e4d0:	440a      	add	r2, r1
 800e4d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e4d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e4da:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e4e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e4e4:	683b      	ldr	r3, [r7, #0]
 800e4e6:	781b      	ldrb	r3, [r3, #0]
 800e4e8:	f003 030f 	and.w	r3, r3, #15
 800e4ec:	2101      	movs	r1, #1
 800e4ee:	fa01 f303 	lsl.w	r3, r1, r3
 800e4f2:	b29b      	uxth	r3, r3
 800e4f4:	43db      	mvns	r3, r3
 800e4f6:	68f9      	ldr	r1, [r7, #12]
 800e4f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e4fc:	4013      	ands	r3, r2
 800e4fe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e506:	69da      	ldr	r2, [r3, #28]
 800e508:	683b      	ldr	r3, [r7, #0]
 800e50a:	781b      	ldrb	r3, [r3, #0]
 800e50c:	f003 030f 	and.w	r3, r3, #15
 800e510:	2101      	movs	r1, #1
 800e512:	fa01 f303 	lsl.w	r3, r1, r3
 800e516:	b29b      	uxth	r3, r3
 800e518:	43db      	mvns	r3, r3
 800e51a:	68f9      	ldr	r1, [r7, #12]
 800e51c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e520:	4013      	ands	r3, r2
 800e522:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e524:	68bb      	ldr	r3, [r7, #8]
 800e526:	015a      	lsls	r2, r3, #5
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	4413      	add	r3, r2
 800e52c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e530:	681a      	ldr	r2, [r3, #0]
 800e532:	68bb      	ldr	r3, [r7, #8]
 800e534:	0159      	lsls	r1, r3, #5
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	440b      	add	r3, r1
 800e53a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e53e:	4619      	mov	r1, r3
 800e540:	4b35      	ldr	r3, [pc, #212]	@ (800e618 <USB_DeactivateEndpoint+0x1b0>)
 800e542:	4013      	ands	r3, r2
 800e544:	600b      	str	r3, [r1, #0]
 800e546:	e060      	b.n	800e60a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e548:	68bb      	ldr	r3, [r7, #8]
 800e54a:	015a      	lsls	r2, r3, #5
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	4413      	add	r3, r2
 800e550:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e55a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e55e:	d11f      	bne.n	800e5a0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e560:	68bb      	ldr	r3, [r7, #8]
 800e562:	015a      	lsls	r2, r3, #5
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	4413      	add	r3, r2
 800e568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	68ba      	ldr	r2, [r7, #8]
 800e570:	0151      	lsls	r1, r2, #5
 800e572:	68fa      	ldr	r2, [r7, #12]
 800e574:	440a      	add	r2, r1
 800e576:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e57a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e57e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e580:	68bb      	ldr	r3, [r7, #8]
 800e582:	015a      	lsls	r2, r3, #5
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	4413      	add	r3, r2
 800e588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	68ba      	ldr	r2, [r7, #8]
 800e590:	0151      	lsls	r1, r2, #5
 800e592:	68fa      	ldr	r2, [r7, #12]
 800e594:	440a      	add	r2, r1
 800e596:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e59a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e59e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e5a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e5a8:	683b      	ldr	r3, [r7, #0]
 800e5aa:	781b      	ldrb	r3, [r3, #0]
 800e5ac:	f003 030f 	and.w	r3, r3, #15
 800e5b0:	2101      	movs	r1, #1
 800e5b2:	fa01 f303 	lsl.w	r3, r1, r3
 800e5b6:	041b      	lsls	r3, r3, #16
 800e5b8:	43db      	mvns	r3, r3
 800e5ba:	68f9      	ldr	r1, [r7, #12]
 800e5bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e5c0:	4013      	ands	r3, r2
 800e5c2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e5ca:	69da      	ldr	r2, [r3, #28]
 800e5cc:	683b      	ldr	r3, [r7, #0]
 800e5ce:	781b      	ldrb	r3, [r3, #0]
 800e5d0:	f003 030f 	and.w	r3, r3, #15
 800e5d4:	2101      	movs	r1, #1
 800e5d6:	fa01 f303 	lsl.w	r3, r1, r3
 800e5da:	041b      	lsls	r3, r3, #16
 800e5dc:	43db      	mvns	r3, r3
 800e5de:	68f9      	ldr	r1, [r7, #12]
 800e5e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e5e4:	4013      	ands	r3, r2
 800e5e6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e5e8:	68bb      	ldr	r3, [r7, #8]
 800e5ea:	015a      	lsls	r2, r3, #5
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	4413      	add	r3, r2
 800e5f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e5f4:	681a      	ldr	r2, [r3, #0]
 800e5f6:	68bb      	ldr	r3, [r7, #8]
 800e5f8:	0159      	lsls	r1, r3, #5
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	440b      	add	r3, r1
 800e5fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e602:	4619      	mov	r1, r3
 800e604:	4b05      	ldr	r3, [pc, #20]	@ (800e61c <USB_DeactivateEndpoint+0x1b4>)
 800e606:	4013      	ands	r3, r2
 800e608:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800e60a:	2300      	movs	r3, #0
}
 800e60c:	4618      	mov	r0, r3
 800e60e:	3714      	adds	r7, #20
 800e610:	46bd      	mov	sp, r7
 800e612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e616:	4770      	bx	lr
 800e618:	ec337800 	.word	0xec337800
 800e61c:	eff37800 	.word	0xeff37800

0800e620 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e620:	b580      	push	{r7, lr}
 800e622:	b08a      	sub	sp, #40	@ 0x28
 800e624:	af02      	add	r7, sp, #8
 800e626:	60f8      	str	r0, [r7, #12]
 800e628:	60b9      	str	r1, [r7, #8]
 800e62a:	4613      	mov	r3, r2
 800e62c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800e632:	68bb      	ldr	r3, [r7, #8]
 800e634:	781b      	ldrb	r3, [r3, #0]
 800e636:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e638:	68bb      	ldr	r3, [r7, #8]
 800e63a:	785b      	ldrb	r3, [r3, #1]
 800e63c:	2b01      	cmp	r3, #1
 800e63e:	f040 817f 	bne.w	800e940 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e642:	68bb      	ldr	r3, [r7, #8]
 800e644:	691b      	ldr	r3, [r3, #16]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d132      	bne.n	800e6b0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e64a:	69bb      	ldr	r3, [r7, #24]
 800e64c:	015a      	lsls	r2, r3, #5
 800e64e:	69fb      	ldr	r3, [r7, #28]
 800e650:	4413      	add	r3, r2
 800e652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e656:	691b      	ldr	r3, [r3, #16]
 800e658:	69ba      	ldr	r2, [r7, #24]
 800e65a:	0151      	lsls	r1, r2, #5
 800e65c:	69fa      	ldr	r2, [r7, #28]
 800e65e:	440a      	add	r2, r1
 800e660:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e664:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800e668:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800e66c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e66e:	69bb      	ldr	r3, [r7, #24]
 800e670:	015a      	lsls	r2, r3, #5
 800e672:	69fb      	ldr	r3, [r7, #28]
 800e674:	4413      	add	r3, r2
 800e676:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e67a:	691b      	ldr	r3, [r3, #16]
 800e67c:	69ba      	ldr	r2, [r7, #24]
 800e67e:	0151      	lsls	r1, r2, #5
 800e680:	69fa      	ldr	r2, [r7, #28]
 800e682:	440a      	add	r2, r1
 800e684:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e688:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e68c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e68e:	69bb      	ldr	r3, [r7, #24]
 800e690:	015a      	lsls	r2, r3, #5
 800e692:	69fb      	ldr	r3, [r7, #28]
 800e694:	4413      	add	r3, r2
 800e696:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e69a:	691b      	ldr	r3, [r3, #16]
 800e69c:	69ba      	ldr	r2, [r7, #24]
 800e69e:	0151      	lsls	r1, r2, #5
 800e6a0:	69fa      	ldr	r2, [r7, #28]
 800e6a2:	440a      	add	r2, r1
 800e6a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e6a8:	0cdb      	lsrs	r3, r3, #19
 800e6aa:	04db      	lsls	r3, r3, #19
 800e6ac:	6113      	str	r3, [r2, #16]
 800e6ae:	e097      	b.n	800e7e0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e6b0:	69bb      	ldr	r3, [r7, #24]
 800e6b2:	015a      	lsls	r2, r3, #5
 800e6b4:	69fb      	ldr	r3, [r7, #28]
 800e6b6:	4413      	add	r3, r2
 800e6b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e6bc:	691b      	ldr	r3, [r3, #16]
 800e6be:	69ba      	ldr	r2, [r7, #24]
 800e6c0:	0151      	lsls	r1, r2, #5
 800e6c2:	69fa      	ldr	r2, [r7, #28]
 800e6c4:	440a      	add	r2, r1
 800e6c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e6ca:	0cdb      	lsrs	r3, r3, #19
 800e6cc:	04db      	lsls	r3, r3, #19
 800e6ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e6d0:	69bb      	ldr	r3, [r7, #24]
 800e6d2:	015a      	lsls	r2, r3, #5
 800e6d4:	69fb      	ldr	r3, [r7, #28]
 800e6d6:	4413      	add	r3, r2
 800e6d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e6dc:	691b      	ldr	r3, [r3, #16]
 800e6de:	69ba      	ldr	r2, [r7, #24]
 800e6e0:	0151      	lsls	r1, r2, #5
 800e6e2:	69fa      	ldr	r2, [r7, #28]
 800e6e4:	440a      	add	r2, r1
 800e6e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e6ea:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800e6ee:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800e6f2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800e6f4:	69bb      	ldr	r3, [r7, #24]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d11a      	bne.n	800e730 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800e6fa:	68bb      	ldr	r3, [r7, #8]
 800e6fc:	691a      	ldr	r2, [r3, #16]
 800e6fe:	68bb      	ldr	r3, [r7, #8]
 800e700:	689b      	ldr	r3, [r3, #8]
 800e702:	429a      	cmp	r2, r3
 800e704:	d903      	bls.n	800e70e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800e706:	68bb      	ldr	r3, [r7, #8]
 800e708:	689a      	ldr	r2, [r3, #8]
 800e70a:	68bb      	ldr	r3, [r7, #8]
 800e70c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e70e:	69bb      	ldr	r3, [r7, #24]
 800e710:	015a      	lsls	r2, r3, #5
 800e712:	69fb      	ldr	r3, [r7, #28]
 800e714:	4413      	add	r3, r2
 800e716:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e71a:	691b      	ldr	r3, [r3, #16]
 800e71c:	69ba      	ldr	r2, [r7, #24]
 800e71e:	0151      	lsls	r1, r2, #5
 800e720:	69fa      	ldr	r2, [r7, #28]
 800e722:	440a      	add	r2, r1
 800e724:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e728:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e72c:	6113      	str	r3, [r2, #16]
 800e72e:	e044      	b.n	800e7ba <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e730:	68bb      	ldr	r3, [r7, #8]
 800e732:	691a      	ldr	r2, [r3, #16]
 800e734:	68bb      	ldr	r3, [r7, #8]
 800e736:	689b      	ldr	r3, [r3, #8]
 800e738:	4413      	add	r3, r2
 800e73a:	1e5a      	subs	r2, r3, #1
 800e73c:	68bb      	ldr	r3, [r7, #8]
 800e73e:	689b      	ldr	r3, [r3, #8]
 800e740:	fbb2 f3f3 	udiv	r3, r2, r3
 800e744:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800e746:	69bb      	ldr	r3, [r7, #24]
 800e748:	015a      	lsls	r2, r3, #5
 800e74a:	69fb      	ldr	r3, [r7, #28]
 800e74c:	4413      	add	r3, r2
 800e74e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e752:	691a      	ldr	r2, [r3, #16]
 800e754:	8afb      	ldrh	r3, [r7, #22]
 800e756:	04d9      	lsls	r1, r3, #19
 800e758:	4ba4      	ldr	r3, [pc, #656]	@ (800e9ec <USB_EPStartXfer+0x3cc>)
 800e75a:	400b      	ands	r3, r1
 800e75c:	69b9      	ldr	r1, [r7, #24]
 800e75e:	0148      	lsls	r0, r1, #5
 800e760:	69f9      	ldr	r1, [r7, #28]
 800e762:	4401      	add	r1, r0
 800e764:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e768:	4313      	orrs	r3, r2
 800e76a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800e76c:	68bb      	ldr	r3, [r7, #8]
 800e76e:	791b      	ldrb	r3, [r3, #4]
 800e770:	2b01      	cmp	r3, #1
 800e772:	d122      	bne.n	800e7ba <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e774:	69bb      	ldr	r3, [r7, #24]
 800e776:	015a      	lsls	r2, r3, #5
 800e778:	69fb      	ldr	r3, [r7, #28]
 800e77a:	4413      	add	r3, r2
 800e77c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e780:	691b      	ldr	r3, [r3, #16]
 800e782:	69ba      	ldr	r2, [r7, #24]
 800e784:	0151      	lsls	r1, r2, #5
 800e786:	69fa      	ldr	r2, [r7, #28]
 800e788:	440a      	add	r2, r1
 800e78a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e78e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800e792:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800e794:	69bb      	ldr	r3, [r7, #24]
 800e796:	015a      	lsls	r2, r3, #5
 800e798:	69fb      	ldr	r3, [r7, #28]
 800e79a:	4413      	add	r3, r2
 800e79c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e7a0:	691a      	ldr	r2, [r3, #16]
 800e7a2:	8afb      	ldrh	r3, [r7, #22]
 800e7a4:	075b      	lsls	r3, r3, #29
 800e7a6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800e7aa:	69b9      	ldr	r1, [r7, #24]
 800e7ac:	0148      	lsls	r0, r1, #5
 800e7ae:	69f9      	ldr	r1, [r7, #28]
 800e7b0:	4401      	add	r1, r0
 800e7b2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e7b6:	4313      	orrs	r3, r2
 800e7b8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e7ba:	69bb      	ldr	r3, [r7, #24]
 800e7bc:	015a      	lsls	r2, r3, #5
 800e7be:	69fb      	ldr	r3, [r7, #28]
 800e7c0:	4413      	add	r3, r2
 800e7c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e7c6:	691a      	ldr	r2, [r3, #16]
 800e7c8:	68bb      	ldr	r3, [r7, #8]
 800e7ca:	691b      	ldr	r3, [r3, #16]
 800e7cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e7d0:	69b9      	ldr	r1, [r7, #24]
 800e7d2:	0148      	lsls	r0, r1, #5
 800e7d4:	69f9      	ldr	r1, [r7, #28]
 800e7d6:	4401      	add	r1, r0
 800e7d8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e7dc:	4313      	orrs	r3, r2
 800e7de:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e7e0:	79fb      	ldrb	r3, [r7, #7]
 800e7e2:	2b01      	cmp	r3, #1
 800e7e4:	d14b      	bne.n	800e87e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e7e6:	68bb      	ldr	r3, [r7, #8]
 800e7e8:	69db      	ldr	r3, [r3, #28]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d009      	beq.n	800e802 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e7ee:	69bb      	ldr	r3, [r7, #24]
 800e7f0:	015a      	lsls	r2, r3, #5
 800e7f2:	69fb      	ldr	r3, [r7, #28]
 800e7f4:	4413      	add	r3, r2
 800e7f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e7fa:	461a      	mov	r2, r3
 800e7fc:	68bb      	ldr	r3, [r7, #8]
 800e7fe:	69db      	ldr	r3, [r3, #28]
 800e800:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800e802:	68bb      	ldr	r3, [r7, #8]
 800e804:	791b      	ldrb	r3, [r3, #4]
 800e806:	2b01      	cmp	r3, #1
 800e808:	d128      	bne.n	800e85c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e80a:	69fb      	ldr	r3, [r7, #28]
 800e80c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e810:	689b      	ldr	r3, [r3, #8]
 800e812:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e816:	2b00      	cmp	r3, #0
 800e818:	d110      	bne.n	800e83c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e81a:	69bb      	ldr	r3, [r7, #24]
 800e81c:	015a      	lsls	r2, r3, #5
 800e81e:	69fb      	ldr	r3, [r7, #28]
 800e820:	4413      	add	r3, r2
 800e822:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	69ba      	ldr	r2, [r7, #24]
 800e82a:	0151      	lsls	r1, r2, #5
 800e82c:	69fa      	ldr	r2, [r7, #28]
 800e82e:	440a      	add	r2, r1
 800e830:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e834:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e838:	6013      	str	r3, [r2, #0]
 800e83a:	e00f      	b.n	800e85c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e83c:	69bb      	ldr	r3, [r7, #24]
 800e83e:	015a      	lsls	r2, r3, #5
 800e840:	69fb      	ldr	r3, [r7, #28]
 800e842:	4413      	add	r3, r2
 800e844:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	69ba      	ldr	r2, [r7, #24]
 800e84c:	0151      	lsls	r1, r2, #5
 800e84e:	69fa      	ldr	r2, [r7, #28]
 800e850:	440a      	add	r2, r1
 800e852:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e856:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e85a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e85c:	69bb      	ldr	r3, [r7, #24]
 800e85e:	015a      	lsls	r2, r3, #5
 800e860:	69fb      	ldr	r3, [r7, #28]
 800e862:	4413      	add	r3, r2
 800e864:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	69ba      	ldr	r2, [r7, #24]
 800e86c:	0151      	lsls	r1, r2, #5
 800e86e:	69fa      	ldr	r2, [r7, #28]
 800e870:	440a      	add	r2, r1
 800e872:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e876:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800e87a:	6013      	str	r3, [r2, #0]
 800e87c:	e166      	b.n	800eb4c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e87e:	69bb      	ldr	r3, [r7, #24]
 800e880:	015a      	lsls	r2, r3, #5
 800e882:	69fb      	ldr	r3, [r7, #28]
 800e884:	4413      	add	r3, r2
 800e886:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	69ba      	ldr	r2, [r7, #24]
 800e88e:	0151      	lsls	r1, r2, #5
 800e890:	69fa      	ldr	r2, [r7, #28]
 800e892:	440a      	add	r2, r1
 800e894:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e898:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800e89c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e89e:	68bb      	ldr	r3, [r7, #8]
 800e8a0:	791b      	ldrb	r3, [r3, #4]
 800e8a2:	2b01      	cmp	r3, #1
 800e8a4:	d015      	beq.n	800e8d2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800e8a6:	68bb      	ldr	r3, [r7, #8]
 800e8a8:	691b      	ldr	r3, [r3, #16]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	f000 814e 	beq.w	800eb4c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e8b0:	69fb      	ldr	r3, [r7, #28]
 800e8b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e8b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e8b8:	68bb      	ldr	r3, [r7, #8]
 800e8ba:	781b      	ldrb	r3, [r3, #0]
 800e8bc:	f003 030f 	and.w	r3, r3, #15
 800e8c0:	2101      	movs	r1, #1
 800e8c2:	fa01 f303 	lsl.w	r3, r1, r3
 800e8c6:	69f9      	ldr	r1, [r7, #28]
 800e8c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e8cc:	4313      	orrs	r3, r2
 800e8ce:	634b      	str	r3, [r1, #52]	@ 0x34
 800e8d0:	e13c      	b.n	800eb4c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e8d2:	69fb      	ldr	r3, [r7, #28]
 800e8d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e8d8:	689b      	ldr	r3, [r3, #8]
 800e8da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d110      	bne.n	800e904 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e8e2:	69bb      	ldr	r3, [r7, #24]
 800e8e4:	015a      	lsls	r2, r3, #5
 800e8e6:	69fb      	ldr	r3, [r7, #28]
 800e8e8:	4413      	add	r3, r2
 800e8ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	69ba      	ldr	r2, [r7, #24]
 800e8f2:	0151      	lsls	r1, r2, #5
 800e8f4:	69fa      	ldr	r2, [r7, #28]
 800e8f6:	440a      	add	r2, r1
 800e8f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e8fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e900:	6013      	str	r3, [r2, #0]
 800e902:	e00f      	b.n	800e924 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e904:	69bb      	ldr	r3, [r7, #24]
 800e906:	015a      	lsls	r2, r3, #5
 800e908:	69fb      	ldr	r3, [r7, #28]
 800e90a:	4413      	add	r3, r2
 800e90c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	69ba      	ldr	r2, [r7, #24]
 800e914:	0151      	lsls	r1, r2, #5
 800e916:	69fa      	ldr	r2, [r7, #28]
 800e918:	440a      	add	r2, r1
 800e91a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e91e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e922:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e924:	68bb      	ldr	r3, [r7, #8]
 800e926:	68d9      	ldr	r1, [r3, #12]
 800e928:	68bb      	ldr	r3, [r7, #8]
 800e92a:	781a      	ldrb	r2, [r3, #0]
 800e92c:	68bb      	ldr	r3, [r7, #8]
 800e92e:	691b      	ldr	r3, [r3, #16]
 800e930:	b298      	uxth	r0, r3
 800e932:	79fb      	ldrb	r3, [r7, #7]
 800e934:	9300      	str	r3, [sp, #0]
 800e936:	4603      	mov	r3, r0
 800e938:	68f8      	ldr	r0, [r7, #12]
 800e93a:	f000 f9b9 	bl	800ecb0 <USB_WritePacket>
 800e93e:	e105      	b.n	800eb4c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e940:	69bb      	ldr	r3, [r7, #24]
 800e942:	015a      	lsls	r2, r3, #5
 800e944:	69fb      	ldr	r3, [r7, #28]
 800e946:	4413      	add	r3, r2
 800e948:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e94c:	691b      	ldr	r3, [r3, #16]
 800e94e:	69ba      	ldr	r2, [r7, #24]
 800e950:	0151      	lsls	r1, r2, #5
 800e952:	69fa      	ldr	r2, [r7, #28]
 800e954:	440a      	add	r2, r1
 800e956:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e95a:	0cdb      	lsrs	r3, r3, #19
 800e95c:	04db      	lsls	r3, r3, #19
 800e95e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e960:	69bb      	ldr	r3, [r7, #24]
 800e962:	015a      	lsls	r2, r3, #5
 800e964:	69fb      	ldr	r3, [r7, #28]
 800e966:	4413      	add	r3, r2
 800e968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e96c:	691b      	ldr	r3, [r3, #16]
 800e96e:	69ba      	ldr	r2, [r7, #24]
 800e970:	0151      	lsls	r1, r2, #5
 800e972:	69fa      	ldr	r2, [r7, #28]
 800e974:	440a      	add	r2, r1
 800e976:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e97a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800e97e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800e982:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800e984:	69bb      	ldr	r3, [r7, #24]
 800e986:	2b00      	cmp	r3, #0
 800e988:	d132      	bne.n	800e9f0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800e98a:	68bb      	ldr	r3, [r7, #8]
 800e98c:	691b      	ldr	r3, [r3, #16]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d003      	beq.n	800e99a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800e992:	68bb      	ldr	r3, [r7, #8]
 800e994:	689a      	ldr	r2, [r3, #8]
 800e996:	68bb      	ldr	r3, [r7, #8]
 800e998:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800e99a:	68bb      	ldr	r3, [r7, #8]
 800e99c:	689a      	ldr	r2, [r3, #8]
 800e99e:	68bb      	ldr	r3, [r7, #8]
 800e9a0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800e9a2:	69bb      	ldr	r3, [r7, #24]
 800e9a4:	015a      	lsls	r2, r3, #5
 800e9a6:	69fb      	ldr	r3, [r7, #28]
 800e9a8:	4413      	add	r3, r2
 800e9aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e9ae:	691a      	ldr	r2, [r3, #16]
 800e9b0:	68bb      	ldr	r3, [r7, #8]
 800e9b2:	6a1b      	ldr	r3, [r3, #32]
 800e9b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e9b8:	69b9      	ldr	r1, [r7, #24]
 800e9ba:	0148      	lsls	r0, r1, #5
 800e9bc:	69f9      	ldr	r1, [r7, #28]
 800e9be:	4401      	add	r1, r0
 800e9c0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e9c4:	4313      	orrs	r3, r2
 800e9c6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e9c8:	69bb      	ldr	r3, [r7, #24]
 800e9ca:	015a      	lsls	r2, r3, #5
 800e9cc:	69fb      	ldr	r3, [r7, #28]
 800e9ce:	4413      	add	r3, r2
 800e9d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e9d4:	691b      	ldr	r3, [r3, #16]
 800e9d6:	69ba      	ldr	r2, [r7, #24]
 800e9d8:	0151      	lsls	r1, r2, #5
 800e9da:	69fa      	ldr	r2, [r7, #28]
 800e9dc:	440a      	add	r2, r1
 800e9de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e9e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e9e6:	6113      	str	r3, [r2, #16]
 800e9e8:	e062      	b.n	800eab0 <USB_EPStartXfer+0x490>
 800e9ea:	bf00      	nop
 800e9ec:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800e9f0:	68bb      	ldr	r3, [r7, #8]
 800e9f2:	691b      	ldr	r3, [r3, #16]
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d123      	bne.n	800ea40 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e9f8:	69bb      	ldr	r3, [r7, #24]
 800e9fa:	015a      	lsls	r2, r3, #5
 800e9fc:	69fb      	ldr	r3, [r7, #28]
 800e9fe:	4413      	add	r3, r2
 800ea00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea04:	691a      	ldr	r2, [r3, #16]
 800ea06:	68bb      	ldr	r3, [r7, #8]
 800ea08:	689b      	ldr	r3, [r3, #8]
 800ea0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ea0e:	69b9      	ldr	r1, [r7, #24]
 800ea10:	0148      	lsls	r0, r1, #5
 800ea12:	69f9      	ldr	r1, [r7, #28]
 800ea14:	4401      	add	r1, r0
 800ea16:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ea1a:	4313      	orrs	r3, r2
 800ea1c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ea1e:	69bb      	ldr	r3, [r7, #24]
 800ea20:	015a      	lsls	r2, r3, #5
 800ea22:	69fb      	ldr	r3, [r7, #28]
 800ea24:	4413      	add	r3, r2
 800ea26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea2a:	691b      	ldr	r3, [r3, #16]
 800ea2c:	69ba      	ldr	r2, [r7, #24]
 800ea2e:	0151      	lsls	r1, r2, #5
 800ea30:	69fa      	ldr	r2, [r7, #28]
 800ea32:	440a      	add	r2, r1
 800ea34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ea38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ea3c:	6113      	str	r3, [r2, #16]
 800ea3e:	e037      	b.n	800eab0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ea40:	68bb      	ldr	r3, [r7, #8]
 800ea42:	691a      	ldr	r2, [r3, #16]
 800ea44:	68bb      	ldr	r3, [r7, #8]
 800ea46:	689b      	ldr	r3, [r3, #8]
 800ea48:	4413      	add	r3, r2
 800ea4a:	1e5a      	subs	r2, r3, #1
 800ea4c:	68bb      	ldr	r3, [r7, #8]
 800ea4e:	689b      	ldr	r3, [r3, #8]
 800ea50:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea54:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800ea56:	68bb      	ldr	r3, [r7, #8]
 800ea58:	689b      	ldr	r3, [r3, #8]
 800ea5a:	8afa      	ldrh	r2, [r7, #22]
 800ea5c:	fb03 f202 	mul.w	r2, r3, r2
 800ea60:	68bb      	ldr	r3, [r7, #8]
 800ea62:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ea64:	69bb      	ldr	r3, [r7, #24]
 800ea66:	015a      	lsls	r2, r3, #5
 800ea68:	69fb      	ldr	r3, [r7, #28]
 800ea6a:	4413      	add	r3, r2
 800ea6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea70:	691a      	ldr	r2, [r3, #16]
 800ea72:	8afb      	ldrh	r3, [r7, #22]
 800ea74:	04d9      	lsls	r1, r3, #19
 800ea76:	4b38      	ldr	r3, [pc, #224]	@ (800eb58 <USB_EPStartXfer+0x538>)
 800ea78:	400b      	ands	r3, r1
 800ea7a:	69b9      	ldr	r1, [r7, #24]
 800ea7c:	0148      	lsls	r0, r1, #5
 800ea7e:	69f9      	ldr	r1, [r7, #28]
 800ea80:	4401      	add	r1, r0
 800ea82:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ea86:	4313      	orrs	r3, r2
 800ea88:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ea8a:	69bb      	ldr	r3, [r7, #24]
 800ea8c:	015a      	lsls	r2, r3, #5
 800ea8e:	69fb      	ldr	r3, [r7, #28]
 800ea90:	4413      	add	r3, r2
 800ea92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea96:	691a      	ldr	r2, [r3, #16]
 800ea98:	68bb      	ldr	r3, [r7, #8]
 800ea9a:	6a1b      	ldr	r3, [r3, #32]
 800ea9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800eaa0:	69b9      	ldr	r1, [r7, #24]
 800eaa2:	0148      	lsls	r0, r1, #5
 800eaa4:	69f9      	ldr	r1, [r7, #28]
 800eaa6:	4401      	add	r1, r0
 800eaa8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800eaac:	4313      	orrs	r3, r2
 800eaae:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800eab0:	79fb      	ldrb	r3, [r7, #7]
 800eab2:	2b01      	cmp	r3, #1
 800eab4:	d10d      	bne.n	800ead2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800eab6:	68bb      	ldr	r3, [r7, #8]
 800eab8:	68db      	ldr	r3, [r3, #12]
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d009      	beq.n	800ead2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800eabe:	68bb      	ldr	r3, [r7, #8]
 800eac0:	68d9      	ldr	r1, [r3, #12]
 800eac2:	69bb      	ldr	r3, [r7, #24]
 800eac4:	015a      	lsls	r2, r3, #5
 800eac6:	69fb      	ldr	r3, [r7, #28]
 800eac8:	4413      	add	r3, r2
 800eaca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eace:	460a      	mov	r2, r1
 800ead0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ead2:	68bb      	ldr	r3, [r7, #8]
 800ead4:	791b      	ldrb	r3, [r3, #4]
 800ead6:	2b01      	cmp	r3, #1
 800ead8:	d128      	bne.n	800eb2c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800eada:	69fb      	ldr	r3, [r7, #28]
 800eadc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eae0:	689b      	ldr	r3, [r3, #8]
 800eae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d110      	bne.n	800eb0c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800eaea:	69bb      	ldr	r3, [r7, #24]
 800eaec:	015a      	lsls	r2, r3, #5
 800eaee:	69fb      	ldr	r3, [r7, #28]
 800eaf0:	4413      	add	r3, r2
 800eaf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	69ba      	ldr	r2, [r7, #24]
 800eafa:	0151      	lsls	r1, r2, #5
 800eafc:	69fa      	ldr	r2, [r7, #28]
 800eafe:	440a      	add	r2, r1
 800eb00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eb04:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800eb08:	6013      	str	r3, [r2, #0]
 800eb0a:	e00f      	b.n	800eb2c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800eb0c:	69bb      	ldr	r3, [r7, #24]
 800eb0e:	015a      	lsls	r2, r3, #5
 800eb10:	69fb      	ldr	r3, [r7, #28]
 800eb12:	4413      	add	r3, r2
 800eb14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	69ba      	ldr	r2, [r7, #24]
 800eb1c:	0151      	lsls	r1, r2, #5
 800eb1e:	69fa      	ldr	r2, [r7, #28]
 800eb20:	440a      	add	r2, r1
 800eb22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eb26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800eb2a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800eb2c:	69bb      	ldr	r3, [r7, #24]
 800eb2e:	015a      	lsls	r2, r3, #5
 800eb30:	69fb      	ldr	r3, [r7, #28]
 800eb32:	4413      	add	r3, r2
 800eb34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	69ba      	ldr	r2, [r7, #24]
 800eb3c:	0151      	lsls	r1, r2, #5
 800eb3e:	69fa      	ldr	r2, [r7, #28]
 800eb40:	440a      	add	r2, r1
 800eb42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eb46:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800eb4a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800eb4c:	2300      	movs	r3, #0
}
 800eb4e:	4618      	mov	r0, r3
 800eb50:	3720      	adds	r7, #32
 800eb52:	46bd      	mov	sp, r7
 800eb54:	bd80      	pop	{r7, pc}
 800eb56:	bf00      	nop
 800eb58:	1ff80000 	.word	0x1ff80000

0800eb5c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800eb5c:	b480      	push	{r7}
 800eb5e:	b087      	sub	sp, #28
 800eb60:	af00      	add	r7, sp, #0
 800eb62:	6078      	str	r0, [r7, #4]
 800eb64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800eb66:	2300      	movs	r3, #0
 800eb68:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800eb72:	683b      	ldr	r3, [r7, #0]
 800eb74:	785b      	ldrb	r3, [r3, #1]
 800eb76:	2b01      	cmp	r3, #1
 800eb78:	d14a      	bne.n	800ec10 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800eb7a:	683b      	ldr	r3, [r7, #0]
 800eb7c:	781b      	ldrb	r3, [r3, #0]
 800eb7e:	015a      	lsls	r2, r3, #5
 800eb80:	693b      	ldr	r3, [r7, #16]
 800eb82:	4413      	add	r3, r2
 800eb84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eb8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eb92:	f040 8086 	bne.w	800eca2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800eb96:	683b      	ldr	r3, [r7, #0]
 800eb98:	781b      	ldrb	r3, [r3, #0]
 800eb9a:	015a      	lsls	r2, r3, #5
 800eb9c:	693b      	ldr	r3, [r7, #16]
 800eb9e:	4413      	add	r3, r2
 800eba0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	683a      	ldr	r2, [r7, #0]
 800eba8:	7812      	ldrb	r2, [r2, #0]
 800ebaa:	0151      	lsls	r1, r2, #5
 800ebac:	693a      	ldr	r2, [r7, #16]
 800ebae:	440a      	add	r2, r1
 800ebb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ebb4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ebb8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800ebba:	683b      	ldr	r3, [r7, #0]
 800ebbc:	781b      	ldrb	r3, [r3, #0]
 800ebbe:	015a      	lsls	r2, r3, #5
 800ebc0:	693b      	ldr	r3, [r7, #16]
 800ebc2:	4413      	add	r3, r2
 800ebc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	683a      	ldr	r2, [r7, #0]
 800ebcc:	7812      	ldrb	r2, [r2, #0]
 800ebce:	0151      	lsls	r1, r2, #5
 800ebd0:	693a      	ldr	r2, [r7, #16]
 800ebd2:	440a      	add	r2, r1
 800ebd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ebd8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ebdc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	3301      	adds	r3, #1
 800ebe2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ebea:	4293      	cmp	r3, r2
 800ebec:	d902      	bls.n	800ebf4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ebee:	2301      	movs	r3, #1
 800ebf0:	75fb      	strb	r3, [r7, #23]
          break;
 800ebf2:	e056      	b.n	800eca2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	781b      	ldrb	r3, [r3, #0]
 800ebf8:	015a      	lsls	r2, r3, #5
 800ebfa:	693b      	ldr	r3, [r7, #16]
 800ebfc:	4413      	add	r3, r2
 800ebfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ec08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ec0c:	d0e7      	beq.n	800ebde <USB_EPStopXfer+0x82>
 800ec0e:	e048      	b.n	800eca2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ec10:	683b      	ldr	r3, [r7, #0]
 800ec12:	781b      	ldrb	r3, [r3, #0]
 800ec14:	015a      	lsls	r2, r3, #5
 800ec16:	693b      	ldr	r3, [r7, #16]
 800ec18:	4413      	add	r3, r2
 800ec1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ec24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ec28:	d13b      	bne.n	800eca2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800ec2a:	683b      	ldr	r3, [r7, #0]
 800ec2c:	781b      	ldrb	r3, [r3, #0]
 800ec2e:	015a      	lsls	r2, r3, #5
 800ec30:	693b      	ldr	r3, [r7, #16]
 800ec32:	4413      	add	r3, r2
 800ec34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	683a      	ldr	r2, [r7, #0]
 800ec3c:	7812      	ldrb	r2, [r2, #0]
 800ec3e:	0151      	lsls	r1, r2, #5
 800ec40:	693a      	ldr	r2, [r7, #16]
 800ec42:	440a      	add	r2, r1
 800ec44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ec48:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ec4c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ec4e:	683b      	ldr	r3, [r7, #0]
 800ec50:	781b      	ldrb	r3, [r3, #0]
 800ec52:	015a      	lsls	r2, r3, #5
 800ec54:	693b      	ldr	r3, [r7, #16]
 800ec56:	4413      	add	r3, r2
 800ec58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	683a      	ldr	r2, [r7, #0]
 800ec60:	7812      	ldrb	r2, [r2, #0]
 800ec62:	0151      	lsls	r1, r2, #5
 800ec64:	693a      	ldr	r2, [r7, #16]
 800ec66:	440a      	add	r2, r1
 800ec68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ec6c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ec70:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	3301      	adds	r3, #1
 800ec76:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ec7e:	4293      	cmp	r3, r2
 800ec80:	d902      	bls.n	800ec88 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800ec82:	2301      	movs	r3, #1
 800ec84:	75fb      	strb	r3, [r7, #23]
          break;
 800ec86:	e00c      	b.n	800eca2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ec88:	683b      	ldr	r3, [r7, #0]
 800ec8a:	781b      	ldrb	r3, [r3, #0]
 800ec8c:	015a      	lsls	r2, r3, #5
 800ec8e:	693b      	ldr	r3, [r7, #16]
 800ec90:	4413      	add	r3, r2
 800ec92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ec9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eca0:	d0e7      	beq.n	800ec72 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800eca2:	7dfb      	ldrb	r3, [r7, #23]
}
 800eca4:	4618      	mov	r0, r3
 800eca6:	371c      	adds	r7, #28
 800eca8:	46bd      	mov	sp, r7
 800ecaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecae:	4770      	bx	lr

0800ecb0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ecb0:	b480      	push	{r7}
 800ecb2:	b089      	sub	sp, #36	@ 0x24
 800ecb4:	af00      	add	r7, sp, #0
 800ecb6:	60f8      	str	r0, [r7, #12]
 800ecb8:	60b9      	str	r1, [r7, #8]
 800ecba:	4611      	mov	r1, r2
 800ecbc:	461a      	mov	r2, r3
 800ecbe:	460b      	mov	r3, r1
 800ecc0:	71fb      	strb	r3, [r7, #7]
 800ecc2:	4613      	mov	r3, r2
 800ecc4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ecca:	68bb      	ldr	r3, [r7, #8]
 800eccc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ecce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d123      	bne.n	800ed1e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ecd6:	88bb      	ldrh	r3, [r7, #4]
 800ecd8:	3303      	adds	r3, #3
 800ecda:	089b      	lsrs	r3, r3, #2
 800ecdc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ecde:	2300      	movs	r3, #0
 800ece0:	61bb      	str	r3, [r7, #24]
 800ece2:	e018      	b.n	800ed16 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ece4:	79fb      	ldrb	r3, [r7, #7]
 800ece6:	031a      	lsls	r2, r3, #12
 800ece8:	697b      	ldr	r3, [r7, #20]
 800ecea:	4413      	add	r3, r2
 800ecec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ecf0:	461a      	mov	r2, r3
 800ecf2:	69fb      	ldr	r3, [r7, #28]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ecf8:	69fb      	ldr	r3, [r7, #28]
 800ecfa:	3301      	adds	r3, #1
 800ecfc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ecfe:	69fb      	ldr	r3, [r7, #28]
 800ed00:	3301      	adds	r3, #1
 800ed02:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ed04:	69fb      	ldr	r3, [r7, #28]
 800ed06:	3301      	adds	r3, #1
 800ed08:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ed0a:	69fb      	ldr	r3, [r7, #28]
 800ed0c:	3301      	adds	r3, #1
 800ed0e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ed10:	69bb      	ldr	r3, [r7, #24]
 800ed12:	3301      	adds	r3, #1
 800ed14:	61bb      	str	r3, [r7, #24]
 800ed16:	69ba      	ldr	r2, [r7, #24]
 800ed18:	693b      	ldr	r3, [r7, #16]
 800ed1a:	429a      	cmp	r2, r3
 800ed1c:	d3e2      	bcc.n	800ece4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ed1e:	2300      	movs	r3, #0
}
 800ed20:	4618      	mov	r0, r3
 800ed22:	3724      	adds	r7, #36	@ 0x24
 800ed24:	46bd      	mov	sp, r7
 800ed26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed2a:	4770      	bx	lr

0800ed2c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ed2c:	b480      	push	{r7}
 800ed2e:	b08b      	sub	sp, #44	@ 0x2c
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	60f8      	str	r0, [r7, #12]
 800ed34:	60b9      	str	r1, [r7, #8]
 800ed36:	4613      	mov	r3, r2
 800ed38:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800ed3e:	68bb      	ldr	r3, [r7, #8]
 800ed40:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800ed42:	88fb      	ldrh	r3, [r7, #6]
 800ed44:	089b      	lsrs	r3, r3, #2
 800ed46:	b29b      	uxth	r3, r3
 800ed48:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800ed4a:	88fb      	ldrh	r3, [r7, #6]
 800ed4c:	f003 0303 	and.w	r3, r3, #3
 800ed50:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800ed52:	2300      	movs	r3, #0
 800ed54:	623b      	str	r3, [r7, #32]
 800ed56:	e014      	b.n	800ed82 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ed58:	69bb      	ldr	r3, [r7, #24]
 800ed5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ed5e:	681a      	ldr	r2, [r3, #0]
 800ed60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed62:	601a      	str	r2, [r3, #0]
    pDest++;
 800ed64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed66:	3301      	adds	r3, #1
 800ed68:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ed6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed6c:	3301      	adds	r3, #1
 800ed6e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ed70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed72:	3301      	adds	r3, #1
 800ed74:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ed76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed78:	3301      	adds	r3, #1
 800ed7a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800ed7c:	6a3b      	ldr	r3, [r7, #32]
 800ed7e:	3301      	adds	r3, #1
 800ed80:	623b      	str	r3, [r7, #32]
 800ed82:	6a3a      	ldr	r2, [r7, #32]
 800ed84:	697b      	ldr	r3, [r7, #20]
 800ed86:	429a      	cmp	r2, r3
 800ed88:	d3e6      	bcc.n	800ed58 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800ed8a:	8bfb      	ldrh	r3, [r7, #30]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d01e      	beq.n	800edce <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800ed90:	2300      	movs	r3, #0
 800ed92:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800ed94:	69bb      	ldr	r3, [r7, #24]
 800ed96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ed9a:	461a      	mov	r2, r3
 800ed9c:	f107 0310 	add.w	r3, r7, #16
 800eda0:	6812      	ldr	r2, [r2, #0]
 800eda2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800eda4:	693a      	ldr	r2, [r7, #16]
 800eda6:	6a3b      	ldr	r3, [r7, #32]
 800eda8:	b2db      	uxtb	r3, r3
 800edaa:	00db      	lsls	r3, r3, #3
 800edac:	fa22 f303 	lsr.w	r3, r2, r3
 800edb0:	b2da      	uxtb	r2, r3
 800edb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edb4:	701a      	strb	r2, [r3, #0]
      i++;
 800edb6:	6a3b      	ldr	r3, [r7, #32]
 800edb8:	3301      	adds	r3, #1
 800edba:	623b      	str	r3, [r7, #32]
      pDest++;
 800edbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edbe:	3301      	adds	r3, #1
 800edc0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800edc2:	8bfb      	ldrh	r3, [r7, #30]
 800edc4:	3b01      	subs	r3, #1
 800edc6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800edc8:	8bfb      	ldrh	r3, [r7, #30]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d1ea      	bne.n	800eda4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800edce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800edd0:	4618      	mov	r0, r3
 800edd2:	372c      	adds	r7, #44	@ 0x2c
 800edd4:	46bd      	mov	sp, r7
 800edd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edda:	4770      	bx	lr

0800eddc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800eddc:	b480      	push	{r7}
 800edde:	b085      	sub	sp, #20
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	6078      	str	r0, [r7, #4]
 800ede4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800edea:	683b      	ldr	r3, [r7, #0]
 800edec:	781b      	ldrb	r3, [r3, #0]
 800edee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800edf0:	683b      	ldr	r3, [r7, #0]
 800edf2:	785b      	ldrb	r3, [r3, #1]
 800edf4:	2b01      	cmp	r3, #1
 800edf6:	d12c      	bne.n	800ee52 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800edf8:	68bb      	ldr	r3, [r7, #8]
 800edfa:	015a      	lsls	r2, r3, #5
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	4413      	add	r3, r2
 800ee00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	db12      	blt.n	800ee30 <USB_EPSetStall+0x54>
 800ee0a:	68bb      	ldr	r3, [r7, #8]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d00f      	beq.n	800ee30 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ee10:	68bb      	ldr	r3, [r7, #8]
 800ee12:	015a      	lsls	r2, r3, #5
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	4413      	add	r3, r2
 800ee18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	68ba      	ldr	r2, [r7, #8]
 800ee20:	0151      	lsls	r1, r2, #5
 800ee22:	68fa      	ldr	r2, [r7, #12]
 800ee24:	440a      	add	r2, r1
 800ee26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ee2a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ee2e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ee30:	68bb      	ldr	r3, [r7, #8]
 800ee32:	015a      	lsls	r2, r3, #5
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	4413      	add	r3, r2
 800ee38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	68ba      	ldr	r2, [r7, #8]
 800ee40:	0151      	lsls	r1, r2, #5
 800ee42:	68fa      	ldr	r2, [r7, #12]
 800ee44:	440a      	add	r2, r1
 800ee46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ee4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ee4e:	6013      	str	r3, [r2, #0]
 800ee50:	e02b      	b.n	800eeaa <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ee52:	68bb      	ldr	r3, [r7, #8]
 800ee54:	015a      	lsls	r2, r3, #5
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	4413      	add	r3, r2
 800ee5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	db12      	blt.n	800ee8a <USB_EPSetStall+0xae>
 800ee64:	68bb      	ldr	r3, [r7, #8]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d00f      	beq.n	800ee8a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ee6a:	68bb      	ldr	r3, [r7, #8]
 800ee6c:	015a      	lsls	r2, r3, #5
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	4413      	add	r3, r2
 800ee72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	68ba      	ldr	r2, [r7, #8]
 800ee7a:	0151      	lsls	r1, r2, #5
 800ee7c:	68fa      	ldr	r2, [r7, #12]
 800ee7e:	440a      	add	r2, r1
 800ee80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ee84:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ee88:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ee8a:	68bb      	ldr	r3, [r7, #8]
 800ee8c:	015a      	lsls	r2, r3, #5
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	4413      	add	r3, r2
 800ee92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	68ba      	ldr	r2, [r7, #8]
 800ee9a:	0151      	lsls	r1, r2, #5
 800ee9c:	68fa      	ldr	r2, [r7, #12]
 800ee9e:	440a      	add	r2, r1
 800eea0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eea4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800eea8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800eeaa:	2300      	movs	r3, #0
}
 800eeac:	4618      	mov	r0, r3
 800eeae:	3714      	adds	r7, #20
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb6:	4770      	bx	lr

0800eeb8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800eeb8:	b480      	push	{r7}
 800eeba:	b085      	sub	sp, #20
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	6078      	str	r0, [r7, #4]
 800eec0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800eec6:	683b      	ldr	r3, [r7, #0]
 800eec8:	781b      	ldrb	r3, [r3, #0]
 800eeca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800eecc:	683b      	ldr	r3, [r7, #0]
 800eece:	785b      	ldrb	r3, [r3, #1]
 800eed0:	2b01      	cmp	r3, #1
 800eed2:	d128      	bne.n	800ef26 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800eed4:	68bb      	ldr	r3, [r7, #8]
 800eed6:	015a      	lsls	r2, r3, #5
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	4413      	add	r3, r2
 800eedc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	68ba      	ldr	r2, [r7, #8]
 800eee4:	0151      	lsls	r1, r2, #5
 800eee6:	68fa      	ldr	r2, [r7, #12]
 800eee8:	440a      	add	r2, r1
 800eeea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eeee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800eef2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800eef4:	683b      	ldr	r3, [r7, #0]
 800eef6:	791b      	ldrb	r3, [r3, #4]
 800eef8:	2b03      	cmp	r3, #3
 800eefa:	d003      	beq.n	800ef04 <USB_EPClearStall+0x4c>
 800eefc:	683b      	ldr	r3, [r7, #0]
 800eefe:	791b      	ldrb	r3, [r3, #4]
 800ef00:	2b02      	cmp	r3, #2
 800ef02:	d138      	bne.n	800ef76 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ef04:	68bb      	ldr	r3, [r7, #8]
 800ef06:	015a      	lsls	r2, r3, #5
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	4413      	add	r3, r2
 800ef0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	68ba      	ldr	r2, [r7, #8]
 800ef14:	0151      	lsls	r1, r2, #5
 800ef16:	68fa      	ldr	r2, [r7, #12]
 800ef18:	440a      	add	r2, r1
 800ef1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ef1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ef22:	6013      	str	r3, [r2, #0]
 800ef24:	e027      	b.n	800ef76 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ef26:	68bb      	ldr	r3, [r7, #8]
 800ef28:	015a      	lsls	r2, r3, #5
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	4413      	add	r3, r2
 800ef2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	68ba      	ldr	r2, [r7, #8]
 800ef36:	0151      	lsls	r1, r2, #5
 800ef38:	68fa      	ldr	r2, [r7, #12]
 800ef3a:	440a      	add	r2, r1
 800ef3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ef40:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ef44:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ef46:	683b      	ldr	r3, [r7, #0]
 800ef48:	791b      	ldrb	r3, [r3, #4]
 800ef4a:	2b03      	cmp	r3, #3
 800ef4c:	d003      	beq.n	800ef56 <USB_EPClearStall+0x9e>
 800ef4e:	683b      	ldr	r3, [r7, #0]
 800ef50:	791b      	ldrb	r3, [r3, #4]
 800ef52:	2b02      	cmp	r3, #2
 800ef54:	d10f      	bne.n	800ef76 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ef56:	68bb      	ldr	r3, [r7, #8]
 800ef58:	015a      	lsls	r2, r3, #5
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	4413      	add	r3, r2
 800ef5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	68ba      	ldr	r2, [r7, #8]
 800ef66:	0151      	lsls	r1, r2, #5
 800ef68:	68fa      	ldr	r2, [r7, #12]
 800ef6a:	440a      	add	r2, r1
 800ef6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ef70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ef74:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ef76:	2300      	movs	r3, #0
}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	3714      	adds	r7, #20
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef82:	4770      	bx	lr

0800ef84 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ef84:	b480      	push	{r7}
 800ef86:	b085      	sub	sp, #20
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	6078      	str	r0, [r7, #4]
 800ef8c:	460b      	mov	r3, r1
 800ef8e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	68fa      	ldr	r2, [r7, #12]
 800ef9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800efa2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800efa6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800efae:	681a      	ldr	r2, [r3, #0]
 800efb0:	78fb      	ldrb	r3, [r7, #3]
 800efb2:	011b      	lsls	r3, r3, #4
 800efb4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800efb8:	68f9      	ldr	r1, [r7, #12]
 800efba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800efbe:	4313      	orrs	r3, r2
 800efc0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800efc2:	2300      	movs	r3, #0
}
 800efc4:	4618      	mov	r0, r3
 800efc6:	3714      	adds	r7, #20
 800efc8:	46bd      	mov	sp, r7
 800efca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efce:	4770      	bx	lr

0800efd0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800efd0:	b480      	push	{r7}
 800efd2:	b085      	sub	sp, #20
 800efd4:	af00      	add	r7, sp, #0
 800efd6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	68fa      	ldr	r2, [r7, #12]
 800efe6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800efea:	f023 0303 	bic.w	r3, r3, #3
 800efee:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eff6:	685b      	ldr	r3, [r3, #4]
 800eff8:	68fa      	ldr	r2, [r7, #12]
 800effa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800effe:	f023 0302 	bic.w	r3, r3, #2
 800f002:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f004:	2300      	movs	r3, #0
}
 800f006:	4618      	mov	r0, r3
 800f008:	3714      	adds	r7, #20
 800f00a:	46bd      	mov	sp, r7
 800f00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f010:	4770      	bx	lr

0800f012 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800f012:	b480      	push	{r7}
 800f014:	b085      	sub	sp, #20
 800f016:	af00      	add	r7, sp, #0
 800f018:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	68fa      	ldr	r2, [r7, #12]
 800f028:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f02c:	f023 0303 	bic.w	r3, r3, #3
 800f030:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f038:	685b      	ldr	r3, [r3, #4]
 800f03a:	68fa      	ldr	r2, [r7, #12]
 800f03c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f040:	f043 0302 	orr.w	r3, r3, #2
 800f044:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f046:	2300      	movs	r3, #0
}
 800f048:	4618      	mov	r0, r3
 800f04a:	3714      	adds	r7, #20
 800f04c:	46bd      	mov	sp, r7
 800f04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f052:	4770      	bx	lr

0800f054 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800f054:	b480      	push	{r7}
 800f056:	b085      	sub	sp, #20
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	695b      	ldr	r3, [r3, #20]
 800f060:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	699b      	ldr	r3, [r3, #24]
 800f066:	68fa      	ldr	r2, [r7, #12]
 800f068:	4013      	ands	r3, r2
 800f06a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800f06c:	68fb      	ldr	r3, [r7, #12]
}
 800f06e:	4618      	mov	r0, r3
 800f070:	3714      	adds	r7, #20
 800f072:	46bd      	mov	sp, r7
 800f074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f078:	4770      	bx	lr

0800f07a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800f07a:	b480      	push	{r7}
 800f07c:	b085      	sub	sp, #20
 800f07e:	af00      	add	r7, sp, #0
 800f080:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f08c:	699b      	ldr	r3, [r3, #24]
 800f08e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f096:	69db      	ldr	r3, [r3, #28]
 800f098:	68ba      	ldr	r2, [r7, #8]
 800f09a:	4013      	ands	r3, r2
 800f09c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	0c1b      	lsrs	r3, r3, #16
}
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	3714      	adds	r7, #20
 800f0a6:	46bd      	mov	sp, r7
 800f0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ac:	4770      	bx	lr

0800f0ae <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800f0ae:	b480      	push	{r7}
 800f0b0:	b085      	sub	sp, #20
 800f0b2:	af00      	add	r7, sp, #0
 800f0b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f0c0:	699b      	ldr	r3, [r3, #24]
 800f0c2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f0ca:	69db      	ldr	r3, [r3, #28]
 800f0cc:	68ba      	ldr	r2, [r7, #8]
 800f0ce:	4013      	ands	r3, r2
 800f0d0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800f0d2:	68bb      	ldr	r3, [r7, #8]
 800f0d4:	b29b      	uxth	r3, r3
}
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	3714      	adds	r7, #20
 800f0da:	46bd      	mov	sp, r7
 800f0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e0:	4770      	bx	lr

0800f0e2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f0e2:	b480      	push	{r7}
 800f0e4:	b085      	sub	sp, #20
 800f0e6:	af00      	add	r7, sp, #0
 800f0e8:	6078      	str	r0, [r7, #4]
 800f0ea:	460b      	mov	r3, r1
 800f0ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f0f2:	78fb      	ldrb	r3, [r7, #3]
 800f0f4:	015a      	lsls	r2, r3, #5
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	4413      	add	r3, r2
 800f0fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0fe:	689b      	ldr	r3, [r3, #8]
 800f100:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f108:	695b      	ldr	r3, [r3, #20]
 800f10a:	68ba      	ldr	r2, [r7, #8]
 800f10c:	4013      	ands	r3, r2
 800f10e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f110:	68bb      	ldr	r3, [r7, #8]
}
 800f112:	4618      	mov	r0, r3
 800f114:	3714      	adds	r7, #20
 800f116:	46bd      	mov	sp, r7
 800f118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11c:	4770      	bx	lr

0800f11e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f11e:	b480      	push	{r7}
 800f120:	b087      	sub	sp, #28
 800f122:	af00      	add	r7, sp, #0
 800f124:	6078      	str	r0, [r7, #4]
 800f126:	460b      	mov	r3, r1
 800f128:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800f12e:	697b      	ldr	r3, [r7, #20]
 800f130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f134:	691b      	ldr	r3, [r3, #16]
 800f136:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800f138:	697b      	ldr	r3, [r7, #20]
 800f13a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f13e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f140:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f142:	78fb      	ldrb	r3, [r7, #3]
 800f144:	f003 030f 	and.w	r3, r3, #15
 800f148:	68fa      	ldr	r2, [r7, #12]
 800f14a:	fa22 f303 	lsr.w	r3, r2, r3
 800f14e:	01db      	lsls	r3, r3, #7
 800f150:	b2db      	uxtb	r3, r3
 800f152:	693a      	ldr	r2, [r7, #16]
 800f154:	4313      	orrs	r3, r2
 800f156:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f158:	78fb      	ldrb	r3, [r7, #3]
 800f15a:	015a      	lsls	r2, r3, #5
 800f15c:	697b      	ldr	r3, [r7, #20]
 800f15e:	4413      	add	r3, r2
 800f160:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f164:	689b      	ldr	r3, [r3, #8]
 800f166:	693a      	ldr	r2, [r7, #16]
 800f168:	4013      	ands	r3, r2
 800f16a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f16c:	68bb      	ldr	r3, [r7, #8]
}
 800f16e:	4618      	mov	r0, r3
 800f170:	371c      	adds	r7, #28
 800f172:	46bd      	mov	sp, r7
 800f174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f178:	4770      	bx	lr

0800f17a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800f17a:	b480      	push	{r7}
 800f17c:	b083      	sub	sp, #12
 800f17e:	af00      	add	r7, sp, #0
 800f180:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	695b      	ldr	r3, [r3, #20]
 800f186:	f003 0301 	and.w	r3, r3, #1
}
 800f18a:	4618      	mov	r0, r3
 800f18c:	370c      	adds	r7, #12
 800f18e:	46bd      	mov	sp, r7
 800f190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f194:	4770      	bx	lr

0800f196 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800f196:	b480      	push	{r7}
 800f198:	b085      	sub	sp, #20
 800f19a:	af00      	add	r7, sp, #0
 800f19c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	68fa      	ldr	r2, [r7, #12]
 800f1ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f1b0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800f1b4:	f023 0307 	bic.w	r3, r3, #7
 800f1b8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f1c0:	685b      	ldr	r3, [r3, #4]
 800f1c2:	68fa      	ldr	r2, [r7, #12]
 800f1c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f1c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f1cc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f1ce:	2300      	movs	r3, #0
}
 800f1d0:	4618      	mov	r0, r3
 800f1d2:	3714      	adds	r7, #20
 800f1d4:	46bd      	mov	sp, r7
 800f1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1da:	4770      	bx	lr

0800f1dc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800f1dc:	b480      	push	{r7}
 800f1de:	b087      	sub	sp, #28
 800f1e0:	af00      	add	r7, sp, #0
 800f1e2:	60f8      	str	r0, [r7, #12]
 800f1e4:	460b      	mov	r3, r1
 800f1e6:	607a      	str	r2, [r7, #4]
 800f1e8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	333c      	adds	r3, #60	@ 0x3c
 800f1f2:	3304      	adds	r3, #4
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f1f8:	693b      	ldr	r3, [r7, #16]
 800f1fa:	4a26      	ldr	r2, [pc, #152]	@ (800f294 <USB_EP0_OutStart+0xb8>)
 800f1fc:	4293      	cmp	r3, r2
 800f1fe:	d90a      	bls.n	800f216 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f200:	697b      	ldr	r3, [r7, #20]
 800f202:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f20c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f210:	d101      	bne.n	800f216 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800f212:	2300      	movs	r3, #0
 800f214:	e037      	b.n	800f286 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f216:	697b      	ldr	r3, [r7, #20]
 800f218:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f21c:	461a      	mov	r2, r3
 800f21e:	2300      	movs	r3, #0
 800f220:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f222:	697b      	ldr	r3, [r7, #20]
 800f224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f228:	691b      	ldr	r3, [r3, #16]
 800f22a:	697a      	ldr	r2, [r7, #20]
 800f22c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f230:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f234:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f236:	697b      	ldr	r3, [r7, #20]
 800f238:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f23c:	691b      	ldr	r3, [r3, #16]
 800f23e:	697a      	ldr	r2, [r7, #20]
 800f240:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f244:	f043 0318 	orr.w	r3, r3, #24
 800f248:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f24a:	697b      	ldr	r3, [r7, #20]
 800f24c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f250:	691b      	ldr	r3, [r3, #16]
 800f252:	697a      	ldr	r2, [r7, #20]
 800f254:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f258:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800f25c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800f25e:	7afb      	ldrb	r3, [r7, #11]
 800f260:	2b01      	cmp	r3, #1
 800f262:	d10f      	bne.n	800f284 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800f264:	697b      	ldr	r3, [r7, #20]
 800f266:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f26a:	461a      	mov	r2, r3
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800f270:	697b      	ldr	r3, [r7, #20]
 800f272:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	697a      	ldr	r2, [r7, #20]
 800f27a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f27e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800f282:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f284:	2300      	movs	r3, #0
}
 800f286:	4618      	mov	r0, r3
 800f288:	371c      	adds	r7, #28
 800f28a:	46bd      	mov	sp, r7
 800f28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f290:	4770      	bx	lr
 800f292:	bf00      	nop
 800f294:	4f54300a 	.word	0x4f54300a

0800f298 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f298:	b480      	push	{r7}
 800f29a:	b085      	sub	sp, #20
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	3301      	adds	r3, #1
 800f2a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f2b0:	d901      	bls.n	800f2b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f2b2:	2303      	movs	r3, #3
 800f2b4:	e01b      	b.n	800f2ee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	691b      	ldr	r3, [r3, #16]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	daf2      	bge.n	800f2a4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f2be:	2300      	movs	r3, #0
 800f2c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	691b      	ldr	r3, [r3, #16]
 800f2c6:	f043 0201 	orr.w	r2, r3, #1
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	3301      	adds	r3, #1
 800f2d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f2da:	d901      	bls.n	800f2e0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f2dc:	2303      	movs	r3, #3
 800f2de:	e006      	b.n	800f2ee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	691b      	ldr	r3, [r3, #16]
 800f2e4:	f003 0301 	and.w	r3, r3, #1
 800f2e8:	2b01      	cmp	r3, #1
 800f2ea:	d0f0      	beq.n	800f2ce <USB_CoreReset+0x36>

  return HAL_OK;
 800f2ec:	2300      	movs	r3, #0
}
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	3714      	adds	r7, #20
 800f2f2:	46bd      	mov	sp, r7
 800f2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f8:	4770      	bx	lr
	...

0800f2fc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800f2fc:	b580      	push	{r7, lr}
 800f2fe:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800f300:	4904      	ldr	r1, [pc, #16]	@ (800f314 <MX_FATFS_Init+0x18>)
 800f302:	4805      	ldr	r0, [pc, #20]	@ (800f318 <MX_FATFS_Init+0x1c>)
 800f304:	f002 f880 	bl	8011408 <FATFS_LinkDriver>
 800f308:	4603      	mov	r3, r0
 800f30a:	461a      	mov	r2, r3
 800f30c:	4b03      	ldr	r3, [pc, #12]	@ (800f31c <MX_FATFS_Init+0x20>)
 800f30e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800f310:	bf00      	nop
 800f312:	bd80      	pop	{r7, pc}
 800f314:	20003fd0 	.word	0x20003fd0
 800f318:	200000d4 	.word	0x200000d4
 800f31c:	20003fcc 	.word	0x20003fcc

0800f320 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800f320:	b580      	push	{r7, lr}
 800f322:	b082      	sub	sp, #8
 800f324:	af00      	add	r7, sp, #0
 800f326:	4603      	mov	r3, r0
 800f328:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 800f32a:	79fb      	ldrb	r3, [r7, #7]
 800f32c:	4618      	mov	r0, r3
 800f32e:	f7f2 f8df 	bl	80014f0 <SD_disk_initialize>
 800f332:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800f334:	4618      	mov	r0, r3
 800f336:	3708      	adds	r7, #8
 800f338:	46bd      	mov	sp, r7
 800f33a:	bd80      	pop	{r7, pc}

0800f33c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800f33c:	b580      	push	{r7, lr}
 800f33e:	b082      	sub	sp, #8
 800f340:	af00      	add	r7, sp, #0
 800f342:	4603      	mov	r3, r0
 800f344:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 800f346:	79fb      	ldrb	r3, [r7, #7]
 800f348:	4618      	mov	r0, r3
 800f34a:	f7f2 f9b7 	bl	80016bc <SD_disk_status>
 800f34e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800f350:	4618      	mov	r0, r3
 800f352:	3708      	adds	r7, #8
 800f354:	46bd      	mov	sp, r7
 800f356:	bd80      	pop	{r7, pc}

0800f358 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800f358:	b580      	push	{r7, lr}
 800f35a:	b084      	sub	sp, #16
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	60b9      	str	r1, [r7, #8]
 800f360:	607a      	str	r2, [r7, #4]
 800f362:	603b      	str	r3, [r7, #0]
 800f364:	4603      	mov	r3, r0
 800f366:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 800f368:	7bf8      	ldrb	r0, [r7, #15]
 800f36a:	683b      	ldr	r3, [r7, #0]
 800f36c:	687a      	ldr	r2, [r7, #4]
 800f36e:	68b9      	ldr	r1, [r7, #8]
 800f370:	f7f2 f9ba 	bl	80016e8 <SD_disk_read>
 800f374:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800f376:	4618      	mov	r0, r3
 800f378:	3710      	adds	r7, #16
 800f37a:	46bd      	mov	sp, r7
 800f37c:	bd80      	pop	{r7, pc}

0800f37e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800f37e:	b580      	push	{r7, lr}
 800f380:	b084      	sub	sp, #16
 800f382:	af00      	add	r7, sp, #0
 800f384:	60b9      	str	r1, [r7, #8]
 800f386:	607a      	str	r2, [r7, #4]
 800f388:	603b      	str	r3, [r7, #0]
 800f38a:	4603      	mov	r3, r0
 800f38c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 800f38e:	7bf8      	ldrb	r0, [r7, #15]
 800f390:	683b      	ldr	r3, [r7, #0]
 800f392:	687a      	ldr	r2, [r7, #4]
 800f394:	68b9      	ldr	r1, [r7, #8]
 800f396:	f7f2 fa11 	bl	80017bc <SD_disk_write>
 800f39a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800f39c:	4618      	mov	r0, r3
 800f39e:	3710      	adds	r7, #16
 800f3a0:	46bd      	mov	sp, r7
 800f3a2:	bd80      	pop	{r7, pc}

0800f3a4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800f3a4:	b580      	push	{r7, lr}
 800f3a6:	b082      	sub	sp, #8
 800f3a8:	af00      	add	r7, sp, #0
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	603a      	str	r2, [r7, #0]
 800f3ae:	71fb      	strb	r3, [r7, #7]
 800f3b0:	460b      	mov	r3, r1
 800f3b2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 800f3b4:	79b9      	ldrb	r1, [r7, #6]
 800f3b6:	79fb      	ldrb	r3, [r7, #7]
 800f3b8:	683a      	ldr	r2, [r7, #0]
 800f3ba:	4618      	mov	r0, r3
 800f3bc:	f7f2 fa82 	bl	80018c4 <SD_disk_ioctl>
 800f3c0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	3708      	adds	r7, #8
 800f3c6:	46bd      	mov	sp, r7
 800f3c8:	bd80      	pop	{r7, pc}
	...

0800f3cc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f3cc:	b580      	push	{r7, lr}
 800f3ce:	b084      	sub	sp, #16
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	6078      	str	r0, [r7, #4]
 800f3d4:	460b      	mov	r3, r1
 800f3d6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f3d8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800f3dc:	f002 fcfa 	bl	8011dd4 <USBD_static_malloc>
 800f3e0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d109      	bne.n	800f3fc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	32b0      	adds	r2, #176	@ 0xb0
 800f3f2:	2100      	movs	r1, #0
 800f3f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800f3f8:	2302      	movs	r3, #2
 800f3fa:	e0d4      	b.n	800f5a6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800f3fc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800f400:	2100      	movs	r1, #0
 800f402:	68f8      	ldr	r0, [r7, #12]
 800f404:	f003 fb65 	bl	8012ad2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	32b0      	adds	r2, #176	@ 0xb0
 800f412:	68f9      	ldr	r1, [r7, #12]
 800f414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	32b0      	adds	r2, #176	@ 0xb0
 800f422:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	7c1b      	ldrb	r3, [r3, #16]
 800f430:	2b00      	cmp	r3, #0
 800f432:	d138      	bne.n	800f4a6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800f434:	4b5e      	ldr	r3, [pc, #376]	@ (800f5b0 <USBD_CDC_Init+0x1e4>)
 800f436:	7819      	ldrb	r1, [r3, #0]
 800f438:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f43c:	2202      	movs	r2, #2
 800f43e:	6878      	ldr	r0, [r7, #4]
 800f440:	f002 fba5 	bl	8011b8e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800f444:	4b5a      	ldr	r3, [pc, #360]	@ (800f5b0 <USBD_CDC_Init+0x1e4>)
 800f446:	781b      	ldrb	r3, [r3, #0]
 800f448:	f003 020f 	and.w	r2, r3, #15
 800f44c:	6879      	ldr	r1, [r7, #4]
 800f44e:	4613      	mov	r3, r2
 800f450:	009b      	lsls	r3, r3, #2
 800f452:	4413      	add	r3, r2
 800f454:	009b      	lsls	r3, r3, #2
 800f456:	440b      	add	r3, r1
 800f458:	3324      	adds	r3, #36	@ 0x24
 800f45a:	2201      	movs	r2, #1
 800f45c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800f45e:	4b55      	ldr	r3, [pc, #340]	@ (800f5b4 <USBD_CDC_Init+0x1e8>)
 800f460:	7819      	ldrb	r1, [r3, #0]
 800f462:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f466:	2202      	movs	r2, #2
 800f468:	6878      	ldr	r0, [r7, #4]
 800f46a:	f002 fb90 	bl	8011b8e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800f46e:	4b51      	ldr	r3, [pc, #324]	@ (800f5b4 <USBD_CDC_Init+0x1e8>)
 800f470:	781b      	ldrb	r3, [r3, #0]
 800f472:	f003 020f 	and.w	r2, r3, #15
 800f476:	6879      	ldr	r1, [r7, #4]
 800f478:	4613      	mov	r3, r2
 800f47a:	009b      	lsls	r3, r3, #2
 800f47c:	4413      	add	r3, r2
 800f47e:	009b      	lsls	r3, r3, #2
 800f480:	440b      	add	r3, r1
 800f482:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f486:	2201      	movs	r2, #1
 800f488:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800f48a:	4b4b      	ldr	r3, [pc, #300]	@ (800f5b8 <USBD_CDC_Init+0x1ec>)
 800f48c:	781b      	ldrb	r3, [r3, #0]
 800f48e:	f003 020f 	and.w	r2, r3, #15
 800f492:	6879      	ldr	r1, [r7, #4]
 800f494:	4613      	mov	r3, r2
 800f496:	009b      	lsls	r3, r3, #2
 800f498:	4413      	add	r3, r2
 800f49a:	009b      	lsls	r3, r3, #2
 800f49c:	440b      	add	r3, r1
 800f49e:	3326      	adds	r3, #38	@ 0x26
 800f4a0:	2210      	movs	r2, #16
 800f4a2:	801a      	strh	r2, [r3, #0]
 800f4a4:	e035      	b.n	800f512 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800f4a6:	4b42      	ldr	r3, [pc, #264]	@ (800f5b0 <USBD_CDC_Init+0x1e4>)
 800f4a8:	7819      	ldrb	r1, [r3, #0]
 800f4aa:	2340      	movs	r3, #64	@ 0x40
 800f4ac:	2202      	movs	r2, #2
 800f4ae:	6878      	ldr	r0, [r7, #4]
 800f4b0:	f002 fb6d 	bl	8011b8e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800f4b4:	4b3e      	ldr	r3, [pc, #248]	@ (800f5b0 <USBD_CDC_Init+0x1e4>)
 800f4b6:	781b      	ldrb	r3, [r3, #0]
 800f4b8:	f003 020f 	and.w	r2, r3, #15
 800f4bc:	6879      	ldr	r1, [r7, #4]
 800f4be:	4613      	mov	r3, r2
 800f4c0:	009b      	lsls	r3, r3, #2
 800f4c2:	4413      	add	r3, r2
 800f4c4:	009b      	lsls	r3, r3, #2
 800f4c6:	440b      	add	r3, r1
 800f4c8:	3324      	adds	r3, #36	@ 0x24
 800f4ca:	2201      	movs	r2, #1
 800f4cc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800f4ce:	4b39      	ldr	r3, [pc, #228]	@ (800f5b4 <USBD_CDC_Init+0x1e8>)
 800f4d0:	7819      	ldrb	r1, [r3, #0]
 800f4d2:	2340      	movs	r3, #64	@ 0x40
 800f4d4:	2202      	movs	r2, #2
 800f4d6:	6878      	ldr	r0, [r7, #4]
 800f4d8:	f002 fb59 	bl	8011b8e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800f4dc:	4b35      	ldr	r3, [pc, #212]	@ (800f5b4 <USBD_CDC_Init+0x1e8>)
 800f4de:	781b      	ldrb	r3, [r3, #0]
 800f4e0:	f003 020f 	and.w	r2, r3, #15
 800f4e4:	6879      	ldr	r1, [r7, #4]
 800f4e6:	4613      	mov	r3, r2
 800f4e8:	009b      	lsls	r3, r3, #2
 800f4ea:	4413      	add	r3, r2
 800f4ec:	009b      	lsls	r3, r3, #2
 800f4ee:	440b      	add	r3, r1
 800f4f0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f4f4:	2201      	movs	r2, #1
 800f4f6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f4f8:	4b2f      	ldr	r3, [pc, #188]	@ (800f5b8 <USBD_CDC_Init+0x1ec>)
 800f4fa:	781b      	ldrb	r3, [r3, #0]
 800f4fc:	f003 020f 	and.w	r2, r3, #15
 800f500:	6879      	ldr	r1, [r7, #4]
 800f502:	4613      	mov	r3, r2
 800f504:	009b      	lsls	r3, r3, #2
 800f506:	4413      	add	r3, r2
 800f508:	009b      	lsls	r3, r3, #2
 800f50a:	440b      	add	r3, r1
 800f50c:	3326      	adds	r3, #38	@ 0x26
 800f50e:	2210      	movs	r2, #16
 800f510:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f512:	4b29      	ldr	r3, [pc, #164]	@ (800f5b8 <USBD_CDC_Init+0x1ec>)
 800f514:	7819      	ldrb	r1, [r3, #0]
 800f516:	2308      	movs	r3, #8
 800f518:	2203      	movs	r2, #3
 800f51a:	6878      	ldr	r0, [r7, #4]
 800f51c:	f002 fb37 	bl	8011b8e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800f520:	4b25      	ldr	r3, [pc, #148]	@ (800f5b8 <USBD_CDC_Init+0x1ec>)
 800f522:	781b      	ldrb	r3, [r3, #0]
 800f524:	f003 020f 	and.w	r2, r3, #15
 800f528:	6879      	ldr	r1, [r7, #4]
 800f52a:	4613      	mov	r3, r2
 800f52c:	009b      	lsls	r3, r3, #2
 800f52e:	4413      	add	r3, r2
 800f530:	009b      	lsls	r3, r3, #2
 800f532:	440b      	add	r3, r1
 800f534:	3324      	adds	r3, #36	@ 0x24
 800f536:	2201      	movs	r2, #1
 800f538:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800f53a:	68fb      	ldr	r3, [r7, #12]
 800f53c:	2200      	movs	r2, #0
 800f53e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f548:	687a      	ldr	r2, [r7, #4]
 800f54a:	33b0      	adds	r3, #176	@ 0xb0
 800f54c:	009b      	lsls	r3, r3, #2
 800f54e:	4413      	add	r3, r2
 800f550:	685b      	ldr	r3, [r3, #4]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	2200      	movs	r2, #0
 800f55a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	2200      	movs	r2, #0
 800f562:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d101      	bne.n	800f574 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800f570:	2302      	movs	r3, #2
 800f572:	e018      	b.n	800f5a6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	7c1b      	ldrb	r3, [r3, #16]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d10a      	bne.n	800f592 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800f57c:	4b0d      	ldr	r3, [pc, #52]	@ (800f5b4 <USBD_CDC_Init+0x1e8>)
 800f57e:	7819      	ldrb	r1, [r3, #0]
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f586:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f58a:	6878      	ldr	r0, [r7, #4]
 800f58c:	f002 fbee 	bl	8011d6c <USBD_LL_PrepareReceive>
 800f590:	e008      	b.n	800f5a4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800f592:	4b08      	ldr	r3, [pc, #32]	@ (800f5b4 <USBD_CDC_Init+0x1e8>)
 800f594:	7819      	ldrb	r1, [r3, #0]
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f59c:	2340      	movs	r3, #64	@ 0x40
 800f59e:	6878      	ldr	r0, [r7, #4]
 800f5a0:	f002 fbe4 	bl	8011d6c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f5a4:	2300      	movs	r3, #0
}
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	3710      	adds	r7, #16
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	bd80      	pop	{r7, pc}
 800f5ae:	bf00      	nop
 800f5b0:	2000016f 	.word	0x2000016f
 800f5b4:	20000170 	.word	0x20000170
 800f5b8:	20000171 	.word	0x20000171

0800f5bc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b082      	sub	sp, #8
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
 800f5c4:	460b      	mov	r3, r1
 800f5c6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800f5c8:	4b3a      	ldr	r3, [pc, #232]	@ (800f6b4 <USBD_CDC_DeInit+0xf8>)
 800f5ca:	781b      	ldrb	r3, [r3, #0]
 800f5cc:	4619      	mov	r1, r3
 800f5ce:	6878      	ldr	r0, [r7, #4]
 800f5d0:	f002 fb03 	bl	8011bda <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800f5d4:	4b37      	ldr	r3, [pc, #220]	@ (800f6b4 <USBD_CDC_DeInit+0xf8>)
 800f5d6:	781b      	ldrb	r3, [r3, #0]
 800f5d8:	f003 020f 	and.w	r2, r3, #15
 800f5dc:	6879      	ldr	r1, [r7, #4]
 800f5de:	4613      	mov	r3, r2
 800f5e0:	009b      	lsls	r3, r3, #2
 800f5e2:	4413      	add	r3, r2
 800f5e4:	009b      	lsls	r3, r3, #2
 800f5e6:	440b      	add	r3, r1
 800f5e8:	3324      	adds	r3, #36	@ 0x24
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800f5ee:	4b32      	ldr	r3, [pc, #200]	@ (800f6b8 <USBD_CDC_DeInit+0xfc>)
 800f5f0:	781b      	ldrb	r3, [r3, #0]
 800f5f2:	4619      	mov	r1, r3
 800f5f4:	6878      	ldr	r0, [r7, #4]
 800f5f6:	f002 faf0 	bl	8011bda <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800f5fa:	4b2f      	ldr	r3, [pc, #188]	@ (800f6b8 <USBD_CDC_DeInit+0xfc>)
 800f5fc:	781b      	ldrb	r3, [r3, #0]
 800f5fe:	f003 020f 	and.w	r2, r3, #15
 800f602:	6879      	ldr	r1, [r7, #4]
 800f604:	4613      	mov	r3, r2
 800f606:	009b      	lsls	r3, r3, #2
 800f608:	4413      	add	r3, r2
 800f60a:	009b      	lsls	r3, r3, #2
 800f60c:	440b      	add	r3, r1
 800f60e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f612:	2200      	movs	r2, #0
 800f614:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800f616:	4b29      	ldr	r3, [pc, #164]	@ (800f6bc <USBD_CDC_DeInit+0x100>)
 800f618:	781b      	ldrb	r3, [r3, #0]
 800f61a:	4619      	mov	r1, r3
 800f61c:	6878      	ldr	r0, [r7, #4]
 800f61e:	f002 fadc 	bl	8011bda <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800f622:	4b26      	ldr	r3, [pc, #152]	@ (800f6bc <USBD_CDC_DeInit+0x100>)
 800f624:	781b      	ldrb	r3, [r3, #0]
 800f626:	f003 020f 	and.w	r2, r3, #15
 800f62a:	6879      	ldr	r1, [r7, #4]
 800f62c:	4613      	mov	r3, r2
 800f62e:	009b      	lsls	r3, r3, #2
 800f630:	4413      	add	r3, r2
 800f632:	009b      	lsls	r3, r3, #2
 800f634:	440b      	add	r3, r1
 800f636:	3324      	adds	r3, #36	@ 0x24
 800f638:	2200      	movs	r2, #0
 800f63a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800f63c:	4b1f      	ldr	r3, [pc, #124]	@ (800f6bc <USBD_CDC_DeInit+0x100>)
 800f63e:	781b      	ldrb	r3, [r3, #0]
 800f640:	f003 020f 	and.w	r2, r3, #15
 800f644:	6879      	ldr	r1, [r7, #4]
 800f646:	4613      	mov	r3, r2
 800f648:	009b      	lsls	r3, r3, #2
 800f64a:	4413      	add	r3, r2
 800f64c:	009b      	lsls	r3, r3, #2
 800f64e:	440b      	add	r3, r1
 800f650:	3326      	adds	r3, #38	@ 0x26
 800f652:	2200      	movs	r2, #0
 800f654:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	32b0      	adds	r2, #176	@ 0xb0
 800f660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d01f      	beq.n	800f6a8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f66e:	687a      	ldr	r2, [r7, #4]
 800f670:	33b0      	adds	r3, #176	@ 0xb0
 800f672:	009b      	lsls	r3, r3, #2
 800f674:	4413      	add	r3, r2
 800f676:	685b      	ldr	r3, [r3, #4]
 800f678:	685b      	ldr	r3, [r3, #4]
 800f67a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	32b0      	adds	r2, #176	@ 0xb0
 800f686:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f68a:	4618      	mov	r0, r3
 800f68c:	f002 fbb0 	bl	8011df0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	32b0      	adds	r2, #176	@ 0xb0
 800f69a:	2100      	movs	r1, #0
 800f69c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800f6a8:	2300      	movs	r3, #0
}
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	3708      	adds	r7, #8
 800f6ae:	46bd      	mov	sp, r7
 800f6b0:	bd80      	pop	{r7, pc}
 800f6b2:	bf00      	nop
 800f6b4:	2000016f 	.word	0x2000016f
 800f6b8:	20000170 	.word	0x20000170
 800f6bc:	20000171 	.word	0x20000171

0800f6c0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b086      	sub	sp, #24
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]
 800f6c8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	32b0      	adds	r2, #176	@ 0xb0
 800f6d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f6d8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800f6da:	2300      	movs	r3, #0
 800f6dc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800f6de:	2300      	movs	r3, #0
 800f6e0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800f6e2:	2300      	movs	r3, #0
 800f6e4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800f6e6:	693b      	ldr	r3, [r7, #16]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d101      	bne.n	800f6f0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800f6ec:	2303      	movs	r3, #3
 800f6ee:	e0bf      	b.n	800f870 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f6f0:	683b      	ldr	r3, [r7, #0]
 800f6f2:	781b      	ldrb	r3, [r3, #0]
 800f6f4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d050      	beq.n	800f79e <USBD_CDC_Setup+0xde>
 800f6fc:	2b20      	cmp	r3, #32
 800f6fe:	f040 80af 	bne.w	800f860 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800f702:	683b      	ldr	r3, [r7, #0]
 800f704:	88db      	ldrh	r3, [r3, #6]
 800f706:	2b00      	cmp	r3, #0
 800f708:	d03a      	beq.n	800f780 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800f70a:	683b      	ldr	r3, [r7, #0]
 800f70c:	781b      	ldrb	r3, [r3, #0]
 800f70e:	b25b      	sxtb	r3, r3
 800f710:	2b00      	cmp	r3, #0
 800f712:	da1b      	bge.n	800f74c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f71a:	687a      	ldr	r2, [r7, #4]
 800f71c:	33b0      	adds	r3, #176	@ 0xb0
 800f71e:	009b      	lsls	r3, r3, #2
 800f720:	4413      	add	r3, r2
 800f722:	685b      	ldr	r3, [r3, #4]
 800f724:	689b      	ldr	r3, [r3, #8]
 800f726:	683a      	ldr	r2, [r7, #0]
 800f728:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800f72a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800f72c:	683a      	ldr	r2, [r7, #0]
 800f72e:	88d2      	ldrh	r2, [r2, #6]
 800f730:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800f732:	683b      	ldr	r3, [r7, #0]
 800f734:	88db      	ldrh	r3, [r3, #6]
 800f736:	2b07      	cmp	r3, #7
 800f738:	bf28      	it	cs
 800f73a:	2307      	movcs	r3, #7
 800f73c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800f73e:	693b      	ldr	r3, [r7, #16]
 800f740:	89fa      	ldrh	r2, [r7, #14]
 800f742:	4619      	mov	r1, r3
 800f744:	6878      	ldr	r0, [r7, #4]
 800f746:	f001 fd93 	bl	8011270 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800f74a:	e090      	b.n	800f86e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800f74c:	683b      	ldr	r3, [r7, #0]
 800f74e:	785a      	ldrb	r2, [r3, #1]
 800f750:	693b      	ldr	r3, [r7, #16]
 800f752:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800f756:	683b      	ldr	r3, [r7, #0]
 800f758:	88db      	ldrh	r3, [r3, #6]
 800f75a:	2b3f      	cmp	r3, #63	@ 0x3f
 800f75c:	d803      	bhi.n	800f766 <USBD_CDC_Setup+0xa6>
 800f75e:	683b      	ldr	r3, [r7, #0]
 800f760:	88db      	ldrh	r3, [r3, #6]
 800f762:	b2da      	uxtb	r2, r3
 800f764:	e000      	b.n	800f768 <USBD_CDC_Setup+0xa8>
 800f766:	2240      	movs	r2, #64	@ 0x40
 800f768:	693b      	ldr	r3, [r7, #16]
 800f76a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800f76e:	6939      	ldr	r1, [r7, #16]
 800f770:	693b      	ldr	r3, [r7, #16]
 800f772:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800f776:	461a      	mov	r2, r3
 800f778:	6878      	ldr	r0, [r7, #4]
 800f77a:	f001 fda5 	bl	80112c8 <USBD_CtlPrepareRx>
      break;
 800f77e:	e076      	b.n	800f86e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f786:	687a      	ldr	r2, [r7, #4]
 800f788:	33b0      	adds	r3, #176	@ 0xb0
 800f78a:	009b      	lsls	r3, r3, #2
 800f78c:	4413      	add	r3, r2
 800f78e:	685b      	ldr	r3, [r3, #4]
 800f790:	689b      	ldr	r3, [r3, #8]
 800f792:	683a      	ldr	r2, [r7, #0]
 800f794:	7850      	ldrb	r0, [r2, #1]
 800f796:	2200      	movs	r2, #0
 800f798:	6839      	ldr	r1, [r7, #0]
 800f79a:	4798      	blx	r3
      break;
 800f79c:	e067      	b.n	800f86e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f79e:	683b      	ldr	r3, [r7, #0]
 800f7a0:	785b      	ldrb	r3, [r3, #1]
 800f7a2:	2b0b      	cmp	r3, #11
 800f7a4:	d851      	bhi.n	800f84a <USBD_CDC_Setup+0x18a>
 800f7a6:	a201      	add	r2, pc, #4	@ (adr r2, 800f7ac <USBD_CDC_Setup+0xec>)
 800f7a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7ac:	0800f7dd 	.word	0x0800f7dd
 800f7b0:	0800f859 	.word	0x0800f859
 800f7b4:	0800f84b 	.word	0x0800f84b
 800f7b8:	0800f84b 	.word	0x0800f84b
 800f7bc:	0800f84b 	.word	0x0800f84b
 800f7c0:	0800f84b 	.word	0x0800f84b
 800f7c4:	0800f84b 	.word	0x0800f84b
 800f7c8:	0800f84b 	.word	0x0800f84b
 800f7cc:	0800f84b 	.word	0x0800f84b
 800f7d0:	0800f84b 	.word	0x0800f84b
 800f7d4:	0800f807 	.word	0x0800f807
 800f7d8:	0800f831 	.word	0x0800f831
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7e2:	b2db      	uxtb	r3, r3
 800f7e4:	2b03      	cmp	r3, #3
 800f7e6:	d107      	bne.n	800f7f8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f7e8:	f107 030a 	add.w	r3, r7, #10
 800f7ec:	2202      	movs	r2, #2
 800f7ee:	4619      	mov	r1, r3
 800f7f0:	6878      	ldr	r0, [r7, #4]
 800f7f2:	f001 fd3d 	bl	8011270 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f7f6:	e032      	b.n	800f85e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800f7f8:	6839      	ldr	r1, [r7, #0]
 800f7fa:	6878      	ldr	r0, [r7, #4]
 800f7fc:	f001 fcbb 	bl	8011176 <USBD_CtlError>
            ret = USBD_FAIL;
 800f800:	2303      	movs	r3, #3
 800f802:	75fb      	strb	r3, [r7, #23]
          break;
 800f804:	e02b      	b.n	800f85e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f80c:	b2db      	uxtb	r3, r3
 800f80e:	2b03      	cmp	r3, #3
 800f810:	d107      	bne.n	800f822 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800f812:	f107 030d 	add.w	r3, r7, #13
 800f816:	2201      	movs	r2, #1
 800f818:	4619      	mov	r1, r3
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	f001 fd28 	bl	8011270 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f820:	e01d      	b.n	800f85e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800f822:	6839      	ldr	r1, [r7, #0]
 800f824:	6878      	ldr	r0, [r7, #4]
 800f826:	f001 fca6 	bl	8011176 <USBD_CtlError>
            ret = USBD_FAIL;
 800f82a:	2303      	movs	r3, #3
 800f82c:	75fb      	strb	r3, [r7, #23]
          break;
 800f82e:	e016      	b.n	800f85e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f836:	b2db      	uxtb	r3, r3
 800f838:	2b03      	cmp	r3, #3
 800f83a:	d00f      	beq.n	800f85c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800f83c:	6839      	ldr	r1, [r7, #0]
 800f83e:	6878      	ldr	r0, [r7, #4]
 800f840:	f001 fc99 	bl	8011176 <USBD_CtlError>
            ret = USBD_FAIL;
 800f844:	2303      	movs	r3, #3
 800f846:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800f848:	e008      	b.n	800f85c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800f84a:	6839      	ldr	r1, [r7, #0]
 800f84c:	6878      	ldr	r0, [r7, #4]
 800f84e:	f001 fc92 	bl	8011176 <USBD_CtlError>
          ret = USBD_FAIL;
 800f852:	2303      	movs	r3, #3
 800f854:	75fb      	strb	r3, [r7, #23]
          break;
 800f856:	e002      	b.n	800f85e <USBD_CDC_Setup+0x19e>
          break;
 800f858:	bf00      	nop
 800f85a:	e008      	b.n	800f86e <USBD_CDC_Setup+0x1ae>
          break;
 800f85c:	bf00      	nop
      }
      break;
 800f85e:	e006      	b.n	800f86e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800f860:	6839      	ldr	r1, [r7, #0]
 800f862:	6878      	ldr	r0, [r7, #4]
 800f864:	f001 fc87 	bl	8011176 <USBD_CtlError>
      ret = USBD_FAIL;
 800f868:	2303      	movs	r3, #3
 800f86a:	75fb      	strb	r3, [r7, #23]
      break;
 800f86c:	bf00      	nop
  }

  return (uint8_t)ret;
 800f86e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f870:	4618      	mov	r0, r3
 800f872:	3718      	adds	r7, #24
 800f874:	46bd      	mov	sp, r7
 800f876:	bd80      	pop	{r7, pc}

0800f878 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b084      	sub	sp, #16
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	6078      	str	r0, [r7, #4]
 800f880:	460b      	mov	r3, r1
 800f882:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f88a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	32b0      	adds	r2, #176	@ 0xb0
 800f896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d101      	bne.n	800f8a2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800f89e:	2303      	movs	r3, #3
 800f8a0:	e065      	b.n	800f96e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	32b0      	adds	r2, #176	@ 0xb0
 800f8ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f8b0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800f8b2:	78fb      	ldrb	r3, [r7, #3]
 800f8b4:	f003 020f 	and.w	r2, r3, #15
 800f8b8:	6879      	ldr	r1, [r7, #4]
 800f8ba:	4613      	mov	r3, r2
 800f8bc:	009b      	lsls	r3, r3, #2
 800f8be:	4413      	add	r3, r2
 800f8c0:	009b      	lsls	r3, r3, #2
 800f8c2:	440b      	add	r3, r1
 800f8c4:	3318      	adds	r3, #24
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d02f      	beq.n	800f92c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800f8cc:	78fb      	ldrb	r3, [r7, #3]
 800f8ce:	f003 020f 	and.w	r2, r3, #15
 800f8d2:	6879      	ldr	r1, [r7, #4]
 800f8d4:	4613      	mov	r3, r2
 800f8d6:	009b      	lsls	r3, r3, #2
 800f8d8:	4413      	add	r3, r2
 800f8da:	009b      	lsls	r3, r3, #2
 800f8dc:	440b      	add	r3, r1
 800f8de:	3318      	adds	r3, #24
 800f8e0:	681a      	ldr	r2, [r3, #0]
 800f8e2:	78fb      	ldrb	r3, [r7, #3]
 800f8e4:	f003 010f 	and.w	r1, r3, #15
 800f8e8:	68f8      	ldr	r0, [r7, #12]
 800f8ea:	460b      	mov	r3, r1
 800f8ec:	00db      	lsls	r3, r3, #3
 800f8ee:	440b      	add	r3, r1
 800f8f0:	009b      	lsls	r3, r3, #2
 800f8f2:	4403      	add	r3, r0
 800f8f4:	331c      	adds	r3, #28
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	fbb2 f1f3 	udiv	r1, r2, r3
 800f8fc:	fb01 f303 	mul.w	r3, r1, r3
 800f900:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800f902:	2b00      	cmp	r3, #0
 800f904:	d112      	bne.n	800f92c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800f906:	78fb      	ldrb	r3, [r7, #3]
 800f908:	f003 020f 	and.w	r2, r3, #15
 800f90c:	6879      	ldr	r1, [r7, #4]
 800f90e:	4613      	mov	r3, r2
 800f910:	009b      	lsls	r3, r3, #2
 800f912:	4413      	add	r3, r2
 800f914:	009b      	lsls	r3, r3, #2
 800f916:	440b      	add	r3, r1
 800f918:	3318      	adds	r3, #24
 800f91a:	2200      	movs	r2, #0
 800f91c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f91e:	78f9      	ldrb	r1, [r7, #3]
 800f920:	2300      	movs	r3, #0
 800f922:	2200      	movs	r2, #0
 800f924:	6878      	ldr	r0, [r7, #4]
 800f926:	f002 fa00 	bl	8011d2a <USBD_LL_Transmit>
 800f92a:	e01f      	b.n	800f96c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800f92c:	68bb      	ldr	r3, [r7, #8]
 800f92e:	2200      	movs	r2, #0
 800f930:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f93a:	687a      	ldr	r2, [r7, #4]
 800f93c:	33b0      	adds	r3, #176	@ 0xb0
 800f93e:	009b      	lsls	r3, r3, #2
 800f940:	4413      	add	r3, r2
 800f942:	685b      	ldr	r3, [r3, #4]
 800f944:	691b      	ldr	r3, [r3, #16]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d010      	beq.n	800f96c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f950:	687a      	ldr	r2, [r7, #4]
 800f952:	33b0      	adds	r3, #176	@ 0xb0
 800f954:	009b      	lsls	r3, r3, #2
 800f956:	4413      	add	r3, r2
 800f958:	685b      	ldr	r3, [r3, #4]
 800f95a:	691b      	ldr	r3, [r3, #16]
 800f95c:	68ba      	ldr	r2, [r7, #8]
 800f95e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800f962:	68ba      	ldr	r2, [r7, #8]
 800f964:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800f968:	78fa      	ldrb	r2, [r7, #3]
 800f96a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800f96c:	2300      	movs	r3, #0
}
 800f96e:	4618      	mov	r0, r3
 800f970:	3710      	adds	r7, #16
 800f972:	46bd      	mov	sp, r7
 800f974:	bd80      	pop	{r7, pc}

0800f976 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f976:	b580      	push	{r7, lr}
 800f978:	b084      	sub	sp, #16
 800f97a:	af00      	add	r7, sp, #0
 800f97c:	6078      	str	r0, [r7, #4]
 800f97e:	460b      	mov	r3, r1
 800f980:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	32b0      	adds	r2, #176	@ 0xb0
 800f98c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f990:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	32b0      	adds	r2, #176	@ 0xb0
 800f99c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d101      	bne.n	800f9a8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800f9a4:	2303      	movs	r3, #3
 800f9a6:	e01a      	b.n	800f9de <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f9a8:	78fb      	ldrb	r3, [r7, #3]
 800f9aa:	4619      	mov	r1, r3
 800f9ac:	6878      	ldr	r0, [r7, #4]
 800f9ae:	f002 f9fe 	bl	8011dae <USBD_LL_GetRxDataSize>
 800f9b2:	4602      	mov	r2, r0
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f9c0:	687a      	ldr	r2, [r7, #4]
 800f9c2:	33b0      	adds	r3, #176	@ 0xb0
 800f9c4:	009b      	lsls	r3, r3, #2
 800f9c6:	4413      	add	r3, r2
 800f9c8:	685b      	ldr	r3, [r3, #4]
 800f9ca:	68db      	ldr	r3, [r3, #12]
 800f9cc:	68fa      	ldr	r2, [r7, #12]
 800f9ce:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800f9d2:	68fa      	ldr	r2, [r7, #12]
 800f9d4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800f9d8:	4611      	mov	r1, r2
 800f9da:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f9dc:	2300      	movs	r3, #0
}
 800f9de:	4618      	mov	r0, r3
 800f9e0:	3710      	adds	r7, #16
 800f9e2:	46bd      	mov	sp, r7
 800f9e4:	bd80      	pop	{r7, pc}

0800f9e6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f9e6:	b580      	push	{r7, lr}
 800f9e8:	b084      	sub	sp, #16
 800f9ea:	af00      	add	r7, sp, #0
 800f9ec:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	32b0      	adds	r2, #176	@ 0xb0
 800f9f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f9fc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d101      	bne.n	800fa08 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800fa04:	2303      	movs	r3, #3
 800fa06:	e024      	b.n	800fa52 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fa0e:	687a      	ldr	r2, [r7, #4]
 800fa10:	33b0      	adds	r3, #176	@ 0xb0
 800fa12:	009b      	lsls	r3, r3, #2
 800fa14:	4413      	add	r3, r2
 800fa16:	685b      	ldr	r3, [r3, #4]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d019      	beq.n	800fa50 <USBD_CDC_EP0_RxReady+0x6a>
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800fa22:	2bff      	cmp	r3, #255	@ 0xff
 800fa24:	d014      	beq.n	800fa50 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fa2c:	687a      	ldr	r2, [r7, #4]
 800fa2e:	33b0      	adds	r3, #176	@ 0xb0
 800fa30:	009b      	lsls	r3, r3, #2
 800fa32:	4413      	add	r3, r2
 800fa34:	685b      	ldr	r3, [r3, #4]
 800fa36:	689b      	ldr	r3, [r3, #8]
 800fa38:	68fa      	ldr	r2, [r7, #12]
 800fa3a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800fa3e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800fa40:	68fa      	ldr	r2, [r7, #12]
 800fa42:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800fa46:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	22ff      	movs	r2, #255	@ 0xff
 800fa4c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800fa50:	2300      	movs	r3, #0
}
 800fa52:	4618      	mov	r0, r3
 800fa54:	3710      	adds	r7, #16
 800fa56:	46bd      	mov	sp, r7
 800fa58:	bd80      	pop	{r7, pc}
	...

0800fa5c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800fa5c:	b580      	push	{r7, lr}
 800fa5e:	b086      	sub	sp, #24
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fa64:	2182      	movs	r1, #130	@ 0x82
 800fa66:	4818      	ldr	r0, [pc, #96]	@ (800fac8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800fa68:	f000 fd4f 	bl	801050a <USBD_GetEpDesc>
 800fa6c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fa6e:	2101      	movs	r1, #1
 800fa70:	4815      	ldr	r0, [pc, #84]	@ (800fac8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800fa72:	f000 fd4a 	bl	801050a <USBD_GetEpDesc>
 800fa76:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800fa78:	2181      	movs	r1, #129	@ 0x81
 800fa7a:	4813      	ldr	r0, [pc, #76]	@ (800fac8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800fa7c:	f000 fd45 	bl	801050a <USBD_GetEpDesc>
 800fa80:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800fa82:	697b      	ldr	r3, [r7, #20]
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d002      	beq.n	800fa8e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800fa88:	697b      	ldr	r3, [r7, #20]
 800fa8a:	2210      	movs	r2, #16
 800fa8c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800fa8e:	693b      	ldr	r3, [r7, #16]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d006      	beq.n	800faa2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800fa94:	693b      	ldr	r3, [r7, #16]
 800fa96:	2200      	movs	r2, #0
 800fa98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fa9c:	711a      	strb	r2, [r3, #4]
 800fa9e:	2200      	movs	r2, #0
 800faa0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d006      	beq.n	800fab6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	2200      	movs	r2, #0
 800faac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fab0:	711a      	strb	r2, [r3, #4]
 800fab2:	2200      	movs	r2, #0
 800fab4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	2243      	movs	r2, #67	@ 0x43
 800faba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800fabc:	4b02      	ldr	r3, [pc, #8]	@ (800fac8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800fabe:	4618      	mov	r0, r3
 800fac0:	3718      	adds	r7, #24
 800fac2:	46bd      	mov	sp, r7
 800fac4:	bd80      	pop	{r7, pc}
 800fac6:	bf00      	nop
 800fac8:	2000012c 	.word	0x2000012c

0800facc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800facc:	b580      	push	{r7, lr}
 800face:	b086      	sub	sp, #24
 800fad0:	af00      	add	r7, sp, #0
 800fad2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fad4:	2182      	movs	r1, #130	@ 0x82
 800fad6:	4818      	ldr	r0, [pc, #96]	@ (800fb38 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800fad8:	f000 fd17 	bl	801050a <USBD_GetEpDesc>
 800fadc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fade:	2101      	movs	r1, #1
 800fae0:	4815      	ldr	r0, [pc, #84]	@ (800fb38 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800fae2:	f000 fd12 	bl	801050a <USBD_GetEpDesc>
 800fae6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800fae8:	2181      	movs	r1, #129	@ 0x81
 800faea:	4813      	ldr	r0, [pc, #76]	@ (800fb38 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800faec:	f000 fd0d 	bl	801050a <USBD_GetEpDesc>
 800faf0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800faf2:	697b      	ldr	r3, [r7, #20]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d002      	beq.n	800fafe <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800faf8:	697b      	ldr	r3, [r7, #20]
 800fafa:	2210      	movs	r2, #16
 800fafc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800fafe:	693b      	ldr	r3, [r7, #16]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d006      	beq.n	800fb12 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800fb04:	693b      	ldr	r3, [r7, #16]
 800fb06:	2200      	movs	r2, #0
 800fb08:	711a      	strb	r2, [r3, #4]
 800fb0a:	2200      	movs	r2, #0
 800fb0c:	f042 0202 	orr.w	r2, r2, #2
 800fb10:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d006      	beq.n	800fb26 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	711a      	strb	r2, [r3, #4]
 800fb1e:	2200      	movs	r2, #0
 800fb20:	f042 0202 	orr.w	r2, r2, #2
 800fb24:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	2243      	movs	r2, #67	@ 0x43
 800fb2a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800fb2c:	4b02      	ldr	r3, [pc, #8]	@ (800fb38 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800fb2e:	4618      	mov	r0, r3
 800fb30:	3718      	adds	r7, #24
 800fb32:	46bd      	mov	sp, r7
 800fb34:	bd80      	pop	{r7, pc}
 800fb36:	bf00      	nop
 800fb38:	2000012c 	.word	0x2000012c

0800fb3c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800fb3c:	b580      	push	{r7, lr}
 800fb3e:	b086      	sub	sp, #24
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fb44:	2182      	movs	r1, #130	@ 0x82
 800fb46:	4818      	ldr	r0, [pc, #96]	@ (800fba8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800fb48:	f000 fcdf 	bl	801050a <USBD_GetEpDesc>
 800fb4c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fb4e:	2101      	movs	r1, #1
 800fb50:	4815      	ldr	r0, [pc, #84]	@ (800fba8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800fb52:	f000 fcda 	bl	801050a <USBD_GetEpDesc>
 800fb56:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800fb58:	2181      	movs	r1, #129	@ 0x81
 800fb5a:	4813      	ldr	r0, [pc, #76]	@ (800fba8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800fb5c:	f000 fcd5 	bl	801050a <USBD_GetEpDesc>
 800fb60:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800fb62:	697b      	ldr	r3, [r7, #20]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d002      	beq.n	800fb6e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800fb68:	697b      	ldr	r3, [r7, #20]
 800fb6a:	2210      	movs	r2, #16
 800fb6c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800fb6e:	693b      	ldr	r3, [r7, #16]
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d006      	beq.n	800fb82 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800fb74:	693b      	ldr	r3, [r7, #16]
 800fb76:	2200      	movs	r2, #0
 800fb78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fb7c:	711a      	strb	r2, [r3, #4]
 800fb7e:	2200      	movs	r2, #0
 800fb80:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d006      	beq.n	800fb96 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	2200      	movs	r2, #0
 800fb8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fb90:	711a      	strb	r2, [r3, #4]
 800fb92:	2200      	movs	r2, #0
 800fb94:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	2243      	movs	r2, #67	@ 0x43
 800fb9a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800fb9c:	4b02      	ldr	r3, [pc, #8]	@ (800fba8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800fb9e:	4618      	mov	r0, r3
 800fba0:	3718      	adds	r7, #24
 800fba2:	46bd      	mov	sp, r7
 800fba4:	bd80      	pop	{r7, pc}
 800fba6:	bf00      	nop
 800fba8:	2000012c 	.word	0x2000012c

0800fbac <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800fbac:	b480      	push	{r7}
 800fbae:	b083      	sub	sp, #12
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	220a      	movs	r2, #10
 800fbb8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800fbba:	4b03      	ldr	r3, [pc, #12]	@ (800fbc8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	370c      	adds	r7, #12
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc6:	4770      	bx	lr
 800fbc8:	200000e8 	.word	0x200000e8

0800fbcc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800fbcc:	b480      	push	{r7}
 800fbce:	b083      	sub	sp, #12
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	6078      	str	r0, [r7, #4]
 800fbd4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800fbd6:	683b      	ldr	r3, [r7, #0]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d101      	bne.n	800fbe0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800fbdc:	2303      	movs	r3, #3
 800fbde:	e009      	b.n	800fbf4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fbe6:	687a      	ldr	r2, [r7, #4]
 800fbe8:	33b0      	adds	r3, #176	@ 0xb0
 800fbea:	009b      	lsls	r3, r3, #2
 800fbec:	4413      	add	r3, r2
 800fbee:	683a      	ldr	r2, [r7, #0]
 800fbf0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800fbf2:	2300      	movs	r3, #0
}
 800fbf4:	4618      	mov	r0, r3
 800fbf6:	370c      	adds	r7, #12
 800fbf8:	46bd      	mov	sp, r7
 800fbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfe:	4770      	bx	lr

0800fc00 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800fc00:	b480      	push	{r7}
 800fc02:	b087      	sub	sp, #28
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	60f8      	str	r0, [r7, #12]
 800fc08:	60b9      	str	r1, [r7, #8]
 800fc0a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	32b0      	adds	r2, #176	@ 0xb0
 800fc16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc1a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800fc1c:	697b      	ldr	r3, [r7, #20]
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d101      	bne.n	800fc26 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800fc22:	2303      	movs	r3, #3
 800fc24:	e008      	b.n	800fc38 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800fc26:	697b      	ldr	r3, [r7, #20]
 800fc28:	68ba      	ldr	r2, [r7, #8]
 800fc2a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800fc2e:	697b      	ldr	r3, [r7, #20]
 800fc30:	687a      	ldr	r2, [r7, #4]
 800fc32:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800fc36:	2300      	movs	r3, #0
}
 800fc38:	4618      	mov	r0, r3
 800fc3a:	371c      	adds	r7, #28
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc42:	4770      	bx	lr

0800fc44 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800fc44:	b480      	push	{r7}
 800fc46:	b085      	sub	sp, #20
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
 800fc4c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	32b0      	adds	r2, #176	@ 0xb0
 800fc58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc5c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d101      	bne.n	800fc68 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800fc64:	2303      	movs	r3, #3
 800fc66:	e004      	b.n	800fc72 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	683a      	ldr	r2, [r7, #0]
 800fc6c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800fc70:	2300      	movs	r3, #0
}
 800fc72:	4618      	mov	r0, r3
 800fc74:	3714      	adds	r7, #20
 800fc76:	46bd      	mov	sp, r7
 800fc78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7c:	4770      	bx	lr
	...

0800fc80 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b084      	sub	sp, #16
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	32b0      	adds	r2, #176	@ 0xb0
 800fc92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc96:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800fc98:	2301      	movs	r3, #1
 800fc9a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800fc9c:	68bb      	ldr	r3, [r7, #8]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d101      	bne.n	800fca6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800fca2:	2303      	movs	r3, #3
 800fca4:	e025      	b.n	800fcf2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800fca6:	68bb      	ldr	r3, [r7, #8]
 800fca8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d11f      	bne.n	800fcf0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800fcb0:	68bb      	ldr	r3, [r7, #8]
 800fcb2:	2201      	movs	r2, #1
 800fcb4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800fcb8:	4b10      	ldr	r3, [pc, #64]	@ (800fcfc <USBD_CDC_TransmitPacket+0x7c>)
 800fcba:	781b      	ldrb	r3, [r3, #0]
 800fcbc:	f003 020f 	and.w	r2, r3, #15
 800fcc0:	68bb      	ldr	r3, [r7, #8]
 800fcc2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800fcc6:	6878      	ldr	r0, [r7, #4]
 800fcc8:	4613      	mov	r3, r2
 800fcca:	009b      	lsls	r3, r3, #2
 800fccc:	4413      	add	r3, r2
 800fcce:	009b      	lsls	r3, r3, #2
 800fcd0:	4403      	add	r3, r0
 800fcd2:	3318      	adds	r3, #24
 800fcd4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800fcd6:	4b09      	ldr	r3, [pc, #36]	@ (800fcfc <USBD_CDC_TransmitPacket+0x7c>)
 800fcd8:	7819      	ldrb	r1, [r3, #0]
 800fcda:	68bb      	ldr	r3, [r7, #8]
 800fcdc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800fce0:	68bb      	ldr	r3, [r7, #8]
 800fce2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800fce6:	6878      	ldr	r0, [r7, #4]
 800fce8:	f002 f81f 	bl	8011d2a <USBD_LL_Transmit>

    ret = USBD_OK;
 800fcec:	2300      	movs	r3, #0
 800fcee:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800fcf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	3710      	adds	r7, #16
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	bd80      	pop	{r7, pc}
 800fcfa:	bf00      	nop
 800fcfc:	2000016f 	.word	0x2000016f

0800fd00 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	b084      	sub	sp, #16
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	32b0      	adds	r2, #176	@ 0xb0
 800fd12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd16:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	32b0      	adds	r2, #176	@ 0xb0
 800fd22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d101      	bne.n	800fd2e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800fd2a:	2303      	movs	r3, #3
 800fd2c:	e018      	b.n	800fd60 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	7c1b      	ldrb	r3, [r3, #16]
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d10a      	bne.n	800fd4c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fd36:	4b0c      	ldr	r3, [pc, #48]	@ (800fd68 <USBD_CDC_ReceivePacket+0x68>)
 800fd38:	7819      	ldrb	r1, [r3, #0]
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fd40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fd44:	6878      	ldr	r0, [r7, #4]
 800fd46:	f002 f811 	bl	8011d6c <USBD_LL_PrepareReceive>
 800fd4a:	e008      	b.n	800fd5e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fd4c:	4b06      	ldr	r3, [pc, #24]	@ (800fd68 <USBD_CDC_ReceivePacket+0x68>)
 800fd4e:	7819      	ldrb	r1, [r3, #0]
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fd56:	2340      	movs	r3, #64	@ 0x40
 800fd58:	6878      	ldr	r0, [r7, #4]
 800fd5a:	f002 f807 	bl	8011d6c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fd5e:	2300      	movs	r3, #0
}
 800fd60:	4618      	mov	r0, r3
 800fd62:	3710      	adds	r7, #16
 800fd64:	46bd      	mov	sp, r7
 800fd66:	bd80      	pop	{r7, pc}
 800fd68:	20000170 	.word	0x20000170

0800fd6c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800fd6c:	b580      	push	{r7, lr}
 800fd6e:	b086      	sub	sp, #24
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	60f8      	str	r0, [r7, #12]
 800fd74:	60b9      	str	r1, [r7, #8]
 800fd76:	4613      	mov	r3, r2
 800fd78:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d101      	bne.n	800fd84 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800fd80:	2303      	movs	r3, #3
 800fd82:	e01f      	b.n	800fdc4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	2200      	movs	r2, #0
 800fd88:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	2200      	movs	r2, #0
 800fd90:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	2200      	movs	r2, #0
 800fd98:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800fd9c:	68bb      	ldr	r3, [r7, #8]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d003      	beq.n	800fdaa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	68ba      	ldr	r2, [r7, #8]
 800fda6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	2201      	movs	r2, #1
 800fdae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	79fa      	ldrb	r2, [r7, #7]
 800fdb6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800fdb8:	68f8      	ldr	r0, [r7, #12]
 800fdba:	f001 fe81 	bl	8011ac0 <USBD_LL_Init>
 800fdbe:	4603      	mov	r3, r0
 800fdc0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800fdc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800fdc4:	4618      	mov	r0, r3
 800fdc6:	3718      	adds	r7, #24
 800fdc8:	46bd      	mov	sp, r7
 800fdca:	bd80      	pop	{r7, pc}

0800fdcc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	b084      	sub	sp, #16
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	6078      	str	r0, [r7, #4]
 800fdd4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800fdda:	683b      	ldr	r3, [r7, #0]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d101      	bne.n	800fde4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800fde0:	2303      	movs	r3, #3
 800fde2:	e025      	b.n	800fe30 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	683a      	ldr	r2, [r7, #0]
 800fde8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	32ae      	adds	r2, #174	@ 0xae
 800fdf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d00f      	beq.n	800fe20 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	32ae      	adds	r2, #174	@ 0xae
 800fe0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe10:	f107 020e 	add.w	r2, r7, #14
 800fe14:	4610      	mov	r0, r2
 800fe16:	4798      	blx	r3
 800fe18:	4602      	mov	r2, r0
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fe26:	1c5a      	adds	r2, r3, #1
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800fe2e:	2300      	movs	r3, #0
}
 800fe30:	4618      	mov	r0, r3
 800fe32:	3710      	adds	r7, #16
 800fe34:	46bd      	mov	sp, r7
 800fe36:	bd80      	pop	{r7, pc}

0800fe38 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800fe38:	b580      	push	{r7, lr}
 800fe3a:	b082      	sub	sp, #8
 800fe3c:	af00      	add	r7, sp, #0
 800fe3e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800fe40:	6878      	ldr	r0, [r7, #4]
 800fe42:	f001 fe89 	bl	8011b58 <USBD_LL_Start>
 800fe46:	4603      	mov	r3, r0
}
 800fe48:	4618      	mov	r0, r3
 800fe4a:	3708      	adds	r7, #8
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	bd80      	pop	{r7, pc}

0800fe50 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800fe50:	b480      	push	{r7}
 800fe52:	b083      	sub	sp, #12
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800fe58:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800fe5a:	4618      	mov	r0, r3
 800fe5c:	370c      	adds	r7, #12
 800fe5e:	46bd      	mov	sp, r7
 800fe60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe64:	4770      	bx	lr

0800fe66 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fe66:	b580      	push	{r7, lr}
 800fe68:	b084      	sub	sp, #16
 800fe6a:	af00      	add	r7, sp, #0
 800fe6c:	6078      	str	r0, [r7, #4]
 800fe6e:	460b      	mov	r3, r1
 800fe70:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800fe72:	2300      	movs	r3, #0
 800fe74:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d009      	beq.n	800fe94 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	78fa      	ldrb	r2, [r7, #3]
 800fe8a:	4611      	mov	r1, r2
 800fe8c:	6878      	ldr	r0, [r7, #4]
 800fe8e:	4798      	blx	r3
 800fe90:	4603      	mov	r3, r0
 800fe92:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800fe94:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe96:	4618      	mov	r0, r3
 800fe98:	3710      	adds	r7, #16
 800fe9a:	46bd      	mov	sp, r7
 800fe9c:	bd80      	pop	{r7, pc}

0800fe9e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fe9e:	b580      	push	{r7, lr}
 800fea0:	b084      	sub	sp, #16
 800fea2:	af00      	add	r7, sp, #0
 800fea4:	6078      	str	r0, [r7, #4]
 800fea6:	460b      	mov	r3, r1
 800fea8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800feaa:	2300      	movs	r3, #0
 800feac:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800feb4:	685b      	ldr	r3, [r3, #4]
 800feb6:	78fa      	ldrb	r2, [r7, #3]
 800feb8:	4611      	mov	r1, r2
 800feba:	6878      	ldr	r0, [r7, #4]
 800febc:	4798      	blx	r3
 800febe:	4603      	mov	r3, r0
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d001      	beq.n	800fec8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800fec4:	2303      	movs	r3, #3
 800fec6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800fec8:	7bfb      	ldrb	r3, [r7, #15]
}
 800feca:	4618      	mov	r0, r3
 800fecc:	3710      	adds	r7, #16
 800fece:	46bd      	mov	sp, r7
 800fed0:	bd80      	pop	{r7, pc}

0800fed2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800fed2:	b580      	push	{r7, lr}
 800fed4:	b084      	sub	sp, #16
 800fed6:	af00      	add	r7, sp, #0
 800fed8:	6078      	str	r0, [r7, #4]
 800feda:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800fee2:	6839      	ldr	r1, [r7, #0]
 800fee4:	4618      	mov	r0, r3
 800fee6:	f001 f90c 	bl	8011102 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	2201      	movs	r2, #1
 800feee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800fef8:	461a      	mov	r2, r3
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ff06:	f003 031f 	and.w	r3, r3, #31
 800ff0a:	2b02      	cmp	r3, #2
 800ff0c:	d01a      	beq.n	800ff44 <USBD_LL_SetupStage+0x72>
 800ff0e:	2b02      	cmp	r3, #2
 800ff10:	d822      	bhi.n	800ff58 <USBD_LL_SetupStage+0x86>
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d002      	beq.n	800ff1c <USBD_LL_SetupStage+0x4a>
 800ff16:	2b01      	cmp	r3, #1
 800ff18:	d00a      	beq.n	800ff30 <USBD_LL_SetupStage+0x5e>
 800ff1a:	e01d      	b.n	800ff58 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ff22:	4619      	mov	r1, r3
 800ff24:	6878      	ldr	r0, [r7, #4]
 800ff26:	f000 fb63 	bl	80105f0 <USBD_StdDevReq>
 800ff2a:	4603      	mov	r3, r0
 800ff2c:	73fb      	strb	r3, [r7, #15]
      break;
 800ff2e:	e020      	b.n	800ff72 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ff36:	4619      	mov	r1, r3
 800ff38:	6878      	ldr	r0, [r7, #4]
 800ff3a:	f000 fbcb 	bl	80106d4 <USBD_StdItfReq>
 800ff3e:	4603      	mov	r3, r0
 800ff40:	73fb      	strb	r3, [r7, #15]
      break;
 800ff42:	e016      	b.n	800ff72 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ff4a:	4619      	mov	r1, r3
 800ff4c:	6878      	ldr	r0, [r7, #4]
 800ff4e:	f000 fc2d 	bl	80107ac <USBD_StdEPReq>
 800ff52:	4603      	mov	r3, r0
 800ff54:	73fb      	strb	r3, [r7, #15]
      break;
 800ff56:	e00c      	b.n	800ff72 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ff5e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ff62:	b2db      	uxtb	r3, r3
 800ff64:	4619      	mov	r1, r3
 800ff66:	6878      	ldr	r0, [r7, #4]
 800ff68:	f001 fe56 	bl	8011c18 <USBD_LL_StallEP>
 800ff6c:	4603      	mov	r3, r0
 800ff6e:	73fb      	strb	r3, [r7, #15]
      break;
 800ff70:	bf00      	nop
  }

  return ret;
 800ff72:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff74:	4618      	mov	r0, r3
 800ff76:	3710      	adds	r7, #16
 800ff78:	46bd      	mov	sp, r7
 800ff7a:	bd80      	pop	{r7, pc}

0800ff7c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b086      	sub	sp, #24
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	60f8      	str	r0, [r7, #12]
 800ff84:	460b      	mov	r3, r1
 800ff86:	607a      	str	r2, [r7, #4]
 800ff88:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800ff8e:	7afb      	ldrb	r3, [r7, #11]
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d16e      	bne.n	8010072 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ff9a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ffa2:	2b03      	cmp	r3, #3
 800ffa4:	f040 8098 	bne.w	80100d8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800ffa8:	693b      	ldr	r3, [r7, #16]
 800ffaa:	689a      	ldr	r2, [r3, #8]
 800ffac:	693b      	ldr	r3, [r7, #16]
 800ffae:	68db      	ldr	r3, [r3, #12]
 800ffb0:	429a      	cmp	r2, r3
 800ffb2:	d913      	bls.n	800ffdc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800ffb4:	693b      	ldr	r3, [r7, #16]
 800ffb6:	689a      	ldr	r2, [r3, #8]
 800ffb8:	693b      	ldr	r3, [r7, #16]
 800ffba:	68db      	ldr	r3, [r3, #12]
 800ffbc:	1ad2      	subs	r2, r2, r3
 800ffbe:	693b      	ldr	r3, [r7, #16]
 800ffc0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ffc2:	693b      	ldr	r3, [r7, #16]
 800ffc4:	68da      	ldr	r2, [r3, #12]
 800ffc6:	693b      	ldr	r3, [r7, #16]
 800ffc8:	689b      	ldr	r3, [r3, #8]
 800ffca:	4293      	cmp	r3, r2
 800ffcc:	bf28      	it	cs
 800ffce:	4613      	movcs	r3, r2
 800ffd0:	461a      	mov	r2, r3
 800ffd2:	6879      	ldr	r1, [r7, #4]
 800ffd4:	68f8      	ldr	r0, [r7, #12]
 800ffd6:	f001 f994 	bl	8011302 <USBD_CtlContinueRx>
 800ffda:	e07d      	b.n	80100d8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ffe2:	f003 031f 	and.w	r3, r3, #31
 800ffe6:	2b02      	cmp	r3, #2
 800ffe8:	d014      	beq.n	8010014 <USBD_LL_DataOutStage+0x98>
 800ffea:	2b02      	cmp	r3, #2
 800ffec:	d81d      	bhi.n	801002a <USBD_LL_DataOutStage+0xae>
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d002      	beq.n	800fff8 <USBD_LL_DataOutStage+0x7c>
 800fff2:	2b01      	cmp	r3, #1
 800fff4:	d003      	beq.n	800fffe <USBD_LL_DataOutStage+0x82>
 800fff6:	e018      	b.n	801002a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800fff8:	2300      	movs	r3, #0
 800fffa:	75bb      	strb	r3, [r7, #22]
            break;
 800fffc:	e018      	b.n	8010030 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010004:	b2db      	uxtb	r3, r3
 8010006:	4619      	mov	r1, r3
 8010008:	68f8      	ldr	r0, [r7, #12]
 801000a:	f000 fa64 	bl	80104d6 <USBD_CoreFindIF>
 801000e:	4603      	mov	r3, r0
 8010010:	75bb      	strb	r3, [r7, #22]
            break;
 8010012:	e00d      	b.n	8010030 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801001a:	b2db      	uxtb	r3, r3
 801001c:	4619      	mov	r1, r3
 801001e:	68f8      	ldr	r0, [r7, #12]
 8010020:	f000 fa66 	bl	80104f0 <USBD_CoreFindEP>
 8010024:	4603      	mov	r3, r0
 8010026:	75bb      	strb	r3, [r7, #22]
            break;
 8010028:	e002      	b.n	8010030 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801002a:	2300      	movs	r3, #0
 801002c:	75bb      	strb	r3, [r7, #22]
            break;
 801002e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8010030:	7dbb      	ldrb	r3, [r7, #22]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d119      	bne.n	801006a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801003c:	b2db      	uxtb	r3, r3
 801003e:	2b03      	cmp	r3, #3
 8010040:	d113      	bne.n	801006a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8010042:	7dba      	ldrb	r2, [r7, #22]
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	32ae      	adds	r2, #174	@ 0xae
 8010048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801004c:	691b      	ldr	r3, [r3, #16]
 801004e:	2b00      	cmp	r3, #0
 8010050:	d00b      	beq.n	801006a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8010052:	7dba      	ldrb	r2, [r7, #22]
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801005a:	7dba      	ldrb	r2, [r7, #22]
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	32ae      	adds	r2, #174	@ 0xae
 8010060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010064:	691b      	ldr	r3, [r3, #16]
 8010066:	68f8      	ldr	r0, [r7, #12]
 8010068:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801006a:	68f8      	ldr	r0, [r7, #12]
 801006c:	f001 f95a 	bl	8011324 <USBD_CtlSendStatus>
 8010070:	e032      	b.n	80100d8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8010072:	7afb      	ldrb	r3, [r7, #11]
 8010074:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010078:	b2db      	uxtb	r3, r3
 801007a:	4619      	mov	r1, r3
 801007c:	68f8      	ldr	r0, [r7, #12]
 801007e:	f000 fa37 	bl	80104f0 <USBD_CoreFindEP>
 8010082:	4603      	mov	r3, r0
 8010084:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010086:	7dbb      	ldrb	r3, [r7, #22]
 8010088:	2bff      	cmp	r3, #255	@ 0xff
 801008a:	d025      	beq.n	80100d8 <USBD_LL_DataOutStage+0x15c>
 801008c:	7dbb      	ldrb	r3, [r7, #22]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d122      	bne.n	80100d8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010098:	b2db      	uxtb	r3, r3
 801009a:	2b03      	cmp	r3, #3
 801009c:	d117      	bne.n	80100ce <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801009e:	7dba      	ldrb	r2, [r7, #22]
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	32ae      	adds	r2, #174	@ 0xae
 80100a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80100a8:	699b      	ldr	r3, [r3, #24]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d00f      	beq.n	80100ce <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80100ae:	7dba      	ldrb	r2, [r7, #22]
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80100b6:	7dba      	ldrb	r2, [r7, #22]
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	32ae      	adds	r2, #174	@ 0xae
 80100bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80100c0:	699b      	ldr	r3, [r3, #24]
 80100c2:	7afa      	ldrb	r2, [r7, #11]
 80100c4:	4611      	mov	r1, r2
 80100c6:	68f8      	ldr	r0, [r7, #12]
 80100c8:	4798      	blx	r3
 80100ca:	4603      	mov	r3, r0
 80100cc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80100ce:	7dfb      	ldrb	r3, [r7, #23]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d001      	beq.n	80100d8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80100d4:	7dfb      	ldrb	r3, [r7, #23]
 80100d6:	e000      	b.n	80100da <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80100d8:	2300      	movs	r3, #0
}
 80100da:	4618      	mov	r0, r3
 80100dc:	3718      	adds	r7, #24
 80100de:	46bd      	mov	sp, r7
 80100e0:	bd80      	pop	{r7, pc}

080100e2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80100e2:	b580      	push	{r7, lr}
 80100e4:	b086      	sub	sp, #24
 80100e6:	af00      	add	r7, sp, #0
 80100e8:	60f8      	str	r0, [r7, #12]
 80100ea:	460b      	mov	r3, r1
 80100ec:	607a      	str	r2, [r7, #4]
 80100ee:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80100f0:	7afb      	ldrb	r3, [r7, #11]
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d16f      	bne.n	80101d6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	3314      	adds	r3, #20
 80100fa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010102:	2b02      	cmp	r3, #2
 8010104:	d15a      	bne.n	80101bc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8010106:	693b      	ldr	r3, [r7, #16]
 8010108:	689a      	ldr	r2, [r3, #8]
 801010a:	693b      	ldr	r3, [r7, #16]
 801010c:	68db      	ldr	r3, [r3, #12]
 801010e:	429a      	cmp	r2, r3
 8010110:	d914      	bls.n	801013c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010112:	693b      	ldr	r3, [r7, #16]
 8010114:	689a      	ldr	r2, [r3, #8]
 8010116:	693b      	ldr	r3, [r7, #16]
 8010118:	68db      	ldr	r3, [r3, #12]
 801011a:	1ad2      	subs	r2, r2, r3
 801011c:	693b      	ldr	r3, [r7, #16]
 801011e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010120:	693b      	ldr	r3, [r7, #16]
 8010122:	689b      	ldr	r3, [r3, #8]
 8010124:	461a      	mov	r2, r3
 8010126:	6879      	ldr	r1, [r7, #4]
 8010128:	68f8      	ldr	r0, [r7, #12]
 801012a:	f001 f8bc 	bl	80112a6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801012e:	2300      	movs	r3, #0
 8010130:	2200      	movs	r2, #0
 8010132:	2100      	movs	r1, #0
 8010134:	68f8      	ldr	r0, [r7, #12]
 8010136:	f001 fe19 	bl	8011d6c <USBD_LL_PrepareReceive>
 801013a:	e03f      	b.n	80101bc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801013c:	693b      	ldr	r3, [r7, #16]
 801013e:	68da      	ldr	r2, [r3, #12]
 8010140:	693b      	ldr	r3, [r7, #16]
 8010142:	689b      	ldr	r3, [r3, #8]
 8010144:	429a      	cmp	r2, r3
 8010146:	d11c      	bne.n	8010182 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010148:	693b      	ldr	r3, [r7, #16]
 801014a:	685a      	ldr	r2, [r3, #4]
 801014c:	693b      	ldr	r3, [r7, #16]
 801014e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010150:	429a      	cmp	r2, r3
 8010152:	d316      	bcc.n	8010182 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8010154:	693b      	ldr	r3, [r7, #16]
 8010156:	685a      	ldr	r2, [r3, #4]
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801015e:	429a      	cmp	r2, r3
 8010160:	d20f      	bcs.n	8010182 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8010162:	2200      	movs	r2, #0
 8010164:	2100      	movs	r1, #0
 8010166:	68f8      	ldr	r0, [r7, #12]
 8010168:	f001 f89d 	bl	80112a6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	2200      	movs	r2, #0
 8010170:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010174:	2300      	movs	r3, #0
 8010176:	2200      	movs	r2, #0
 8010178:	2100      	movs	r1, #0
 801017a:	68f8      	ldr	r0, [r7, #12]
 801017c:	f001 fdf6 	bl	8011d6c <USBD_LL_PrepareReceive>
 8010180:	e01c      	b.n	80101bc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010188:	b2db      	uxtb	r3, r3
 801018a:	2b03      	cmp	r3, #3
 801018c:	d10f      	bne.n	80101ae <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010194:	68db      	ldr	r3, [r3, #12]
 8010196:	2b00      	cmp	r3, #0
 8010198:	d009      	beq.n	80101ae <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	2200      	movs	r2, #0
 801019e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80101a8:	68db      	ldr	r3, [r3, #12]
 80101aa:	68f8      	ldr	r0, [r7, #12]
 80101ac:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80101ae:	2180      	movs	r1, #128	@ 0x80
 80101b0:	68f8      	ldr	r0, [r7, #12]
 80101b2:	f001 fd31 	bl	8011c18 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80101b6:	68f8      	ldr	r0, [r7, #12]
 80101b8:	f001 f8c7 	bl	801134a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d03a      	beq.n	801023c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80101c6:	68f8      	ldr	r0, [r7, #12]
 80101c8:	f7ff fe42 	bl	800fe50 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	2200      	movs	r2, #0
 80101d0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80101d4:	e032      	b.n	801023c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80101d6:	7afb      	ldrb	r3, [r7, #11]
 80101d8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80101dc:	b2db      	uxtb	r3, r3
 80101de:	4619      	mov	r1, r3
 80101e0:	68f8      	ldr	r0, [r7, #12]
 80101e2:	f000 f985 	bl	80104f0 <USBD_CoreFindEP>
 80101e6:	4603      	mov	r3, r0
 80101e8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80101ea:	7dfb      	ldrb	r3, [r7, #23]
 80101ec:	2bff      	cmp	r3, #255	@ 0xff
 80101ee:	d025      	beq.n	801023c <USBD_LL_DataInStage+0x15a>
 80101f0:	7dfb      	ldrb	r3, [r7, #23]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d122      	bne.n	801023c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80101fc:	b2db      	uxtb	r3, r3
 80101fe:	2b03      	cmp	r3, #3
 8010200:	d11c      	bne.n	801023c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8010202:	7dfa      	ldrb	r2, [r7, #23]
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	32ae      	adds	r2, #174	@ 0xae
 8010208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801020c:	695b      	ldr	r3, [r3, #20]
 801020e:	2b00      	cmp	r3, #0
 8010210:	d014      	beq.n	801023c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8010212:	7dfa      	ldrb	r2, [r7, #23]
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801021a:	7dfa      	ldrb	r2, [r7, #23]
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	32ae      	adds	r2, #174	@ 0xae
 8010220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010224:	695b      	ldr	r3, [r3, #20]
 8010226:	7afa      	ldrb	r2, [r7, #11]
 8010228:	4611      	mov	r1, r2
 801022a:	68f8      	ldr	r0, [r7, #12]
 801022c:	4798      	blx	r3
 801022e:	4603      	mov	r3, r0
 8010230:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8010232:	7dbb      	ldrb	r3, [r7, #22]
 8010234:	2b00      	cmp	r3, #0
 8010236:	d001      	beq.n	801023c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8010238:	7dbb      	ldrb	r3, [r7, #22]
 801023a:	e000      	b.n	801023e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 801023c:	2300      	movs	r3, #0
}
 801023e:	4618      	mov	r0, r3
 8010240:	3718      	adds	r7, #24
 8010242:	46bd      	mov	sp, r7
 8010244:	bd80      	pop	{r7, pc}

08010246 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010246:	b580      	push	{r7, lr}
 8010248:	b084      	sub	sp, #16
 801024a:	af00      	add	r7, sp, #0
 801024c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801024e:	2300      	movs	r3, #0
 8010250:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	2201      	movs	r2, #1
 8010256:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	2200      	movs	r2, #0
 801025e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	2200      	movs	r2, #0
 8010266:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	2200      	movs	r2, #0
 801026c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	2200      	movs	r2, #0
 8010274:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801027e:	2b00      	cmp	r3, #0
 8010280:	d014      	beq.n	80102ac <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010288:	685b      	ldr	r3, [r3, #4]
 801028a:	2b00      	cmp	r3, #0
 801028c:	d00e      	beq.n	80102ac <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010294:	685b      	ldr	r3, [r3, #4]
 8010296:	687a      	ldr	r2, [r7, #4]
 8010298:	6852      	ldr	r2, [r2, #4]
 801029a:	b2d2      	uxtb	r2, r2
 801029c:	4611      	mov	r1, r2
 801029e:	6878      	ldr	r0, [r7, #4]
 80102a0:	4798      	blx	r3
 80102a2:	4603      	mov	r3, r0
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d001      	beq.n	80102ac <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80102a8:	2303      	movs	r3, #3
 80102aa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80102ac:	2340      	movs	r3, #64	@ 0x40
 80102ae:	2200      	movs	r2, #0
 80102b0:	2100      	movs	r1, #0
 80102b2:	6878      	ldr	r0, [r7, #4]
 80102b4:	f001 fc6b 	bl	8011b8e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	2201      	movs	r2, #1
 80102bc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	2240      	movs	r2, #64	@ 0x40
 80102c4:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80102c8:	2340      	movs	r3, #64	@ 0x40
 80102ca:	2200      	movs	r2, #0
 80102cc:	2180      	movs	r1, #128	@ 0x80
 80102ce:	6878      	ldr	r0, [r7, #4]
 80102d0:	f001 fc5d 	bl	8011b8e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	2201      	movs	r2, #1
 80102d8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	2240      	movs	r2, #64	@ 0x40
 80102de:	621a      	str	r2, [r3, #32]

  return ret;
 80102e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80102e2:	4618      	mov	r0, r3
 80102e4:	3710      	adds	r7, #16
 80102e6:	46bd      	mov	sp, r7
 80102e8:	bd80      	pop	{r7, pc}

080102ea <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80102ea:	b480      	push	{r7}
 80102ec:	b083      	sub	sp, #12
 80102ee:	af00      	add	r7, sp, #0
 80102f0:	6078      	str	r0, [r7, #4]
 80102f2:	460b      	mov	r3, r1
 80102f4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	78fa      	ldrb	r2, [r7, #3]
 80102fa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80102fc:	2300      	movs	r3, #0
}
 80102fe:	4618      	mov	r0, r3
 8010300:	370c      	adds	r7, #12
 8010302:	46bd      	mov	sp, r7
 8010304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010308:	4770      	bx	lr

0801030a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801030a:	b480      	push	{r7}
 801030c:	b083      	sub	sp, #12
 801030e:	af00      	add	r7, sp, #0
 8010310:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010318:	b2db      	uxtb	r3, r3
 801031a:	2b04      	cmp	r3, #4
 801031c:	d006      	beq.n	801032c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010324:	b2da      	uxtb	r2, r3
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	2204      	movs	r2, #4
 8010330:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8010334:	2300      	movs	r3, #0
}
 8010336:	4618      	mov	r0, r3
 8010338:	370c      	adds	r7, #12
 801033a:	46bd      	mov	sp, r7
 801033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010340:	4770      	bx	lr

08010342 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010342:	b480      	push	{r7}
 8010344:	b083      	sub	sp, #12
 8010346:	af00      	add	r7, sp, #0
 8010348:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010350:	b2db      	uxtb	r3, r3
 8010352:	2b04      	cmp	r3, #4
 8010354:	d106      	bne.n	8010364 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801035c:	b2da      	uxtb	r2, r3
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8010364:	2300      	movs	r3, #0
}
 8010366:	4618      	mov	r0, r3
 8010368:	370c      	adds	r7, #12
 801036a:	46bd      	mov	sp, r7
 801036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010370:	4770      	bx	lr

08010372 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010372:	b580      	push	{r7, lr}
 8010374:	b082      	sub	sp, #8
 8010376:	af00      	add	r7, sp, #0
 8010378:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010380:	b2db      	uxtb	r3, r3
 8010382:	2b03      	cmp	r3, #3
 8010384:	d110      	bne.n	80103a8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801038c:	2b00      	cmp	r3, #0
 801038e:	d00b      	beq.n	80103a8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010396:	69db      	ldr	r3, [r3, #28]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d005      	beq.n	80103a8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80103a2:	69db      	ldr	r3, [r3, #28]
 80103a4:	6878      	ldr	r0, [r7, #4]
 80103a6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80103a8:	2300      	movs	r3, #0
}
 80103aa:	4618      	mov	r0, r3
 80103ac:	3708      	adds	r7, #8
 80103ae:	46bd      	mov	sp, r7
 80103b0:	bd80      	pop	{r7, pc}

080103b2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80103b2:	b580      	push	{r7, lr}
 80103b4:	b082      	sub	sp, #8
 80103b6:	af00      	add	r7, sp, #0
 80103b8:	6078      	str	r0, [r7, #4]
 80103ba:	460b      	mov	r3, r1
 80103bc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	32ae      	adds	r2, #174	@ 0xae
 80103c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d101      	bne.n	80103d4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80103d0:	2303      	movs	r3, #3
 80103d2:	e01c      	b.n	801040e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80103da:	b2db      	uxtb	r3, r3
 80103dc:	2b03      	cmp	r3, #3
 80103de:	d115      	bne.n	801040c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	32ae      	adds	r2, #174	@ 0xae
 80103ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80103ee:	6a1b      	ldr	r3, [r3, #32]
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d00b      	beq.n	801040c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	32ae      	adds	r2, #174	@ 0xae
 80103fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010402:	6a1b      	ldr	r3, [r3, #32]
 8010404:	78fa      	ldrb	r2, [r7, #3]
 8010406:	4611      	mov	r1, r2
 8010408:	6878      	ldr	r0, [r7, #4]
 801040a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801040c:	2300      	movs	r3, #0
}
 801040e:	4618      	mov	r0, r3
 8010410:	3708      	adds	r7, #8
 8010412:	46bd      	mov	sp, r7
 8010414:	bd80      	pop	{r7, pc}

08010416 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8010416:	b580      	push	{r7, lr}
 8010418:	b082      	sub	sp, #8
 801041a:	af00      	add	r7, sp, #0
 801041c:	6078      	str	r0, [r7, #4]
 801041e:	460b      	mov	r3, r1
 8010420:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	32ae      	adds	r2, #174	@ 0xae
 801042c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010430:	2b00      	cmp	r3, #0
 8010432:	d101      	bne.n	8010438 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8010434:	2303      	movs	r3, #3
 8010436:	e01c      	b.n	8010472 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801043e:	b2db      	uxtb	r3, r3
 8010440:	2b03      	cmp	r3, #3
 8010442:	d115      	bne.n	8010470 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	32ae      	adds	r2, #174	@ 0xae
 801044e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010454:	2b00      	cmp	r3, #0
 8010456:	d00b      	beq.n	8010470 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	32ae      	adds	r2, #174	@ 0xae
 8010462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010468:	78fa      	ldrb	r2, [r7, #3]
 801046a:	4611      	mov	r1, r2
 801046c:	6878      	ldr	r0, [r7, #4]
 801046e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010470:	2300      	movs	r3, #0
}
 8010472:	4618      	mov	r0, r3
 8010474:	3708      	adds	r7, #8
 8010476:	46bd      	mov	sp, r7
 8010478:	bd80      	pop	{r7, pc}

0801047a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801047a:	b480      	push	{r7}
 801047c:	b083      	sub	sp, #12
 801047e:	af00      	add	r7, sp, #0
 8010480:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010482:	2300      	movs	r3, #0
}
 8010484:	4618      	mov	r0, r3
 8010486:	370c      	adds	r7, #12
 8010488:	46bd      	mov	sp, r7
 801048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801048e:	4770      	bx	lr

08010490 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b084      	sub	sp, #16
 8010494:	af00      	add	r7, sp, #0
 8010496:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8010498:	2300      	movs	r3, #0
 801049a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	2201      	movs	r2, #1
 80104a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d00e      	beq.n	80104cc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104b4:	685b      	ldr	r3, [r3, #4]
 80104b6:	687a      	ldr	r2, [r7, #4]
 80104b8:	6852      	ldr	r2, [r2, #4]
 80104ba:	b2d2      	uxtb	r2, r2
 80104bc:	4611      	mov	r1, r2
 80104be:	6878      	ldr	r0, [r7, #4]
 80104c0:	4798      	blx	r3
 80104c2:	4603      	mov	r3, r0
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d001      	beq.n	80104cc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80104c8:	2303      	movs	r3, #3
 80104ca:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80104cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80104ce:	4618      	mov	r0, r3
 80104d0:	3710      	adds	r7, #16
 80104d2:	46bd      	mov	sp, r7
 80104d4:	bd80      	pop	{r7, pc}

080104d6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80104d6:	b480      	push	{r7}
 80104d8:	b083      	sub	sp, #12
 80104da:	af00      	add	r7, sp, #0
 80104dc:	6078      	str	r0, [r7, #4]
 80104de:	460b      	mov	r3, r1
 80104e0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80104e2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80104e4:	4618      	mov	r0, r3
 80104e6:	370c      	adds	r7, #12
 80104e8:	46bd      	mov	sp, r7
 80104ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ee:	4770      	bx	lr

080104f0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80104f0:	b480      	push	{r7}
 80104f2:	b083      	sub	sp, #12
 80104f4:	af00      	add	r7, sp, #0
 80104f6:	6078      	str	r0, [r7, #4]
 80104f8:	460b      	mov	r3, r1
 80104fa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80104fc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80104fe:	4618      	mov	r0, r3
 8010500:	370c      	adds	r7, #12
 8010502:	46bd      	mov	sp, r7
 8010504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010508:	4770      	bx	lr

0801050a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801050a:	b580      	push	{r7, lr}
 801050c:	b086      	sub	sp, #24
 801050e:	af00      	add	r7, sp, #0
 8010510:	6078      	str	r0, [r7, #4]
 8010512:	460b      	mov	r3, r1
 8010514:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801051e:	2300      	movs	r3, #0
 8010520:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	885b      	ldrh	r3, [r3, #2]
 8010526:	b29b      	uxth	r3, r3
 8010528:	68fa      	ldr	r2, [r7, #12]
 801052a:	7812      	ldrb	r2, [r2, #0]
 801052c:	4293      	cmp	r3, r2
 801052e:	d91f      	bls.n	8010570 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	781b      	ldrb	r3, [r3, #0]
 8010534:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8010536:	e013      	b.n	8010560 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8010538:	f107 030a 	add.w	r3, r7, #10
 801053c:	4619      	mov	r1, r3
 801053e:	6978      	ldr	r0, [r7, #20]
 8010540:	f000 f81b 	bl	801057a <USBD_GetNextDesc>
 8010544:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010546:	697b      	ldr	r3, [r7, #20]
 8010548:	785b      	ldrb	r3, [r3, #1]
 801054a:	2b05      	cmp	r3, #5
 801054c:	d108      	bne.n	8010560 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 801054e:	697b      	ldr	r3, [r7, #20]
 8010550:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8010552:	693b      	ldr	r3, [r7, #16]
 8010554:	789b      	ldrb	r3, [r3, #2]
 8010556:	78fa      	ldrb	r2, [r7, #3]
 8010558:	429a      	cmp	r2, r3
 801055a:	d008      	beq.n	801056e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 801055c:	2300      	movs	r3, #0
 801055e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8010560:	68fb      	ldr	r3, [r7, #12]
 8010562:	885b      	ldrh	r3, [r3, #2]
 8010564:	b29a      	uxth	r2, r3
 8010566:	897b      	ldrh	r3, [r7, #10]
 8010568:	429a      	cmp	r2, r3
 801056a:	d8e5      	bhi.n	8010538 <USBD_GetEpDesc+0x2e>
 801056c:	e000      	b.n	8010570 <USBD_GetEpDesc+0x66>
          break;
 801056e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8010570:	693b      	ldr	r3, [r7, #16]
}
 8010572:	4618      	mov	r0, r3
 8010574:	3718      	adds	r7, #24
 8010576:	46bd      	mov	sp, r7
 8010578:	bd80      	pop	{r7, pc}

0801057a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801057a:	b480      	push	{r7}
 801057c:	b085      	sub	sp, #20
 801057e:	af00      	add	r7, sp, #0
 8010580:	6078      	str	r0, [r7, #4]
 8010582:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8010588:	683b      	ldr	r3, [r7, #0]
 801058a:	881b      	ldrh	r3, [r3, #0]
 801058c:	68fa      	ldr	r2, [r7, #12]
 801058e:	7812      	ldrb	r2, [r2, #0]
 8010590:	4413      	add	r3, r2
 8010592:	b29a      	uxth	r2, r3
 8010594:	683b      	ldr	r3, [r7, #0]
 8010596:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8010598:	68fb      	ldr	r3, [r7, #12]
 801059a:	781b      	ldrb	r3, [r3, #0]
 801059c:	461a      	mov	r2, r3
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	4413      	add	r3, r2
 80105a2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80105a4:	68fb      	ldr	r3, [r7, #12]
}
 80105a6:	4618      	mov	r0, r3
 80105a8:	3714      	adds	r7, #20
 80105aa:	46bd      	mov	sp, r7
 80105ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b0:	4770      	bx	lr

080105b2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80105b2:	b480      	push	{r7}
 80105b4:	b087      	sub	sp, #28
 80105b6:	af00      	add	r7, sp, #0
 80105b8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80105be:	697b      	ldr	r3, [r7, #20]
 80105c0:	781b      	ldrb	r3, [r3, #0]
 80105c2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80105c4:	697b      	ldr	r3, [r7, #20]
 80105c6:	3301      	adds	r3, #1
 80105c8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80105ca:	697b      	ldr	r3, [r7, #20]
 80105cc:	781b      	ldrb	r3, [r3, #0]
 80105ce:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80105d0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80105d4:	021b      	lsls	r3, r3, #8
 80105d6:	b21a      	sxth	r2, r3
 80105d8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80105dc:	4313      	orrs	r3, r2
 80105de:	b21b      	sxth	r3, r3
 80105e0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80105e2:	89fb      	ldrh	r3, [r7, #14]
}
 80105e4:	4618      	mov	r0, r3
 80105e6:	371c      	adds	r7, #28
 80105e8:	46bd      	mov	sp, r7
 80105ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ee:	4770      	bx	lr

080105f0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80105f0:	b580      	push	{r7, lr}
 80105f2:	b084      	sub	sp, #16
 80105f4:	af00      	add	r7, sp, #0
 80105f6:	6078      	str	r0, [r7, #4]
 80105f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80105fa:	2300      	movs	r3, #0
 80105fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80105fe:	683b      	ldr	r3, [r7, #0]
 8010600:	781b      	ldrb	r3, [r3, #0]
 8010602:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010606:	2b40      	cmp	r3, #64	@ 0x40
 8010608:	d005      	beq.n	8010616 <USBD_StdDevReq+0x26>
 801060a:	2b40      	cmp	r3, #64	@ 0x40
 801060c:	d857      	bhi.n	80106be <USBD_StdDevReq+0xce>
 801060e:	2b00      	cmp	r3, #0
 8010610:	d00f      	beq.n	8010632 <USBD_StdDevReq+0x42>
 8010612:	2b20      	cmp	r3, #32
 8010614:	d153      	bne.n	80106be <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	32ae      	adds	r2, #174	@ 0xae
 8010620:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010624:	689b      	ldr	r3, [r3, #8]
 8010626:	6839      	ldr	r1, [r7, #0]
 8010628:	6878      	ldr	r0, [r7, #4]
 801062a:	4798      	blx	r3
 801062c:	4603      	mov	r3, r0
 801062e:	73fb      	strb	r3, [r7, #15]
      break;
 8010630:	e04a      	b.n	80106c8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010632:	683b      	ldr	r3, [r7, #0]
 8010634:	785b      	ldrb	r3, [r3, #1]
 8010636:	2b09      	cmp	r3, #9
 8010638:	d83b      	bhi.n	80106b2 <USBD_StdDevReq+0xc2>
 801063a:	a201      	add	r2, pc, #4	@ (adr r2, 8010640 <USBD_StdDevReq+0x50>)
 801063c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010640:	08010695 	.word	0x08010695
 8010644:	080106a9 	.word	0x080106a9
 8010648:	080106b3 	.word	0x080106b3
 801064c:	0801069f 	.word	0x0801069f
 8010650:	080106b3 	.word	0x080106b3
 8010654:	08010673 	.word	0x08010673
 8010658:	08010669 	.word	0x08010669
 801065c:	080106b3 	.word	0x080106b3
 8010660:	0801068b 	.word	0x0801068b
 8010664:	0801067d 	.word	0x0801067d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010668:	6839      	ldr	r1, [r7, #0]
 801066a:	6878      	ldr	r0, [r7, #4]
 801066c:	f000 fa3c 	bl	8010ae8 <USBD_GetDescriptor>
          break;
 8010670:	e024      	b.n	80106bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8010672:	6839      	ldr	r1, [r7, #0]
 8010674:	6878      	ldr	r0, [r7, #4]
 8010676:	f000 fba1 	bl	8010dbc <USBD_SetAddress>
          break;
 801067a:	e01f      	b.n	80106bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801067c:	6839      	ldr	r1, [r7, #0]
 801067e:	6878      	ldr	r0, [r7, #4]
 8010680:	f000 fbe0 	bl	8010e44 <USBD_SetConfig>
 8010684:	4603      	mov	r3, r0
 8010686:	73fb      	strb	r3, [r7, #15]
          break;
 8010688:	e018      	b.n	80106bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801068a:	6839      	ldr	r1, [r7, #0]
 801068c:	6878      	ldr	r0, [r7, #4]
 801068e:	f000 fc83 	bl	8010f98 <USBD_GetConfig>
          break;
 8010692:	e013      	b.n	80106bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010694:	6839      	ldr	r1, [r7, #0]
 8010696:	6878      	ldr	r0, [r7, #4]
 8010698:	f000 fcb4 	bl	8011004 <USBD_GetStatus>
          break;
 801069c:	e00e      	b.n	80106bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801069e:	6839      	ldr	r1, [r7, #0]
 80106a0:	6878      	ldr	r0, [r7, #4]
 80106a2:	f000 fce3 	bl	801106c <USBD_SetFeature>
          break;
 80106a6:	e009      	b.n	80106bc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80106a8:	6839      	ldr	r1, [r7, #0]
 80106aa:	6878      	ldr	r0, [r7, #4]
 80106ac:	f000 fd07 	bl	80110be <USBD_ClrFeature>
          break;
 80106b0:	e004      	b.n	80106bc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80106b2:	6839      	ldr	r1, [r7, #0]
 80106b4:	6878      	ldr	r0, [r7, #4]
 80106b6:	f000 fd5e 	bl	8011176 <USBD_CtlError>
          break;
 80106ba:	bf00      	nop
      }
      break;
 80106bc:	e004      	b.n	80106c8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80106be:	6839      	ldr	r1, [r7, #0]
 80106c0:	6878      	ldr	r0, [r7, #4]
 80106c2:	f000 fd58 	bl	8011176 <USBD_CtlError>
      break;
 80106c6:	bf00      	nop
  }

  return ret;
 80106c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80106ca:	4618      	mov	r0, r3
 80106cc:	3710      	adds	r7, #16
 80106ce:	46bd      	mov	sp, r7
 80106d0:	bd80      	pop	{r7, pc}
 80106d2:	bf00      	nop

080106d4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80106d4:	b580      	push	{r7, lr}
 80106d6:	b084      	sub	sp, #16
 80106d8:	af00      	add	r7, sp, #0
 80106da:	6078      	str	r0, [r7, #4]
 80106dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80106de:	2300      	movs	r3, #0
 80106e0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80106e2:	683b      	ldr	r3, [r7, #0]
 80106e4:	781b      	ldrb	r3, [r3, #0]
 80106e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80106ea:	2b40      	cmp	r3, #64	@ 0x40
 80106ec:	d005      	beq.n	80106fa <USBD_StdItfReq+0x26>
 80106ee:	2b40      	cmp	r3, #64	@ 0x40
 80106f0:	d852      	bhi.n	8010798 <USBD_StdItfReq+0xc4>
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d001      	beq.n	80106fa <USBD_StdItfReq+0x26>
 80106f6:	2b20      	cmp	r3, #32
 80106f8:	d14e      	bne.n	8010798 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010700:	b2db      	uxtb	r3, r3
 8010702:	3b01      	subs	r3, #1
 8010704:	2b02      	cmp	r3, #2
 8010706:	d840      	bhi.n	801078a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010708:	683b      	ldr	r3, [r7, #0]
 801070a:	889b      	ldrh	r3, [r3, #4]
 801070c:	b2db      	uxtb	r3, r3
 801070e:	2b01      	cmp	r3, #1
 8010710:	d836      	bhi.n	8010780 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8010712:	683b      	ldr	r3, [r7, #0]
 8010714:	889b      	ldrh	r3, [r3, #4]
 8010716:	b2db      	uxtb	r3, r3
 8010718:	4619      	mov	r1, r3
 801071a:	6878      	ldr	r0, [r7, #4]
 801071c:	f7ff fedb 	bl	80104d6 <USBD_CoreFindIF>
 8010720:	4603      	mov	r3, r0
 8010722:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010724:	7bbb      	ldrb	r3, [r7, #14]
 8010726:	2bff      	cmp	r3, #255	@ 0xff
 8010728:	d01d      	beq.n	8010766 <USBD_StdItfReq+0x92>
 801072a:	7bbb      	ldrb	r3, [r7, #14]
 801072c:	2b00      	cmp	r3, #0
 801072e:	d11a      	bne.n	8010766 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8010730:	7bba      	ldrb	r2, [r7, #14]
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	32ae      	adds	r2, #174	@ 0xae
 8010736:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801073a:	689b      	ldr	r3, [r3, #8]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d00f      	beq.n	8010760 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8010740:	7bba      	ldrb	r2, [r7, #14]
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010748:	7bba      	ldrb	r2, [r7, #14]
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	32ae      	adds	r2, #174	@ 0xae
 801074e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010752:	689b      	ldr	r3, [r3, #8]
 8010754:	6839      	ldr	r1, [r7, #0]
 8010756:	6878      	ldr	r0, [r7, #4]
 8010758:	4798      	blx	r3
 801075a:	4603      	mov	r3, r0
 801075c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801075e:	e004      	b.n	801076a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8010760:	2303      	movs	r3, #3
 8010762:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010764:	e001      	b.n	801076a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8010766:	2303      	movs	r3, #3
 8010768:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801076a:	683b      	ldr	r3, [r7, #0]
 801076c:	88db      	ldrh	r3, [r3, #6]
 801076e:	2b00      	cmp	r3, #0
 8010770:	d110      	bne.n	8010794 <USBD_StdItfReq+0xc0>
 8010772:	7bfb      	ldrb	r3, [r7, #15]
 8010774:	2b00      	cmp	r3, #0
 8010776:	d10d      	bne.n	8010794 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010778:	6878      	ldr	r0, [r7, #4]
 801077a:	f000 fdd3 	bl	8011324 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801077e:	e009      	b.n	8010794 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8010780:	6839      	ldr	r1, [r7, #0]
 8010782:	6878      	ldr	r0, [r7, #4]
 8010784:	f000 fcf7 	bl	8011176 <USBD_CtlError>
          break;
 8010788:	e004      	b.n	8010794 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801078a:	6839      	ldr	r1, [r7, #0]
 801078c:	6878      	ldr	r0, [r7, #4]
 801078e:	f000 fcf2 	bl	8011176 <USBD_CtlError>
          break;
 8010792:	e000      	b.n	8010796 <USBD_StdItfReq+0xc2>
          break;
 8010794:	bf00      	nop
      }
      break;
 8010796:	e004      	b.n	80107a2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8010798:	6839      	ldr	r1, [r7, #0]
 801079a:	6878      	ldr	r0, [r7, #4]
 801079c:	f000 fceb 	bl	8011176 <USBD_CtlError>
      break;
 80107a0:	bf00      	nop
  }

  return ret;
 80107a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80107a4:	4618      	mov	r0, r3
 80107a6:	3710      	adds	r7, #16
 80107a8:	46bd      	mov	sp, r7
 80107aa:	bd80      	pop	{r7, pc}

080107ac <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80107ac:	b580      	push	{r7, lr}
 80107ae:	b084      	sub	sp, #16
 80107b0:	af00      	add	r7, sp, #0
 80107b2:	6078      	str	r0, [r7, #4]
 80107b4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80107b6:	2300      	movs	r3, #0
 80107b8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80107ba:	683b      	ldr	r3, [r7, #0]
 80107bc:	889b      	ldrh	r3, [r3, #4]
 80107be:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80107c0:	683b      	ldr	r3, [r7, #0]
 80107c2:	781b      	ldrb	r3, [r3, #0]
 80107c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80107c8:	2b40      	cmp	r3, #64	@ 0x40
 80107ca:	d007      	beq.n	80107dc <USBD_StdEPReq+0x30>
 80107cc:	2b40      	cmp	r3, #64	@ 0x40
 80107ce:	f200 817f 	bhi.w	8010ad0 <USBD_StdEPReq+0x324>
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d02a      	beq.n	801082c <USBD_StdEPReq+0x80>
 80107d6:	2b20      	cmp	r3, #32
 80107d8:	f040 817a 	bne.w	8010ad0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80107dc:	7bbb      	ldrb	r3, [r7, #14]
 80107de:	4619      	mov	r1, r3
 80107e0:	6878      	ldr	r0, [r7, #4]
 80107e2:	f7ff fe85 	bl	80104f0 <USBD_CoreFindEP>
 80107e6:	4603      	mov	r3, r0
 80107e8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80107ea:	7b7b      	ldrb	r3, [r7, #13]
 80107ec:	2bff      	cmp	r3, #255	@ 0xff
 80107ee:	f000 8174 	beq.w	8010ada <USBD_StdEPReq+0x32e>
 80107f2:	7b7b      	ldrb	r3, [r7, #13]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	f040 8170 	bne.w	8010ada <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80107fa:	7b7a      	ldrb	r2, [r7, #13]
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8010802:	7b7a      	ldrb	r2, [r7, #13]
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	32ae      	adds	r2, #174	@ 0xae
 8010808:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801080c:	689b      	ldr	r3, [r3, #8]
 801080e:	2b00      	cmp	r3, #0
 8010810:	f000 8163 	beq.w	8010ada <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8010814:	7b7a      	ldrb	r2, [r7, #13]
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	32ae      	adds	r2, #174	@ 0xae
 801081a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801081e:	689b      	ldr	r3, [r3, #8]
 8010820:	6839      	ldr	r1, [r7, #0]
 8010822:	6878      	ldr	r0, [r7, #4]
 8010824:	4798      	blx	r3
 8010826:	4603      	mov	r3, r0
 8010828:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801082a:	e156      	b.n	8010ada <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801082c:	683b      	ldr	r3, [r7, #0]
 801082e:	785b      	ldrb	r3, [r3, #1]
 8010830:	2b03      	cmp	r3, #3
 8010832:	d008      	beq.n	8010846 <USBD_StdEPReq+0x9a>
 8010834:	2b03      	cmp	r3, #3
 8010836:	f300 8145 	bgt.w	8010ac4 <USBD_StdEPReq+0x318>
 801083a:	2b00      	cmp	r3, #0
 801083c:	f000 809b 	beq.w	8010976 <USBD_StdEPReq+0x1ca>
 8010840:	2b01      	cmp	r3, #1
 8010842:	d03c      	beq.n	80108be <USBD_StdEPReq+0x112>
 8010844:	e13e      	b.n	8010ac4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801084c:	b2db      	uxtb	r3, r3
 801084e:	2b02      	cmp	r3, #2
 8010850:	d002      	beq.n	8010858 <USBD_StdEPReq+0xac>
 8010852:	2b03      	cmp	r3, #3
 8010854:	d016      	beq.n	8010884 <USBD_StdEPReq+0xd8>
 8010856:	e02c      	b.n	80108b2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010858:	7bbb      	ldrb	r3, [r7, #14]
 801085a:	2b00      	cmp	r3, #0
 801085c:	d00d      	beq.n	801087a <USBD_StdEPReq+0xce>
 801085e:	7bbb      	ldrb	r3, [r7, #14]
 8010860:	2b80      	cmp	r3, #128	@ 0x80
 8010862:	d00a      	beq.n	801087a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010864:	7bbb      	ldrb	r3, [r7, #14]
 8010866:	4619      	mov	r1, r3
 8010868:	6878      	ldr	r0, [r7, #4]
 801086a:	f001 f9d5 	bl	8011c18 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801086e:	2180      	movs	r1, #128	@ 0x80
 8010870:	6878      	ldr	r0, [r7, #4]
 8010872:	f001 f9d1 	bl	8011c18 <USBD_LL_StallEP>
 8010876:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010878:	e020      	b.n	80108bc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801087a:	6839      	ldr	r1, [r7, #0]
 801087c:	6878      	ldr	r0, [r7, #4]
 801087e:	f000 fc7a 	bl	8011176 <USBD_CtlError>
              break;
 8010882:	e01b      	b.n	80108bc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010884:	683b      	ldr	r3, [r7, #0]
 8010886:	885b      	ldrh	r3, [r3, #2]
 8010888:	2b00      	cmp	r3, #0
 801088a:	d10e      	bne.n	80108aa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801088c:	7bbb      	ldrb	r3, [r7, #14]
 801088e:	2b00      	cmp	r3, #0
 8010890:	d00b      	beq.n	80108aa <USBD_StdEPReq+0xfe>
 8010892:	7bbb      	ldrb	r3, [r7, #14]
 8010894:	2b80      	cmp	r3, #128	@ 0x80
 8010896:	d008      	beq.n	80108aa <USBD_StdEPReq+0xfe>
 8010898:	683b      	ldr	r3, [r7, #0]
 801089a:	88db      	ldrh	r3, [r3, #6]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d104      	bne.n	80108aa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80108a0:	7bbb      	ldrb	r3, [r7, #14]
 80108a2:	4619      	mov	r1, r3
 80108a4:	6878      	ldr	r0, [r7, #4]
 80108a6:	f001 f9b7 	bl	8011c18 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80108aa:	6878      	ldr	r0, [r7, #4]
 80108ac:	f000 fd3a 	bl	8011324 <USBD_CtlSendStatus>

              break;
 80108b0:	e004      	b.n	80108bc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80108b2:	6839      	ldr	r1, [r7, #0]
 80108b4:	6878      	ldr	r0, [r7, #4]
 80108b6:	f000 fc5e 	bl	8011176 <USBD_CtlError>
              break;
 80108ba:	bf00      	nop
          }
          break;
 80108bc:	e107      	b.n	8010ace <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80108c4:	b2db      	uxtb	r3, r3
 80108c6:	2b02      	cmp	r3, #2
 80108c8:	d002      	beq.n	80108d0 <USBD_StdEPReq+0x124>
 80108ca:	2b03      	cmp	r3, #3
 80108cc:	d016      	beq.n	80108fc <USBD_StdEPReq+0x150>
 80108ce:	e04b      	b.n	8010968 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80108d0:	7bbb      	ldrb	r3, [r7, #14]
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d00d      	beq.n	80108f2 <USBD_StdEPReq+0x146>
 80108d6:	7bbb      	ldrb	r3, [r7, #14]
 80108d8:	2b80      	cmp	r3, #128	@ 0x80
 80108da:	d00a      	beq.n	80108f2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80108dc:	7bbb      	ldrb	r3, [r7, #14]
 80108de:	4619      	mov	r1, r3
 80108e0:	6878      	ldr	r0, [r7, #4]
 80108e2:	f001 f999 	bl	8011c18 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80108e6:	2180      	movs	r1, #128	@ 0x80
 80108e8:	6878      	ldr	r0, [r7, #4]
 80108ea:	f001 f995 	bl	8011c18 <USBD_LL_StallEP>
 80108ee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80108f0:	e040      	b.n	8010974 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80108f2:	6839      	ldr	r1, [r7, #0]
 80108f4:	6878      	ldr	r0, [r7, #4]
 80108f6:	f000 fc3e 	bl	8011176 <USBD_CtlError>
              break;
 80108fa:	e03b      	b.n	8010974 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80108fc:	683b      	ldr	r3, [r7, #0]
 80108fe:	885b      	ldrh	r3, [r3, #2]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d136      	bne.n	8010972 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010904:	7bbb      	ldrb	r3, [r7, #14]
 8010906:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801090a:	2b00      	cmp	r3, #0
 801090c:	d004      	beq.n	8010918 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801090e:	7bbb      	ldrb	r3, [r7, #14]
 8010910:	4619      	mov	r1, r3
 8010912:	6878      	ldr	r0, [r7, #4]
 8010914:	f001 f99f 	bl	8011c56 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f000 fd03 	bl	8011324 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801091e:	7bbb      	ldrb	r3, [r7, #14]
 8010920:	4619      	mov	r1, r3
 8010922:	6878      	ldr	r0, [r7, #4]
 8010924:	f7ff fde4 	bl	80104f0 <USBD_CoreFindEP>
 8010928:	4603      	mov	r3, r0
 801092a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801092c:	7b7b      	ldrb	r3, [r7, #13]
 801092e:	2bff      	cmp	r3, #255	@ 0xff
 8010930:	d01f      	beq.n	8010972 <USBD_StdEPReq+0x1c6>
 8010932:	7b7b      	ldrb	r3, [r7, #13]
 8010934:	2b00      	cmp	r3, #0
 8010936:	d11c      	bne.n	8010972 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8010938:	7b7a      	ldrb	r2, [r7, #13]
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8010940:	7b7a      	ldrb	r2, [r7, #13]
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	32ae      	adds	r2, #174	@ 0xae
 8010946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801094a:	689b      	ldr	r3, [r3, #8]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d010      	beq.n	8010972 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010950:	7b7a      	ldrb	r2, [r7, #13]
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	32ae      	adds	r2, #174	@ 0xae
 8010956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801095a:	689b      	ldr	r3, [r3, #8]
 801095c:	6839      	ldr	r1, [r7, #0]
 801095e:	6878      	ldr	r0, [r7, #4]
 8010960:	4798      	blx	r3
 8010962:	4603      	mov	r3, r0
 8010964:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8010966:	e004      	b.n	8010972 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8010968:	6839      	ldr	r1, [r7, #0]
 801096a:	6878      	ldr	r0, [r7, #4]
 801096c:	f000 fc03 	bl	8011176 <USBD_CtlError>
              break;
 8010970:	e000      	b.n	8010974 <USBD_StdEPReq+0x1c8>
              break;
 8010972:	bf00      	nop
          }
          break;
 8010974:	e0ab      	b.n	8010ace <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801097c:	b2db      	uxtb	r3, r3
 801097e:	2b02      	cmp	r3, #2
 8010980:	d002      	beq.n	8010988 <USBD_StdEPReq+0x1dc>
 8010982:	2b03      	cmp	r3, #3
 8010984:	d032      	beq.n	80109ec <USBD_StdEPReq+0x240>
 8010986:	e097      	b.n	8010ab8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010988:	7bbb      	ldrb	r3, [r7, #14]
 801098a:	2b00      	cmp	r3, #0
 801098c:	d007      	beq.n	801099e <USBD_StdEPReq+0x1f2>
 801098e:	7bbb      	ldrb	r3, [r7, #14]
 8010990:	2b80      	cmp	r3, #128	@ 0x80
 8010992:	d004      	beq.n	801099e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8010994:	6839      	ldr	r1, [r7, #0]
 8010996:	6878      	ldr	r0, [r7, #4]
 8010998:	f000 fbed 	bl	8011176 <USBD_CtlError>
                break;
 801099c:	e091      	b.n	8010ac2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801099e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	da0b      	bge.n	80109be <USBD_StdEPReq+0x212>
 80109a6:	7bbb      	ldrb	r3, [r7, #14]
 80109a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80109ac:	4613      	mov	r3, r2
 80109ae:	009b      	lsls	r3, r3, #2
 80109b0:	4413      	add	r3, r2
 80109b2:	009b      	lsls	r3, r3, #2
 80109b4:	3310      	adds	r3, #16
 80109b6:	687a      	ldr	r2, [r7, #4]
 80109b8:	4413      	add	r3, r2
 80109ba:	3304      	adds	r3, #4
 80109bc:	e00b      	b.n	80109d6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80109be:	7bbb      	ldrb	r3, [r7, #14]
 80109c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80109c4:	4613      	mov	r3, r2
 80109c6:	009b      	lsls	r3, r3, #2
 80109c8:	4413      	add	r3, r2
 80109ca:	009b      	lsls	r3, r3, #2
 80109cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80109d0:	687a      	ldr	r2, [r7, #4]
 80109d2:	4413      	add	r3, r2
 80109d4:	3304      	adds	r3, #4
 80109d6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80109d8:	68bb      	ldr	r3, [r7, #8]
 80109da:	2200      	movs	r2, #0
 80109dc:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80109de:	68bb      	ldr	r3, [r7, #8]
 80109e0:	2202      	movs	r2, #2
 80109e2:	4619      	mov	r1, r3
 80109e4:	6878      	ldr	r0, [r7, #4]
 80109e6:	f000 fc43 	bl	8011270 <USBD_CtlSendData>
              break;
 80109ea:	e06a      	b.n	8010ac2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80109ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	da11      	bge.n	8010a18 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80109f4:	7bbb      	ldrb	r3, [r7, #14]
 80109f6:	f003 020f 	and.w	r2, r3, #15
 80109fa:	6879      	ldr	r1, [r7, #4]
 80109fc:	4613      	mov	r3, r2
 80109fe:	009b      	lsls	r3, r3, #2
 8010a00:	4413      	add	r3, r2
 8010a02:	009b      	lsls	r3, r3, #2
 8010a04:	440b      	add	r3, r1
 8010a06:	3324      	adds	r3, #36	@ 0x24
 8010a08:	881b      	ldrh	r3, [r3, #0]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d117      	bne.n	8010a3e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010a0e:	6839      	ldr	r1, [r7, #0]
 8010a10:	6878      	ldr	r0, [r7, #4]
 8010a12:	f000 fbb0 	bl	8011176 <USBD_CtlError>
                  break;
 8010a16:	e054      	b.n	8010ac2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010a18:	7bbb      	ldrb	r3, [r7, #14]
 8010a1a:	f003 020f 	and.w	r2, r3, #15
 8010a1e:	6879      	ldr	r1, [r7, #4]
 8010a20:	4613      	mov	r3, r2
 8010a22:	009b      	lsls	r3, r3, #2
 8010a24:	4413      	add	r3, r2
 8010a26:	009b      	lsls	r3, r3, #2
 8010a28:	440b      	add	r3, r1
 8010a2a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010a2e:	881b      	ldrh	r3, [r3, #0]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d104      	bne.n	8010a3e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010a34:	6839      	ldr	r1, [r7, #0]
 8010a36:	6878      	ldr	r0, [r7, #4]
 8010a38:	f000 fb9d 	bl	8011176 <USBD_CtlError>
                  break;
 8010a3c:	e041      	b.n	8010ac2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010a3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	da0b      	bge.n	8010a5e <USBD_StdEPReq+0x2b2>
 8010a46:	7bbb      	ldrb	r3, [r7, #14]
 8010a48:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010a4c:	4613      	mov	r3, r2
 8010a4e:	009b      	lsls	r3, r3, #2
 8010a50:	4413      	add	r3, r2
 8010a52:	009b      	lsls	r3, r3, #2
 8010a54:	3310      	adds	r3, #16
 8010a56:	687a      	ldr	r2, [r7, #4]
 8010a58:	4413      	add	r3, r2
 8010a5a:	3304      	adds	r3, #4
 8010a5c:	e00b      	b.n	8010a76 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010a5e:	7bbb      	ldrb	r3, [r7, #14]
 8010a60:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010a64:	4613      	mov	r3, r2
 8010a66:	009b      	lsls	r3, r3, #2
 8010a68:	4413      	add	r3, r2
 8010a6a:	009b      	lsls	r3, r3, #2
 8010a6c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010a70:	687a      	ldr	r2, [r7, #4]
 8010a72:	4413      	add	r3, r2
 8010a74:	3304      	adds	r3, #4
 8010a76:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010a78:	7bbb      	ldrb	r3, [r7, #14]
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d002      	beq.n	8010a84 <USBD_StdEPReq+0x2d8>
 8010a7e:	7bbb      	ldrb	r3, [r7, #14]
 8010a80:	2b80      	cmp	r3, #128	@ 0x80
 8010a82:	d103      	bne.n	8010a8c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8010a84:	68bb      	ldr	r3, [r7, #8]
 8010a86:	2200      	movs	r2, #0
 8010a88:	601a      	str	r2, [r3, #0]
 8010a8a:	e00e      	b.n	8010aaa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010a8c:	7bbb      	ldrb	r3, [r7, #14]
 8010a8e:	4619      	mov	r1, r3
 8010a90:	6878      	ldr	r0, [r7, #4]
 8010a92:	f001 f8ff 	bl	8011c94 <USBD_LL_IsStallEP>
 8010a96:	4603      	mov	r3, r0
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d003      	beq.n	8010aa4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8010a9c:	68bb      	ldr	r3, [r7, #8]
 8010a9e:	2201      	movs	r2, #1
 8010aa0:	601a      	str	r2, [r3, #0]
 8010aa2:	e002      	b.n	8010aaa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8010aa4:	68bb      	ldr	r3, [r7, #8]
 8010aa6:	2200      	movs	r2, #0
 8010aa8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010aaa:	68bb      	ldr	r3, [r7, #8]
 8010aac:	2202      	movs	r2, #2
 8010aae:	4619      	mov	r1, r3
 8010ab0:	6878      	ldr	r0, [r7, #4]
 8010ab2:	f000 fbdd 	bl	8011270 <USBD_CtlSendData>
              break;
 8010ab6:	e004      	b.n	8010ac2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8010ab8:	6839      	ldr	r1, [r7, #0]
 8010aba:	6878      	ldr	r0, [r7, #4]
 8010abc:	f000 fb5b 	bl	8011176 <USBD_CtlError>
              break;
 8010ac0:	bf00      	nop
          }
          break;
 8010ac2:	e004      	b.n	8010ace <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8010ac4:	6839      	ldr	r1, [r7, #0]
 8010ac6:	6878      	ldr	r0, [r7, #4]
 8010ac8:	f000 fb55 	bl	8011176 <USBD_CtlError>
          break;
 8010acc:	bf00      	nop
      }
      break;
 8010ace:	e005      	b.n	8010adc <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8010ad0:	6839      	ldr	r1, [r7, #0]
 8010ad2:	6878      	ldr	r0, [r7, #4]
 8010ad4:	f000 fb4f 	bl	8011176 <USBD_CtlError>
      break;
 8010ad8:	e000      	b.n	8010adc <USBD_StdEPReq+0x330>
      break;
 8010ada:	bf00      	nop
  }

  return ret;
 8010adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ade:	4618      	mov	r0, r3
 8010ae0:	3710      	adds	r7, #16
 8010ae2:	46bd      	mov	sp, r7
 8010ae4:	bd80      	pop	{r7, pc}
	...

08010ae8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010ae8:	b580      	push	{r7, lr}
 8010aea:	b084      	sub	sp, #16
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	6078      	str	r0, [r7, #4]
 8010af0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010af2:	2300      	movs	r3, #0
 8010af4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010af6:	2300      	movs	r3, #0
 8010af8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010afa:	2300      	movs	r3, #0
 8010afc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010afe:	683b      	ldr	r3, [r7, #0]
 8010b00:	885b      	ldrh	r3, [r3, #2]
 8010b02:	0a1b      	lsrs	r3, r3, #8
 8010b04:	b29b      	uxth	r3, r3
 8010b06:	3b01      	subs	r3, #1
 8010b08:	2b06      	cmp	r3, #6
 8010b0a:	f200 8128 	bhi.w	8010d5e <USBD_GetDescriptor+0x276>
 8010b0e:	a201      	add	r2, pc, #4	@ (adr r2, 8010b14 <USBD_GetDescriptor+0x2c>)
 8010b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b14:	08010b31 	.word	0x08010b31
 8010b18:	08010b49 	.word	0x08010b49
 8010b1c:	08010b89 	.word	0x08010b89
 8010b20:	08010d5f 	.word	0x08010d5f
 8010b24:	08010d5f 	.word	0x08010d5f
 8010b28:	08010cff 	.word	0x08010cff
 8010b2c:	08010d2b 	.word	0x08010d2b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	687a      	ldr	r2, [r7, #4]
 8010b3a:	7c12      	ldrb	r2, [r2, #16]
 8010b3c:	f107 0108 	add.w	r1, r7, #8
 8010b40:	4610      	mov	r0, r2
 8010b42:	4798      	blx	r3
 8010b44:	60f8      	str	r0, [r7, #12]
      break;
 8010b46:	e112      	b.n	8010d6e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	7c1b      	ldrb	r3, [r3, #16]
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d10d      	bne.n	8010b6c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b58:	f107 0208 	add.w	r2, r7, #8
 8010b5c:	4610      	mov	r0, r2
 8010b5e:	4798      	blx	r3
 8010b60:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	3301      	adds	r3, #1
 8010b66:	2202      	movs	r2, #2
 8010b68:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8010b6a:	e100      	b.n	8010d6e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b74:	f107 0208 	add.w	r2, r7, #8
 8010b78:	4610      	mov	r0, r2
 8010b7a:	4798      	blx	r3
 8010b7c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	3301      	adds	r3, #1
 8010b82:	2202      	movs	r2, #2
 8010b84:	701a      	strb	r2, [r3, #0]
      break;
 8010b86:	e0f2      	b.n	8010d6e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8010b88:	683b      	ldr	r3, [r7, #0]
 8010b8a:	885b      	ldrh	r3, [r3, #2]
 8010b8c:	b2db      	uxtb	r3, r3
 8010b8e:	2b05      	cmp	r3, #5
 8010b90:	f200 80ac 	bhi.w	8010cec <USBD_GetDescriptor+0x204>
 8010b94:	a201      	add	r2, pc, #4	@ (adr r2, 8010b9c <USBD_GetDescriptor+0xb4>)
 8010b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b9a:	bf00      	nop
 8010b9c:	08010bb5 	.word	0x08010bb5
 8010ba0:	08010be9 	.word	0x08010be9
 8010ba4:	08010c1d 	.word	0x08010c1d
 8010ba8:	08010c51 	.word	0x08010c51
 8010bac:	08010c85 	.word	0x08010c85
 8010bb0:	08010cb9 	.word	0x08010cb9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010bba:	685b      	ldr	r3, [r3, #4]
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d00b      	beq.n	8010bd8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010bc6:	685b      	ldr	r3, [r3, #4]
 8010bc8:	687a      	ldr	r2, [r7, #4]
 8010bca:	7c12      	ldrb	r2, [r2, #16]
 8010bcc:	f107 0108 	add.w	r1, r7, #8
 8010bd0:	4610      	mov	r0, r2
 8010bd2:	4798      	blx	r3
 8010bd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010bd6:	e091      	b.n	8010cfc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010bd8:	6839      	ldr	r1, [r7, #0]
 8010bda:	6878      	ldr	r0, [r7, #4]
 8010bdc:	f000 facb 	bl	8011176 <USBD_CtlError>
            err++;
 8010be0:	7afb      	ldrb	r3, [r7, #11]
 8010be2:	3301      	adds	r3, #1
 8010be4:	72fb      	strb	r3, [r7, #11]
          break;
 8010be6:	e089      	b.n	8010cfc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010bee:	689b      	ldr	r3, [r3, #8]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d00b      	beq.n	8010c0c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010bfa:	689b      	ldr	r3, [r3, #8]
 8010bfc:	687a      	ldr	r2, [r7, #4]
 8010bfe:	7c12      	ldrb	r2, [r2, #16]
 8010c00:	f107 0108 	add.w	r1, r7, #8
 8010c04:	4610      	mov	r0, r2
 8010c06:	4798      	blx	r3
 8010c08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010c0a:	e077      	b.n	8010cfc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010c0c:	6839      	ldr	r1, [r7, #0]
 8010c0e:	6878      	ldr	r0, [r7, #4]
 8010c10:	f000 fab1 	bl	8011176 <USBD_CtlError>
            err++;
 8010c14:	7afb      	ldrb	r3, [r7, #11]
 8010c16:	3301      	adds	r3, #1
 8010c18:	72fb      	strb	r3, [r7, #11]
          break;
 8010c1a:	e06f      	b.n	8010cfc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c22:	68db      	ldr	r3, [r3, #12]
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d00b      	beq.n	8010c40 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c2e:	68db      	ldr	r3, [r3, #12]
 8010c30:	687a      	ldr	r2, [r7, #4]
 8010c32:	7c12      	ldrb	r2, [r2, #16]
 8010c34:	f107 0108 	add.w	r1, r7, #8
 8010c38:	4610      	mov	r0, r2
 8010c3a:	4798      	blx	r3
 8010c3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010c3e:	e05d      	b.n	8010cfc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010c40:	6839      	ldr	r1, [r7, #0]
 8010c42:	6878      	ldr	r0, [r7, #4]
 8010c44:	f000 fa97 	bl	8011176 <USBD_CtlError>
            err++;
 8010c48:	7afb      	ldrb	r3, [r7, #11]
 8010c4a:	3301      	adds	r3, #1
 8010c4c:	72fb      	strb	r3, [r7, #11]
          break;
 8010c4e:	e055      	b.n	8010cfc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c56:	691b      	ldr	r3, [r3, #16]
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d00b      	beq.n	8010c74 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c62:	691b      	ldr	r3, [r3, #16]
 8010c64:	687a      	ldr	r2, [r7, #4]
 8010c66:	7c12      	ldrb	r2, [r2, #16]
 8010c68:	f107 0108 	add.w	r1, r7, #8
 8010c6c:	4610      	mov	r0, r2
 8010c6e:	4798      	blx	r3
 8010c70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010c72:	e043      	b.n	8010cfc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010c74:	6839      	ldr	r1, [r7, #0]
 8010c76:	6878      	ldr	r0, [r7, #4]
 8010c78:	f000 fa7d 	bl	8011176 <USBD_CtlError>
            err++;
 8010c7c:	7afb      	ldrb	r3, [r7, #11]
 8010c7e:	3301      	adds	r3, #1
 8010c80:	72fb      	strb	r3, [r7, #11]
          break;
 8010c82:	e03b      	b.n	8010cfc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c8a:	695b      	ldr	r3, [r3, #20]
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d00b      	beq.n	8010ca8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c96:	695b      	ldr	r3, [r3, #20]
 8010c98:	687a      	ldr	r2, [r7, #4]
 8010c9a:	7c12      	ldrb	r2, [r2, #16]
 8010c9c:	f107 0108 	add.w	r1, r7, #8
 8010ca0:	4610      	mov	r0, r2
 8010ca2:	4798      	blx	r3
 8010ca4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010ca6:	e029      	b.n	8010cfc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010ca8:	6839      	ldr	r1, [r7, #0]
 8010caa:	6878      	ldr	r0, [r7, #4]
 8010cac:	f000 fa63 	bl	8011176 <USBD_CtlError>
            err++;
 8010cb0:	7afb      	ldrb	r3, [r7, #11]
 8010cb2:	3301      	adds	r3, #1
 8010cb4:	72fb      	strb	r3, [r7, #11]
          break;
 8010cb6:	e021      	b.n	8010cfc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010cbe:	699b      	ldr	r3, [r3, #24]
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d00b      	beq.n	8010cdc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010cca:	699b      	ldr	r3, [r3, #24]
 8010ccc:	687a      	ldr	r2, [r7, #4]
 8010cce:	7c12      	ldrb	r2, [r2, #16]
 8010cd0:	f107 0108 	add.w	r1, r7, #8
 8010cd4:	4610      	mov	r0, r2
 8010cd6:	4798      	blx	r3
 8010cd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010cda:	e00f      	b.n	8010cfc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010cdc:	6839      	ldr	r1, [r7, #0]
 8010cde:	6878      	ldr	r0, [r7, #4]
 8010ce0:	f000 fa49 	bl	8011176 <USBD_CtlError>
            err++;
 8010ce4:	7afb      	ldrb	r3, [r7, #11]
 8010ce6:	3301      	adds	r3, #1
 8010ce8:	72fb      	strb	r3, [r7, #11]
          break;
 8010cea:	e007      	b.n	8010cfc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8010cec:	6839      	ldr	r1, [r7, #0]
 8010cee:	6878      	ldr	r0, [r7, #4]
 8010cf0:	f000 fa41 	bl	8011176 <USBD_CtlError>
          err++;
 8010cf4:	7afb      	ldrb	r3, [r7, #11]
 8010cf6:	3301      	adds	r3, #1
 8010cf8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8010cfa:	bf00      	nop
      }
      break;
 8010cfc:	e037      	b.n	8010d6e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	7c1b      	ldrb	r3, [r3, #16]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d109      	bne.n	8010d1a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d0e:	f107 0208 	add.w	r2, r7, #8
 8010d12:	4610      	mov	r0, r2
 8010d14:	4798      	blx	r3
 8010d16:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010d18:	e029      	b.n	8010d6e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8010d1a:	6839      	ldr	r1, [r7, #0]
 8010d1c:	6878      	ldr	r0, [r7, #4]
 8010d1e:	f000 fa2a 	bl	8011176 <USBD_CtlError>
        err++;
 8010d22:	7afb      	ldrb	r3, [r7, #11]
 8010d24:	3301      	adds	r3, #1
 8010d26:	72fb      	strb	r3, [r7, #11]
      break;
 8010d28:	e021      	b.n	8010d6e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	7c1b      	ldrb	r3, [r3, #16]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d10d      	bne.n	8010d4e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010d3a:	f107 0208 	add.w	r2, r7, #8
 8010d3e:	4610      	mov	r0, r2
 8010d40:	4798      	blx	r3
 8010d42:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	3301      	adds	r3, #1
 8010d48:	2207      	movs	r2, #7
 8010d4a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010d4c:	e00f      	b.n	8010d6e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8010d4e:	6839      	ldr	r1, [r7, #0]
 8010d50:	6878      	ldr	r0, [r7, #4]
 8010d52:	f000 fa10 	bl	8011176 <USBD_CtlError>
        err++;
 8010d56:	7afb      	ldrb	r3, [r7, #11]
 8010d58:	3301      	adds	r3, #1
 8010d5a:	72fb      	strb	r3, [r7, #11]
      break;
 8010d5c:	e007      	b.n	8010d6e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8010d5e:	6839      	ldr	r1, [r7, #0]
 8010d60:	6878      	ldr	r0, [r7, #4]
 8010d62:	f000 fa08 	bl	8011176 <USBD_CtlError>
      err++;
 8010d66:	7afb      	ldrb	r3, [r7, #11]
 8010d68:	3301      	adds	r3, #1
 8010d6a:	72fb      	strb	r3, [r7, #11]
      break;
 8010d6c:	bf00      	nop
  }

  if (err != 0U)
 8010d6e:	7afb      	ldrb	r3, [r7, #11]
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d11e      	bne.n	8010db2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8010d74:	683b      	ldr	r3, [r7, #0]
 8010d76:	88db      	ldrh	r3, [r3, #6]
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d016      	beq.n	8010daa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8010d7c:	893b      	ldrh	r3, [r7, #8]
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d00e      	beq.n	8010da0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8010d82:	683b      	ldr	r3, [r7, #0]
 8010d84:	88da      	ldrh	r2, [r3, #6]
 8010d86:	893b      	ldrh	r3, [r7, #8]
 8010d88:	4293      	cmp	r3, r2
 8010d8a:	bf28      	it	cs
 8010d8c:	4613      	movcs	r3, r2
 8010d8e:	b29b      	uxth	r3, r3
 8010d90:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8010d92:	893b      	ldrh	r3, [r7, #8]
 8010d94:	461a      	mov	r2, r3
 8010d96:	68f9      	ldr	r1, [r7, #12]
 8010d98:	6878      	ldr	r0, [r7, #4]
 8010d9a:	f000 fa69 	bl	8011270 <USBD_CtlSendData>
 8010d9e:	e009      	b.n	8010db4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8010da0:	6839      	ldr	r1, [r7, #0]
 8010da2:	6878      	ldr	r0, [r7, #4]
 8010da4:	f000 f9e7 	bl	8011176 <USBD_CtlError>
 8010da8:	e004      	b.n	8010db4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8010daa:	6878      	ldr	r0, [r7, #4]
 8010dac:	f000 faba 	bl	8011324 <USBD_CtlSendStatus>
 8010db0:	e000      	b.n	8010db4 <USBD_GetDescriptor+0x2cc>
    return;
 8010db2:	bf00      	nop
  }
}
 8010db4:	3710      	adds	r7, #16
 8010db6:	46bd      	mov	sp, r7
 8010db8:	bd80      	pop	{r7, pc}
 8010dba:	bf00      	nop

08010dbc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b084      	sub	sp, #16
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	6078      	str	r0, [r7, #4]
 8010dc4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010dc6:	683b      	ldr	r3, [r7, #0]
 8010dc8:	889b      	ldrh	r3, [r3, #4]
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d131      	bne.n	8010e32 <USBD_SetAddress+0x76>
 8010dce:	683b      	ldr	r3, [r7, #0]
 8010dd0:	88db      	ldrh	r3, [r3, #6]
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d12d      	bne.n	8010e32 <USBD_SetAddress+0x76>
 8010dd6:	683b      	ldr	r3, [r7, #0]
 8010dd8:	885b      	ldrh	r3, [r3, #2]
 8010dda:	2b7f      	cmp	r3, #127	@ 0x7f
 8010ddc:	d829      	bhi.n	8010e32 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010dde:	683b      	ldr	r3, [r7, #0]
 8010de0:	885b      	ldrh	r3, [r3, #2]
 8010de2:	b2db      	uxtb	r3, r3
 8010de4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010de8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010df0:	b2db      	uxtb	r3, r3
 8010df2:	2b03      	cmp	r3, #3
 8010df4:	d104      	bne.n	8010e00 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8010df6:	6839      	ldr	r1, [r7, #0]
 8010df8:	6878      	ldr	r0, [r7, #4]
 8010dfa:	f000 f9bc 	bl	8011176 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010dfe:	e01d      	b.n	8010e3c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	7bfa      	ldrb	r2, [r7, #15]
 8010e04:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8010e08:	7bfb      	ldrb	r3, [r7, #15]
 8010e0a:	4619      	mov	r1, r3
 8010e0c:	6878      	ldr	r0, [r7, #4]
 8010e0e:	f000 ff6d 	bl	8011cec <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010e12:	6878      	ldr	r0, [r7, #4]
 8010e14:	f000 fa86 	bl	8011324 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8010e18:	7bfb      	ldrb	r3, [r7, #15]
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d004      	beq.n	8010e28 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	2202      	movs	r2, #2
 8010e22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010e26:	e009      	b.n	8010e3c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	2201      	movs	r2, #1
 8010e2c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010e30:	e004      	b.n	8010e3c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8010e32:	6839      	ldr	r1, [r7, #0]
 8010e34:	6878      	ldr	r0, [r7, #4]
 8010e36:	f000 f99e 	bl	8011176 <USBD_CtlError>
  }
}
 8010e3a:	bf00      	nop
 8010e3c:	bf00      	nop
 8010e3e:	3710      	adds	r7, #16
 8010e40:	46bd      	mov	sp, r7
 8010e42:	bd80      	pop	{r7, pc}

08010e44 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010e44:	b580      	push	{r7, lr}
 8010e46:	b084      	sub	sp, #16
 8010e48:	af00      	add	r7, sp, #0
 8010e4a:	6078      	str	r0, [r7, #4]
 8010e4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010e4e:	2300      	movs	r3, #0
 8010e50:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8010e52:	683b      	ldr	r3, [r7, #0]
 8010e54:	885b      	ldrh	r3, [r3, #2]
 8010e56:	b2da      	uxtb	r2, r3
 8010e58:	4b4e      	ldr	r3, [pc, #312]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010e5a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010e5c:	4b4d      	ldr	r3, [pc, #308]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010e5e:	781b      	ldrb	r3, [r3, #0]
 8010e60:	2b01      	cmp	r3, #1
 8010e62:	d905      	bls.n	8010e70 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010e64:	6839      	ldr	r1, [r7, #0]
 8010e66:	6878      	ldr	r0, [r7, #4]
 8010e68:	f000 f985 	bl	8011176 <USBD_CtlError>
    return USBD_FAIL;
 8010e6c:	2303      	movs	r3, #3
 8010e6e:	e08c      	b.n	8010f8a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010e76:	b2db      	uxtb	r3, r3
 8010e78:	2b02      	cmp	r3, #2
 8010e7a:	d002      	beq.n	8010e82 <USBD_SetConfig+0x3e>
 8010e7c:	2b03      	cmp	r3, #3
 8010e7e:	d029      	beq.n	8010ed4 <USBD_SetConfig+0x90>
 8010e80:	e075      	b.n	8010f6e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8010e82:	4b44      	ldr	r3, [pc, #272]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010e84:	781b      	ldrb	r3, [r3, #0]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d020      	beq.n	8010ecc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8010e8a:	4b42      	ldr	r3, [pc, #264]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010e8c:	781b      	ldrb	r3, [r3, #0]
 8010e8e:	461a      	mov	r2, r3
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010e94:	4b3f      	ldr	r3, [pc, #252]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010e96:	781b      	ldrb	r3, [r3, #0]
 8010e98:	4619      	mov	r1, r3
 8010e9a:	6878      	ldr	r0, [r7, #4]
 8010e9c:	f7fe ffe3 	bl	800fe66 <USBD_SetClassConfig>
 8010ea0:	4603      	mov	r3, r0
 8010ea2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8010ea4:	7bfb      	ldrb	r3, [r7, #15]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d008      	beq.n	8010ebc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8010eaa:	6839      	ldr	r1, [r7, #0]
 8010eac:	6878      	ldr	r0, [r7, #4]
 8010eae:	f000 f962 	bl	8011176 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	2202      	movs	r2, #2
 8010eb6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010eba:	e065      	b.n	8010f88 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8010ebc:	6878      	ldr	r0, [r7, #4]
 8010ebe:	f000 fa31 	bl	8011324 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	2203      	movs	r2, #3
 8010ec6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010eca:	e05d      	b.n	8010f88 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8010ecc:	6878      	ldr	r0, [r7, #4]
 8010ece:	f000 fa29 	bl	8011324 <USBD_CtlSendStatus>
      break;
 8010ed2:	e059      	b.n	8010f88 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8010ed4:	4b2f      	ldr	r3, [pc, #188]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010ed6:	781b      	ldrb	r3, [r3, #0]
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d112      	bne.n	8010f02 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	2202      	movs	r2, #2
 8010ee0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8010ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010ee6:	781b      	ldrb	r3, [r3, #0]
 8010ee8:	461a      	mov	r2, r3
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010eee:	4b29      	ldr	r3, [pc, #164]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010ef0:	781b      	ldrb	r3, [r3, #0]
 8010ef2:	4619      	mov	r1, r3
 8010ef4:	6878      	ldr	r0, [r7, #4]
 8010ef6:	f7fe ffd2 	bl	800fe9e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8010efa:	6878      	ldr	r0, [r7, #4]
 8010efc:	f000 fa12 	bl	8011324 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010f00:	e042      	b.n	8010f88 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8010f02:	4b24      	ldr	r3, [pc, #144]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010f04:	781b      	ldrb	r3, [r3, #0]
 8010f06:	461a      	mov	r2, r3
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	685b      	ldr	r3, [r3, #4]
 8010f0c:	429a      	cmp	r2, r3
 8010f0e:	d02a      	beq.n	8010f66 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	685b      	ldr	r3, [r3, #4]
 8010f14:	b2db      	uxtb	r3, r3
 8010f16:	4619      	mov	r1, r3
 8010f18:	6878      	ldr	r0, [r7, #4]
 8010f1a:	f7fe ffc0 	bl	800fe9e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8010f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010f20:	781b      	ldrb	r3, [r3, #0]
 8010f22:	461a      	mov	r2, r3
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010f28:	4b1a      	ldr	r3, [pc, #104]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010f2a:	781b      	ldrb	r3, [r3, #0]
 8010f2c:	4619      	mov	r1, r3
 8010f2e:	6878      	ldr	r0, [r7, #4]
 8010f30:	f7fe ff99 	bl	800fe66 <USBD_SetClassConfig>
 8010f34:	4603      	mov	r3, r0
 8010f36:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8010f38:	7bfb      	ldrb	r3, [r7, #15]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d00f      	beq.n	8010f5e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8010f3e:	6839      	ldr	r1, [r7, #0]
 8010f40:	6878      	ldr	r0, [r7, #4]
 8010f42:	f000 f918 	bl	8011176 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	685b      	ldr	r3, [r3, #4]
 8010f4a:	b2db      	uxtb	r3, r3
 8010f4c:	4619      	mov	r1, r3
 8010f4e:	6878      	ldr	r0, [r7, #4]
 8010f50:	f7fe ffa5 	bl	800fe9e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	2202      	movs	r2, #2
 8010f58:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010f5c:	e014      	b.n	8010f88 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8010f5e:	6878      	ldr	r0, [r7, #4]
 8010f60:	f000 f9e0 	bl	8011324 <USBD_CtlSendStatus>
      break;
 8010f64:	e010      	b.n	8010f88 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8010f66:	6878      	ldr	r0, [r7, #4]
 8010f68:	f000 f9dc 	bl	8011324 <USBD_CtlSendStatus>
      break;
 8010f6c:	e00c      	b.n	8010f88 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8010f6e:	6839      	ldr	r1, [r7, #0]
 8010f70:	6878      	ldr	r0, [r7, #4]
 8010f72:	f000 f900 	bl	8011176 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010f76:	4b07      	ldr	r3, [pc, #28]	@ (8010f94 <USBD_SetConfig+0x150>)
 8010f78:	781b      	ldrb	r3, [r3, #0]
 8010f7a:	4619      	mov	r1, r3
 8010f7c:	6878      	ldr	r0, [r7, #4]
 8010f7e:	f7fe ff8e 	bl	800fe9e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8010f82:	2303      	movs	r3, #3
 8010f84:	73fb      	strb	r3, [r7, #15]
      break;
 8010f86:	bf00      	nop
  }

  return ret;
 8010f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	3710      	adds	r7, #16
 8010f8e:	46bd      	mov	sp, r7
 8010f90:	bd80      	pop	{r7, pc}
 8010f92:	bf00      	nop
 8010f94:	20003fd4 	.word	0x20003fd4

08010f98 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010f98:	b580      	push	{r7, lr}
 8010f9a:	b082      	sub	sp, #8
 8010f9c:	af00      	add	r7, sp, #0
 8010f9e:	6078      	str	r0, [r7, #4]
 8010fa0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8010fa2:	683b      	ldr	r3, [r7, #0]
 8010fa4:	88db      	ldrh	r3, [r3, #6]
 8010fa6:	2b01      	cmp	r3, #1
 8010fa8:	d004      	beq.n	8010fb4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8010faa:	6839      	ldr	r1, [r7, #0]
 8010fac:	6878      	ldr	r0, [r7, #4]
 8010fae:	f000 f8e2 	bl	8011176 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8010fb2:	e023      	b.n	8010ffc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010fba:	b2db      	uxtb	r3, r3
 8010fbc:	2b02      	cmp	r3, #2
 8010fbe:	dc02      	bgt.n	8010fc6 <USBD_GetConfig+0x2e>
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	dc03      	bgt.n	8010fcc <USBD_GetConfig+0x34>
 8010fc4:	e015      	b.n	8010ff2 <USBD_GetConfig+0x5a>
 8010fc6:	2b03      	cmp	r3, #3
 8010fc8:	d00b      	beq.n	8010fe2 <USBD_GetConfig+0x4a>
 8010fca:	e012      	b.n	8010ff2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	2200      	movs	r2, #0
 8010fd0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	3308      	adds	r3, #8
 8010fd6:	2201      	movs	r2, #1
 8010fd8:	4619      	mov	r1, r3
 8010fda:	6878      	ldr	r0, [r7, #4]
 8010fdc:	f000 f948 	bl	8011270 <USBD_CtlSendData>
        break;
 8010fe0:	e00c      	b.n	8010ffc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	3304      	adds	r3, #4
 8010fe6:	2201      	movs	r2, #1
 8010fe8:	4619      	mov	r1, r3
 8010fea:	6878      	ldr	r0, [r7, #4]
 8010fec:	f000 f940 	bl	8011270 <USBD_CtlSendData>
        break;
 8010ff0:	e004      	b.n	8010ffc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8010ff2:	6839      	ldr	r1, [r7, #0]
 8010ff4:	6878      	ldr	r0, [r7, #4]
 8010ff6:	f000 f8be 	bl	8011176 <USBD_CtlError>
        break;
 8010ffa:	bf00      	nop
}
 8010ffc:	bf00      	nop
 8010ffe:	3708      	adds	r7, #8
 8011000:	46bd      	mov	sp, r7
 8011002:	bd80      	pop	{r7, pc}

08011004 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011004:	b580      	push	{r7, lr}
 8011006:	b082      	sub	sp, #8
 8011008:	af00      	add	r7, sp, #0
 801100a:	6078      	str	r0, [r7, #4]
 801100c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011014:	b2db      	uxtb	r3, r3
 8011016:	3b01      	subs	r3, #1
 8011018:	2b02      	cmp	r3, #2
 801101a:	d81e      	bhi.n	801105a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801101c:	683b      	ldr	r3, [r7, #0]
 801101e:	88db      	ldrh	r3, [r3, #6]
 8011020:	2b02      	cmp	r3, #2
 8011022:	d004      	beq.n	801102e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011024:	6839      	ldr	r1, [r7, #0]
 8011026:	6878      	ldr	r0, [r7, #4]
 8011028:	f000 f8a5 	bl	8011176 <USBD_CtlError>
        break;
 801102c:	e01a      	b.n	8011064 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	2201      	movs	r2, #1
 8011032:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801103a:	2b00      	cmp	r3, #0
 801103c:	d005      	beq.n	801104a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	68db      	ldr	r3, [r3, #12]
 8011042:	f043 0202 	orr.w	r2, r3, #2
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	330c      	adds	r3, #12
 801104e:	2202      	movs	r2, #2
 8011050:	4619      	mov	r1, r3
 8011052:	6878      	ldr	r0, [r7, #4]
 8011054:	f000 f90c 	bl	8011270 <USBD_CtlSendData>
      break;
 8011058:	e004      	b.n	8011064 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801105a:	6839      	ldr	r1, [r7, #0]
 801105c:	6878      	ldr	r0, [r7, #4]
 801105e:	f000 f88a 	bl	8011176 <USBD_CtlError>
      break;
 8011062:	bf00      	nop
  }
}
 8011064:	bf00      	nop
 8011066:	3708      	adds	r7, #8
 8011068:	46bd      	mov	sp, r7
 801106a:	bd80      	pop	{r7, pc}

0801106c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801106c:	b580      	push	{r7, lr}
 801106e:	b082      	sub	sp, #8
 8011070:	af00      	add	r7, sp, #0
 8011072:	6078      	str	r0, [r7, #4]
 8011074:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011076:	683b      	ldr	r3, [r7, #0]
 8011078:	885b      	ldrh	r3, [r3, #2]
 801107a:	2b01      	cmp	r3, #1
 801107c:	d107      	bne.n	801108e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	2201      	movs	r2, #1
 8011082:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011086:	6878      	ldr	r0, [r7, #4]
 8011088:	f000 f94c 	bl	8011324 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 801108c:	e013      	b.n	80110b6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801108e:	683b      	ldr	r3, [r7, #0]
 8011090:	885b      	ldrh	r3, [r3, #2]
 8011092:	2b02      	cmp	r3, #2
 8011094:	d10b      	bne.n	80110ae <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8011096:	683b      	ldr	r3, [r7, #0]
 8011098:	889b      	ldrh	r3, [r3, #4]
 801109a:	0a1b      	lsrs	r3, r3, #8
 801109c:	b29b      	uxth	r3, r3
 801109e:	b2da      	uxtb	r2, r3
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80110a6:	6878      	ldr	r0, [r7, #4]
 80110a8:	f000 f93c 	bl	8011324 <USBD_CtlSendStatus>
}
 80110ac:	e003      	b.n	80110b6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80110ae:	6839      	ldr	r1, [r7, #0]
 80110b0:	6878      	ldr	r0, [r7, #4]
 80110b2:	f000 f860 	bl	8011176 <USBD_CtlError>
}
 80110b6:	bf00      	nop
 80110b8:	3708      	adds	r7, #8
 80110ba:	46bd      	mov	sp, r7
 80110bc:	bd80      	pop	{r7, pc}

080110be <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80110be:	b580      	push	{r7, lr}
 80110c0:	b082      	sub	sp, #8
 80110c2:	af00      	add	r7, sp, #0
 80110c4:	6078      	str	r0, [r7, #4]
 80110c6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80110ce:	b2db      	uxtb	r3, r3
 80110d0:	3b01      	subs	r3, #1
 80110d2:	2b02      	cmp	r3, #2
 80110d4:	d80b      	bhi.n	80110ee <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	885b      	ldrh	r3, [r3, #2]
 80110da:	2b01      	cmp	r3, #1
 80110dc:	d10c      	bne.n	80110f8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	2200      	movs	r2, #0
 80110e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80110e6:	6878      	ldr	r0, [r7, #4]
 80110e8:	f000 f91c 	bl	8011324 <USBD_CtlSendStatus>
      }
      break;
 80110ec:	e004      	b.n	80110f8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80110ee:	6839      	ldr	r1, [r7, #0]
 80110f0:	6878      	ldr	r0, [r7, #4]
 80110f2:	f000 f840 	bl	8011176 <USBD_CtlError>
      break;
 80110f6:	e000      	b.n	80110fa <USBD_ClrFeature+0x3c>
      break;
 80110f8:	bf00      	nop
  }
}
 80110fa:	bf00      	nop
 80110fc:	3708      	adds	r7, #8
 80110fe:	46bd      	mov	sp, r7
 8011100:	bd80      	pop	{r7, pc}

08011102 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011102:	b580      	push	{r7, lr}
 8011104:	b084      	sub	sp, #16
 8011106:	af00      	add	r7, sp, #0
 8011108:	6078      	str	r0, [r7, #4]
 801110a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801110c:	683b      	ldr	r3, [r7, #0]
 801110e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	781a      	ldrb	r2, [r3, #0]
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	3301      	adds	r3, #1
 801111c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	781a      	ldrb	r2, [r3, #0]
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011126:	68fb      	ldr	r3, [r7, #12]
 8011128:	3301      	adds	r3, #1
 801112a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801112c:	68f8      	ldr	r0, [r7, #12]
 801112e:	f7ff fa40 	bl	80105b2 <SWAPBYTE>
 8011132:	4603      	mov	r3, r0
 8011134:	461a      	mov	r2, r3
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	3301      	adds	r3, #1
 801113e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	3301      	adds	r3, #1
 8011144:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011146:	68f8      	ldr	r0, [r7, #12]
 8011148:	f7ff fa33 	bl	80105b2 <SWAPBYTE>
 801114c:	4603      	mov	r3, r0
 801114e:	461a      	mov	r2, r3
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011154:	68fb      	ldr	r3, [r7, #12]
 8011156:	3301      	adds	r3, #1
 8011158:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	3301      	adds	r3, #1
 801115e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011160:	68f8      	ldr	r0, [r7, #12]
 8011162:	f7ff fa26 	bl	80105b2 <SWAPBYTE>
 8011166:	4603      	mov	r3, r0
 8011168:	461a      	mov	r2, r3
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	80da      	strh	r2, [r3, #6]
}
 801116e:	bf00      	nop
 8011170:	3710      	adds	r7, #16
 8011172:	46bd      	mov	sp, r7
 8011174:	bd80      	pop	{r7, pc}

08011176 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011176:	b580      	push	{r7, lr}
 8011178:	b082      	sub	sp, #8
 801117a:	af00      	add	r7, sp, #0
 801117c:	6078      	str	r0, [r7, #4]
 801117e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8011180:	2180      	movs	r1, #128	@ 0x80
 8011182:	6878      	ldr	r0, [r7, #4]
 8011184:	f000 fd48 	bl	8011c18 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011188:	2100      	movs	r1, #0
 801118a:	6878      	ldr	r0, [r7, #4]
 801118c:	f000 fd44 	bl	8011c18 <USBD_LL_StallEP>
}
 8011190:	bf00      	nop
 8011192:	3708      	adds	r7, #8
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}

08011198 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011198:	b580      	push	{r7, lr}
 801119a:	b086      	sub	sp, #24
 801119c:	af00      	add	r7, sp, #0
 801119e:	60f8      	str	r0, [r7, #12]
 80111a0:	60b9      	str	r1, [r7, #8]
 80111a2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80111a4:	2300      	movs	r3, #0
 80111a6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d042      	beq.n	8011234 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80111b2:	6938      	ldr	r0, [r7, #16]
 80111b4:	f000 f842 	bl	801123c <USBD_GetLen>
 80111b8:	4603      	mov	r3, r0
 80111ba:	3301      	adds	r3, #1
 80111bc:	005b      	lsls	r3, r3, #1
 80111be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80111c2:	d808      	bhi.n	80111d6 <USBD_GetString+0x3e>
 80111c4:	6938      	ldr	r0, [r7, #16]
 80111c6:	f000 f839 	bl	801123c <USBD_GetLen>
 80111ca:	4603      	mov	r3, r0
 80111cc:	3301      	adds	r3, #1
 80111ce:	b29b      	uxth	r3, r3
 80111d0:	005b      	lsls	r3, r3, #1
 80111d2:	b29a      	uxth	r2, r3
 80111d4:	e001      	b.n	80111da <USBD_GetString+0x42>
 80111d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80111de:	7dfb      	ldrb	r3, [r7, #23]
 80111e0:	68ba      	ldr	r2, [r7, #8]
 80111e2:	4413      	add	r3, r2
 80111e4:	687a      	ldr	r2, [r7, #4]
 80111e6:	7812      	ldrb	r2, [r2, #0]
 80111e8:	701a      	strb	r2, [r3, #0]
  idx++;
 80111ea:	7dfb      	ldrb	r3, [r7, #23]
 80111ec:	3301      	adds	r3, #1
 80111ee:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80111f0:	7dfb      	ldrb	r3, [r7, #23]
 80111f2:	68ba      	ldr	r2, [r7, #8]
 80111f4:	4413      	add	r3, r2
 80111f6:	2203      	movs	r2, #3
 80111f8:	701a      	strb	r2, [r3, #0]
  idx++;
 80111fa:	7dfb      	ldrb	r3, [r7, #23]
 80111fc:	3301      	adds	r3, #1
 80111fe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011200:	e013      	b.n	801122a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8011202:	7dfb      	ldrb	r3, [r7, #23]
 8011204:	68ba      	ldr	r2, [r7, #8]
 8011206:	4413      	add	r3, r2
 8011208:	693a      	ldr	r2, [r7, #16]
 801120a:	7812      	ldrb	r2, [r2, #0]
 801120c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801120e:	693b      	ldr	r3, [r7, #16]
 8011210:	3301      	adds	r3, #1
 8011212:	613b      	str	r3, [r7, #16]
    idx++;
 8011214:	7dfb      	ldrb	r3, [r7, #23]
 8011216:	3301      	adds	r3, #1
 8011218:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801121a:	7dfb      	ldrb	r3, [r7, #23]
 801121c:	68ba      	ldr	r2, [r7, #8]
 801121e:	4413      	add	r3, r2
 8011220:	2200      	movs	r2, #0
 8011222:	701a      	strb	r2, [r3, #0]
    idx++;
 8011224:	7dfb      	ldrb	r3, [r7, #23]
 8011226:	3301      	adds	r3, #1
 8011228:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801122a:	693b      	ldr	r3, [r7, #16]
 801122c:	781b      	ldrb	r3, [r3, #0]
 801122e:	2b00      	cmp	r3, #0
 8011230:	d1e7      	bne.n	8011202 <USBD_GetString+0x6a>
 8011232:	e000      	b.n	8011236 <USBD_GetString+0x9e>
    return;
 8011234:	bf00      	nop
  }
}
 8011236:	3718      	adds	r7, #24
 8011238:	46bd      	mov	sp, r7
 801123a:	bd80      	pop	{r7, pc}

0801123c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801123c:	b480      	push	{r7}
 801123e:	b085      	sub	sp, #20
 8011240:	af00      	add	r7, sp, #0
 8011242:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011244:	2300      	movs	r3, #0
 8011246:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801124c:	e005      	b.n	801125a <USBD_GetLen+0x1e>
  {
    len++;
 801124e:	7bfb      	ldrb	r3, [r7, #15]
 8011250:	3301      	adds	r3, #1
 8011252:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011254:	68bb      	ldr	r3, [r7, #8]
 8011256:	3301      	adds	r3, #1
 8011258:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801125a:	68bb      	ldr	r3, [r7, #8]
 801125c:	781b      	ldrb	r3, [r3, #0]
 801125e:	2b00      	cmp	r3, #0
 8011260:	d1f5      	bne.n	801124e <USBD_GetLen+0x12>
  }

  return len;
 8011262:	7bfb      	ldrb	r3, [r7, #15]
}
 8011264:	4618      	mov	r0, r3
 8011266:	3714      	adds	r7, #20
 8011268:	46bd      	mov	sp, r7
 801126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801126e:	4770      	bx	lr

08011270 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011270:	b580      	push	{r7, lr}
 8011272:	b084      	sub	sp, #16
 8011274:	af00      	add	r7, sp, #0
 8011276:	60f8      	str	r0, [r7, #12]
 8011278:	60b9      	str	r1, [r7, #8]
 801127a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	2202      	movs	r2, #2
 8011280:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8011284:	68fb      	ldr	r3, [r7, #12]
 8011286:	687a      	ldr	r2, [r7, #4]
 8011288:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	687a      	ldr	r2, [r7, #4]
 801128e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	68ba      	ldr	r2, [r7, #8]
 8011294:	2100      	movs	r1, #0
 8011296:	68f8      	ldr	r0, [r7, #12]
 8011298:	f000 fd47 	bl	8011d2a <USBD_LL_Transmit>

  return USBD_OK;
 801129c:	2300      	movs	r3, #0
}
 801129e:	4618      	mov	r0, r3
 80112a0:	3710      	adds	r7, #16
 80112a2:	46bd      	mov	sp, r7
 80112a4:	bd80      	pop	{r7, pc}

080112a6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80112a6:	b580      	push	{r7, lr}
 80112a8:	b084      	sub	sp, #16
 80112aa:	af00      	add	r7, sp, #0
 80112ac:	60f8      	str	r0, [r7, #12]
 80112ae:	60b9      	str	r1, [r7, #8]
 80112b0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	68ba      	ldr	r2, [r7, #8]
 80112b6:	2100      	movs	r1, #0
 80112b8:	68f8      	ldr	r0, [r7, #12]
 80112ba:	f000 fd36 	bl	8011d2a <USBD_LL_Transmit>

  return USBD_OK;
 80112be:	2300      	movs	r3, #0
}
 80112c0:	4618      	mov	r0, r3
 80112c2:	3710      	adds	r7, #16
 80112c4:	46bd      	mov	sp, r7
 80112c6:	bd80      	pop	{r7, pc}

080112c8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80112c8:	b580      	push	{r7, lr}
 80112ca:	b084      	sub	sp, #16
 80112cc:	af00      	add	r7, sp, #0
 80112ce:	60f8      	str	r0, [r7, #12]
 80112d0:	60b9      	str	r1, [r7, #8]
 80112d2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	2203      	movs	r2, #3
 80112d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	687a      	ldr	r2, [r7, #4]
 80112e0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	687a      	ldr	r2, [r7, #4]
 80112e8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	68ba      	ldr	r2, [r7, #8]
 80112f0:	2100      	movs	r1, #0
 80112f2:	68f8      	ldr	r0, [r7, #12]
 80112f4:	f000 fd3a 	bl	8011d6c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80112f8:	2300      	movs	r3, #0
}
 80112fa:	4618      	mov	r0, r3
 80112fc:	3710      	adds	r7, #16
 80112fe:	46bd      	mov	sp, r7
 8011300:	bd80      	pop	{r7, pc}

08011302 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011302:	b580      	push	{r7, lr}
 8011304:	b084      	sub	sp, #16
 8011306:	af00      	add	r7, sp, #0
 8011308:	60f8      	str	r0, [r7, #12]
 801130a:	60b9      	str	r1, [r7, #8]
 801130c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	68ba      	ldr	r2, [r7, #8]
 8011312:	2100      	movs	r1, #0
 8011314:	68f8      	ldr	r0, [r7, #12]
 8011316:	f000 fd29 	bl	8011d6c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801131a:	2300      	movs	r3, #0
}
 801131c:	4618      	mov	r0, r3
 801131e:	3710      	adds	r7, #16
 8011320:	46bd      	mov	sp, r7
 8011322:	bd80      	pop	{r7, pc}

08011324 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011324:	b580      	push	{r7, lr}
 8011326:	b082      	sub	sp, #8
 8011328:	af00      	add	r7, sp, #0
 801132a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	2204      	movs	r2, #4
 8011330:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011334:	2300      	movs	r3, #0
 8011336:	2200      	movs	r2, #0
 8011338:	2100      	movs	r1, #0
 801133a:	6878      	ldr	r0, [r7, #4]
 801133c:	f000 fcf5 	bl	8011d2a <USBD_LL_Transmit>

  return USBD_OK;
 8011340:	2300      	movs	r3, #0
}
 8011342:	4618      	mov	r0, r3
 8011344:	3708      	adds	r7, #8
 8011346:	46bd      	mov	sp, r7
 8011348:	bd80      	pop	{r7, pc}

0801134a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801134a:	b580      	push	{r7, lr}
 801134c:	b082      	sub	sp, #8
 801134e:	af00      	add	r7, sp, #0
 8011350:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	2205      	movs	r2, #5
 8011356:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801135a:	2300      	movs	r3, #0
 801135c:	2200      	movs	r2, #0
 801135e:	2100      	movs	r1, #0
 8011360:	6878      	ldr	r0, [r7, #4]
 8011362:	f000 fd03 	bl	8011d6c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011366:	2300      	movs	r3, #0
}
 8011368:	4618      	mov	r0, r3
 801136a:	3708      	adds	r7, #8
 801136c:	46bd      	mov	sp, r7
 801136e:	bd80      	pop	{r7, pc}

08011370 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011370:	b480      	push	{r7}
 8011372:	b087      	sub	sp, #28
 8011374:	af00      	add	r7, sp, #0
 8011376:	60f8      	str	r0, [r7, #12]
 8011378:	60b9      	str	r1, [r7, #8]
 801137a:	4613      	mov	r3, r2
 801137c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801137e:	2301      	movs	r3, #1
 8011380:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011382:	2300      	movs	r3, #0
 8011384:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011386:	4b1f      	ldr	r3, [pc, #124]	@ (8011404 <FATFS_LinkDriverEx+0x94>)
 8011388:	7a5b      	ldrb	r3, [r3, #9]
 801138a:	b2db      	uxtb	r3, r3
 801138c:	2b00      	cmp	r3, #0
 801138e:	d131      	bne.n	80113f4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011390:	4b1c      	ldr	r3, [pc, #112]	@ (8011404 <FATFS_LinkDriverEx+0x94>)
 8011392:	7a5b      	ldrb	r3, [r3, #9]
 8011394:	b2db      	uxtb	r3, r3
 8011396:	461a      	mov	r2, r3
 8011398:	4b1a      	ldr	r3, [pc, #104]	@ (8011404 <FATFS_LinkDriverEx+0x94>)
 801139a:	2100      	movs	r1, #0
 801139c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801139e:	4b19      	ldr	r3, [pc, #100]	@ (8011404 <FATFS_LinkDriverEx+0x94>)
 80113a0:	7a5b      	ldrb	r3, [r3, #9]
 80113a2:	b2db      	uxtb	r3, r3
 80113a4:	4a17      	ldr	r2, [pc, #92]	@ (8011404 <FATFS_LinkDriverEx+0x94>)
 80113a6:	009b      	lsls	r3, r3, #2
 80113a8:	4413      	add	r3, r2
 80113aa:	68fa      	ldr	r2, [r7, #12]
 80113ac:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80113ae:	4b15      	ldr	r3, [pc, #84]	@ (8011404 <FATFS_LinkDriverEx+0x94>)
 80113b0:	7a5b      	ldrb	r3, [r3, #9]
 80113b2:	b2db      	uxtb	r3, r3
 80113b4:	461a      	mov	r2, r3
 80113b6:	4b13      	ldr	r3, [pc, #76]	@ (8011404 <FATFS_LinkDriverEx+0x94>)
 80113b8:	4413      	add	r3, r2
 80113ba:	79fa      	ldrb	r2, [r7, #7]
 80113bc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80113be:	4b11      	ldr	r3, [pc, #68]	@ (8011404 <FATFS_LinkDriverEx+0x94>)
 80113c0:	7a5b      	ldrb	r3, [r3, #9]
 80113c2:	b2db      	uxtb	r3, r3
 80113c4:	1c5a      	adds	r2, r3, #1
 80113c6:	b2d1      	uxtb	r1, r2
 80113c8:	4a0e      	ldr	r2, [pc, #56]	@ (8011404 <FATFS_LinkDriverEx+0x94>)
 80113ca:	7251      	strb	r1, [r2, #9]
 80113cc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80113ce:	7dbb      	ldrb	r3, [r7, #22]
 80113d0:	3330      	adds	r3, #48	@ 0x30
 80113d2:	b2da      	uxtb	r2, r3
 80113d4:	68bb      	ldr	r3, [r7, #8]
 80113d6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80113d8:	68bb      	ldr	r3, [r7, #8]
 80113da:	3301      	adds	r3, #1
 80113dc:	223a      	movs	r2, #58	@ 0x3a
 80113de:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80113e0:	68bb      	ldr	r3, [r7, #8]
 80113e2:	3302      	adds	r3, #2
 80113e4:	222f      	movs	r2, #47	@ 0x2f
 80113e6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80113e8:	68bb      	ldr	r3, [r7, #8]
 80113ea:	3303      	adds	r3, #3
 80113ec:	2200      	movs	r2, #0
 80113ee:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80113f0:	2300      	movs	r3, #0
 80113f2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80113f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80113f6:	4618      	mov	r0, r3
 80113f8:	371c      	adds	r7, #28
 80113fa:	46bd      	mov	sp, r7
 80113fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011400:	4770      	bx	lr
 8011402:	bf00      	nop
 8011404:	20003fd8 	.word	0x20003fd8

08011408 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011408:	b580      	push	{r7, lr}
 801140a:	b082      	sub	sp, #8
 801140c:	af00      	add	r7, sp, #0
 801140e:	6078      	str	r0, [r7, #4]
 8011410:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011412:	2200      	movs	r2, #0
 8011414:	6839      	ldr	r1, [r7, #0]
 8011416:	6878      	ldr	r0, [r7, #4]
 8011418:	f7ff ffaa 	bl	8011370 <FATFS_LinkDriverEx>
 801141c:	4603      	mov	r3, r0
}
 801141e:	4618      	mov	r0, r3
 8011420:	3708      	adds	r7, #8
 8011422:	46bd      	mov	sp, r7
 8011424:	bd80      	pop	{r7, pc}
	...

08011428 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011428:	b580      	push	{r7, lr}
 801142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801142c:	2200      	movs	r2, #0
 801142e:	4912      	ldr	r1, [pc, #72]	@ (8011478 <MX_USB_DEVICE_Init+0x50>)
 8011430:	4812      	ldr	r0, [pc, #72]	@ (801147c <MX_USB_DEVICE_Init+0x54>)
 8011432:	f7fe fc9b 	bl	800fd6c <USBD_Init>
 8011436:	4603      	mov	r3, r0
 8011438:	2b00      	cmp	r3, #0
 801143a:	d001      	beq.n	8011440 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801143c:	f7f3 f924 	bl	8004688 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8011440:	490f      	ldr	r1, [pc, #60]	@ (8011480 <MX_USB_DEVICE_Init+0x58>)
 8011442:	480e      	ldr	r0, [pc, #56]	@ (801147c <MX_USB_DEVICE_Init+0x54>)
 8011444:	f7fe fcc2 	bl	800fdcc <USBD_RegisterClass>
 8011448:	4603      	mov	r3, r0
 801144a:	2b00      	cmp	r3, #0
 801144c:	d001      	beq.n	8011452 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801144e:	f7f3 f91b 	bl	8004688 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8011452:	490c      	ldr	r1, [pc, #48]	@ (8011484 <MX_USB_DEVICE_Init+0x5c>)
 8011454:	4809      	ldr	r0, [pc, #36]	@ (801147c <MX_USB_DEVICE_Init+0x54>)
 8011456:	f7fe fbb9 	bl	800fbcc <USBD_CDC_RegisterInterface>
 801145a:	4603      	mov	r3, r0
 801145c:	2b00      	cmp	r3, #0
 801145e:	d001      	beq.n	8011464 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8011460:	f7f3 f912 	bl	8004688 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8011464:	4805      	ldr	r0, [pc, #20]	@ (801147c <MX_USB_DEVICE_Init+0x54>)
 8011466:	f7fe fce7 	bl	800fe38 <USBD_Start>
 801146a:	4603      	mov	r3, r0
 801146c:	2b00      	cmp	r3, #0
 801146e:	d001      	beq.n	8011474 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011470:	f7f3 f90a 	bl	8004688 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011474:	bf00      	nop
 8011476:	bd80      	pop	{r7, pc}
 8011478:	20000188 	.word	0x20000188
 801147c:	20003fe4 	.word	0x20003fe4
 8011480:	200000f4 	.word	0x200000f4
 8011484:	20000174 	.word	0x20000174

08011488 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011488:	b580      	push	{r7, lr}
 801148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801148c:	2200      	movs	r2, #0
 801148e:	4905      	ldr	r1, [pc, #20]	@ (80114a4 <CDC_Init_FS+0x1c>)
 8011490:	4805      	ldr	r0, [pc, #20]	@ (80114a8 <CDC_Init_FS+0x20>)
 8011492:	f7fe fbb5 	bl	800fc00 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011496:	4905      	ldr	r1, [pc, #20]	@ (80114ac <CDC_Init_FS+0x24>)
 8011498:	4803      	ldr	r0, [pc, #12]	@ (80114a8 <CDC_Init_FS+0x20>)
 801149a:	f7fe fbd3 	bl	800fc44 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801149e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80114a0:	4618      	mov	r0, r3
 80114a2:	bd80      	pop	{r7, pc}
 80114a4:	20004ac0 	.word	0x20004ac0
 80114a8:	20003fe4 	.word	0x20003fe4
 80114ac:	200042c0 	.word	0x200042c0

080114b0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80114b0:	b480      	push	{r7}
 80114b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80114b4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80114b6:	4618      	mov	r0, r3
 80114b8:	46bd      	mov	sp, r7
 80114ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114be:	4770      	bx	lr

080114c0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80114c0:	b480      	push	{r7}
 80114c2:	b083      	sub	sp, #12
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	4603      	mov	r3, r0
 80114c8:	6039      	str	r1, [r7, #0]
 80114ca:	71fb      	strb	r3, [r7, #7]
 80114cc:	4613      	mov	r3, r2
 80114ce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80114d0:	79fb      	ldrb	r3, [r7, #7]
 80114d2:	2b23      	cmp	r3, #35	@ 0x23
 80114d4:	d84a      	bhi.n	801156c <CDC_Control_FS+0xac>
 80114d6:	a201      	add	r2, pc, #4	@ (adr r2, 80114dc <CDC_Control_FS+0x1c>)
 80114d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80114dc:	0801156d 	.word	0x0801156d
 80114e0:	0801156d 	.word	0x0801156d
 80114e4:	0801156d 	.word	0x0801156d
 80114e8:	0801156d 	.word	0x0801156d
 80114ec:	0801156d 	.word	0x0801156d
 80114f0:	0801156d 	.word	0x0801156d
 80114f4:	0801156d 	.word	0x0801156d
 80114f8:	0801156d 	.word	0x0801156d
 80114fc:	0801156d 	.word	0x0801156d
 8011500:	0801156d 	.word	0x0801156d
 8011504:	0801156d 	.word	0x0801156d
 8011508:	0801156d 	.word	0x0801156d
 801150c:	0801156d 	.word	0x0801156d
 8011510:	0801156d 	.word	0x0801156d
 8011514:	0801156d 	.word	0x0801156d
 8011518:	0801156d 	.word	0x0801156d
 801151c:	0801156d 	.word	0x0801156d
 8011520:	0801156d 	.word	0x0801156d
 8011524:	0801156d 	.word	0x0801156d
 8011528:	0801156d 	.word	0x0801156d
 801152c:	0801156d 	.word	0x0801156d
 8011530:	0801156d 	.word	0x0801156d
 8011534:	0801156d 	.word	0x0801156d
 8011538:	0801156d 	.word	0x0801156d
 801153c:	0801156d 	.word	0x0801156d
 8011540:	0801156d 	.word	0x0801156d
 8011544:	0801156d 	.word	0x0801156d
 8011548:	0801156d 	.word	0x0801156d
 801154c:	0801156d 	.word	0x0801156d
 8011550:	0801156d 	.word	0x0801156d
 8011554:	0801156d 	.word	0x0801156d
 8011558:	0801156d 	.word	0x0801156d
 801155c:	0801156d 	.word	0x0801156d
 8011560:	0801156d 	.word	0x0801156d
 8011564:	0801156d 	.word	0x0801156d
 8011568:	0801156d 	.word	0x0801156d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801156c:	bf00      	nop
  }

  return (USBD_OK);
 801156e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011570:	4618      	mov	r0, r3
 8011572:	370c      	adds	r7, #12
 8011574:	46bd      	mov	sp, r7
 8011576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801157a:	4770      	bx	lr

0801157c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801157c:	b580      	push	{r7, lr}
 801157e:	b082      	sub	sp, #8
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
 8011584:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011586:	6879      	ldr	r1, [r7, #4]
 8011588:	4805      	ldr	r0, [pc, #20]	@ (80115a0 <CDC_Receive_FS+0x24>)
 801158a:	f7fe fb5b 	bl	800fc44 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801158e:	4804      	ldr	r0, [pc, #16]	@ (80115a0 <CDC_Receive_FS+0x24>)
 8011590:	f7fe fbb6 	bl	800fd00 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011594:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011596:	4618      	mov	r0, r3
 8011598:	3708      	adds	r7, #8
 801159a:	46bd      	mov	sp, r7
 801159c:	bd80      	pop	{r7, pc}
 801159e:	bf00      	nop
 80115a0:	20003fe4 	.word	0x20003fe4

080115a4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80115a4:	b580      	push	{r7, lr}
 80115a6:	b084      	sub	sp, #16
 80115a8:	af00      	add	r7, sp, #0
 80115aa:	6078      	str	r0, [r7, #4]
 80115ac:	460b      	mov	r3, r1
 80115ae:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80115b0:	2300      	movs	r3, #0
 80115b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80115b4:	4b0d      	ldr	r3, [pc, #52]	@ (80115ec <CDC_Transmit_FS+0x48>)
 80115b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80115ba:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80115bc:	68bb      	ldr	r3, [r7, #8]
 80115be:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	d001      	beq.n	80115ca <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80115c6:	2301      	movs	r3, #1
 80115c8:	e00b      	b.n	80115e2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80115ca:	887b      	ldrh	r3, [r7, #2]
 80115cc:	461a      	mov	r2, r3
 80115ce:	6879      	ldr	r1, [r7, #4]
 80115d0:	4806      	ldr	r0, [pc, #24]	@ (80115ec <CDC_Transmit_FS+0x48>)
 80115d2:	f7fe fb15 	bl	800fc00 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80115d6:	4805      	ldr	r0, [pc, #20]	@ (80115ec <CDC_Transmit_FS+0x48>)
 80115d8:	f7fe fb52 	bl	800fc80 <USBD_CDC_TransmitPacket>
 80115dc:	4603      	mov	r3, r0
 80115de:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80115e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80115e2:	4618      	mov	r0, r3
 80115e4:	3710      	adds	r7, #16
 80115e6:	46bd      	mov	sp, r7
 80115e8:	bd80      	pop	{r7, pc}
 80115ea:	bf00      	nop
 80115ec:	20003fe4 	.word	0x20003fe4

080115f0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80115f0:	b480      	push	{r7}
 80115f2:	b087      	sub	sp, #28
 80115f4:	af00      	add	r7, sp, #0
 80115f6:	60f8      	str	r0, [r7, #12]
 80115f8:	60b9      	str	r1, [r7, #8]
 80115fa:	4613      	mov	r3, r2
 80115fc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80115fe:	2300      	movs	r3, #0
 8011600:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8011602:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011606:	4618      	mov	r0, r3
 8011608:	371c      	adds	r7, #28
 801160a:	46bd      	mov	sp, r7
 801160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011610:	4770      	bx	lr
	...

08011614 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011614:	b480      	push	{r7}
 8011616:	b083      	sub	sp, #12
 8011618:	af00      	add	r7, sp, #0
 801161a:	4603      	mov	r3, r0
 801161c:	6039      	str	r1, [r7, #0]
 801161e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011620:	683b      	ldr	r3, [r7, #0]
 8011622:	2212      	movs	r2, #18
 8011624:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011626:	4b03      	ldr	r3, [pc, #12]	@ (8011634 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011628:	4618      	mov	r0, r3
 801162a:	370c      	adds	r7, #12
 801162c:	46bd      	mov	sp, r7
 801162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011632:	4770      	bx	lr
 8011634:	200001a4 	.word	0x200001a4

08011638 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011638:	b480      	push	{r7}
 801163a:	b083      	sub	sp, #12
 801163c:	af00      	add	r7, sp, #0
 801163e:	4603      	mov	r3, r0
 8011640:	6039      	str	r1, [r7, #0]
 8011642:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011644:	683b      	ldr	r3, [r7, #0]
 8011646:	2204      	movs	r2, #4
 8011648:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801164a:	4b03      	ldr	r3, [pc, #12]	@ (8011658 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801164c:	4618      	mov	r0, r3
 801164e:	370c      	adds	r7, #12
 8011650:	46bd      	mov	sp, r7
 8011652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011656:	4770      	bx	lr
 8011658:	200001b8 	.word	0x200001b8

0801165c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801165c:	b580      	push	{r7, lr}
 801165e:	b082      	sub	sp, #8
 8011660:	af00      	add	r7, sp, #0
 8011662:	4603      	mov	r3, r0
 8011664:	6039      	str	r1, [r7, #0]
 8011666:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011668:	79fb      	ldrb	r3, [r7, #7]
 801166a:	2b00      	cmp	r3, #0
 801166c:	d105      	bne.n	801167a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801166e:	683a      	ldr	r2, [r7, #0]
 8011670:	4907      	ldr	r1, [pc, #28]	@ (8011690 <USBD_FS_ProductStrDescriptor+0x34>)
 8011672:	4808      	ldr	r0, [pc, #32]	@ (8011694 <USBD_FS_ProductStrDescriptor+0x38>)
 8011674:	f7ff fd90 	bl	8011198 <USBD_GetString>
 8011678:	e004      	b.n	8011684 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801167a:	683a      	ldr	r2, [r7, #0]
 801167c:	4904      	ldr	r1, [pc, #16]	@ (8011690 <USBD_FS_ProductStrDescriptor+0x34>)
 801167e:	4805      	ldr	r0, [pc, #20]	@ (8011694 <USBD_FS_ProductStrDescriptor+0x38>)
 8011680:	f7ff fd8a 	bl	8011198 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011684:	4b02      	ldr	r3, [pc, #8]	@ (8011690 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011686:	4618      	mov	r0, r3
 8011688:	3708      	adds	r7, #8
 801168a:	46bd      	mov	sp, r7
 801168c:	bd80      	pop	{r7, pc}
 801168e:	bf00      	nop
 8011690:	200052c0 	.word	0x200052c0
 8011694:	08015268 	.word	0x08015268

08011698 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011698:	b580      	push	{r7, lr}
 801169a:	b082      	sub	sp, #8
 801169c:	af00      	add	r7, sp, #0
 801169e:	4603      	mov	r3, r0
 80116a0:	6039      	str	r1, [r7, #0]
 80116a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80116a4:	683a      	ldr	r2, [r7, #0]
 80116a6:	4904      	ldr	r1, [pc, #16]	@ (80116b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80116a8:	4804      	ldr	r0, [pc, #16]	@ (80116bc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80116aa:	f7ff fd75 	bl	8011198 <USBD_GetString>
  return USBD_StrDesc;
 80116ae:	4b02      	ldr	r3, [pc, #8]	@ (80116b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80116b0:	4618      	mov	r0, r3
 80116b2:	3708      	adds	r7, #8
 80116b4:	46bd      	mov	sp, r7
 80116b6:	bd80      	pop	{r7, pc}
 80116b8:	200052c0 	.word	0x200052c0
 80116bc:	08015280 	.word	0x08015280

080116c0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80116c0:	b580      	push	{r7, lr}
 80116c2:	b082      	sub	sp, #8
 80116c4:	af00      	add	r7, sp, #0
 80116c6:	4603      	mov	r3, r0
 80116c8:	6039      	str	r1, [r7, #0]
 80116ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80116cc:	683b      	ldr	r3, [r7, #0]
 80116ce:	221a      	movs	r2, #26
 80116d0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80116d2:	f000 f843 	bl	801175c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80116d6:	4b02      	ldr	r3, [pc, #8]	@ (80116e0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80116d8:	4618      	mov	r0, r3
 80116da:	3708      	adds	r7, #8
 80116dc:	46bd      	mov	sp, r7
 80116de:	bd80      	pop	{r7, pc}
 80116e0:	200001bc 	.word	0x200001bc

080116e4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80116e4:	b580      	push	{r7, lr}
 80116e6:	b082      	sub	sp, #8
 80116e8:	af00      	add	r7, sp, #0
 80116ea:	4603      	mov	r3, r0
 80116ec:	6039      	str	r1, [r7, #0]
 80116ee:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80116f0:	79fb      	ldrb	r3, [r7, #7]
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d105      	bne.n	8011702 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80116f6:	683a      	ldr	r2, [r7, #0]
 80116f8:	4907      	ldr	r1, [pc, #28]	@ (8011718 <USBD_FS_ConfigStrDescriptor+0x34>)
 80116fa:	4808      	ldr	r0, [pc, #32]	@ (801171c <USBD_FS_ConfigStrDescriptor+0x38>)
 80116fc:	f7ff fd4c 	bl	8011198 <USBD_GetString>
 8011700:	e004      	b.n	801170c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011702:	683a      	ldr	r2, [r7, #0]
 8011704:	4904      	ldr	r1, [pc, #16]	@ (8011718 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011706:	4805      	ldr	r0, [pc, #20]	@ (801171c <USBD_FS_ConfigStrDescriptor+0x38>)
 8011708:	f7ff fd46 	bl	8011198 <USBD_GetString>
  }
  return USBD_StrDesc;
 801170c:	4b02      	ldr	r3, [pc, #8]	@ (8011718 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801170e:	4618      	mov	r0, r3
 8011710:	3708      	adds	r7, #8
 8011712:	46bd      	mov	sp, r7
 8011714:	bd80      	pop	{r7, pc}
 8011716:	bf00      	nop
 8011718:	200052c0 	.word	0x200052c0
 801171c:	08015294 	.word	0x08015294

08011720 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011720:	b580      	push	{r7, lr}
 8011722:	b082      	sub	sp, #8
 8011724:	af00      	add	r7, sp, #0
 8011726:	4603      	mov	r3, r0
 8011728:	6039      	str	r1, [r7, #0]
 801172a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801172c:	79fb      	ldrb	r3, [r7, #7]
 801172e:	2b00      	cmp	r3, #0
 8011730:	d105      	bne.n	801173e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011732:	683a      	ldr	r2, [r7, #0]
 8011734:	4907      	ldr	r1, [pc, #28]	@ (8011754 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011736:	4808      	ldr	r0, [pc, #32]	@ (8011758 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011738:	f7ff fd2e 	bl	8011198 <USBD_GetString>
 801173c:	e004      	b.n	8011748 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801173e:	683a      	ldr	r2, [r7, #0]
 8011740:	4904      	ldr	r1, [pc, #16]	@ (8011754 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011742:	4805      	ldr	r0, [pc, #20]	@ (8011758 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011744:	f7ff fd28 	bl	8011198 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011748:	4b02      	ldr	r3, [pc, #8]	@ (8011754 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801174a:	4618      	mov	r0, r3
 801174c:	3708      	adds	r7, #8
 801174e:	46bd      	mov	sp, r7
 8011750:	bd80      	pop	{r7, pc}
 8011752:	bf00      	nop
 8011754:	200052c0 	.word	0x200052c0
 8011758:	080152a0 	.word	0x080152a0

0801175c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801175c:	b580      	push	{r7, lr}
 801175e:	b084      	sub	sp, #16
 8011760:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011762:	4b0f      	ldr	r3, [pc, #60]	@ (80117a0 <Get_SerialNum+0x44>)
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011768:	4b0e      	ldr	r3, [pc, #56]	@ (80117a4 <Get_SerialNum+0x48>)
 801176a:	681b      	ldr	r3, [r3, #0]
 801176c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801176e:	4b0e      	ldr	r3, [pc, #56]	@ (80117a8 <Get_SerialNum+0x4c>)
 8011770:	681b      	ldr	r3, [r3, #0]
 8011772:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011774:	68fa      	ldr	r2, [r7, #12]
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	4413      	add	r3, r2
 801177a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801177c:	68fb      	ldr	r3, [r7, #12]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d009      	beq.n	8011796 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011782:	2208      	movs	r2, #8
 8011784:	4909      	ldr	r1, [pc, #36]	@ (80117ac <Get_SerialNum+0x50>)
 8011786:	68f8      	ldr	r0, [r7, #12]
 8011788:	f000 f814 	bl	80117b4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801178c:	2204      	movs	r2, #4
 801178e:	4908      	ldr	r1, [pc, #32]	@ (80117b0 <Get_SerialNum+0x54>)
 8011790:	68b8      	ldr	r0, [r7, #8]
 8011792:	f000 f80f 	bl	80117b4 <IntToUnicode>
  }
}
 8011796:	bf00      	nop
 8011798:	3710      	adds	r7, #16
 801179a:	46bd      	mov	sp, r7
 801179c:	bd80      	pop	{r7, pc}
 801179e:	bf00      	nop
 80117a0:	1fff7a10 	.word	0x1fff7a10
 80117a4:	1fff7a14 	.word	0x1fff7a14
 80117a8:	1fff7a18 	.word	0x1fff7a18
 80117ac:	200001be 	.word	0x200001be
 80117b0:	200001ce 	.word	0x200001ce

080117b4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80117b4:	b480      	push	{r7}
 80117b6:	b087      	sub	sp, #28
 80117b8:	af00      	add	r7, sp, #0
 80117ba:	60f8      	str	r0, [r7, #12]
 80117bc:	60b9      	str	r1, [r7, #8]
 80117be:	4613      	mov	r3, r2
 80117c0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80117c2:	2300      	movs	r3, #0
 80117c4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80117c6:	2300      	movs	r3, #0
 80117c8:	75fb      	strb	r3, [r7, #23]
 80117ca:	e027      	b.n	801181c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	0f1b      	lsrs	r3, r3, #28
 80117d0:	2b09      	cmp	r3, #9
 80117d2:	d80b      	bhi.n	80117ec <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80117d4:	68fb      	ldr	r3, [r7, #12]
 80117d6:	0f1b      	lsrs	r3, r3, #28
 80117d8:	b2da      	uxtb	r2, r3
 80117da:	7dfb      	ldrb	r3, [r7, #23]
 80117dc:	005b      	lsls	r3, r3, #1
 80117de:	4619      	mov	r1, r3
 80117e0:	68bb      	ldr	r3, [r7, #8]
 80117e2:	440b      	add	r3, r1
 80117e4:	3230      	adds	r2, #48	@ 0x30
 80117e6:	b2d2      	uxtb	r2, r2
 80117e8:	701a      	strb	r2, [r3, #0]
 80117ea:	e00a      	b.n	8011802 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	0f1b      	lsrs	r3, r3, #28
 80117f0:	b2da      	uxtb	r2, r3
 80117f2:	7dfb      	ldrb	r3, [r7, #23]
 80117f4:	005b      	lsls	r3, r3, #1
 80117f6:	4619      	mov	r1, r3
 80117f8:	68bb      	ldr	r3, [r7, #8]
 80117fa:	440b      	add	r3, r1
 80117fc:	3237      	adds	r2, #55	@ 0x37
 80117fe:	b2d2      	uxtb	r2, r2
 8011800:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011802:	68fb      	ldr	r3, [r7, #12]
 8011804:	011b      	lsls	r3, r3, #4
 8011806:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011808:	7dfb      	ldrb	r3, [r7, #23]
 801180a:	005b      	lsls	r3, r3, #1
 801180c:	3301      	adds	r3, #1
 801180e:	68ba      	ldr	r2, [r7, #8]
 8011810:	4413      	add	r3, r2
 8011812:	2200      	movs	r2, #0
 8011814:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011816:	7dfb      	ldrb	r3, [r7, #23]
 8011818:	3301      	adds	r3, #1
 801181a:	75fb      	strb	r3, [r7, #23]
 801181c:	7dfa      	ldrb	r2, [r7, #23]
 801181e:	79fb      	ldrb	r3, [r7, #7]
 8011820:	429a      	cmp	r2, r3
 8011822:	d3d3      	bcc.n	80117cc <IntToUnicode+0x18>
  }
}
 8011824:	bf00      	nop
 8011826:	bf00      	nop
 8011828:	371c      	adds	r7, #28
 801182a:	46bd      	mov	sp, r7
 801182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011830:	4770      	bx	lr
	...

08011834 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011834:	b580      	push	{r7, lr}
 8011836:	b08a      	sub	sp, #40	@ 0x28
 8011838:	af00      	add	r7, sp, #0
 801183a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801183c:	f107 0314 	add.w	r3, r7, #20
 8011840:	2200      	movs	r2, #0
 8011842:	601a      	str	r2, [r3, #0]
 8011844:	605a      	str	r2, [r3, #4]
 8011846:	609a      	str	r2, [r3, #8]
 8011848:	60da      	str	r2, [r3, #12]
 801184a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8011854:	d13a      	bne.n	80118cc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011856:	2300      	movs	r3, #0
 8011858:	613b      	str	r3, [r7, #16]
 801185a:	4b1e      	ldr	r3, [pc, #120]	@ (80118d4 <HAL_PCD_MspInit+0xa0>)
 801185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801185e:	4a1d      	ldr	r2, [pc, #116]	@ (80118d4 <HAL_PCD_MspInit+0xa0>)
 8011860:	f043 0301 	orr.w	r3, r3, #1
 8011864:	6313      	str	r3, [r2, #48]	@ 0x30
 8011866:	4b1b      	ldr	r3, [pc, #108]	@ (80118d4 <HAL_PCD_MspInit+0xa0>)
 8011868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801186a:	f003 0301 	and.w	r3, r3, #1
 801186e:	613b      	str	r3, [r7, #16]
 8011870:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8011872:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8011876:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011878:	2302      	movs	r3, #2
 801187a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801187c:	2300      	movs	r3, #0
 801187e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011880:	2303      	movs	r3, #3
 8011882:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8011884:	230a      	movs	r3, #10
 8011886:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011888:	f107 0314 	add.w	r3, r7, #20
 801188c:	4619      	mov	r1, r3
 801188e:	4812      	ldr	r0, [pc, #72]	@ (80118d8 <HAL_PCD_MspInit+0xa4>)
 8011890:	f7f5 fbcc 	bl	800702c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011894:	4b0f      	ldr	r3, [pc, #60]	@ (80118d4 <HAL_PCD_MspInit+0xa0>)
 8011896:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011898:	4a0e      	ldr	r2, [pc, #56]	@ (80118d4 <HAL_PCD_MspInit+0xa0>)
 801189a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801189e:	6353      	str	r3, [r2, #52]	@ 0x34
 80118a0:	2300      	movs	r3, #0
 80118a2:	60fb      	str	r3, [r7, #12]
 80118a4:	4b0b      	ldr	r3, [pc, #44]	@ (80118d4 <HAL_PCD_MspInit+0xa0>)
 80118a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80118a8:	4a0a      	ldr	r2, [pc, #40]	@ (80118d4 <HAL_PCD_MspInit+0xa0>)
 80118aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80118ae:	6453      	str	r3, [r2, #68]	@ 0x44
 80118b0:	4b08      	ldr	r3, [pc, #32]	@ (80118d4 <HAL_PCD_MspInit+0xa0>)
 80118b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80118b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80118b8:	60fb      	str	r3, [r7, #12]
 80118ba:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80118bc:	2200      	movs	r2, #0
 80118be:	2100      	movs	r1, #0
 80118c0:	2043      	movs	r0, #67	@ 0x43
 80118c2:	f7f4 ff12 	bl	80066ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80118c6:	2043      	movs	r0, #67	@ 0x43
 80118c8:	f7f4 ff2b 	bl	8006722 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80118cc:	bf00      	nop
 80118ce:	3728      	adds	r7, #40	@ 0x28
 80118d0:	46bd      	mov	sp, r7
 80118d2:	bd80      	pop	{r7, pc}
 80118d4:	40023800 	.word	0x40023800
 80118d8:	40020000 	.word	0x40020000

080118dc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80118dc:	b580      	push	{r7, lr}
 80118de:	b082      	sub	sp, #8
 80118e0:	af00      	add	r7, sp, #0
 80118e2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80118f0:	4619      	mov	r1, r3
 80118f2:	4610      	mov	r0, r2
 80118f4:	f7fe faed 	bl	800fed2 <USBD_LL_SetupStage>
}
 80118f8:	bf00      	nop
 80118fa:	3708      	adds	r7, #8
 80118fc:	46bd      	mov	sp, r7
 80118fe:	bd80      	pop	{r7, pc}

08011900 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011900:	b580      	push	{r7, lr}
 8011902:	b082      	sub	sp, #8
 8011904:	af00      	add	r7, sp, #0
 8011906:	6078      	str	r0, [r7, #4]
 8011908:	460b      	mov	r3, r1
 801190a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8011912:	78fa      	ldrb	r2, [r7, #3]
 8011914:	6879      	ldr	r1, [r7, #4]
 8011916:	4613      	mov	r3, r2
 8011918:	00db      	lsls	r3, r3, #3
 801191a:	4413      	add	r3, r2
 801191c:	009b      	lsls	r3, r3, #2
 801191e:	440b      	add	r3, r1
 8011920:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8011924:	681a      	ldr	r2, [r3, #0]
 8011926:	78fb      	ldrb	r3, [r7, #3]
 8011928:	4619      	mov	r1, r3
 801192a:	f7fe fb27 	bl	800ff7c <USBD_LL_DataOutStage>
}
 801192e:	bf00      	nop
 8011930:	3708      	adds	r7, #8
 8011932:	46bd      	mov	sp, r7
 8011934:	bd80      	pop	{r7, pc}

08011936 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011936:	b580      	push	{r7, lr}
 8011938:	b082      	sub	sp, #8
 801193a:	af00      	add	r7, sp, #0
 801193c:	6078      	str	r0, [r7, #4]
 801193e:	460b      	mov	r3, r1
 8011940:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8011948:	78fa      	ldrb	r2, [r7, #3]
 801194a:	6879      	ldr	r1, [r7, #4]
 801194c:	4613      	mov	r3, r2
 801194e:	00db      	lsls	r3, r3, #3
 8011950:	4413      	add	r3, r2
 8011952:	009b      	lsls	r3, r3, #2
 8011954:	440b      	add	r3, r1
 8011956:	3320      	adds	r3, #32
 8011958:	681a      	ldr	r2, [r3, #0]
 801195a:	78fb      	ldrb	r3, [r7, #3]
 801195c:	4619      	mov	r1, r3
 801195e:	f7fe fbc0 	bl	80100e2 <USBD_LL_DataInStage>
}
 8011962:	bf00      	nop
 8011964:	3708      	adds	r7, #8
 8011966:	46bd      	mov	sp, r7
 8011968:	bd80      	pop	{r7, pc}

0801196a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801196a:	b580      	push	{r7, lr}
 801196c:	b082      	sub	sp, #8
 801196e:	af00      	add	r7, sp, #0
 8011970:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011978:	4618      	mov	r0, r3
 801197a:	f7fe fcfa 	bl	8010372 <USBD_LL_SOF>
}
 801197e:	bf00      	nop
 8011980:	3708      	adds	r7, #8
 8011982:	46bd      	mov	sp, r7
 8011984:	bd80      	pop	{r7, pc}

08011986 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011986:	b580      	push	{r7, lr}
 8011988:	b084      	sub	sp, #16
 801198a:	af00      	add	r7, sp, #0
 801198c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801198e:	2301      	movs	r3, #1
 8011990:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	79db      	ldrb	r3, [r3, #7]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d102      	bne.n	80119a0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801199a:	2300      	movs	r3, #0
 801199c:	73fb      	strb	r3, [r7, #15]
 801199e:	e008      	b.n	80119b2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	79db      	ldrb	r3, [r3, #7]
 80119a4:	2b02      	cmp	r3, #2
 80119a6:	d102      	bne.n	80119ae <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80119a8:	2301      	movs	r3, #1
 80119aa:	73fb      	strb	r3, [r7, #15]
 80119ac:	e001      	b.n	80119b2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80119ae:	f7f2 fe6b 	bl	8004688 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80119b8:	7bfa      	ldrb	r2, [r7, #15]
 80119ba:	4611      	mov	r1, r2
 80119bc:	4618      	mov	r0, r3
 80119be:	f7fe fc94 	bl	80102ea <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80119c8:	4618      	mov	r0, r3
 80119ca:	f7fe fc3c 	bl	8010246 <USBD_LL_Reset>
}
 80119ce:	bf00      	nop
 80119d0:	3710      	adds	r7, #16
 80119d2:	46bd      	mov	sp, r7
 80119d4:	bd80      	pop	{r7, pc}
	...

080119d8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80119d8:	b580      	push	{r7, lr}
 80119da:	b082      	sub	sp, #8
 80119dc:	af00      	add	r7, sp, #0
 80119de:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80119e6:	4618      	mov	r0, r3
 80119e8:	f7fe fc8f 	bl	801030a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	687a      	ldr	r2, [r7, #4]
 80119f8:	6812      	ldr	r2, [r2, #0]
 80119fa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80119fe:	f043 0301 	orr.w	r3, r3, #1
 8011a02:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	7adb      	ldrb	r3, [r3, #11]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d005      	beq.n	8011a18 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011a0c:	4b04      	ldr	r3, [pc, #16]	@ (8011a20 <HAL_PCD_SuspendCallback+0x48>)
 8011a0e:	691b      	ldr	r3, [r3, #16]
 8011a10:	4a03      	ldr	r2, [pc, #12]	@ (8011a20 <HAL_PCD_SuspendCallback+0x48>)
 8011a12:	f043 0306 	orr.w	r3, r3, #6
 8011a16:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011a18:	bf00      	nop
 8011a1a:	3708      	adds	r7, #8
 8011a1c:	46bd      	mov	sp, r7
 8011a1e:	bd80      	pop	{r7, pc}
 8011a20:	e000ed00 	.word	0xe000ed00

08011a24 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a24:	b580      	push	{r7, lr}
 8011a26:	b082      	sub	sp, #8
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011a32:	4618      	mov	r0, r3
 8011a34:	f7fe fc85 	bl	8010342 <USBD_LL_Resume>
}
 8011a38:	bf00      	nop
 8011a3a:	3708      	adds	r7, #8
 8011a3c:	46bd      	mov	sp, r7
 8011a3e:	bd80      	pop	{r7, pc}

08011a40 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a40:	b580      	push	{r7, lr}
 8011a42:	b082      	sub	sp, #8
 8011a44:	af00      	add	r7, sp, #0
 8011a46:	6078      	str	r0, [r7, #4]
 8011a48:	460b      	mov	r3, r1
 8011a4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011a52:	78fa      	ldrb	r2, [r7, #3]
 8011a54:	4611      	mov	r1, r2
 8011a56:	4618      	mov	r0, r3
 8011a58:	f7fe fcdd 	bl	8010416 <USBD_LL_IsoOUTIncomplete>
}
 8011a5c:	bf00      	nop
 8011a5e:	3708      	adds	r7, #8
 8011a60:	46bd      	mov	sp, r7
 8011a62:	bd80      	pop	{r7, pc}

08011a64 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a64:	b580      	push	{r7, lr}
 8011a66:	b082      	sub	sp, #8
 8011a68:	af00      	add	r7, sp, #0
 8011a6a:	6078      	str	r0, [r7, #4]
 8011a6c:	460b      	mov	r3, r1
 8011a6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011a76:	78fa      	ldrb	r2, [r7, #3]
 8011a78:	4611      	mov	r1, r2
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	f7fe fc99 	bl	80103b2 <USBD_LL_IsoINIncomplete>
}
 8011a80:	bf00      	nop
 8011a82:	3708      	adds	r7, #8
 8011a84:	46bd      	mov	sp, r7
 8011a86:	bd80      	pop	{r7, pc}

08011a88 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a88:	b580      	push	{r7, lr}
 8011a8a:	b082      	sub	sp, #8
 8011a8c:	af00      	add	r7, sp, #0
 8011a8e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011a96:	4618      	mov	r0, r3
 8011a98:	f7fe fcef 	bl	801047a <USBD_LL_DevConnected>
}
 8011a9c:	bf00      	nop
 8011a9e:	3708      	adds	r7, #8
 8011aa0:	46bd      	mov	sp, r7
 8011aa2:	bd80      	pop	{r7, pc}

08011aa4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	b082      	sub	sp, #8
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011ab2:	4618      	mov	r0, r3
 8011ab4:	f7fe fcec 	bl	8010490 <USBD_LL_DevDisconnected>
}
 8011ab8:	bf00      	nop
 8011aba:	3708      	adds	r7, #8
 8011abc:	46bd      	mov	sp, r7
 8011abe:	bd80      	pop	{r7, pc}

08011ac0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b082      	sub	sp, #8
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	781b      	ldrb	r3, [r3, #0]
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d13c      	bne.n	8011b4a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011ad0:	4a20      	ldr	r2, [pc, #128]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	4a1e      	ldr	r2, [pc, #120]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011adc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011ae0:	4b1c      	ldr	r3, [pc, #112]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011ae2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8011ae6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011ae8:	4b1a      	ldr	r3, [pc, #104]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011aea:	2204      	movs	r2, #4
 8011aec:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011aee:	4b19      	ldr	r3, [pc, #100]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011af0:	2202      	movs	r2, #2
 8011af2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011af4:	4b17      	ldr	r3, [pc, #92]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011af6:	2200      	movs	r2, #0
 8011af8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011afa:	4b16      	ldr	r3, [pc, #88]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011afc:	2202      	movs	r2, #2
 8011afe:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011b00:	4b14      	ldr	r3, [pc, #80]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011b02:	2200      	movs	r2, #0
 8011b04:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011b06:	4b13      	ldr	r3, [pc, #76]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011b08:	2200      	movs	r2, #0
 8011b0a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011b0c:	4b11      	ldr	r3, [pc, #68]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011b0e:	2200      	movs	r2, #0
 8011b10:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8011b12:	4b10      	ldr	r3, [pc, #64]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011b14:	2200      	movs	r2, #0
 8011b16:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011b18:	4b0e      	ldr	r3, [pc, #56]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011b1a:	2200      	movs	r2, #0
 8011b1c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011b1e:	480d      	ldr	r0, [pc, #52]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011b20:	f7f7 f98b 	bl	8008e3a <HAL_PCD_Init>
 8011b24:	4603      	mov	r3, r0
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d001      	beq.n	8011b2e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011b2a:	f7f2 fdad 	bl	8004688 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011b2e:	2180      	movs	r1, #128	@ 0x80
 8011b30:	4808      	ldr	r0, [pc, #32]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011b32:	f7f8 fbb8 	bl	800a2a6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011b36:	2240      	movs	r2, #64	@ 0x40
 8011b38:	2100      	movs	r1, #0
 8011b3a:	4806      	ldr	r0, [pc, #24]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011b3c:	f7f8 fb6c 	bl	800a218 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011b40:	2280      	movs	r2, #128	@ 0x80
 8011b42:	2101      	movs	r1, #1
 8011b44:	4803      	ldr	r0, [pc, #12]	@ (8011b54 <USBD_LL_Init+0x94>)
 8011b46:	f7f8 fb67 	bl	800a218 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011b4a:	2300      	movs	r3, #0
}
 8011b4c:	4618      	mov	r0, r3
 8011b4e:	3708      	adds	r7, #8
 8011b50:	46bd      	mov	sp, r7
 8011b52:	bd80      	pop	{r7, pc}
 8011b54:	200054c0 	.word	0x200054c0

08011b58 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011b58:	b580      	push	{r7, lr}
 8011b5a:	b084      	sub	sp, #16
 8011b5c:	af00      	add	r7, sp, #0
 8011b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011b60:	2300      	movs	r3, #0
 8011b62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011b64:	2300      	movs	r3, #0
 8011b66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011b6e:	4618      	mov	r0, r3
 8011b70:	f7f7 fa72 	bl	8009058 <HAL_PCD_Start>
 8011b74:	4603      	mov	r3, r0
 8011b76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011b78:	7bfb      	ldrb	r3, [r7, #15]
 8011b7a:	4618      	mov	r0, r3
 8011b7c:	f000 f942 	bl	8011e04 <USBD_Get_USB_Status>
 8011b80:	4603      	mov	r3, r0
 8011b82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011b84:	7bbb      	ldrb	r3, [r7, #14]
}
 8011b86:	4618      	mov	r0, r3
 8011b88:	3710      	adds	r7, #16
 8011b8a:	46bd      	mov	sp, r7
 8011b8c:	bd80      	pop	{r7, pc}

08011b8e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011b8e:	b580      	push	{r7, lr}
 8011b90:	b084      	sub	sp, #16
 8011b92:	af00      	add	r7, sp, #0
 8011b94:	6078      	str	r0, [r7, #4]
 8011b96:	4608      	mov	r0, r1
 8011b98:	4611      	mov	r1, r2
 8011b9a:	461a      	mov	r2, r3
 8011b9c:	4603      	mov	r3, r0
 8011b9e:	70fb      	strb	r3, [r7, #3]
 8011ba0:	460b      	mov	r3, r1
 8011ba2:	70bb      	strb	r3, [r7, #2]
 8011ba4:	4613      	mov	r3, r2
 8011ba6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ba8:	2300      	movs	r3, #0
 8011baa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011bac:	2300      	movs	r3, #0
 8011bae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8011bb6:	78bb      	ldrb	r3, [r7, #2]
 8011bb8:	883a      	ldrh	r2, [r7, #0]
 8011bba:	78f9      	ldrb	r1, [r7, #3]
 8011bbc:	f7f7 ff46 	bl	8009a4c <HAL_PCD_EP_Open>
 8011bc0:	4603      	mov	r3, r0
 8011bc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011bc4:	7bfb      	ldrb	r3, [r7, #15]
 8011bc6:	4618      	mov	r0, r3
 8011bc8:	f000 f91c 	bl	8011e04 <USBD_Get_USB_Status>
 8011bcc:	4603      	mov	r3, r0
 8011bce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011bd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8011bd2:	4618      	mov	r0, r3
 8011bd4:	3710      	adds	r7, #16
 8011bd6:	46bd      	mov	sp, r7
 8011bd8:	bd80      	pop	{r7, pc}

08011bda <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011bda:	b580      	push	{r7, lr}
 8011bdc:	b084      	sub	sp, #16
 8011bde:	af00      	add	r7, sp, #0
 8011be0:	6078      	str	r0, [r7, #4]
 8011be2:	460b      	mov	r3, r1
 8011be4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011be6:	2300      	movs	r3, #0
 8011be8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011bea:	2300      	movs	r3, #0
 8011bec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011bf4:	78fa      	ldrb	r2, [r7, #3]
 8011bf6:	4611      	mov	r1, r2
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	f7f7 ff91 	bl	8009b20 <HAL_PCD_EP_Close>
 8011bfe:	4603      	mov	r3, r0
 8011c00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c02:	7bfb      	ldrb	r3, [r7, #15]
 8011c04:	4618      	mov	r0, r3
 8011c06:	f000 f8fd 	bl	8011e04 <USBD_Get_USB_Status>
 8011c0a:	4603      	mov	r3, r0
 8011c0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011c0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011c10:	4618      	mov	r0, r3
 8011c12:	3710      	adds	r7, #16
 8011c14:	46bd      	mov	sp, r7
 8011c16:	bd80      	pop	{r7, pc}

08011c18 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011c18:	b580      	push	{r7, lr}
 8011c1a:	b084      	sub	sp, #16
 8011c1c:	af00      	add	r7, sp, #0
 8011c1e:	6078      	str	r0, [r7, #4]
 8011c20:	460b      	mov	r3, r1
 8011c22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c24:	2300      	movs	r3, #0
 8011c26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c28:	2300      	movs	r3, #0
 8011c2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011c32:	78fa      	ldrb	r2, [r7, #3]
 8011c34:	4611      	mov	r1, r2
 8011c36:	4618      	mov	r0, r3
 8011c38:	f7f8 f849 	bl	8009cce <HAL_PCD_EP_SetStall>
 8011c3c:	4603      	mov	r3, r0
 8011c3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c40:	7bfb      	ldrb	r3, [r7, #15]
 8011c42:	4618      	mov	r0, r3
 8011c44:	f000 f8de 	bl	8011e04 <USBD_Get_USB_Status>
 8011c48:	4603      	mov	r3, r0
 8011c4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011c4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8011c4e:	4618      	mov	r0, r3
 8011c50:	3710      	adds	r7, #16
 8011c52:	46bd      	mov	sp, r7
 8011c54:	bd80      	pop	{r7, pc}

08011c56 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011c56:	b580      	push	{r7, lr}
 8011c58:	b084      	sub	sp, #16
 8011c5a:	af00      	add	r7, sp, #0
 8011c5c:	6078      	str	r0, [r7, #4]
 8011c5e:	460b      	mov	r3, r1
 8011c60:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c62:	2300      	movs	r3, #0
 8011c64:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c66:	2300      	movs	r3, #0
 8011c68:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011c70:	78fa      	ldrb	r2, [r7, #3]
 8011c72:	4611      	mov	r1, r2
 8011c74:	4618      	mov	r0, r3
 8011c76:	f7f8 f88d 	bl	8009d94 <HAL_PCD_EP_ClrStall>
 8011c7a:	4603      	mov	r3, r0
 8011c7c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c7e:	7bfb      	ldrb	r3, [r7, #15]
 8011c80:	4618      	mov	r0, r3
 8011c82:	f000 f8bf 	bl	8011e04 <USBD_Get_USB_Status>
 8011c86:	4603      	mov	r3, r0
 8011c88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011c8a:	7bbb      	ldrb	r3, [r7, #14]
}
 8011c8c:	4618      	mov	r0, r3
 8011c8e:	3710      	adds	r7, #16
 8011c90:	46bd      	mov	sp, r7
 8011c92:	bd80      	pop	{r7, pc}

08011c94 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011c94:	b480      	push	{r7}
 8011c96:	b085      	sub	sp, #20
 8011c98:	af00      	add	r7, sp, #0
 8011c9a:	6078      	str	r0, [r7, #4]
 8011c9c:	460b      	mov	r3, r1
 8011c9e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011ca6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011ca8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	da0b      	bge.n	8011cc8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011cb0:	78fb      	ldrb	r3, [r7, #3]
 8011cb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011cb6:	68f9      	ldr	r1, [r7, #12]
 8011cb8:	4613      	mov	r3, r2
 8011cba:	00db      	lsls	r3, r3, #3
 8011cbc:	4413      	add	r3, r2
 8011cbe:	009b      	lsls	r3, r3, #2
 8011cc0:	440b      	add	r3, r1
 8011cc2:	3316      	adds	r3, #22
 8011cc4:	781b      	ldrb	r3, [r3, #0]
 8011cc6:	e00b      	b.n	8011ce0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011cc8:	78fb      	ldrb	r3, [r7, #3]
 8011cca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011cce:	68f9      	ldr	r1, [r7, #12]
 8011cd0:	4613      	mov	r3, r2
 8011cd2:	00db      	lsls	r3, r3, #3
 8011cd4:	4413      	add	r3, r2
 8011cd6:	009b      	lsls	r3, r3, #2
 8011cd8:	440b      	add	r3, r1
 8011cda:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8011cde:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011ce0:	4618      	mov	r0, r3
 8011ce2:	3714      	adds	r7, #20
 8011ce4:	46bd      	mov	sp, r7
 8011ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cea:	4770      	bx	lr

08011cec <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011cec:	b580      	push	{r7, lr}
 8011cee:	b084      	sub	sp, #16
 8011cf0:	af00      	add	r7, sp, #0
 8011cf2:	6078      	str	r0, [r7, #4]
 8011cf4:	460b      	mov	r3, r1
 8011cf6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011d06:	78fa      	ldrb	r2, [r7, #3]
 8011d08:	4611      	mov	r1, r2
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	f7f7 fe7a 	bl	8009a04 <HAL_PCD_SetAddress>
 8011d10:	4603      	mov	r3, r0
 8011d12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d14:	7bfb      	ldrb	r3, [r7, #15]
 8011d16:	4618      	mov	r0, r3
 8011d18:	f000 f874 	bl	8011e04 <USBD_Get_USB_Status>
 8011d1c:	4603      	mov	r3, r0
 8011d1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011d20:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d22:	4618      	mov	r0, r3
 8011d24:	3710      	adds	r7, #16
 8011d26:	46bd      	mov	sp, r7
 8011d28:	bd80      	pop	{r7, pc}

08011d2a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011d2a:	b580      	push	{r7, lr}
 8011d2c:	b086      	sub	sp, #24
 8011d2e:	af00      	add	r7, sp, #0
 8011d30:	60f8      	str	r0, [r7, #12]
 8011d32:	607a      	str	r2, [r7, #4]
 8011d34:	603b      	str	r3, [r7, #0]
 8011d36:	460b      	mov	r3, r1
 8011d38:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d3a:	2300      	movs	r3, #0
 8011d3c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d3e:	2300      	movs	r3, #0
 8011d40:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8011d48:	7af9      	ldrb	r1, [r7, #11]
 8011d4a:	683b      	ldr	r3, [r7, #0]
 8011d4c:	687a      	ldr	r2, [r7, #4]
 8011d4e:	f7f7 ff84 	bl	8009c5a <HAL_PCD_EP_Transmit>
 8011d52:	4603      	mov	r3, r0
 8011d54:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d56:	7dfb      	ldrb	r3, [r7, #23]
 8011d58:	4618      	mov	r0, r3
 8011d5a:	f000 f853 	bl	8011e04 <USBD_Get_USB_Status>
 8011d5e:	4603      	mov	r3, r0
 8011d60:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011d62:	7dbb      	ldrb	r3, [r7, #22]
}
 8011d64:	4618      	mov	r0, r3
 8011d66:	3718      	adds	r7, #24
 8011d68:	46bd      	mov	sp, r7
 8011d6a:	bd80      	pop	{r7, pc}

08011d6c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011d6c:	b580      	push	{r7, lr}
 8011d6e:	b086      	sub	sp, #24
 8011d70:	af00      	add	r7, sp, #0
 8011d72:	60f8      	str	r0, [r7, #12]
 8011d74:	607a      	str	r2, [r7, #4]
 8011d76:	603b      	str	r3, [r7, #0]
 8011d78:	460b      	mov	r3, r1
 8011d7a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d7c:	2300      	movs	r3, #0
 8011d7e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d80:	2300      	movs	r3, #0
 8011d82:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011d84:	68fb      	ldr	r3, [r7, #12]
 8011d86:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8011d8a:	7af9      	ldrb	r1, [r7, #11]
 8011d8c:	683b      	ldr	r3, [r7, #0]
 8011d8e:	687a      	ldr	r2, [r7, #4]
 8011d90:	f7f7 ff10 	bl	8009bb4 <HAL_PCD_EP_Receive>
 8011d94:	4603      	mov	r3, r0
 8011d96:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d98:	7dfb      	ldrb	r3, [r7, #23]
 8011d9a:	4618      	mov	r0, r3
 8011d9c:	f000 f832 	bl	8011e04 <USBD_Get_USB_Status>
 8011da0:	4603      	mov	r3, r0
 8011da2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011da4:	7dbb      	ldrb	r3, [r7, #22]
}
 8011da6:	4618      	mov	r0, r3
 8011da8:	3718      	adds	r7, #24
 8011daa:	46bd      	mov	sp, r7
 8011dac:	bd80      	pop	{r7, pc}

08011dae <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011dae:	b580      	push	{r7, lr}
 8011db0:	b082      	sub	sp, #8
 8011db2:	af00      	add	r7, sp, #0
 8011db4:	6078      	str	r0, [r7, #4]
 8011db6:	460b      	mov	r3, r1
 8011db8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011dc0:	78fa      	ldrb	r2, [r7, #3]
 8011dc2:	4611      	mov	r1, r2
 8011dc4:	4618      	mov	r0, r3
 8011dc6:	f7f7 ff30 	bl	8009c2a <HAL_PCD_EP_GetRxCount>
 8011dca:	4603      	mov	r3, r0
}
 8011dcc:	4618      	mov	r0, r3
 8011dce:	3708      	adds	r7, #8
 8011dd0:	46bd      	mov	sp, r7
 8011dd2:	bd80      	pop	{r7, pc}

08011dd4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8011dd4:	b480      	push	{r7}
 8011dd6:	b083      	sub	sp, #12
 8011dd8:	af00      	add	r7, sp, #0
 8011dda:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8011ddc:	4b03      	ldr	r3, [pc, #12]	@ (8011dec <USBD_static_malloc+0x18>)
}
 8011dde:	4618      	mov	r0, r3
 8011de0:	370c      	adds	r7, #12
 8011de2:	46bd      	mov	sp, r7
 8011de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011de8:	4770      	bx	lr
 8011dea:	bf00      	nop
 8011dec:	200059a4 	.word	0x200059a4

08011df0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011df0:	b480      	push	{r7}
 8011df2:	b083      	sub	sp, #12
 8011df4:	af00      	add	r7, sp, #0
 8011df6:	6078      	str	r0, [r7, #4]

}
 8011df8:	bf00      	nop
 8011dfa:	370c      	adds	r7, #12
 8011dfc:	46bd      	mov	sp, r7
 8011dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e02:	4770      	bx	lr

08011e04 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011e04:	b480      	push	{r7}
 8011e06:	b085      	sub	sp, #20
 8011e08:	af00      	add	r7, sp, #0
 8011e0a:	4603      	mov	r3, r0
 8011e0c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e0e:	2300      	movs	r3, #0
 8011e10:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011e12:	79fb      	ldrb	r3, [r7, #7]
 8011e14:	2b03      	cmp	r3, #3
 8011e16:	d817      	bhi.n	8011e48 <USBD_Get_USB_Status+0x44>
 8011e18:	a201      	add	r2, pc, #4	@ (adr r2, 8011e20 <USBD_Get_USB_Status+0x1c>)
 8011e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e1e:	bf00      	nop
 8011e20:	08011e31 	.word	0x08011e31
 8011e24:	08011e37 	.word	0x08011e37
 8011e28:	08011e3d 	.word	0x08011e3d
 8011e2c:	08011e43 	.word	0x08011e43
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011e30:	2300      	movs	r3, #0
 8011e32:	73fb      	strb	r3, [r7, #15]
    break;
 8011e34:	e00b      	b.n	8011e4e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011e36:	2303      	movs	r3, #3
 8011e38:	73fb      	strb	r3, [r7, #15]
    break;
 8011e3a:	e008      	b.n	8011e4e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011e3c:	2301      	movs	r3, #1
 8011e3e:	73fb      	strb	r3, [r7, #15]
    break;
 8011e40:	e005      	b.n	8011e4e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011e42:	2303      	movs	r3, #3
 8011e44:	73fb      	strb	r3, [r7, #15]
    break;
 8011e46:	e002      	b.n	8011e4e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011e48:	2303      	movs	r3, #3
 8011e4a:	73fb      	strb	r3, [r7, #15]
    break;
 8011e4c:	bf00      	nop
  }
  return usb_status;
 8011e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e50:	4618      	mov	r0, r3
 8011e52:	3714      	adds	r7, #20
 8011e54:	46bd      	mov	sp, r7
 8011e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e5a:	4770      	bx	lr

08011e5c <malloc>:
 8011e5c:	4b02      	ldr	r3, [pc, #8]	@ (8011e68 <malloc+0xc>)
 8011e5e:	4601      	mov	r1, r0
 8011e60:	6818      	ldr	r0, [r3, #0]
 8011e62:	f000 b82d 	b.w	8011ec0 <_malloc_r>
 8011e66:	bf00      	nop
 8011e68:	200001e4 	.word	0x200001e4

08011e6c <free>:
 8011e6c:	4b02      	ldr	r3, [pc, #8]	@ (8011e78 <free+0xc>)
 8011e6e:	4601      	mov	r1, r0
 8011e70:	6818      	ldr	r0, [r3, #0]
 8011e72:	f001 bd25 	b.w	80138c0 <_free_r>
 8011e76:	bf00      	nop
 8011e78:	200001e4 	.word	0x200001e4

08011e7c <sbrk_aligned>:
 8011e7c:	b570      	push	{r4, r5, r6, lr}
 8011e7e:	4e0f      	ldr	r6, [pc, #60]	@ (8011ebc <sbrk_aligned+0x40>)
 8011e80:	460c      	mov	r4, r1
 8011e82:	6831      	ldr	r1, [r6, #0]
 8011e84:	4605      	mov	r5, r0
 8011e86:	b911      	cbnz	r1, 8011e8e <sbrk_aligned+0x12>
 8011e88:	f000 fe64 	bl	8012b54 <_sbrk_r>
 8011e8c:	6030      	str	r0, [r6, #0]
 8011e8e:	4621      	mov	r1, r4
 8011e90:	4628      	mov	r0, r5
 8011e92:	f000 fe5f 	bl	8012b54 <_sbrk_r>
 8011e96:	1c43      	adds	r3, r0, #1
 8011e98:	d103      	bne.n	8011ea2 <sbrk_aligned+0x26>
 8011e9a:	f04f 34ff 	mov.w	r4, #4294967295
 8011e9e:	4620      	mov	r0, r4
 8011ea0:	bd70      	pop	{r4, r5, r6, pc}
 8011ea2:	1cc4      	adds	r4, r0, #3
 8011ea4:	f024 0403 	bic.w	r4, r4, #3
 8011ea8:	42a0      	cmp	r0, r4
 8011eaa:	d0f8      	beq.n	8011e9e <sbrk_aligned+0x22>
 8011eac:	1a21      	subs	r1, r4, r0
 8011eae:	4628      	mov	r0, r5
 8011eb0:	f000 fe50 	bl	8012b54 <_sbrk_r>
 8011eb4:	3001      	adds	r0, #1
 8011eb6:	d1f2      	bne.n	8011e9e <sbrk_aligned+0x22>
 8011eb8:	e7ef      	b.n	8011e9a <sbrk_aligned+0x1e>
 8011eba:	bf00      	nop
 8011ebc:	20005bc4 	.word	0x20005bc4

08011ec0 <_malloc_r>:
 8011ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ec4:	1ccd      	adds	r5, r1, #3
 8011ec6:	f025 0503 	bic.w	r5, r5, #3
 8011eca:	3508      	adds	r5, #8
 8011ecc:	2d0c      	cmp	r5, #12
 8011ece:	bf38      	it	cc
 8011ed0:	250c      	movcc	r5, #12
 8011ed2:	2d00      	cmp	r5, #0
 8011ed4:	4606      	mov	r6, r0
 8011ed6:	db01      	blt.n	8011edc <_malloc_r+0x1c>
 8011ed8:	42a9      	cmp	r1, r5
 8011eda:	d904      	bls.n	8011ee6 <_malloc_r+0x26>
 8011edc:	230c      	movs	r3, #12
 8011ede:	6033      	str	r3, [r6, #0]
 8011ee0:	2000      	movs	r0, #0
 8011ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ee6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011fbc <_malloc_r+0xfc>
 8011eea:	f000 f869 	bl	8011fc0 <__malloc_lock>
 8011eee:	f8d8 3000 	ldr.w	r3, [r8]
 8011ef2:	461c      	mov	r4, r3
 8011ef4:	bb44      	cbnz	r4, 8011f48 <_malloc_r+0x88>
 8011ef6:	4629      	mov	r1, r5
 8011ef8:	4630      	mov	r0, r6
 8011efa:	f7ff ffbf 	bl	8011e7c <sbrk_aligned>
 8011efe:	1c43      	adds	r3, r0, #1
 8011f00:	4604      	mov	r4, r0
 8011f02:	d158      	bne.n	8011fb6 <_malloc_r+0xf6>
 8011f04:	f8d8 4000 	ldr.w	r4, [r8]
 8011f08:	4627      	mov	r7, r4
 8011f0a:	2f00      	cmp	r7, #0
 8011f0c:	d143      	bne.n	8011f96 <_malloc_r+0xd6>
 8011f0e:	2c00      	cmp	r4, #0
 8011f10:	d04b      	beq.n	8011faa <_malloc_r+0xea>
 8011f12:	6823      	ldr	r3, [r4, #0]
 8011f14:	4639      	mov	r1, r7
 8011f16:	4630      	mov	r0, r6
 8011f18:	eb04 0903 	add.w	r9, r4, r3
 8011f1c:	f000 fe1a 	bl	8012b54 <_sbrk_r>
 8011f20:	4581      	cmp	r9, r0
 8011f22:	d142      	bne.n	8011faa <_malloc_r+0xea>
 8011f24:	6821      	ldr	r1, [r4, #0]
 8011f26:	1a6d      	subs	r5, r5, r1
 8011f28:	4629      	mov	r1, r5
 8011f2a:	4630      	mov	r0, r6
 8011f2c:	f7ff ffa6 	bl	8011e7c <sbrk_aligned>
 8011f30:	3001      	adds	r0, #1
 8011f32:	d03a      	beq.n	8011faa <_malloc_r+0xea>
 8011f34:	6823      	ldr	r3, [r4, #0]
 8011f36:	442b      	add	r3, r5
 8011f38:	6023      	str	r3, [r4, #0]
 8011f3a:	f8d8 3000 	ldr.w	r3, [r8]
 8011f3e:	685a      	ldr	r2, [r3, #4]
 8011f40:	bb62      	cbnz	r2, 8011f9c <_malloc_r+0xdc>
 8011f42:	f8c8 7000 	str.w	r7, [r8]
 8011f46:	e00f      	b.n	8011f68 <_malloc_r+0xa8>
 8011f48:	6822      	ldr	r2, [r4, #0]
 8011f4a:	1b52      	subs	r2, r2, r5
 8011f4c:	d420      	bmi.n	8011f90 <_malloc_r+0xd0>
 8011f4e:	2a0b      	cmp	r2, #11
 8011f50:	d917      	bls.n	8011f82 <_malloc_r+0xc2>
 8011f52:	1961      	adds	r1, r4, r5
 8011f54:	42a3      	cmp	r3, r4
 8011f56:	6025      	str	r5, [r4, #0]
 8011f58:	bf18      	it	ne
 8011f5a:	6059      	strne	r1, [r3, #4]
 8011f5c:	6863      	ldr	r3, [r4, #4]
 8011f5e:	bf08      	it	eq
 8011f60:	f8c8 1000 	streq.w	r1, [r8]
 8011f64:	5162      	str	r2, [r4, r5]
 8011f66:	604b      	str	r3, [r1, #4]
 8011f68:	4630      	mov	r0, r6
 8011f6a:	f000 f82f 	bl	8011fcc <__malloc_unlock>
 8011f6e:	f104 000b 	add.w	r0, r4, #11
 8011f72:	1d23      	adds	r3, r4, #4
 8011f74:	f020 0007 	bic.w	r0, r0, #7
 8011f78:	1ac2      	subs	r2, r0, r3
 8011f7a:	bf1c      	itt	ne
 8011f7c:	1a1b      	subne	r3, r3, r0
 8011f7e:	50a3      	strne	r3, [r4, r2]
 8011f80:	e7af      	b.n	8011ee2 <_malloc_r+0x22>
 8011f82:	6862      	ldr	r2, [r4, #4]
 8011f84:	42a3      	cmp	r3, r4
 8011f86:	bf0c      	ite	eq
 8011f88:	f8c8 2000 	streq.w	r2, [r8]
 8011f8c:	605a      	strne	r2, [r3, #4]
 8011f8e:	e7eb      	b.n	8011f68 <_malloc_r+0xa8>
 8011f90:	4623      	mov	r3, r4
 8011f92:	6864      	ldr	r4, [r4, #4]
 8011f94:	e7ae      	b.n	8011ef4 <_malloc_r+0x34>
 8011f96:	463c      	mov	r4, r7
 8011f98:	687f      	ldr	r7, [r7, #4]
 8011f9a:	e7b6      	b.n	8011f0a <_malloc_r+0x4a>
 8011f9c:	461a      	mov	r2, r3
 8011f9e:	685b      	ldr	r3, [r3, #4]
 8011fa0:	42a3      	cmp	r3, r4
 8011fa2:	d1fb      	bne.n	8011f9c <_malloc_r+0xdc>
 8011fa4:	2300      	movs	r3, #0
 8011fa6:	6053      	str	r3, [r2, #4]
 8011fa8:	e7de      	b.n	8011f68 <_malloc_r+0xa8>
 8011faa:	230c      	movs	r3, #12
 8011fac:	6033      	str	r3, [r6, #0]
 8011fae:	4630      	mov	r0, r6
 8011fb0:	f000 f80c 	bl	8011fcc <__malloc_unlock>
 8011fb4:	e794      	b.n	8011ee0 <_malloc_r+0x20>
 8011fb6:	6005      	str	r5, [r0, #0]
 8011fb8:	e7d6      	b.n	8011f68 <_malloc_r+0xa8>
 8011fba:	bf00      	nop
 8011fbc:	20005bc8 	.word	0x20005bc8

08011fc0 <__malloc_lock>:
 8011fc0:	4801      	ldr	r0, [pc, #4]	@ (8011fc8 <__malloc_lock+0x8>)
 8011fc2:	f000 be14 	b.w	8012bee <__retarget_lock_acquire_recursive>
 8011fc6:	bf00      	nop
 8011fc8:	20005d0c 	.word	0x20005d0c

08011fcc <__malloc_unlock>:
 8011fcc:	4801      	ldr	r0, [pc, #4]	@ (8011fd4 <__malloc_unlock+0x8>)
 8011fce:	f000 be0f 	b.w	8012bf0 <__retarget_lock_release_recursive>
 8011fd2:	bf00      	nop
 8011fd4:	20005d0c 	.word	0x20005d0c

08011fd8 <__cvt>:
 8011fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011fdc:	ec57 6b10 	vmov	r6, r7, d0
 8011fe0:	2f00      	cmp	r7, #0
 8011fe2:	460c      	mov	r4, r1
 8011fe4:	4619      	mov	r1, r3
 8011fe6:	463b      	mov	r3, r7
 8011fe8:	bfbb      	ittet	lt
 8011fea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011fee:	461f      	movlt	r7, r3
 8011ff0:	2300      	movge	r3, #0
 8011ff2:	232d      	movlt	r3, #45	@ 0x2d
 8011ff4:	700b      	strb	r3, [r1, #0]
 8011ff6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011ff8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011ffc:	4691      	mov	r9, r2
 8011ffe:	f023 0820 	bic.w	r8, r3, #32
 8012002:	bfbc      	itt	lt
 8012004:	4632      	movlt	r2, r6
 8012006:	4616      	movlt	r6, r2
 8012008:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801200c:	d005      	beq.n	801201a <__cvt+0x42>
 801200e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012012:	d100      	bne.n	8012016 <__cvt+0x3e>
 8012014:	3401      	adds	r4, #1
 8012016:	2102      	movs	r1, #2
 8012018:	e000      	b.n	801201c <__cvt+0x44>
 801201a:	2103      	movs	r1, #3
 801201c:	ab03      	add	r3, sp, #12
 801201e:	9301      	str	r3, [sp, #4]
 8012020:	ab02      	add	r3, sp, #8
 8012022:	9300      	str	r3, [sp, #0]
 8012024:	ec47 6b10 	vmov	d0, r6, r7
 8012028:	4653      	mov	r3, sl
 801202a:	4622      	mov	r2, r4
 801202c:	f000 fe78 	bl	8012d20 <_dtoa_r>
 8012030:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012034:	4605      	mov	r5, r0
 8012036:	d119      	bne.n	801206c <__cvt+0x94>
 8012038:	f019 0f01 	tst.w	r9, #1
 801203c:	d00e      	beq.n	801205c <__cvt+0x84>
 801203e:	eb00 0904 	add.w	r9, r0, r4
 8012042:	2200      	movs	r2, #0
 8012044:	2300      	movs	r3, #0
 8012046:	4630      	mov	r0, r6
 8012048:	4639      	mov	r1, r7
 801204a:	f7ee fd3d 	bl	8000ac8 <__aeabi_dcmpeq>
 801204e:	b108      	cbz	r0, 8012054 <__cvt+0x7c>
 8012050:	f8cd 900c 	str.w	r9, [sp, #12]
 8012054:	2230      	movs	r2, #48	@ 0x30
 8012056:	9b03      	ldr	r3, [sp, #12]
 8012058:	454b      	cmp	r3, r9
 801205a:	d31e      	bcc.n	801209a <__cvt+0xc2>
 801205c:	9b03      	ldr	r3, [sp, #12]
 801205e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012060:	1b5b      	subs	r3, r3, r5
 8012062:	4628      	mov	r0, r5
 8012064:	6013      	str	r3, [r2, #0]
 8012066:	b004      	add	sp, #16
 8012068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801206c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012070:	eb00 0904 	add.w	r9, r0, r4
 8012074:	d1e5      	bne.n	8012042 <__cvt+0x6a>
 8012076:	7803      	ldrb	r3, [r0, #0]
 8012078:	2b30      	cmp	r3, #48	@ 0x30
 801207a:	d10a      	bne.n	8012092 <__cvt+0xba>
 801207c:	2200      	movs	r2, #0
 801207e:	2300      	movs	r3, #0
 8012080:	4630      	mov	r0, r6
 8012082:	4639      	mov	r1, r7
 8012084:	f7ee fd20 	bl	8000ac8 <__aeabi_dcmpeq>
 8012088:	b918      	cbnz	r0, 8012092 <__cvt+0xba>
 801208a:	f1c4 0401 	rsb	r4, r4, #1
 801208e:	f8ca 4000 	str.w	r4, [sl]
 8012092:	f8da 3000 	ldr.w	r3, [sl]
 8012096:	4499      	add	r9, r3
 8012098:	e7d3      	b.n	8012042 <__cvt+0x6a>
 801209a:	1c59      	adds	r1, r3, #1
 801209c:	9103      	str	r1, [sp, #12]
 801209e:	701a      	strb	r2, [r3, #0]
 80120a0:	e7d9      	b.n	8012056 <__cvt+0x7e>

080120a2 <__exponent>:
 80120a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80120a4:	2900      	cmp	r1, #0
 80120a6:	bfba      	itte	lt
 80120a8:	4249      	neglt	r1, r1
 80120aa:	232d      	movlt	r3, #45	@ 0x2d
 80120ac:	232b      	movge	r3, #43	@ 0x2b
 80120ae:	2909      	cmp	r1, #9
 80120b0:	7002      	strb	r2, [r0, #0]
 80120b2:	7043      	strb	r3, [r0, #1]
 80120b4:	dd29      	ble.n	801210a <__exponent+0x68>
 80120b6:	f10d 0307 	add.w	r3, sp, #7
 80120ba:	461d      	mov	r5, r3
 80120bc:	270a      	movs	r7, #10
 80120be:	461a      	mov	r2, r3
 80120c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80120c4:	fb07 1416 	mls	r4, r7, r6, r1
 80120c8:	3430      	adds	r4, #48	@ 0x30
 80120ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 80120ce:	460c      	mov	r4, r1
 80120d0:	2c63      	cmp	r4, #99	@ 0x63
 80120d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80120d6:	4631      	mov	r1, r6
 80120d8:	dcf1      	bgt.n	80120be <__exponent+0x1c>
 80120da:	3130      	adds	r1, #48	@ 0x30
 80120dc:	1e94      	subs	r4, r2, #2
 80120de:	f803 1c01 	strb.w	r1, [r3, #-1]
 80120e2:	1c41      	adds	r1, r0, #1
 80120e4:	4623      	mov	r3, r4
 80120e6:	42ab      	cmp	r3, r5
 80120e8:	d30a      	bcc.n	8012100 <__exponent+0x5e>
 80120ea:	f10d 0309 	add.w	r3, sp, #9
 80120ee:	1a9b      	subs	r3, r3, r2
 80120f0:	42ac      	cmp	r4, r5
 80120f2:	bf88      	it	hi
 80120f4:	2300      	movhi	r3, #0
 80120f6:	3302      	adds	r3, #2
 80120f8:	4403      	add	r3, r0
 80120fa:	1a18      	subs	r0, r3, r0
 80120fc:	b003      	add	sp, #12
 80120fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012100:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012104:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012108:	e7ed      	b.n	80120e6 <__exponent+0x44>
 801210a:	2330      	movs	r3, #48	@ 0x30
 801210c:	3130      	adds	r1, #48	@ 0x30
 801210e:	7083      	strb	r3, [r0, #2]
 8012110:	70c1      	strb	r1, [r0, #3]
 8012112:	1d03      	adds	r3, r0, #4
 8012114:	e7f1      	b.n	80120fa <__exponent+0x58>
	...

08012118 <_printf_float>:
 8012118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801211c:	b08d      	sub	sp, #52	@ 0x34
 801211e:	460c      	mov	r4, r1
 8012120:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012124:	4616      	mov	r6, r2
 8012126:	461f      	mov	r7, r3
 8012128:	4605      	mov	r5, r0
 801212a:	f000 fcdb 	bl	8012ae4 <_localeconv_r>
 801212e:	6803      	ldr	r3, [r0, #0]
 8012130:	9304      	str	r3, [sp, #16]
 8012132:	4618      	mov	r0, r3
 8012134:	f7ee f89c 	bl	8000270 <strlen>
 8012138:	2300      	movs	r3, #0
 801213a:	930a      	str	r3, [sp, #40]	@ 0x28
 801213c:	f8d8 3000 	ldr.w	r3, [r8]
 8012140:	9005      	str	r0, [sp, #20]
 8012142:	3307      	adds	r3, #7
 8012144:	f023 0307 	bic.w	r3, r3, #7
 8012148:	f103 0208 	add.w	r2, r3, #8
 801214c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012150:	f8d4 b000 	ldr.w	fp, [r4]
 8012154:	f8c8 2000 	str.w	r2, [r8]
 8012158:	e9d3 8900 	ldrd	r8, r9, [r3]
 801215c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012160:	9307      	str	r3, [sp, #28]
 8012162:	f8cd 8018 	str.w	r8, [sp, #24]
 8012166:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801216a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801216e:	4b9c      	ldr	r3, [pc, #624]	@ (80123e0 <_printf_float+0x2c8>)
 8012170:	f04f 32ff 	mov.w	r2, #4294967295
 8012174:	f7ee fcda 	bl	8000b2c <__aeabi_dcmpun>
 8012178:	bb70      	cbnz	r0, 80121d8 <_printf_float+0xc0>
 801217a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801217e:	4b98      	ldr	r3, [pc, #608]	@ (80123e0 <_printf_float+0x2c8>)
 8012180:	f04f 32ff 	mov.w	r2, #4294967295
 8012184:	f7ee fcb4 	bl	8000af0 <__aeabi_dcmple>
 8012188:	bb30      	cbnz	r0, 80121d8 <_printf_float+0xc0>
 801218a:	2200      	movs	r2, #0
 801218c:	2300      	movs	r3, #0
 801218e:	4640      	mov	r0, r8
 8012190:	4649      	mov	r1, r9
 8012192:	f7ee fca3 	bl	8000adc <__aeabi_dcmplt>
 8012196:	b110      	cbz	r0, 801219e <_printf_float+0x86>
 8012198:	232d      	movs	r3, #45	@ 0x2d
 801219a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801219e:	4a91      	ldr	r2, [pc, #580]	@ (80123e4 <_printf_float+0x2cc>)
 80121a0:	4b91      	ldr	r3, [pc, #580]	@ (80123e8 <_printf_float+0x2d0>)
 80121a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80121a6:	bf8c      	ite	hi
 80121a8:	4690      	movhi	r8, r2
 80121aa:	4698      	movls	r8, r3
 80121ac:	2303      	movs	r3, #3
 80121ae:	6123      	str	r3, [r4, #16]
 80121b0:	f02b 0304 	bic.w	r3, fp, #4
 80121b4:	6023      	str	r3, [r4, #0]
 80121b6:	f04f 0900 	mov.w	r9, #0
 80121ba:	9700      	str	r7, [sp, #0]
 80121bc:	4633      	mov	r3, r6
 80121be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80121c0:	4621      	mov	r1, r4
 80121c2:	4628      	mov	r0, r5
 80121c4:	f000 f9d2 	bl	801256c <_printf_common>
 80121c8:	3001      	adds	r0, #1
 80121ca:	f040 808d 	bne.w	80122e8 <_printf_float+0x1d0>
 80121ce:	f04f 30ff 	mov.w	r0, #4294967295
 80121d2:	b00d      	add	sp, #52	@ 0x34
 80121d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121d8:	4642      	mov	r2, r8
 80121da:	464b      	mov	r3, r9
 80121dc:	4640      	mov	r0, r8
 80121de:	4649      	mov	r1, r9
 80121e0:	f7ee fca4 	bl	8000b2c <__aeabi_dcmpun>
 80121e4:	b140      	cbz	r0, 80121f8 <_printf_float+0xe0>
 80121e6:	464b      	mov	r3, r9
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	bfbc      	itt	lt
 80121ec:	232d      	movlt	r3, #45	@ 0x2d
 80121ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80121f2:	4a7e      	ldr	r2, [pc, #504]	@ (80123ec <_printf_float+0x2d4>)
 80121f4:	4b7e      	ldr	r3, [pc, #504]	@ (80123f0 <_printf_float+0x2d8>)
 80121f6:	e7d4      	b.n	80121a2 <_printf_float+0x8a>
 80121f8:	6863      	ldr	r3, [r4, #4]
 80121fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80121fe:	9206      	str	r2, [sp, #24]
 8012200:	1c5a      	adds	r2, r3, #1
 8012202:	d13b      	bne.n	801227c <_printf_float+0x164>
 8012204:	2306      	movs	r3, #6
 8012206:	6063      	str	r3, [r4, #4]
 8012208:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801220c:	2300      	movs	r3, #0
 801220e:	6022      	str	r2, [r4, #0]
 8012210:	9303      	str	r3, [sp, #12]
 8012212:	ab0a      	add	r3, sp, #40	@ 0x28
 8012214:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012218:	ab09      	add	r3, sp, #36	@ 0x24
 801221a:	9300      	str	r3, [sp, #0]
 801221c:	6861      	ldr	r1, [r4, #4]
 801221e:	ec49 8b10 	vmov	d0, r8, r9
 8012222:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012226:	4628      	mov	r0, r5
 8012228:	f7ff fed6 	bl	8011fd8 <__cvt>
 801222c:	9b06      	ldr	r3, [sp, #24]
 801222e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012230:	2b47      	cmp	r3, #71	@ 0x47
 8012232:	4680      	mov	r8, r0
 8012234:	d129      	bne.n	801228a <_printf_float+0x172>
 8012236:	1cc8      	adds	r0, r1, #3
 8012238:	db02      	blt.n	8012240 <_printf_float+0x128>
 801223a:	6863      	ldr	r3, [r4, #4]
 801223c:	4299      	cmp	r1, r3
 801223e:	dd41      	ble.n	80122c4 <_printf_float+0x1ac>
 8012240:	f1aa 0a02 	sub.w	sl, sl, #2
 8012244:	fa5f fa8a 	uxtb.w	sl, sl
 8012248:	3901      	subs	r1, #1
 801224a:	4652      	mov	r2, sl
 801224c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012250:	9109      	str	r1, [sp, #36]	@ 0x24
 8012252:	f7ff ff26 	bl	80120a2 <__exponent>
 8012256:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012258:	1813      	adds	r3, r2, r0
 801225a:	2a01      	cmp	r2, #1
 801225c:	4681      	mov	r9, r0
 801225e:	6123      	str	r3, [r4, #16]
 8012260:	dc02      	bgt.n	8012268 <_printf_float+0x150>
 8012262:	6822      	ldr	r2, [r4, #0]
 8012264:	07d2      	lsls	r2, r2, #31
 8012266:	d501      	bpl.n	801226c <_printf_float+0x154>
 8012268:	3301      	adds	r3, #1
 801226a:	6123      	str	r3, [r4, #16]
 801226c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012270:	2b00      	cmp	r3, #0
 8012272:	d0a2      	beq.n	80121ba <_printf_float+0xa2>
 8012274:	232d      	movs	r3, #45	@ 0x2d
 8012276:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801227a:	e79e      	b.n	80121ba <_printf_float+0xa2>
 801227c:	9a06      	ldr	r2, [sp, #24]
 801227e:	2a47      	cmp	r2, #71	@ 0x47
 8012280:	d1c2      	bne.n	8012208 <_printf_float+0xf0>
 8012282:	2b00      	cmp	r3, #0
 8012284:	d1c0      	bne.n	8012208 <_printf_float+0xf0>
 8012286:	2301      	movs	r3, #1
 8012288:	e7bd      	b.n	8012206 <_printf_float+0xee>
 801228a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801228e:	d9db      	bls.n	8012248 <_printf_float+0x130>
 8012290:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012294:	d118      	bne.n	80122c8 <_printf_float+0x1b0>
 8012296:	2900      	cmp	r1, #0
 8012298:	6863      	ldr	r3, [r4, #4]
 801229a:	dd0b      	ble.n	80122b4 <_printf_float+0x19c>
 801229c:	6121      	str	r1, [r4, #16]
 801229e:	b913      	cbnz	r3, 80122a6 <_printf_float+0x18e>
 80122a0:	6822      	ldr	r2, [r4, #0]
 80122a2:	07d0      	lsls	r0, r2, #31
 80122a4:	d502      	bpl.n	80122ac <_printf_float+0x194>
 80122a6:	3301      	adds	r3, #1
 80122a8:	440b      	add	r3, r1
 80122aa:	6123      	str	r3, [r4, #16]
 80122ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80122ae:	f04f 0900 	mov.w	r9, #0
 80122b2:	e7db      	b.n	801226c <_printf_float+0x154>
 80122b4:	b913      	cbnz	r3, 80122bc <_printf_float+0x1a4>
 80122b6:	6822      	ldr	r2, [r4, #0]
 80122b8:	07d2      	lsls	r2, r2, #31
 80122ba:	d501      	bpl.n	80122c0 <_printf_float+0x1a8>
 80122bc:	3302      	adds	r3, #2
 80122be:	e7f4      	b.n	80122aa <_printf_float+0x192>
 80122c0:	2301      	movs	r3, #1
 80122c2:	e7f2      	b.n	80122aa <_printf_float+0x192>
 80122c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80122c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80122ca:	4299      	cmp	r1, r3
 80122cc:	db05      	blt.n	80122da <_printf_float+0x1c2>
 80122ce:	6823      	ldr	r3, [r4, #0]
 80122d0:	6121      	str	r1, [r4, #16]
 80122d2:	07d8      	lsls	r0, r3, #31
 80122d4:	d5ea      	bpl.n	80122ac <_printf_float+0x194>
 80122d6:	1c4b      	adds	r3, r1, #1
 80122d8:	e7e7      	b.n	80122aa <_printf_float+0x192>
 80122da:	2900      	cmp	r1, #0
 80122dc:	bfd4      	ite	le
 80122de:	f1c1 0202 	rsble	r2, r1, #2
 80122e2:	2201      	movgt	r2, #1
 80122e4:	4413      	add	r3, r2
 80122e6:	e7e0      	b.n	80122aa <_printf_float+0x192>
 80122e8:	6823      	ldr	r3, [r4, #0]
 80122ea:	055a      	lsls	r2, r3, #21
 80122ec:	d407      	bmi.n	80122fe <_printf_float+0x1e6>
 80122ee:	6923      	ldr	r3, [r4, #16]
 80122f0:	4642      	mov	r2, r8
 80122f2:	4631      	mov	r1, r6
 80122f4:	4628      	mov	r0, r5
 80122f6:	47b8      	blx	r7
 80122f8:	3001      	adds	r0, #1
 80122fa:	d12b      	bne.n	8012354 <_printf_float+0x23c>
 80122fc:	e767      	b.n	80121ce <_printf_float+0xb6>
 80122fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012302:	f240 80dd 	bls.w	80124c0 <_printf_float+0x3a8>
 8012306:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801230a:	2200      	movs	r2, #0
 801230c:	2300      	movs	r3, #0
 801230e:	f7ee fbdb 	bl	8000ac8 <__aeabi_dcmpeq>
 8012312:	2800      	cmp	r0, #0
 8012314:	d033      	beq.n	801237e <_printf_float+0x266>
 8012316:	4a37      	ldr	r2, [pc, #220]	@ (80123f4 <_printf_float+0x2dc>)
 8012318:	2301      	movs	r3, #1
 801231a:	4631      	mov	r1, r6
 801231c:	4628      	mov	r0, r5
 801231e:	47b8      	blx	r7
 8012320:	3001      	adds	r0, #1
 8012322:	f43f af54 	beq.w	80121ce <_printf_float+0xb6>
 8012326:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801232a:	4543      	cmp	r3, r8
 801232c:	db02      	blt.n	8012334 <_printf_float+0x21c>
 801232e:	6823      	ldr	r3, [r4, #0]
 8012330:	07d8      	lsls	r0, r3, #31
 8012332:	d50f      	bpl.n	8012354 <_printf_float+0x23c>
 8012334:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012338:	4631      	mov	r1, r6
 801233a:	4628      	mov	r0, r5
 801233c:	47b8      	blx	r7
 801233e:	3001      	adds	r0, #1
 8012340:	f43f af45 	beq.w	80121ce <_printf_float+0xb6>
 8012344:	f04f 0900 	mov.w	r9, #0
 8012348:	f108 38ff 	add.w	r8, r8, #4294967295
 801234c:	f104 0a1a 	add.w	sl, r4, #26
 8012350:	45c8      	cmp	r8, r9
 8012352:	dc09      	bgt.n	8012368 <_printf_float+0x250>
 8012354:	6823      	ldr	r3, [r4, #0]
 8012356:	079b      	lsls	r3, r3, #30
 8012358:	f100 8103 	bmi.w	8012562 <_printf_float+0x44a>
 801235c:	68e0      	ldr	r0, [r4, #12]
 801235e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012360:	4298      	cmp	r0, r3
 8012362:	bfb8      	it	lt
 8012364:	4618      	movlt	r0, r3
 8012366:	e734      	b.n	80121d2 <_printf_float+0xba>
 8012368:	2301      	movs	r3, #1
 801236a:	4652      	mov	r2, sl
 801236c:	4631      	mov	r1, r6
 801236e:	4628      	mov	r0, r5
 8012370:	47b8      	blx	r7
 8012372:	3001      	adds	r0, #1
 8012374:	f43f af2b 	beq.w	80121ce <_printf_float+0xb6>
 8012378:	f109 0901 	add.w	r9, r9, #1
 801237c:	e7e8      	b.n	8012350 <_printf_float+0x238>
 801237e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012380:	2b00      	cmp	r3, #0
 8012382:	dc39      	bgt.n	80123f8 <_printf_float+0x2e0>
 8012384:	4a1b      	ldr	r2, [pc, #108]	@ (80123f4 <_printf_float+0x2dc>)
 8012386:	2301      	movs	r3, #1
 8012388:	4631      	mov	r1, r6
 801238a:	4628      	mov	r0, r5
 801238c:	47b8      	blx	r7
 801238e:	3001      	adds	r0, #1
 8012390:	f43f af1d 	beq.w	80121ce <_printf_float+0xb6>
 8012394:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012398:	ea59 0303 	orrs.w	r3, r9, r3
 801239c:	d102      	bne.n	80123a4 <_printf_float+0x28c>
 801239e:	6823      	ldr	r3, [r4, #0]
 80123a0:	07d9      	lsls	r1, r3, #31
 80123a2:	d5d7      	bpl.n	8012354 <_printf_float+0x23c>
 80123a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80123a8:	4631      	mov	r1, r6
 80123aa:	4628      	mov	r0, r5
 80123ac:	47b8      	blx	r7
 80123ae:	3001      	adds	r0, #1
 80123b0:	f43f af0d 	beq.w	80121ce <_printf_float+0xb6>
 80123b4:	f04f 0a00 	mov.w	sl, #0
 80123b8:	f104 0b1a 	add.w	fp, r4, #26
 80123bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123be:	425b      	negs	r3, r3
 80123c0:	4553      	cmp	r3, sl
 80123c2:	dc01      	bgt.n	80123c8 <_printf_float+0x2b0>
 80123c4:	464b      	mov	r3, r9
 80123c6:	e793      	b.n	80122f0 <_printf_float+0x1d8>
 80123c8:	2301      	movs	r3, #1
 80123ca:	465a      	mov	r2, fp
 80123cc:	4631      	mov	r1, r6
 80123ce:	4628      	mov	r0, r5
 80123d0:	47b8      	blx	r7
 80123d2:	3001      	adds	r0, #1
 80123d4:	f43f aefb 	beq.w	80121ce <_printf_float+0xb6>
 80123d8:	f10a 0a01 	add.w	sl, sl, #1
 80123dc:	e7ee      	b.n	80123bc <_printf_float+0x2a4>
 80123de:	bf00      	nop
 80123e0:	7fefffff 	.word	0x7fefffff
 80123e4:	080152d4 	.word	0x080152d4
 80123e8:	080152d0 	.word	0x080152d0
 80123ec:	080152dc 	.word	0x080152dc
 80123f0:	080152d8 	.word	0x080152d8
 80123f4:	080152e0 	.word	0x080152e0
 80123f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80123fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80123fe:	4553      	cmp	r3, sl
 8012400:	bfa8      	it	ge
 8012402:	4653      	movge	r3, sl
 8012404:	2b00      	cmp	r3, #0
 8012406:	4699      	mov	r9, r3
 8012408:	dc36      	bgt.n	8012478 <_printf_float+0x360>
 801240a:	f04f 0b00 	mov.w	fp, #0
 801240e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012412:	f104 021a 	add.w	r2, r4, #26
 8012416:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012418:	9306      	str	r3, [sp, #24]
 801241a:	eba3 0309 	sub.w	r3, r3, r9
 801241e:	455b      	cmp	r3, fp
 8012420:	dc31      	bgt.n	8012486 <_printf_float+0x36e>
 8012422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012424:	459a      	cmp	sl, r3
 8012426:	dc3a      	bgt.n	801249e <_printf_float+0x386>
 8012428:	6823      	ldr	r3, [r4, #0]
 801242a:	07da      	lsls	r2, r3, #31
 801242c:	d437      	bmi.n	801249e <_printf_float+0x386>
 801242e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012430:	ebaa 0903 	sub.w	r9, sl, r3
 8012434:	9b06      	ldr	r3, [sp, #24]
 8012436:	ebaa 0303 	sub.w	r3, sl, r3
 801243a:	4599      	cmp	r9, r3
 801243c:	bfa8      	it	ge
 801243e:	4699      	movge	r9, r3
 8012440:	f1b9 0f00 	cmp.w	r9, #0
 8012444:	dc33      	bgt.n	80124ae <_printf_float+0x396>
 8012446:	f04f 0800 	mov.w	r8, #0
 801244a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801244e:	f104 0b1a 	add.w	fp, r4, #26
 8012452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012454:	ebaa 0303 	sub.w	r3, sl, r3
 8012458:	eba3 0309 	sub.w	r3, r3, r9
 801245c:	4543      	cmp	r3, r8
 801245e:	f77f af79 	ble.w	8012354 <_printf_float+0x23c>
 8012462:	2301      	movs	r3, #1
 8012464:	465a      	mov	r2, fp
 8012466:	4631      	mov	r1, r6
 8012468:	4628      	mov	r0, r5
 801246a:	47b8      	blx	r7
 801246c:	3001      	adds	r0, #1
 801246e:	f43f aeae 	beq.w	80121ce <_printf_float+0xb6>
 8012472:	f108 0801 	add.w	r8, r8, #1
 8012476:	e7ec      	b.n	8012452 <_printf_float+0x33a>
 8012478:	4642      	mov	r2, r8
 801247a:	4631      	mov	r1, r6
 801247c:	4628      	mov	r0, r5
 801247e:	47b8      	blx	r7
 8012480:	3001      	adds	r0, #1
 8012482:	d1c2      	bne.n	801240a <_printf_float+0x2f2>
 8012484:	e6a3      	b.n	80121ce <_printf_float+0xb6>
 8012486:	2301      	movs	r3, #1
 8012488:	4631      	mov	r1, r6
 801248a:	4628      	mov	r0, r5
 801248c:	9206      	str	r2, [sp, #24]
 801248e:	47b8      	blx	r7
 8012490:	3001      	adds	r0, #1
 8012492:	f43f ae9c 	beq.w	80121ce <_printf_float+0xb6>
 8012496:	9a06      	ldr	r2, [sp, #24]
 8012498:	f10b 0b01 	add.w	fp, fp, #1
 801249c:	e7bb      	b.n	8012416 <_printf_float+0x2fe>
 801249e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124a2:	4631      	mov	r1, r6
 80124a4:	4628      	mov	r0, r5
 80124a6:	47b8      	blx	r7
 80124a8:	3001      	adds	r0, #1
 80124aa:	d1c0      	bne.n	801242e <_printf_float+0x316>
 80124ac:	e68f      	b.n	80121ce <_printf_float+0xb6>
 80124ae:	9a06      	ldr	r2, [sp, #24]
 80124b0:	464b      	mov	r3, r9
 80124b2:	4442      	add	r2, r8
 80124b4:	4631      	mov	r1, r6
 80124b6:	4628      	mov	r0, r5
 80124b8:	47b8      	blx	r7
 80124ba:	3001      	adds	r0, #1
 80124bc:	d1c3      	bne.n	8012446 <_printf_float+0x32e>
 80124be:	e686      	b.n	80121ce <_printf_float+0xb6>
 80124c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80124c4:	f1ba 0f01 	cmp.w	sl, #1
 80124c8:	dc01      	bgt.n	80124ce <_printf_float+0x3b6>
 80124ca:	07db      	lsls	r3, r3, #31
 80124cc:	d536      	bpl.n	801253c <_printf_float+0x424>
 80124ce:	2301      	movs	r3, #1
 80124d0:	4642      	mov	r2, r8
 80124d2:	4631      	mov	r1, r6
 80124d4:	4628      	mov	r0, r5
 80124d6:	47b8      	blx	r7
 80124d8:	3001      	adds	r0, #1
 80124da:	f43f ae78 	beq.w	80121ce <_printf_float+0xb6>
 80124de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124e2:	4631      	mov	r1, r6
 80124e4:	4628      	mov	r0, r5
 80124e6:	47b8      	blx	r7
 80124e8:	3001      	adds	r0, #1
 80124ea:	f43f ae70 	beq.w	80121ce <_printf_float+0xb6>
 80124ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80124f2:	2200      	movs	r2, #0
 80124f4:	2300      	movs	r3, #0
 80124f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80124fa:	f7ee fae5 	bl	8000ac8 <__aeabi_dcmpeq>
 80124fe:	b9c0      	cbnz	r0, 8012532 <_printf_float+0x41a>
 8012500:	4653      	mov	r3, sl
 8012502:	f108 0201 	add.w	r2, r8, #1
 8012506:	4631      	mov	r1, r6
 8012508:	4628      	mov	r0, r5
 801250a:	47b8      	blx	r7
 801250c:	3001      	adds	r0, #1
 801250e:	d10c      	bne.n	801252a <_printf_float+0x412>
 8012510:	e65d      	b.n	80121ce <_printf_float+0xb6>
 8012512:	2301      	movs	r3, #1
 8012514:	465a      	mov	r2, fp
 8012516:	4631      	mov	r1, r6
 8012518:	4628      	mov	r0, r5
 801251a:	47b8      	blx	r7
 801251c:	3001      	adds	r0, #1
 801251e:	f43f ae56 	beq.w	80121ce <_printf_float+0xb6>
 8012522:	f108 0801 	add.w	r8, r8, #1
 8012526:	45d0      	cmp	r8, sl
 8012528:	dbf3      	blt.n	8012512 <_printf_float+0x3fa>
 801252a:	464b      	mov	r3, r9
 801252c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012530:	e6df      	b.n	80122f2 <_printf_float+0x1da>
 8012532:	f04f 0800 	mov.w	r8, #0
 8012536:	f104 0b1a 	add.w	fp, r4, #26
 801253a:	e7f4      	b.n	8012526 <_printf_float+0x40e>
 801253c:	2301      	movs	r3, #1
 801253e:	4642      	mov	r2, r8
 8012540:	e7e1      	b.n	8012506 <_printf_float+0x3ee>
 8012542:	2301      	movs	r3, #1
 8012544:	464a      	mov	r2, r9
 8012546:	4631      	mov	r1, r6
 8012548:	4628      	mov	r0, r5
 801254a:	47b8      	blx	r7
 801254c:	3001      	adds	r0, #1
 801254e:	f43f ae3e 	beq.w	80121ce <_printf_float+0xb6>
 8012552:	f108 0801 	add.w	r8, r8, #1
 8012556:	68e3      	ldr	r3, [r4, #12]
 8012558:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801255a:	1a5b      	subs	r3, r3, r1
 801255c:	4543      	cmp	r3, r8
 801255e:	dcf0      	bgt.n	8012542 <_printf_float+0x42a>
 8012560:	e6fc      	b.n	801235c <_printf_float+0x244>
 8012562:	f04f 0800 	mov.w	r8, #0
 8012566:	f104 0919 	add.w	r9, r4, #25
 801256a:	e7f4      	b.n	8012556 <_printf_float+0x43e>

0801256c <_printf_common>:
 801256c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012570:	4616      	mov	r6, r2
 8012572:	4698      	mov	r8, r3
 8012574:	688a      	ldr	r2, [r1, #8]
 8012576:	690b      	ldr	r3, [r1, #16]
 8012578:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801257c:	4293      	cmp	r3, r2
 801257e:	bfb8      	it	lt
 8012580:	4613      	movlt	r3, r2
 8012582:	6033      	str	r3, [r6, #0]
 8012584:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012588:	4607      	mov	r7, r0
 801258a:	460c      	mov	r4, r1
 801258c:	b10a      	cbz	r2, 8012592 <_printf_common+0x26>
 801258e:	3301      	adds	r3, #1
 8012590:	6033      	str	r3, [r6, #0]
 8012592:	6823      	ldr	r3, [r4, #0]
 8012594:	0699      	lsls	r1, r3, #26
 8012596:	bf42      	ittt	mi
 8012598:	6833      	ldrmi	r3, [r6, #0]
 801259a:	3302      	addmi	r3, #2
 801259c:	6033      	strmi	r3, [r6, #0]
 801259e:	6825      	ldr	r5, [r4, #0]
 80125a0:	f015 0506 	ands.w	r5, r5, #6
 80125a4:	d106      	bne.n	80125b4 <_printf_common+0x48>
 80125a6:	f104 0a19 	add.w	sl, r4, #25
 80125aa:	68e3      	ldr	r3, [r4, #12]
 80125ac:	6832      	ldr	r2, [r6, #0]
 80125ae:	1a9b      	subs	r3, r3, r2
 80125b0:	42ab      	cmp	r3, r5
 80125b2:	dc26      	bgt.n	8012602 <_printf_common+0x96>
 80125b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80125b8:	6822      	ldr	r2, [r4, #0]
 80125ba:	3b00      	subs	r3, #0
 80125bc:	bf18      	it	ne
 80125be:	2301      	movne	r3, #1
 80125c0:	0692      	lsls	r2, r2, #26
 80125c2:	d42b      	bmi.n	801261c <_printf_common+0xb0>
 80125c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80125c8:	4641      	mov	r1, r8
 80125ca:	4638      	mov	r0, r7
 80125cc:	47c8      	blx	r9
 80125ce:	3001      	adds	r0, #1
 80125d0:	d01e      	beq.n	8012610 <_printf_common+0xa4>
 80125d2:	6823      	ldr	r3, [r4, #0]
 80125d4:	6922      	ldr	r2, [r4, #16]
 80125d6:	f003 0306 	and.w	r3, r3, #6
 80125da:	2b04      	cmp	r3, #4
 80125dc:	bf02      	ittt	eq
 80125de:	68e5      	ldreq	r5, [r4, #12]
 80125e0:	6833      	ldreq	r3, [r6, #0]
 80125e2:	1aed      	subeq	r5, r5, r3
 80125e4:	68a3      	ldr	r3, [r4, #8]
 80125e6:	bf0c      	ite	eq
 80125e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80125ec:	2500      	movne	r5, #0
 80125ee:	4293      	cmp	r3, r2
 80125f0:	bfc4      	itt	gt
 80125f2:	1a9b      	subgt	r3, r3, r2
 80125f4:	18ed      	addgt	r5, r5, r3
 80125f6:	2600      	movs	r6, #0
 80125f8:	341a      	adds	r4, #26
 80125fa:	42b5      	cmp	r5, r6
 80125fc:	d11a      	bne.n	8012634 <_printf_common+0xc8>
 80125fe:	2000      	movs	r0, #0
 8012600:	e008      	b.n	8012614 <_printf_common+0xa8>
 8012602:	2301      	movs	r3, #1
 8012604:	4652      	mov	r2, sl
 8012606:	4641      	mov	r1, r8
 8012608:	4638      	mov	r0, r7
 801260a:	47c8      	blx	r9
 801260c:	3001      	adds	r0, #1
 801260e:	d103      	bne.n	8012618 <_printf_common+0xac>
 8012610:	f04f 30ff 	mov.w	r0, #4294967295
 8012614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012618:	3501      	adds	r5, #1
 801261a:	e7c6      	b.n	80125aa <_printf_common+0x3e>
 801261c:	18e1      	adds	r1, r4, r3
 801261e:	1c5a      	adds	r2, r3, #1
 8012620:	2030      	movs	r0, #48	@ 0x30
 8012622:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012626:	4422      	add	r2, r4
 8012628:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801262c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012630:	3302      	adds	r3, #2
 8012632:	e7c7      	b.n	80125c4 <_printf_common+0x58>
 8012634:	2301      	movs	r3, #1
 8012636:	4622      	mov	r2, r4
 8012638:	4641      	mov	r1, r8
 801263a:	4638      	mov	r0, r7
 801263c:	47c8      	blx	r9
 801263e:	3001      	adds	r0, #1
 8012640:	d0e6      	beq.n	8012610 <_printf_common+0xa4>
 8012642:	3601      	adds	r6, #1
 8012644:	e7d9      	b.n	80125fa <_printf_common+0x8e>
	...

08012648 <_printf_i>:
 8012648:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801264c:	7e0f      	ldrb	r7, [r1, #24]
 801264e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012650:	2f78      	cmp	r7, #120	@ 0x78
 8012652:	4691      	mov	r9, r2
 8012654:	4680      	mov	r8, r0
 8012656:	460c      	mov	r4, r1
 8012658:	469a      	mov	sl, r3
 801265a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801265e:	d807      	bhi.n	8012670 <_printf_i+0x28>
 8012660:	2f62      	cmp	r7, #98	@ 0x62
 8012662:	d80a      	bhi.n	801267a <_printf_i+0x32>
 8012664:	2f00      	cmp	r7, #0
 8012666:	f000 80d1 	beq.w	801280c <_printf_i+0x1c4>
 801266a:	2f58      	cmp	r7, #88	@ 0x58
 801266c:	f000 80b8 	beq.w	80127e0 <_printf_i+0x198>
 8012670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012674:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012678:	e03a      	b.n	80126f0 <_printf_i+0xa8>
 801267a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801267e:	2b15      	cmp	r3, #21
 8012680:	d8f6      	bhi.n	8012670 <_printf_i+0x28>
 8012682:	a101      	add	r1, pc, #4	@ (adr r1, 8012688 <_printf_i+0x40>)
 8012684:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012688:	080126e1 	.word	0x080126e1
 801268c:	080126f5 	.word	0x080126f5
 8012690:	08012671 	.word	0x08012671
 8012694:	08012671 	.word	0x08012671
 8012698:	08012671 	.word	0x08012671
 801269c:	08012671 	.word	0x08012671
 80126a0:	080126f5 	.word	0x080126f5
 80126a4:	08012671 	.word	0x08012671
 80126a8:	08012671 	.word	0x08012671
 80126ac:	08012671 	.word	0x08012671
 80126b0:	08012671 	.word	0x08012671
 80126b4:	080127f3 	.word	0x080127f3
 80126b8:	0801271f 	.word	0x0801271f
 80126bc:	080127ad 	.word	0x080127ad
 80126c0:	08012671 	.word	0x08012671
 80126c4:	08012671 	.word	0x08012671
 80126c8:	08012815 	.word	0x08012815
 80126cc:	08012671 	.word	0x08012671
 80126d0:	0801271f 	.word	0x0801271f
 80126d4:	08012671 	.word	0x08012671
 80126d8:	08012671 	.word	0x08012671
 80126dc:	080127b5 	.word	0x080127b5
 80126e0:	6833      	ldr	r3, [r6, #0]
 80126e2:	1d1a      	adds	r2, r3, #4
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	6032      	str	r2, [r6, #0]
 80126e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80126ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80126f0:	2301      	movs	r3, #1
 80126f2:	e09c      	b.n	801282e <_printf_i+0x1e6>
 80126f4:	6833      	ldr	r3, [r6, #0]
 80126f6:	6820      	ldr	r0, [r4, #0]
 80126f8:	1d19      	adds	r1, r3, #4
 80126fa:	6031      	str	r1, [r6, #0]
 80126fc:	0606      	lsls	r6, r0, #24
 80126fe:	d501      	bpl.n	8012704 <_printf_i+0xbc>
 8012700:	681d      	ldr	r5, [r3, #0]
 8012702:	e003      	b.n	801270c <_printf_i+0xc4>
 8012704:	0645      	lsls	r5, r0, #25
 8012706:	d5fb      	bpl.n	8012700 <_printf_i+0xb8>
 8012708:	f9b3 5000 	ldrsh.w	r5, [r3]
 801270c:	2d00      	cmp	r5, #0
 801270e:	da03      	bge.n	8012718 <_printf_i+0xd0>
 8012710:	232d      	movs	r3, #45	@ 0x2d
 8012712:	426d      	negs	r5, r5
 8012714:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012718:	4858      	ldr	r0, [pc, #352]	@ (801287c <_printf_i+0x234>)
 801271a:	230a      	movs	r3, #10
 801271c:	e011      	b.n	8012742 <_printf_i+0xfa>
 801271e:	6821      	ldr	r1, [r4, #0]
 8012720:	6833      	ldr	r3, [r6, #0]
 8012722:	0608      	lsls	r0, r1, #24
 8012724:	f853 5b04 	ldr.w	r5, [r3], #4
 8012728:	d402      	bmi.n	8012730 <_printf_i+0xe8>
 801272a:	0649      	lsls	r1, r1, #25
 801272c:	bf48      	it	mi
 801272e:	b2ad      	uxthmi	r5, r5
 8012730:	2f6f      	cmp	r7, #111	@ 0x6f
 8012732:	4852      	ldr	r0, [pc, #328]	@ (801287c <_printf_i+0x234>)
 8012734:	6033      	str	r3, [r6, #0]
 8012736:	bf14      	ite	ne
 8012738:	230a      	movne	r3, #10
 801273a:	2308      	moveq	r3, #8
 801273c:	2100      	movs	r1, #0
 801273e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012742:	6866      	ldr	r6, [r4, #4]
 8012744:	60a6      	str	r6, [r4, #8]
 8012746:	2e00      	cmp	r6, #0
 8012748:	db05      	blt.n	8012756 <_printf_i+0x10e>
 801274a:	6821      	ldr	r1, [r4, #0]
 801274c:	432e      	orrs	r6, r5
 801274e:	f021 0104 	bic.w	r1, r1, #4
 8012752:	6021      	str	r1, [r4, #0]
 8012754:	d04b      	beq.n	80127ee <_printf_i+0x1a6>
 8012756:	4616      	mov	r6, r2
 8012758:	fbb5 f1f3 	udiv	r1, r5, r3
 801275c:	fb03 5711 	mls	r7, r3, r1, r5
 8012760:	5dc7      	ldrb	r7, [r0, r7]
 8012762:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012766:	462f      	mov	r7, r5
 8012768:	42bb      	cmp	r3, r7
 801276a:	460d      	mov	r5, r1
 801276c:	d9f4      	bls.n	8012758 <_printf_i+0x110>
 801276e:	2b08      	cmp	r3, #8
 8012770:	d10b      	bne.n	801278a <_printf_i+0x142>
 8012772:	6823      	ldr	r3, [r4, #0]
 8012774:	07df      	lsls	r7, r3, #31
 8012776:	d508      	bpl.n	801278a <_printf_i+0x142>
 8012778:	6923      	ldr	r3, [r4, #16]
 801277a:	6861      	ldr	r1, [r4, #4]
 801277c:	4299      	cmp	r1, r3
 801277e:	bfde      	ittt	le
 8012780:	2330      	movle	r3, #48	@ 0x30
 8012782:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012786:	f106 36ff 	addle.w	r6, r6, #4294967295
 801278a:	1b92      	subs	r2, r2, r6
 801278c:	6122      	str	r2, [r4, #16]
 801278e:	f8cd a000 	str.w	sl, [sp]
 8012792:	464b      	mov	r3, r9
 8012794:	aa03      	add	r2, sp, #12
 8012796:	4621      	mov	r1, r4
 8012798:	4640      	mov	r0, r8
 801279a:	f7ff fee7 	bl	801256c <_printf_common>
 801279e:	3001      	adds	r0, #1
 80127a0:	d14a      	bne.n	8012838 <_printf_i+0x1f0>
 80127a2:	f04f 30ff 	mov.w	r0, #4294967295
 80127a6:	b004      	add	sp, #16
 80127a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127ac:	6823      	ldr	r3, [r4, #0]
 80127ae:	f043 0320 	orr.w	r3, r3, #32
 80127b2:	6023      	str	r3, [r4, #0]
 80127b4:	4832      	ldr	r0, [pc, #200]	@ (8012880 <_printf_i+0x238>)
 80127b6:	2778      	movs	r7, #120	@ 0x78
 80127b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80127bc:	6823      	ldr	r3, [r4, #0]
 80127be:	6831      	ldr	r1, [r6, #0]
 80127c0:	061f      	lsls	r7, r3, #24
 80127c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80127c6:	d402      	bmi.n	80127ce <_printf_i+0x186>
 80127c8:	065f      	lsls	r7, r3, #25
 80127ca:	bf48      	it	mi
 80127cc:	b2ad      	uxthmi	r5, r5
 80127ce:	6031      	str	r1, [r6, #0]
 80127d0:	07d9      	lsls	r1, r3, #31
 80127d2:	bf44      	itt	mi
 80127d4:	f043 0320 	orrmi.w	r3, r3, #32
 80127d8:	6023      	strmi	r3, [r4, #0]
 80127da:	b11d      	cbz	r5, 80127e4 <_printf_i+0x19c>
 80127dc:	2310      	movs	r3, #16
 80127de:	e7ad      	b.n	801273c <_printf_i+0xf4>
 80127e0:	4826      	ldr	r0, [pc, #152]	@ (801287c <_printf_i+0x234>)
 80127e2:	e7e9      	b.n	80127b8 <_printf_i+0x170>
 80127e4:	6823      	ldr	r3, [r4, #0]
 80127e6:	f023 0320 	bic.w	r3, r3, #32
 80127ea:	6023      	str	r3, [r4, #0]
 80127ec:	e7f6      	b.n	80127dc <_printf_i+0x194>
 80127ee:	4616      	mov	r6, r2
 80127f0:	e7bd      	b.n	801276e <_printf_i+0x126>
 80127f2:	6833      	ldr	r3, [r6, #0]
 80127f4:	6825      	ldr	r5, [r4, #0]
 80127f6:	6961      	ldr	r1, [r4, #20]
 80127f8:	1d18      	adds	r0, r3, #4
 80127fa:	6030      	str	r0, [r6, #0]
 80127fc:	062e      	lsls	r6, r5, #24
 80127fe:	681b      	ldr	r3, [r3, #0]
 8012800:	d501      	bpl.n	8012806 <_printf_i+0x1be>
 8012802:	6019      	str	r1, [r3, #0]
 8012804:	e002      	b.n	801280c <_printf_i+0x1c4>
 8012806:	0668      	lsls	r0, r5, #25
 8012808:	d5fb      	bpl.n	8012802 <_printf_i+0x1ba>
 801280a:	8019      	strh	r1, [r3, #0]
 801280c:	2300      	movs	r3, #0
 801280e:	6123      	str	r3, [r4, #16]
 8012810:	4616      	mov	r6, r2
 8012812:	e7bc      	b.n	801278e <_printf_i+0x146>
 8012814:	6833      	ldr	r3, [r6, #0]
 8012816:	1d1a      	adds	r2, r3, #4
 8012818:	6032      	str	r2, [r6, #0]
 801281a:	681e      	ldr	r6, [r3, #0]
 801281c:	6862      	ldr	r2, [r4, #4]
 801281e:	2100      	movs	r1, #0
 8012820:	4630      	mov	r0, r6
 8012822:	f7ed fcd5 	bl	80001d0 <memchr>
 8012826:	b108      	cbz	r0, 801282c <_printf_i+0x1e4>
 8012828:	1b80      	subs	r0, r0, r6
 801282a:	6060      	str	r0, [r4, #4]
 801282c:	6863      	ldr	r3, [r4, #4]
 801282e:	6123      	str	r3, [r4, #16]
 8012830:	2300      	movs	r3, #0
 8012832:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012836:	e7aa      	b.n	801278e <_printf_i+0x146>
 8012838:	6923      	ldr	r3, [r4, #16]
 801283a:	4632      	mov	r2, r6
 801283c:	4649      	mov	r1, r9
 801283e:	4640      	mov	r0, r8
 8012840:	47d0      	blx	sl
 8012842:	3001      	adds	r0, #1
 8012844:	d0ad      	beq.n	80127a2 <_printf_i+0x15a>
 8012846:	6823      	ldr	r3, [r4, #0]
 8012848:	079b      	lsls	r3, r3, #30
 801284a:	d413      	bmi.n	8012874 <_printf_i+0x22c>
 801284c:	68e0      	ldr	r0, [r4, #12]
 801284e:	9b03      	ldr	r3, [sp, #12]
 8012850:	4298      	cmp	r0, r3
 8012852:	bfb8      	it	lt
 8012854:	4618      	movlt	r0, r3
 8012856:	e7a6      	b.n	80127a6 <_printf_i+0x15e>
 8012858:	2301      	movs	r3, #1
 801285a:	4632      	mov	r2, r6
 801285c:	4649      	mov	r1, r9
 801285e:	4640      	mov	r0, r8
 8012860:	47d0      	blx	sl
 8012862:	3001      	adds	r0, #1
 8012864:	d09d      	beq.n	80127a2 <_printf_i+0x15a>
 8012866:	3501      	adds	r5, #1
 8012868:	68e3      	ldr	r3, [r4, #12]
 801286a:	9903      	ldr	r1, [sp, #12]
 801286c:	1a5b      	subs	r3, r3, r1
 801286e:	42ab      	cmp	r3, r5
 8012870:	dcf2      	bgt.n	8012858 <_printf_i+0x210>
 8012872:	e7eb      	b.n	801284c <_printf_i+0x204>
 8012874:	2500      	movs	r5, #0
 8012876:	f104 0619 	add.w	r6, r4, #25
 801287a:	e7f5      	b.n	8012868 <_printf_i+0x220>
 801287c:	080152e2 	.word	0x080152e2
 8012880:	080152f3 	.word	0x080152f3

08012884 <std>:
 8012884:	2300      	movs	r3, #0
 8012886:	b510      	push	{r4, lr}
 8012888:	4604      	mov	r4, r0
 801288a:	e9c0 3300 	strd	r3, r3, [r0]
 801288e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012892:	6083      	str	r3, [r0, #8]
 8012894:	8181      	strh	r1, [r0, #12]
 8012896:	6643      	str	r3, [r0, #100]	@ 0x64
 8012898:	81c2      	strh	r2, [r0, #14]
 801289a:	6183      	str	r3, [r0, #24]
 801289c:	4619      	mov	r1, r3
 801289e:	2208      	movs	r2, #8
 80128a0:	305c      	adds	r0, #92	@ 0x5c
 80128a2:	f000 f916 	bl	8012ad2 <memset>
 80128a6:	4b0d      	ldr	r3, [pc, #52]	@ (80128dc <std+0x58>)
 80128a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80128aa:	4b0d      	ldr	r3, [pc, #52]	@ (80128e0 <std+0x5c>)
 80128ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80128ae:	4b0d      	ldr	r3, [pc, #52]	@ (80128e4 <std+0x60>)
 80128b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80128b2:	4b0d      	ldr	r3, [pc, #52]	@ (80128e8 <std+0x64>)
 80128b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80128b6:	4b0d      	ldr	r3, [pc, #52]	@ (80128ec <std+0x68>)
 80128b8:	6224      	str	r4, [r4, #32]
 80128ba:	429c      	cmp	r4, r3
 80128bc:	d006      	beq.n	80128cc <std+0x48>
 80128be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80128c2:	4294      	cmp	r4, r2
 80128c4:	d002      	beq.n	80128cc <std+0x48>
 80128c6:	33d0      	adds	r3, #208	@ 0xd0
 80128c8:	429c      	cmp	r4, r3
 80128ca:	d105      	bne.n	80128d8 <std+0x54>
 80128cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80128d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80128d4:	f000 b98a 	b.w	8012bec <__retarget_lock_init_recursive>
 80128d8:	bd10      	pop	{r4, pc}
 80128da:	bf00      	nop
 80128dc:	08012a4d 	.word	0x08012a4d
 80128e0:	08012a6f 	.word	0x08012a6f
 80128e4:	08012aa7 	.word	0x08012aa7
 80128e8:	08012acb 	.word	0x08012acb
 80128ec:	20005bcc 	.word	0x20005bcc

080128f0 <stdio_exit_handler>:
 80128f0:	4a02      	ldr	r2, [pc, #8]	@ (80128fc <stdio_exit_handler+0xc>)
 80128f2:	4903      	ldr	r1, [pc, #12]	@ (8012900 <stdio_exit_handler+0x10>)
 80128f4:	4803      	ldr	r0, [pc, #12]	@ (8012904 <stdio_exit_handler+0x14>)
 80128f6:	f000 b869 	b.w	80129cc <_fwalk_sglue>
 80128fa:	bf00      	nop
 80128fc:	200001d8 	.word	0x200001d8
 8012900:	08014401 	.word	0x08014401
 8012904:	200001e8 	.word	0x200001e8

08012908 <cleanup_stdio>:
 8012908:	6841      	ldr	r1, [r0, #4]
 801290a:	4b0c      	ldr	r3, [pc, #48]	@ (801293c <cleanup_stdio+0x34>)
 801290c:	4299      	cmp	r1, r3
 801290e:	b510      	push	{r4, lr}
 8012910:	4604      	mov	r4, r0
 8012912:	d001      	beq.n	8012918 <cleanup_stdio+0x10>
 8012914:	f001 fd74 	bl	8014400 <_fflush_r>
 8012918:	68a1      	ldr	r1, [r4, #8]
 801291a:	4b09      	ldr	r3, [pc, #36]	@ (8012940 <cleanup_stdio+0x38>)
 801291c:	4299      	cmp	r1, r3
 801291e:	d002      	beq.n	8012926 <cleanup_stdio+0x1e>
 8012920:	4620      	mov	r0, r4
 8012922:	f001 fd6d 	bl	8014400 <_fflush_r>
 8012926:	68e1      	ldr	r1, [r4, #12]
 8012928:	4b06      	ldr	r3, [pc, #24]	@ (8012944 <cleanup_stdio+0x3c>)
 801292a:	4299      	cmp	r1, r3
 801292c:	d004      	beq.n	8012938 <cleanup_stdio+0x30>
 801292e:	4620      	mov	r0, r4
 8012930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012934:	f001 bd64 	b.w	8014400 <_fflush_r>
 8012938:	bd10      	pop	{r4, pc}
 801293a:	bf00      	nop
 801293c:	20005bcc 	.word	0x20005bcc
 8012940:	20005c34 	.word	0x20005c34
 8012944:	20005c9c 	.word	0x20005c9c

08012948 <global_stdio_init.part.0>:
 8012948:	b510      	push	{r4, lr}
 801294a:	4b0b      	ldr	r3, [pc, #44]	@ (8012978 <global_stdio_init.part.0+0x30>)
 801294c:	4c0b      	ldr	r4, [pc, #44]	@ (801297c <global_stdio_init.part.0+0x34>)
 801294e:	4a0c      	ldr	r2, [pc, #48]	@ (8012980 <global_stdio_init.part.0+0x38>)
 8012950:	601a      	str	r2, [r3, #0]
 8012952:	4620      	mov	r0, r4
 8012954:	2200      	movs	r2, #0
 8012956:	2104      	movs	r1, #4
 8012958:	f7ff ff94 	bl	8012884 <std>
 801295c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012960:	2201      	movs	r2, #1
 8012962:	2109      	movs	r1, #9
 8012964:	f7ff ff8e 	bl	8012884 <std>
 8012968:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801296c:	2202      	movs	r2, #2
 801296e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012972:	2112      	movs	r1, #18
 8012974:	f7ff bf86 	b.w	8012884 <std>
 8012978:	20005d04 	.word	0x20005d04
 801297c:	20005bcc 	.word	0x20005bcc
 8012980:	080128f1 	.word	0x080128f1

08012984 <__sfp_lock_acquire>:
 8012984:	4801      	ldr	r0, [pc, #4]	@ (801298c <__sfp_lock_acquire+0x8>)
 8012986:	f000 b932 	b.w	8012bee <__retarget_lock_acquire_recursive>
 801298a:	bf00      	nop
 801298c:	20005d0d 	.word	0x20005d0d

08012990 <__sfp_lock_release>:
 8012990:	4801      	ldr	r0, [pc, #4]	@ (8012998 <__sfp_lock_release+0x8>)
 8012992:	f000 b92d 	b.w	8012bf0 <__retarget_lock_release_recursive>
 8012996:	bf00      	nop
 8012998:	20005d0d 	.word	0x20005d0d

0801299c <__sinit>:
 801299c:	b510      	push	{r4, lr}
 801299e:	4604      	mov	r4, r0
 80129a0:	f7ff fff0 	bl	8012984 <__sfp_lock_acquire>
 80129a4:	6a23      	ldr	r3, [r4, #32]
 80129a6:	b11b      	cbz	r3, 80129b0 <__sinit+0x14>
 80129a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129ac:	f7ff bff0 	b.w	8012990 <__sfp_lock_release>
 80129b0:	4b04      	ldr	r3, [pc, #16]	@ (80129c4 <__sinit+0x28>)
 80129b2:	6223      	str	r3, [r4, #32]
 80129b4:	4b04      	ldr	r3, [pc, #16]	@ (80129c8 <__sinit+0x2c>)
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	d1f5      	bne.n	80129a8 <__sinit+0xc>
 80129bc:	f7ff ffc4 	bl	8012948 <global_stdio_init.part.0>
 80129c0:	e7f2      	b.n	80129a8 <__sinit+0xc>
 80129c2:	bf00      	nop
 80129c4:	08012909 	.word	0x08012909
 80129c8:	20005d04 	.word	0x20005d04

080129cc <_fwalk_sglue>:
 80129cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80129d0:	4607      	mov	r7, r0
 80129d2:	4688      	mov	r8, r1
 80129d4:	4614      	mov	r4, r2
 80129d6:	2600      	movs	r6, #0
 80129d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80129dc:	f1b9 0901 	subs.w	r9, r9, #1
 80129e0:	d505      	bpl.n	80129ee <_fwalk_sglue+0x22>
 80129e2:	6824      	ldr	r4, [r4, #0]
 80129e4:	2c00      	cmp	r4, #0
 80129e6:	d1f7      	bne.n	80129d8 <_fwalk_sglue+0xc>
 80129e8:	4630      	mov	r0, r6
 80129ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80129ee:	89ab      	ldrh	r3, [r5, #12]
 80129f0:	2b01      	cmp	r3, #1
 80129f2:	d907      	bls.n	8012a04 <_fwalk_sglue+0x38>
 80129f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80129f8:	3301      	adds	r3, #1
 80129fa:	d003      	beq.n	8012a04 <_fwalk_sglue+0x38>
 80129fc:	4629      	mov	r1, r5
 80129fe:	4638      	mov	r0, r7
 8012a00:	47c0      	blx	r8
 8012a02:	4306      	orrs	r6, r0
 8012a04:	3568      	adds	r5, #104	@ 0x68
 8012a06:	e7e9      	b.n	80129dc <_fwalk_sglue+0x10>

08012a08 <siprintf>:
 8012a08:	b40e      	push	{r1, r2, r3}
 8012a0a:	b510      	push	{r4, lr}
 8012a0c:	b09d      	sub	sp, #116	@ 0x74
 8012a0e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012a10:	9002      	str	r0, [sp, #8]
 8012a12:	9006      	str	r0, [sp, #24]
 8012a14:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012a18:	480a      	ldr	r0, [pc, #40]	@ (8012a44 <siprintf+0x3c>)
 8012a1a:	9107      	str	r1, [sp, #28]
 8012a1c:	9104      	str	r1, [sp, #16]
 8012a1e:	490a      	ldr	r1, [pc, #40]	@ (8012a48 <siprintf+0x40>)
 8012a20:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a24:	9105      	str	r1, [sp, #20]
 8012a26:	2400      	movs	r4, #0
 8012a28:	a902      	add	r1, sp, #8
 8012a2a:	6800      	ldr	r0, [r0, #0]
 8012a2c:	9301      	str	r3, [sp, #4]
 8012a2e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012a30:	f001 fb66 	bl	8014100 <_svfiprintf_r>
 8012a34:	9b02      	ldr	r3, [sp, #8]
 8012a36:	701c      	strb	r4, [r3, #0]
 8012a38:	b01d      	add	sp, #116	@ 0x74
 8012a3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a3e:	b003      	add	sp, #12
 8012a40:	4770      	bx	lr
 8012a42:	bf00      	nop
 8012a44:	200001e4 	.word	0x200001e4
 8012a48:	ffff0208 	.word	0xffff0208

08012a4c <__sread>:
 8012a4c:	b510      	push	{r4, lr}
 8012a4e:	460c      	mov	r4, r1
 8012a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a54:	f000 f86c 	bl	8012b30 <_read_r>
 8012a58:	2800      	cmp	r0, #0
 8012a5a:	bfab      	itete	ge
 8012a5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012a5e:	89a3      	ldrhlt	r3, [r4, #12]
 8012a60:	181b      	addge	r3, r3, r0
 8012a62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012a66:	bfac      	ite	ge
 8012a68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012a6a:	81a3      	strhlt	r3, [r4, #12]
 8012a6c:	bd10      	pop	{r4, pc}

08012a6e <__swrite>:
 8012a6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a72:	461f      	mov	r7, r3
 8012a74:	898b      	ldrh	r3, [r1, #12]
 8012a76:	05db      	lsls	r3, r3, #23
 8012a78:	4605      	mov	r5, r0
 8012a7a:	460c      	mov	r4, r1
 8012a7c:	4616      	mov	r6, r2
 8012a7e:	d505      	bpl.n	8012a8c <__swrite+0x1e>
 8012a80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a84:	2302      	movs	r3, #2
 8012a86:	2200      	movs	r2, #0
 8012a88:	f000 f840 	bl	8012b0c <_lseek_r>
 8012a8c:	89a3      	ldrh	r3, [r4, #12]
 8012a8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012a92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012a96:	81a3      	strh	r3, [r4, #12]
 8012a98:	4632      	mov	r2, r6
 8012a9a:	463b      	mov	r3, r7
 8012a9c:	4628      	mov	r0, r5
 8012a9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012aa2:	f000 b867 	b.w	8012b74 <_write_r>

08012aa6 <__sseek>:
 8012aa6:	b510      	push	{r4, lr}
 8012aa8:	460c      	mov	r4, r1
 8012aaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012aae:	f000 f82d 	bl	8012b0c <_lseek_r>
 8012ab2:	1c43      	adds	r3, r0, #1
 8012ab4:	89a3      	ldrh	r3, [r4, #12]
 8012ab6:	bf15      	itete	ne
 8012ab8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012aba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012abe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012ac2:	81a3      	strheq	r3, [r4, #12]
 8012ac4:	bf18      	it	ne
 8012ac6:	81a3      	strhne	r3, [r4, #12]
 8012ac8:	bd10      	pop	{r4, pc}

08012aca <__sclose>:
 8012aca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ace:	f000 b80d 	b.w	8012aec <_close_r>

08012ad2 <memset>:
 8012ad2:	4402      	add	r2, r0
 8012ad4:	4603      	mov	r3, r0
 8012ad6:	4293      	cmp	r3, r2
 8012ad8:	d100      	bne.n	8012adc <memset+0xa>
 8012ada:	4770      	bx	lr
 8012adc:	f803 1b01 	strb.w	r1, [r3], #1
 8012ae0:	e7f9      	b.n	8012ad6 <memset+0x4>
	...

08012ae4 <_localeconv_r>:
 8012ae4:	4800      	ldr	r0, [pc, #0]	@ (8012ae8 <_localeconv_r+0x4>)
 8012ae6:	4770      	bx	lr
 8012ae8:	20000324 	.word	0x20000324

08012aec <_close_r>:
 8012aec:	b538      	push	{r3, r4, r5, lr}
 8012aee:	4d06      	ldr	r5, [pc, #24]	@ (8012b08 <_close_r+0x1c>)
 8012af0:	2300      	movs	r3, #0
 8012af2:	4604      	mov	r4, r0
 8012af4:	4608      	mov	r0, r1
 8012af6:	602b      	str	r3, [r5, #0]
 8012af8:	f7f2 fba0 	bl	800523c <_close>
 8012afc:	1c43      	adds	r3, r0, #1
 8012afe:	d102      	bne.n	8012b06 <_close_r+0x1a>
 8012b00:	682b      	ldr	r3, [r5, #0]
 8012b02:	b103      	cbz	r3, 8012b06 <_close_r+0x1a>
 8012b04:	6023      	str	r3, [r4, #0]
 8012b06:	bd38      	pop	{r3, r4, r5, pc}
 8012b08:	20005d08 	.word	0x20005d08

08012b0c <_lseek_r>:
 8012b0c:	b538      	push	{r3, r4, r5, lr}
 8012b0e:	4d07      	ldr	r5, [pc, #28]	@ (8012b2c <_lseek_r+0x20>)
 8012b10:	4604      	mov	r4, r0
 8012b12:	4608      	mov	r0, r1
 8012b14:	4611      	mov	r1, r2
 8012b16:	2200      	movs	r2, #0
 8012b18:	602a      	str	r2, [r5, #0]
 8012b1a:	461a      	mov	r2, r3
 8012b1c:	f7f2 fbb5 	bl	800528a <_lseek>
 8012b20:	1c43      	adds	r3, r0, #1
 8012b22:	d102      	bne.n	8012b2a <_lseek_r+0x1e>
 8012b24:	682b      	ldr	r3, [r5, #0]
 8012b26:	b103      	cbz	r3, 8012b2a <_lseek_r+0x1e>
 8012b28:	6023      	str	r3, [r4, #0]
 8012b2a:	bd38      	pop	{r3, r4, r5, pc}
 8012b2c:	20005d08 	.word	0x20005d08

08012b30 <_read_r>:
 8012b30:	b538      	push	{r3, r4, r5, lr}
 8012b32:	4d07      	ldr	r5, [pc, #28]	@ (8012b50 <_read_r+0x20>)
 8012b34:	4604      	mov	r4, r0
 8012b36:	4608      	mov	r0, r1
 8012b38:	4611      	mov	r1, r2
 8012b3a:	2200      	movs	r2, #0
 8012b3c:	602a      	str	r2, [r5, #0]
 8012b3e:	461a      	mov	r2, r3
 8012b40:	f7f2 fb43 	bl	80051ca <_read>
 8012b44:	1c43      	adds	r3, r0, #1
 8012b46:	d102      	bne.n	8012b4e <_read_r+0x1e>
 8012b48:	682b      	ldr	r3, [r5, #0]
 8012b4a:	b103      	cbz	r3, 8012b4e <_read_r+0x1e>
 8012b4c:	6023      	str	r3, [r4, #0]
 8012b4e:	bd38      	pop	{r3, r4, r5, pc}
 8012b50:	20005d08 	.word	0x20005d08

08012b54 <_sbrk_r>:
 8012b54:	b538      	push	{r3, r4, r5, lr}
 8012b56:	4d06      	ldr	r5, [pc, #24]	@ (8012b70 <_sbrk_r+0x1c>)
 8012b58:	2300      	movs	r3, #0
 8012b5a:	4604      	mov	r4, r0
 8012b5c:	4608      	mov	r0, r1
 8012b5e:	602b      	str	r3, [r5, #0]
 8012b60:	f7f2 fba0 	bl	80052a4 <_sbrk>
 8012b64:	1c43      	adds	r3, r0, #1
 8012b66:	d102      	bne.n	8012b6e <_sbrk_r+0x1a>
 8012b68:	682b      	ldr	r3, [r5, #0]
 8012b6a:	b103      	cbz	r3, 8012b6e <_sbrk_r+0x1a>
 8012b6c:	6023      	str	r3, [r4, #0]
 8012b6e:	bd38      	pop	{r3, r4, r5, pc}
 8012b70:	20005d08 	.word	0x20005d08

08012b74 <_write_r>:
 8012b74:	b538      	push	{r3, r4, r5, lr}
 8012b76:	4d07      	ldr	r5, [pc, #28]	@ (8012b94 <_write_r+0x20>)
 8012b78:	4604      	mov	r4, r0
 8012b7a:	4608      	mov	r0, r1
 8012b7c:	4611      	mov	r1, r2
 8012b7e:	2200      	movs	r2, #0
 8012b80:	602a      	str	r2, [r5, #0]
 8012b82:	461a      	mov	r2, r3
 8012b84:	f7f2 fb3e 	bl	8005204 <_write>
 8012b88:	1c43      	adds	r3, r0, #1
 8012b8a:	d102      	bne.n	8012b92 <_write_r+0x1e>
 8012b8c:	682b      	ldr	r3, [r5, #0]
 8012b8e:	b103      	cbz	r3, 8012b92 <_write_r+0x1e>
 8012b90:	6023      	str	r3, [r4, #0]
 8012b92:	bd38      	pop	{r3, r4, r5, pc}
 8012b94:	20005d08 	.word	0x20005d08

08012b98 <__errno>:
 8012b98:	4b01      	ldr	r3, [pc, #4]	@ (8012ba0 <__errno+0x8>)
 8012b9a:	6818      	ldr	r0, [r3, #0]
 8012b9c:	4770      	bx	lr
 8012b9e:	bf00      	nop
 8012ba0:	200001e4 	.word	0x200001e4

08012ba4 <__libc_init_array>:
 8012ba4:	b570      	push	{r4, r5, r6, lr}
 8012ba6:	4d0d      	ldr	r5, [pc, #52]	@ (8012bdc <__libc_init_array+0x38>)
 8012ba8:	4c0d      	ldr	r4, [pc, #52]	@ (8012be0 <__libc_init_array+0x3c>)
 8012baa:	1b64      	subs	r4, r4, r5
 8012bac:	10a4      	asrs	r4, r4, #2
 8012bae:	2600      	movs	r6, #0
 8012bb0:	42a6      	cmp	r6, r4
 8012bb2:	d109      	bne.n	8012bc8 <__libc_init_array+0x24>
 8012bb4:	4d0b      	ldr	r5, [pc, #44]	@ (8012be4 <__libc_init_array+0x40>)
 8012bb6:	4c0c      	ldr	r4, [pc, #48]	@ (8012be8 <__libc_init_array+0x44>)
 8012bb8:	f002 fb3c 	bl	8015234 <_init>
 8012bbc:	1b64      	subs	r4, r4, r5
 8012bbe:	10a4      	asrs	r4, r4, #2
 8012bc0:	2600      	movs	r6, #0
 8012bc2:	42a6      	cmp	r6, r4
 8012bc4:	d105      	bne.n	8012bd2 <__libc_init_array+0x2e>
 8012bc6:	bd70      	pop	{r4, r5, r6, pc}
 8012bc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8012bcc:	4798      	blx	r3
 8012bce:	3601      	adds	r6, #1
 8012bd0:	e7ee      	b.n	8012bb0 <__libc_init_array+0xc>
 8012bd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8012bd6:	4798      	blx	r3
 8012bd8:	3601      	adds	r6, #1
 8012bda:	e7f2      	b.n	8012bc2 <__libc_init_array+0x1e>
 8012bdc:	08015698 	.word	0x08015698
 8012be0:	08015698 	.word	0x08015698
 8012be4:	08015698 	.word	0x08015698
 8012be8:	0801569c 	.word	0x0801569c

08012bec <__retarget_lock_init_recursive>:
 8012bec:	4770      	bx	lr

08012bee <__retarget_lock_acquire_recursive>:
 8012bee:	4770      	bx	lr

08012bf0 <__retarget_lock_release_recursive>:
 8012bf0:	4770      	bx	lr

08012bf2 <memcpy>:
 8012bf2:	440a      	add	r2, r1
 8012bf4:	4291      	cmp	r1, r2
 8012bf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8012bfa:	d100      	bne.n	8012bfe <memcpy+0xc>
 8012bfc:	4770      	bx	lr
 8012bfe:	b510      	push	{r4, lr}
 8012c00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012c04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012c08:	4291      	cmp	r1, r2
 8012c0a:	d1f9      	bne.n	8012c00 <memcpy+0xe>
 8012c0c:	bd10      	pop	{r4, pc}

08012c0e <quorem>:
 8012c0e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c12:	6903      	ldr	r3, [r0, #16]
 8012c14:	690c      	ldr	r4, [r1, #16]
 8012c16:	42a3      	cmp	r3, r4
 8012c18:	4607      	mov	r7, r0
 8012c1a:	db7e      	blt.n	8012d1a <quorem+0x10c>
 8012c1c:	3c01      	subs	r4, #1
 8012c1e:	f101 0814 	add.w	r8, r1, #20
 8012c22:	00a3      	lsls	r3, r4, #2
 8012c24:	f100 0514 	add.w	r5, r0, #20
 8012c28:	9300      	str	r3, [sp, #0]
 8012c2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012c2e:	9301      	str	r3, [sp, #4]
 8012c30:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012c34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012c38:	3301      	adds	r3, #1
 8012c3a:	429a      	cmp	r2, r3
 8012c3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012c40:	fbb2 f6f3 	udiv	r6, r2, r3
 8012c44:	d32e      	bcc.n	8012ca4 <quorem+0x96>
 8012c46:	f04f 0a00 	mov.w	sl, #0
 8012c4a:	46c4      	mov	ip, r8
 8012c4c:	46ae      	mov	lr, r5
 8012c4e:	46d3      	mov	fp, sl
 8012c50:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012c54:	b298      	uxth	r0, r3
 8012c56:	fb06 a000 	mla	r0, r6, r0, sl
 8012c5a:	0c02      	lsrs	r2, r0, #16
 8012c5c:	0c1b      	lsrs	r3, r3, #16
 8012c5e:	fb06 2303 	mla	r3, r6, r3, r2
 8012c62:	f8de 2000 	ldr.w	r2, [lr]
 8012c66:	b280      	uxth	r0, r0
 8012c68:	b292      	uxth	r2, r2
 8012c6a:	1a12      	subs	r2, r2, r0
 8012c6c:	445a      	add	r2, fp
 8012c6e:	f8de 0000 	ldr.w	r0, [lr]
 8012c72:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012c76:	b29b      	uxth	r3, r3
 8012c78:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012c7c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012c80:	b292      	uxth	r2, r2
 8012c82:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012c86:	45e1      	cmp	r9, ip
 8012c88:	f84e 2b04 	str.w	r2, [lr], #4
 8012c8c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012c90:	d2de      	bcs.n	8012c50 <quorem+0x42>
 8012c92:	9b00      	ldr	r3, [sp, #0]
 8012c94:	58eb      	ldr	r3, [r5, r3]
 8012c96:	b92b      	cbnz	r3, 8012ca4 <quorem+0x96>
 8012c98:	9b01      	ldr	r3, [sp, #4]
 8012c9a:	3b04      	subs	r3, #4
 8012c9c:	429d      	cmp	r5, r3
 8012c9e:	461a      	mov	r2, r3
 8012ca0:	d32f      	bcc.n	8012d02 <quorem+0xf4>
 8012ca2:	613c      	str	r4, [r7, #16]
 8012ca4:	4638      	mov	r0, r7
 8012ca6:	f001 f8c7 	bl	8013e38 <__mcmp>
 8012caa:	2800      	cmp	r0, #0
 8012cac:	db25      	blt.n	8012cfa <quorem+0xec>
 8012cae:	4629      	mov	r1, r5
 8012cb0:	2000      	movs	r0, #0
 8012cb2:	f858 2b04 	ldr.w	r2, [r8], #4
 8012cb6:	f8d1 c000 	ldr.w	ip, [r1]
 8012cba:	fa1f fe82 	uxth.w	lr, r2
 8012cbe:	fa1f f38c 	uxth.w	r3, ip
 8012cc2:	eba3 030e 	sub.w	r3, r3, lr
 8012cc6:	4403      	add	r3, r0
 8012cc8:	0c12      	lsrs	r2, r2, #16
 8012cca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012cce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012cd2:	b29b      	uxth	r3, r3
 8012cd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012cd8:	45c1      	cmp	r9, r8
 8012cda:	f841 3b04 	str.w	r3, [r1], #4
 8012cde:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012ce2:	d2e6      	bcs.n	8012cb2 <quorem+0xa4>
 8012ce4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012ce8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012cec:	b922      	cbnz	r2, 8012cf8 <quorem+0xea>
 8012cee:	3b04      	subs	r3, #4
 8012cf0:	429d      	cmp	r5, r3
 8012cf2:	461a      	mov	r2, r3
 8012cf4:	d30b      	bcc.n	8012d0e <quorem+0x100>
 8012cf6:	613c      	str	r4, [r7, #16]
 8012cf8:	3601      	adds	r6, #1
 8012cfa:	4630      	mov	r0, r6
 8012cfc:	b003      	add	sp, #12
 8012cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d02:	6812      	ldr	r2, [r2, #0]
 8012d04:	3b04      	subs	r3, #4
 8012d06:	2a00      	cmp	r2, #0
 8012d08:	d1cb      	bne.n	8012ca2 <quorem+0x94>
 8012d0a:	3c01      	subs	r4, #1
 8012d0c:	e7c6      	b.n	8012c9c <quorem+0x8e>
 8012d0e:	6812      	ldr	r2, [r2, #0]
 8012d10:	3b04      	subs	r3, #4
 8012d12:	2a00      	cmp	r2, #0
 8012d14:	d1ef      	bne.n	8012cf6 <quorem+0xe8>
 8012d16:	3c01      	subs	r4, #1
 8012d18:	e7ea      	b.n	8012cf0 <quorem+0xe2>
 8012d1a:	2000      	movs	r0, #0
 8012d1c:	e7ee      	b.n	8012cfc <quorem+0xee>
	...

08012d20 <_dtoa_r>:
 8012d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d24:	69c7      	ldr	r7, [r0, #28]
 8012d26:	b097      	sub	sp, #92	@ 0x5c
 8012d28:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012d2c:	ec55 4b10 	vmov	r4, r5, d0
 8012d30:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012d32:	9107      	str	r1, [sp, #28]
 8012d34:	4681      	mov	r9, r0
 8012d36:	920c      	str	r2, [sp, #48]	@ 0x30
 8012d38:	9311      	str	r3, [sp, #68]	@ 0x44
 8012d3a:	b97f      	cbnz	r7, 8012d5c <_dtoa_r+0x3c>
 8012d3c:	2010      	movs	r0, #16
 8012d3e:	f7ff f88d 	bl	8011e5c <malloc>
 8012d42:	4602      	mov	r2, r0
 8012d44:	f8c9 001c 	str.w	r0, [r9, #28]
 8012d48:	b920      	cbnz	r0, 8012d54 <_dtoa_r+0x34>
 8012d4a:	4ba9      	ldr	r3, [pc, #676]	@ (8012ff0 <_dtoa_r+0x2d0>)
 8012d4c:	21ef      	movs	r1, #239	@ 0xef
 8012d4e:	48a9      	ldr	r0, [pc, #676]	@ (8012ff4 <_dtoa_r+0x2d4>)
 8012d50:	f001 fb98 	bl	8014484 <__assert_func>
 8012d54:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012d58:	6007      	str	r7, [r0, #0]
 8012d5a:	60c7      	str	r7, [r0, #12]
 8012d5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012d60:	6819      	ldr	r1, [r3, #0]
 8012d62:	b159      	cbz	r1, 8012d7c <_dtoa_r+0x5c>
 8012d64:	685a      	ldr	r2, [r3, #4]
 8012d66:	604a      	str	r2, [r1, #4]
 8012d68:	2301      	movs	r3, #1
 8012d6a:	4093      	lsls	r3, r2
 8012d6c:	608b      	str	r3, [r1, #8]
 8012d6e:	4648      	mov	r0, r9
 8012d70:	f000 fe30 	bl	80139d4 <_Bfree>
 8012d74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012d78:	2200      	movs	r2, #0
 8012d7a:	601a      	str	r2, [r3, #0]
 8012d7c:	1e2b      	subs	r3, r5, #0
 8012d7e:	bfb9      	ittee	lt
 8012d80:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012d84:	9305      	strlt	r3, [sp, #20]
 8012d86:	2300      	movge	r3, #0
 8012d88:	6033      	strge	r3, [r6, #0]
 8012d8a:	9f05      	ldr	r7, [sp, #20]
 8012d8c:	4b9a      	ldr	r3, [pc, #616]	@ (8012ff8 <_dtoa_r+0x2d8>)
 8012d8e:	bfbc      	itt	lt
 8012d90:	2201      	movlt	r2, #1
 8012d92:	6032      	strlt	r2, [r6, #0]
 8012d94:	43bb      	bics	r3, r7
 8012d96:	d112      	bne.n	8012dbe <_dtoa_r+0x9e>
 8012d98:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012d9a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012d9e:	6013      	str	r3, [r2, #0]
 8012da0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012da4:	4323      	orrs	r3, r4
 8012da6:	f000 855a 	beq.w	801385e <_dtoa_r+0xb3e>
 8012daa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012dac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801300c <_dtoa_r+0x2ec>
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	f000 855c 	beq.w	801386e <_dtoa_r+0xb4e>
 8012db6:	f10a 0303 	add.w	r3, sl, #3
 8012dba:	f000 bd56 	b.w	801386a <_dtoa_r+0xb4a>
 8012dbe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012dc2:	2200      	movs	r2, #0
 8012dc4:	ec51 0b17 	vmov	r0, r1, d7
 8012dc8:	2300      	movs	r3, #0
 8012dca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012dce:	f7ed fe7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8012dd2:	4680      	mov	r8, r0
 8012dd4:	b158      	cbz	r0, 8012dee <_dtoa_r+0xce>
 8012dd6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012dd8:	2301      	movs	r3, #1
 8012dda:	6013      	str	r3, [r2, #0]
 8012ddc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012dde:	b113      	cbz	r3, 8012de6 <_dtoa_r+0xc6>
 8012de0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012de2:	4b86      	ldr	r3, [pc, #536]	@ (8012ffc <_dtoa_r+0x2dc>)
 8012de4:	6013      	str	r3, [r2, #0]
 8012de6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013010 <_dtoa_r+0x2f0>
 8012dea:	f000 bd40 	b.w	801386e <_dtoa_r+0xb4e>
 8012dee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012df2:	aa14      	add	r2, sp, #80	@ 0x50
 8012df4:	a915      	add	r1, sp, #84	@ 0x54
 8012df6:	4648      	mov	r0, r9
 8012df8:	f001 f8ce 	bl	8013f98 <__d2b>
 8012dfc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012e00:	9002      	str	r0, [sp, #8]
 8012e02:	2e00      	cmp	r6, #0
 8012e04:	d078      	beq.n	8012ef8 <_dtoa_r+0x1d8>
 8012e06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012e08:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012e10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012e14:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012e18:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012e1c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012e20:	4619      	mov	r1, r3
 8012e22:	2200      	movs	r2, #0
 8012e24:	4b76      	ldr	r3, [pc, #472]	@ (8013000 <_dtoa_r+0x2e0>)
 8012e26:	f7ed fa2f 	bl	8000288 <__aeabi_dsub>
 8012e2a:	a36b      	add	r3, pc, #428	@ (adr r3, 8012fd8 <_dtoa_r+0x2b8>)
 8012e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e30:	f7ed fbe2 	bl	80005f8 <__aeabi_dmul>
 8012e34:	a36a      	add	r3, pc, #424	@ (adr r3, 8012fe0 <_dtoa_r+0x2c0>)
 8012e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e3a:	f7ed fa27 	bl	800028c <__adddf3>
 8012e3e:	4604      	mov	r4, r0
 8012e40:	4630      	mov	r0, r6
 8012e42:	460d      	mov	r5, r1
 8012e44:	f7ed fb6e 	bl	8000524 <__aeabi_i2d>
 8012e48:	a367      	add	r3, pc, #412	@ (adr r3, 8012fe8 <_dtoa_r+0x2c8>)
 8012e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e4e:	f7ed fbd3 	bl	80005f8 <__aeabi_dmul>
 8012e52:	4602      	mov	r2, r0
 8012e54:	460b      	mov	r3, r1
 8012e56:	4620      	mov	r0, r4
 8012e58:	4629      	mov	r1, r5
 8012e5a:	f7ed fa17 	bl	800028c <__adddf3>
 8012e5e:	4604      	mov	r4, r0
 8012e60:	460d      	mov	r5, r1
 8012e62:	f7ed fe79 	bl	8000b58 <__aeabi_d2iz>
 8012e66:	2200      	movs	r2, #0
 8012e68:	4607      	mov	r7, r0
 8012e6a:	2300      	movs	r3, #0
 8012e6c:	4620      	mov	r0, r4
 8012e6e:	4629      	mov	r1, r5
 8012e70:	f7ed fe34 	bl	8000adc <__aeabi_dcmplt>
 8012e74:	b140      	cbz	r0, 8012e88 <_dtoa_r+0x168>
 8012e76:	4638      	mov	r0, r7
 8012e78:	f7ed fb54 	bl	8000524 <__aeabi_i2d>
 8012e7c:	4622      	mov	r2, r4
 8012e7e:	462b      	mov	r3, r5
 8012e80:	f7ed fe22 	bl	8000ac8 <__aeabi_dcmpeq>
 8012e84:	b900      	cbnz	r0, 8012e88 <_dtoa_r+0x168>
 8012e86:	3f01      	subs	r7, #1
 8012e88:	2f16      	cmp	r7, #22
 8012e8a:	d852      	bhi.n	8012f32 <_dtoa_r+0x212>
 8012e8c:	4b5d      	ldr	r3, [pc, #372]	@ (8013004 <_dtoa_r+0x2e4>)
 8012e8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012e9a:	f7ed fe1f 	bl	8000adc <__aeabi_dcmplt>
 8012e9e:	2800      	cmp	r0, #0
 8012ea0:	d049      	beq.n	8012f36 <_dtoa_r+0x216>
 8012ea2:	3f01      	subs	r7, #1
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	9310      	str	r3, [sp, #64]	@ 0x40
 8012ea8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012eaa:	1b9b      	subs	r3, r3, r6
 8012eac:	1e5a      	subs	r2, r3, #1
 8012eae:	bf45      	ittet	mi
 8012eb0:	f1c3 0301 	rsbmi	r3, r3, #1
 8012eb4:	9300      	strmi	r3, [sp, #0]
 8012eb6:	2300      	movpl	r3, #0
 8012eb8:	2300      	movmi	r3, #0
 8012eba:	9206      	str	r2, [sp, #24]
 8012ebc:	bf54      	ite	pl
 8012ebe:	9300      	strpl	r3, [sp, #0]
 8012ec0:	9306      	strmi	r3, [sp, #24]
 8012ec2:	2f00      	cmp	r7, #0
 8012ec4:	db39      	blt.n	8012f3a <_dtoa_r+0x21a>
 8012ec6:	9b06      	ldr	r3, [sp, #24]
 8012ec8:	970d      	str	r7, [sp, #52]	@ 0x34
 8012eca:	443b      	add	r3, r7
 8012ecc:	9306      	str	r3, [sp, #24]
 8012ece:	2300      	movs	r3, #0
 8012ed0:	9308      	str	r3, [sp, #32]
 8012ed2:	9b07      	ldr	r3, [sp, #28]
 8012ed4:	2b09      	cmp	r3, #9
 8012ed6:	d863      	bhi.n	8012fa0 <_dtoa_r+0x280>
 8012ed8:	2b05      	cmp	r3, #5
 8012eda:	bfc4      	itt	gt
 8012edc:	3b04      	subgt	r3, #4
 8012ede:	9307      	strgt	r3, [sp, #28]
 8012ee0:	9b07      	ldr	r3, [sp, #28]
 8012ee2:	f1a3 0302 	sub.w	r3, r3, #2
 8012ee6:	bfcc      	ite	gt
 8012ee8:	2400      	movgt	r4, #0
 8012eea:	2401      	movle	r4, #1
 8012eec:	2b03      	cmp	r3, #3
 8012eee:	d863      	bhi.n	8012fb8 <_dtoa_r+0x298>
 8012ef0:	e8df f003 	tbb	[pc, r3]
 8012ef4:	2b375452 	.word	0x2b375452
 8012ef8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012efc:	441e      	add	r6, r3
 8012efe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012f02:	2b20      	cmp	r3, #32
 8012f04:	bfc1      	itttt	gt
 8012f06:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012f0a:	409f      	lslgt	r7, r3
 8012f0c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012f10:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012f14:	bfd6      	itet	le
 8012f16:	f1c3 0320 	rsble	r3, r3, #32
 8012f1a:	ea47 0003 	orrgt.w	r0, r7, r3
 8012f1e:	fa04 f003 	lslle.w	r0, r4, r3
 8012f22:	f7ed faef 	bl	8000504 <__aeabi_ui2d>
 8012f26:	2201      	movs	r2, #1
 8012f28:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012f2c:	3e01      	subs	r6, #1
 8012f2e:	9212      	str	r2, [sp, #72]	@ 0x48
 8012f30:	e776      	b.n	8012e20 <_dtoa_r+0x100>
 8012f32:	2301      	movs	r3, #1
 8012f34:	e7b7      	b.n	8012ea6 <_dtoa_r+0x186>
 8012f36:	9010      	str	r0, [sp, #64]	@ 0x40
 8012f38:	e7b6      	b.n	8012ea8 <_dtoa_r+0x188>
 8012f3a:	9b00      	ldr	r3, [sp, #0]
 8012f3c:	1bdb      	subs	r3, r3, r7
 8012f3e:	9300      	str	r3, [sp, #0]
 8012f40:	427b      	negs	r3, r7
 8012f42:	9308      	str	r3, [sp, #32]
 8012f44:	2300      	movs	r3, #0
 8012f46:	930d      	str	r3, [sp, #52]	@ 0x34
 8012f48:	e7c3      	b.n	8012ed2 <_dtoa_r+0x1b2>
 8012f4a:	2301      	movs	r3, #1
 8012f4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f50:	eb07 0b03 	add.w	fp, r7, r3
 8012f54:	f10b 0301 	add.w	r3, fp, #1
 8012f58:	2b01      	cmp	r3, #1
 8012f5a:	9303      	str	r3, [sp, #12]
 8012f5c:	bfb8      	it	lt
 8012f5e:	2301      	movlt	r3, #1
 8012f60:	e006      	b.n	8012f70 <_dtoa_r+0x250>
 8012f62:	2301      	movs	r3, #1
 8012f64:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	dd28      	ble.n	8012fbe <_dtoa_r+0x29e>
 8012f6c:	469b      	mov	fp, r3
 8012f6e:	9303      	str	r3, [sp, #12]
 8012f70:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8012f74:	2100      	movs	r1, #0
 8012f76:	2204      	movs	r2, #4
 8012f78:	f102 0514 	add.w	r5, r2, #20
 8012f7c:	429d      	cmp	r5, r3
 8012f7e:	d926      	bls.n	8012fce <_dtoa_r+0x2ae>
 8012f80:	6041      	str	r1, [r0, #4]
 8012f82:	4648      	mov	r0, r9
 8012f84:	f000 fce6 	bl	8013954 <_Balloc>
 8012f88:	4682      	mov	sl, r0
 8012f8a:	2800      	cmp	r0, #0
 8012f8c:	d142      	bne.n	8013014 <_dtoa_r+0x2f4>
 8012f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8013008 <_dtoa_r+0x2e8>)
 8012f90:	4602      	mov	r2, r0
 8012f92:	f240 11af 	movw	r1, #431	@ 0x1af
 8012f96:	e6da      	b.n	8012d4e <_dtoa_r+0x2e>
 8012f98:	2300      	movs	r3, #0
 8012f9a:	e7e3      	b.n	8012f64 <_dtoa_r+0x244>
 8012f9c:	2300      	movs	r3, #0
 8012f9e:	e7d5      	b.n	8012f4c <_dtoa_r+0x22c>
 8012fa0:	2401      	movs	r4, #1
 8012fa2:	2300      	movs	r3, #0
 8012fa4:	9307      	str	r3, [sp, #28]
 8012fa6:	9409      	str	r4, [sp, #36]	@ 0x24
 8012fa8:	f04f 3bff 	mov.w	fp, #4294967295
 8012fac:	2200      	movs	r2, #0
 8012fae:	f8cd b00c 	str.w	fp, [sp, #12]
 8012fb2:	2312      	movs	r3, #18
 8012fb4:	920c      	str	r2, [sp, #48]	@ 0x30
 8012fb6:	e7db      	b.n	8012f70 <_dtoa_r+0x250>
 8012fb8:	2301      	movs	r3, #1
 8012fba:	9309      	str	r3, [sp, #36]	@ 0x24
 8012fbc:	e7f4      	b.n	8012fa8 <_dtoa_r+0x288>
 8012fbe:	f04f 0b01 	mov.w	fp, #1
 8012fc2:	f8cd b00c 	str.w	fp, [sp, #12]
 8012fc6:	465b      	mov	r3, fp
 8012fc8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012fcc:	e7d0      	b.n	8012f70 <_dtoa_r+0x250>
 8012fce:	3101      	adds	r1, #1
 8012fd0:	0052      	lsls	r2, r2, #1
 8012fd2:	e7d1      	b.n	8012f78 <_dtoa_r+0x258>
 8012fd4:	f3af 8000 	nop.w
 8012fd8:	636f4361 	.word	0x636f4361
 8012fdc:	3fd287a7 	.word	0x3fd287a7
 8012fe0:	8b60c8b3 	.word	0x8b60c8b3
 8012fe4:	3fc68a28 	.word	0x3fc68a28
 8012fe8:	509f79fb 	.word	0x509f79fb
 8012fec:	3fd34413 	.word	0x3fd34413
 8012ff0:	08015311 	.word	0x08015311
 8012ff4:	08015328 	.word	0x08015328
 8012ff8:	7ff00000 	.word	0x7ff00000
 8012ffc:	080152e1 	.word	0x080152e1
 8013000:	3ff80000 	.word	0x3ff80000
 8013004:	08015478 	.word	0x08015478
 8013008:	08015380 	.word	0x08015380
 801300c:	0801530d 	.word	0x0801530d
 8013010:	080152e0 	.word	0x080152e0
 8013014:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013018:	6018      	str	r0, [r3, #0]
 801301a:	9b03      	ldr	r3, [sp, #12]
 801301c:	2b0e      	cmp	r3, #14
 801301e:	f200 80a1 	bhi.w	8013164 <_dtoa_r+0x444>
 8013022:	2c00      	cmp	r4, #0
 8013024:	f000 809e 	beq.w	8013164 <_dtoa_r+0x444>
 8013028:	2f00      	cmp	r7, #0
 801302a:	dd33      	ble.n	8013094 <_dtoa_r+0x374>
 801302c:	4b9c      	ldr	r3, [pc, #624]	@ (80132a0 <_dtoa_r+0x580>)
 801302e:	f007 020f 	and.w	r2, r7, #15
 8013032:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013036:	ed93 7b00 	vldr	d7, [r3]
 801303a:	05f8      	lsls	r0, r7, #23
 801303c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013040:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013044:	d516      	bpl.n	8013074 <_dtoa_r+0x354>
 8013046:	4b97      	ldr	r3, [pc, #604]	@ (80132a4 <_dtoa_r+0x584>)
 8013048:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801304c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013050:	f7ed fbfc 	bl	800084c <__aeabi_ddiv>
 8013054:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013058:	f004 040f 	and.w	r4, r4, #15
 801305c:	2603      	movs	r6, #3
 801305e:	4d91      	ldr	r5, [pc, #580]	@ (80132a4 <_dtoa_r+0x584>)
 8013060:	b954      	cbnz	r4, 8013078 <_dtoa_r+0x358>
 8013062:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013066:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801306a:	f7ed fbef 	bl	800084c <__aeabi_ddiv>
 801306e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013072:	e028      	b.n	80130c6 <_dtoa_r+0x3a6>
 8013074:	2602      	movs	r6, #2
 8013076:	e7f2      	b.n	801305e <_dtoa_r+0x33e>
 8013078:	07e1      	lsls	r1, r4, #31
 801307a:	d508      	bpl.n	801308e <_dtoa_r+0x36e>
 801307c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013080:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013084:	f7ed fab8 	bl	80005f8 <__aeabi_dmul>
 8013088:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801308c:	3601      	adds	r6, #1
 801308e:	1064      	asrs	r4, r4, #1
 8013090:	3508      	adds	r5, #8
 8013092:	e7e5      	b.n	8013060 <_dtoa_r+0x340>
 8013094:	f000 80af 	beq.w	80131f6 <_dtoa_r+0x4d6>
 8013098:	427c      	negs	r4, r7
 801309a:	4b81      	ldr	r3, [pc, #516]	@ (80132a0 <_dtoa_r+0x580>)
 801309c:	4d81      	ldr	r5, [pc, #516]	@ (80132a4 <_dtoa_r+0x584>)
 801309e:	f004 020f 	and.w	r2, r4, #15
 80130a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80130a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80130ae:	f7ed faa3 	bl	80005f8 <__aeabi_dmul>
 80130b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80130b6:	1124      	asrs	r4, r4, #4
 80130b8:	2300      	movs	r3, #0
 80130ba:	2602      	movs	r6, #2
 80130bc:	2c00      	cmp	r4, #0
 80130be:	f040 808f 	bne.w	80131e0 <_dtoa_r+0x4c0>
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d1d3      	bne.n	801306e <_dtoa_r+0x34e>
 80130c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80130c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	f000 8094 	beq.w	80131fa <_dtoa_r+0x4da>
 80130d2:	4b75      	ldr	r3, [pc, #468]	@ (80132a8 <_dtoa_r+0x588>)
 80130d4:	2200      	movs	r2, #0
 80130d6:	4620      	mov	r0, r4
 80130d8:	4629      	mov	r1, r5
 80130da:	f7ed fcff 	bl	8000adc <__aeabi_dcmplt>
 80130de:	2800      	cmp	r0, #0
 80130e0:	f000 808b 	beq.w	80131fa <_dtoa_r+0x4da>
 80130e4:	9b03      	ldr	r3, [sp, #12]
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	f000 8087 	beq.w	80131fa <_dtoa_r+0x4da>
 80130ec:	f1bb 0f00 	cmp.w	fp, #0
 80130f0:	dd34      	ble.n	801315c <_dtoa_r+0x43c>
 80130f2:	4620      	mov	r0, r4
 80130f4:	4b6d      	ldr	r3, [pc, #436]	@ (80132ac <_dtoa_r+0x58c>)
 80130f6:	2200      	movs	r2, #0
 80130f8:	4629      	mov	r1, r5
 80130fa:	f7ed fa7d 	bl	80005f8 <__aeabi_dmul>
 80130fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013102:	f107 38ff 	add.w	r8, r7, #4294967295
 8013106:	3601      	adds	r6, #1
 8013108:	465c      	mov	r4, fp
 801310a:	4630      	mov	r0, r6
 801310c:	f7ed fa0a 	bl	8000524 <__aeabi_i2d>
 8013110:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013114:	f7ed fa70 	bl	80005f8 <__aeabi_dmul>
 8013118:	4b65      	ldr	r3, [pc, #404]	@ (80132b0 <_dtoa_r+0x590>)
 801311a:	2200      	movs	r2, #0
 801311c:	f7ed f8b6 	bl	800028c <__adddf3>
 8013120:	4605      	mov	r5, r0
 8013122:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013126:	2c00      	cmp	r4, #0
 8013128:	d16a      	bne.n	8013200 <_dtoa_r+0x4e0>
 801312a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801312e:	4b61      	ldr	r3, [pc, #388]	@ (80132b4 <_dtoa_r+0x594>)
 8013130:	2200      	movs	r2, #0
 8013132:	f7ed f8a9 	bl	8000288 <__aeabi_dsub>
 8013136:	4602      	mov	r2, r0
 8013138:	460b      	mov	r3, r1
 801313a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801313e:	462a      	mov	r2, r5
 8013140:	4633      	mov	r3, r6
 8013142:	f7ed fce9 	bl	8000b18 <__aeabi_dcmpgt>
 8013146:	2800      	cmp	r0, #0
 8013148:	f040 8298 	bne.w	801367c <_dtoa_r+0x95c>
 801314c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013150:	462a      	mov	r2, r5
 8013152:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013156:	f7ed fcc1 	bl	8000adc <__aeabi_dcmplt>
 801315a:	bb38      	cbnz	r0, 80131ac <_dtoa_r+0x48c>
 801315c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013160:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013164:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013166:	2b00      	cmp	r3, #0
 8013168:	f2c0 8157 	blt.w	801341a <_dtoa_r+0x6fa>
 801316c:	2f0e      	cmp	r7, #14
 801316e:	f300 8154 	bgt.w	801341a <_dtoa_r+0x6fa>
 8013172:	4b4b      	ldr	r3, [pc, #300]	@ (80132a0 <_dtoa_r+0x580>)
 8013174:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013178:	ed93 7b00 	vldr	d7, [r3]
 801317c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801317e:	2b00      	cmp	r3, #0
 8013180:	ed8d 7b00 	vstr	d7, [sp]
 8013184:	f280 80e5 	bge.w	8013352 <_dtoa_r+0x632>
 8013188:	9b03      	ldr	r3, [sp, #12]
 801318a:	2b00      	cmp	r3, #0
 801318c:	f300 80e1 	bgt.w	8013352 <_dtoa_r+0x632>
 8013190:	d10c      	bne.n	80131ac <_dtoa_r+0x48c>
 8013192:	4b48      	ldr	r3, [pc, #288]	@ (80132b4 <_dtoa_r+0x594>)
 8013194:	2200      	movs	r2, #0
 8013196:	ec51 0b17 	vmov	r0, r1, d7
 801319a:	f7ed fa2d 	bl	80005f8 <__aeabi_dmul>
 801319e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80131a2:	f7ed fcaf 	bl	8000b04 <__aeabi_dcmpge>
 80131a6:	2800      	cmp	r0, #0
 80131a8:	f000 8266 	beq.w	8013678 <_dtoa_r+0x958>
 80131ac:	2400      	movs	r4, #0
 80131ae:	4625      	mov	r5, r4
 80131b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80131b2:	4656      	mov	r6, sl
 80131b4:	ea6f 0803 	mvn.w	r8, r3
 80131b8:	2700      	movs	r7, #0
 80131ba:	4621      	mov	r1, r4
 80131bc:	4648      	mov	r0, r9
 80131be:	f000 fc09 	bl	80139d4 <_Bfree>
 80131c2:	2d00      	cmp	r5, #0
 80131c4:	f000 80bd 	beq.w	8013342 <_dtoa_r+0x622>
 80131c8:	b12f      	cbz	r7, 80131d6 <_dtoa_r+0x4b6>
 80131ca:	42af      	cmp	r7, r5
 80131cc:	d003      	beq.n	80131d6 <_dtoa_r+0x4b6>
 80131ce:	4639      	mov	r1, r7
 80131d0:	4648      	mov	r0, r9
 80131d2:	f000 fbff 	bl	80139d4 <_Bfree>
 80131d6:	4629      	mov	r1, r5
 80131d8:	4648      	mov	r0, r9
 80131da:	f000 fbfb 	bl	80139d4 <_Bfree>
 80131de:	e0b0      	b.n	8013342 <_dtoa_r+0x622>
 80131e0:	07e2      	lsls	r2, r4, #31
 80131e2:	d505      	bpl.n	80131f0 <_dtoa_r+0x4d0>
 80131e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80131e8:	f7ed fa06 	bl	80005f8 <__aeabi_dmul>
 80131ec:	3601      	adds	r6, #1
 80131ee:	2301      	movs	r3, #1
 80131f0:	1064      	asrs	r4, r4, #1
 80131f2:	3508      	adds	r5, #8
 80131f4:	e762      	b.n	80130bc <_dtoa_r+0x39c>
 80131f6:	2602      	movs	r6, #2
 80131f8:	e765      	b.n	80130c6 <_dtoa_r+0x3a6>
 80131fa:	9c03      	ldr	r4, [sp, #12]
 80131fc:	46b8      	mov	r8, r7
 80131fe:	e784      	b.n	801310a <_dtoa_r+0x3ea>
 8013200:	4b27      	ldr	r3, [pc, #156]	@ (80132a0 <_dtoa_r+0x580>)
 8013202:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013204:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013208:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801320c:	4454      	add	r4, sl
 801320e:	2900      	cmp	r1, #0
 8013210:	d054      	beq.n	80132bc <_dtoa_r+0x59c>
 8013212:	4929      	ldr	r1, [pc, #164]	@ (80132b8 <_dtoa_r+0x598>)
 8013214:	2000      	movs	r0, #0
 8013216:	f7ed fb19 	bl	800084c <__aeabi_ddiv>
 801321a:	4633      	mov	r3, r6
 801321c:	462a      	mov	r2, r5
 801321e:	f7ed f833 	bl	8000288 <__aeabi_dsub>
 8013222:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013226:	4656      	mov	r6, sl
 8013228:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801322c:	f7ed fc94 	bl	8000b58 <__aeabi_d2iz>
 8013230:	4605      	mov	r5, r0
 8013232:	f7ed f977 	bl	8000524 <__aeabi_i2d>
 8013236:	4602      	mov	r2, r0
 8013238:	460b      	mov	r3, r1
 801323a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801323e:	f7ed f823 	bl	8000288 <__aeabi_dsub>
 8013242:	3530      	adds	r5, #48	@ 0x30
 8013244:	4602      	mov	r2, r0
 8013246:	460b      	mov	r3, r1
 8013248:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801324c:	f806 5b01 	strb.w	r5, [r6], #1
 8013250:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013254:	f7ed fc42 	bl	8000adc <__aeabi_dcmplt>
 8013258:	2800      	cmp	r0, #0
 801325a:	d172      	bne.n	8013342 <_dtoa_r+0x622>
 801325c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013260:	4911      	ldr	r1, [pc, #68]	@ (80132a8 <_dtoa_r+0x588>)
 8013262:	2000      	movs	r0, #0
 8013264:	f7ed f810 	bl	8000288 <__aeabi_dsub>
 8013268:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801326c:	f7ed fc36 	bl	8000adc <__aeabi_dcmplt>
 8013270:	2800      	cmp	r0, #0
 8013272:	f040 80b4 	bne.w	80133de <_dtoa_r+0x6be>
 8013276:	42a6      	cmp	r6, r4
 8013278:	f43f af70 	beq.w	801315c <_dtoa_r+0x43c>
 801327c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013280:	4b0a      	ldr	r3, [pc, #40]	@ (80132ac <_dtoa_r+0x58c>)
 8013282:	2200      	movs	r2, #0
 8013284:	f7ed f9b8 	bl	80005f8 <__aeabi_dmul>
 8013288:	4b08      	ldr	r3, [pc, #32]	@ (80132ac <_dtoa_r+0x58c>)
 801328a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801328e:	2200      	movs	r2, #0
 8013290:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013294:	f7ed f9b0 	bl	80005f8 <__aeabi_dmul>
 8013298:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801329c:	e7c4      	b.n	8013228 <_dtoa_r+0x508>
 801329e:	bf00      	nop
 80132a0:	08015478 	.word	0x08015478
 80132a4:	08015450 	.word	0x08015450
 80132a8:	3ff00000 	.word	0x3ff00000
 80132ac:	40240000 	.word	0x40240000
 80132b0:	401c0000 	.word	0x401c0000
 80132b4:	40140000 	.word	0x40140000
 80132b8:	3fe00000 	.word	0x3fe00000
 80132bc:	4631      	mov	r1, r6
 80132be:	4628      	mov	r0, r5
 80132c0:	f7ed f99a 	bl	80005f8 <__aeabi_dmul>
 80132c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80132c8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80132ca:	4656      	mov	r6, sl
 80132cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132d0:	f7ed fc42 	bl	8000b58 <__aeabi_d2iz>
 80132d4:	4605      	mov	r5, r0
 80132d6:	f7ed f925 	bl	8000524 <__aeabi_i2d>
 80132da:	4602      	mov	r2, r0
 80132dc:	460b      	mov	r3, r1
 80132de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132e2:	f7ec ffd1 	bl	8000288 <__aeabi_dsub>
 80132e6:	3530      	adds	r5, #48	@ 0x30
 80132e8:	f806 5b01 	strb.w	r5, [r6], #1
 80132ec:	4602      	mov	r2, r0
 80132ee:	460b      	mov	r3, r1
 80132f0:	42a6      	cmp	r6, r4
 80132f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80132f6:	f04f 0200 	mov.w	r2, #0
 80132fa:	d124      	bne.n	8013346 <_dtoa_r+0x626>
 80132fc:	4baf      	ldr	r3, [pc, #700]	@ (80135bc <_dtoa_r+0x89c>)
 80132fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013302:	f7ec ffc3 	bl	800028c <__adddf3>
 8013306:	4602      	mov	r2, r0
 8013308:	460b      	mov	r3, r1
 801330a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801330e:	f7ed fc03 	bl	8000b18 <__aeabi_dcmpgt>
 8013312:	2800      	cmp	r0, #0
 8013314:	d163      	bne.n	80133de <_dtoa_r+0x6be>
 8013316:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801331a:	49a8      	ldr	r1, [pc, #672]	@ (80135bc <_dtoa_r+0x89c>)
 801331c:	2000      	movs	r0, #0
 801331e:	f7ec ffb3 	bl	8000288 <__aeabi_dsub>
 8013322:	4602      	mov	r2, r0
 8013324:	460b      	mov	r3, r1
 8013326:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801332a:	f7ed fbd7 	bl	8000adc <__aeabi_dcmplt>
 801332e:	2800      	cmp	r0, #0
 8013330:	f43f af14 	beq.w	801315c <_dtoa_r+0x43c>
 8013334:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8013336:	1e73      	subs	r3, r6, #1
 8013338:	9313      	str	r3, [sp, #76]	@ 0x4c
 801333a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801333e:	2b30      	cmp	r3, #48	@ 0x30
 8013340:	d0f8      	beq.n	8013334 <_dtoa_r+0x614>
 8013342:	4647      	mov	r7, r8
 8013344:	e03b      	b.n	80133be <_dtoa_r+0x69e>
 8013346:	4b9e      	ldr	r3, [pc, #632]	@ (80135c0 <_dtoa_r+0x8a0>)
 8013348:	f7ed f956 	bl	80005f8 <__aeabi_dmul>
 801334c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013350:	e7bc      	b.n	80132cc <_dtoa_r+0x5ac>
 8013352:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013356:	4656      	mov	r6, sl
 8013358:	e9dd 2300 	ldrd	r2, r3, [sp]
 801335c:	4620      	mov	r0, r4
 801335e:	4629      	mov	r1, r5
 8013360:	f7ed fa74 	bl	800084c <__aeabi_ddiv>
 8013364:	f7ed fbf8 	bl	8000b58 <__aeabi_d2iz>
 8013368:	4680      	mov	r8, r0
 801336a:	f7ed f8db 	bl	8000524 <__aeabi_i2d>
 801336e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013372:	f7ed f941 	bl	80005f8 <__aeabi_dmul>
 8013376:	4602      	mov	r2, r0
 8013378:	460b      	mov	r3, r1
 801337a:	4620      	mov	r0, r4
 801337c:	4629      	mov	r1, r5
 801337e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013382:	f7ec ff81 	bl	8000288 <__aeabi_dsub>
 8013386:	f806 4b01 	strb.w	r4, [r6], #1
 801338a:	9d03      	ldr	r5, [sp, #12]
 801338c:	eba6 040a 	sub.w	r4, r6, sl
 8013390:	42a5      	cmp	r5, r4
 8013392:	4602      	mov	r2, r0
 8013394:	460b      	mov	r3, r1
 8013396:	d133      	bne.n	8013400 <_dtoa_r+0x6e0>
 8013398:	f7ec ff78 	bl	800028c <__adddf3>
 801339c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80133a0:	4604      	mov	r4, r0
 80133a2:	460d      	mov	r5, r1
 80133a4:	f7ed fbb8 	bl	8000b18 <__aeabi_dcmpgt>
 80133a8:	b9c0      	cbnz	r0, 80133dc <_dtoa_r+0x6bc>
 80133aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80133ae:	4620      	mov	r0, r4
 80133b0:	4629      	mov	r1, r5
 80133b2:	f7ed fb89 	bl	8000ac8 <__aeabi_dcmpeq>
 80133b6:	b110      	cbz	r0, 80133be <_dtoa_r+0x69e>
 80133b8:	f018 0f01 	tst.w	r8, #1
 80133bc:	d10e      	bne.n	80133dc <_dtoa_r+0x6bc>
 80133be:	9902      	ldr	r1, [sp, #8]
 80133c0:	4648      	mov	r0, r9
 80133c2:	f000 fb07 	bl	80139d4 <_Bfree>
 80133c6:	2300      	movs	r3, #0
 80133c8:	7033      	strb	r3, [r6, #0]
 80133ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80133cc:	3701      	adds	r7, #1
 80133ce:	601f      	str	r7, [r3, #0]
 80133d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	f000 824b 	beq.w	801386e <_dtoa_r+0xb4e>
 80133d8:	601e      	str	r6, [r3, #0]
 80133da:	e248      	b.n	801386e <_dtoa_r+0xb4e>
 80133dc:	46b8      	mov	r8, r7
 80133de:	4633      	mov	r3, r6
 80133e0:	461e      	mov	r6, r3
 80133e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80133e6:	2a39      	cmp	r2, #57	@ 0x39
 80133e8:	d106      	bne.n	80133f8 <_dtoa_r+0x6d8>
 80133ea:	459a      	cmp	sl, r3
 80133ec:	d1f8      	bne.n	80133e0 <_dtoa_r+0x6c0>
 80133ee:	2230      	movs	r2, #48	@ 0x30
 80133f0:	f108 0801 	add.w	r8, r8, #1
 80133f4:	f88a 2000 	strb.w	r2, [sl]
 80133f8:	781a      	ldrb	r2, [r3, #0]
 80133fa:	3201      	adds	r2, #1
 80133fc:	701a      	strb	r2, [r3, #0]
 80133fe:	e7a0      	b.n	8013342 <_dtoa_r+0x622>
 8013400:	4b6f      	ldr	r3, [pc, #444]	@ (80135c0 <_dtoa_r+0x8a0>)
 8013402:	2200      	movs	r2, #0
 8013404:	f7ed f8f8 	bl	80005f8 <__aeabi_dmul>
 8013408:	2200      	movs	r2, #0
 801340a:	2300      	movs	r3, #0
 801340c:	4604      	mov	r4, r0
 801340e:	460d      	mov	r5, r1
 8013410:	f7ed fb5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8013414:	2800      	cmp	r0, #0
 8013416:	d09f      	beq.n	8013358 <_dtoa_r+0x638>
 8013418:	e7d1      	b.n	80133be <_dtoa_r+0x69e>
 801341a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801341c:	2a00      	cmp	r2, #0
 801341e:	f000 80ea 	beq.w	80135f6 <_dtoa_r+0x8d6>
 8013422:	9a07      	ldr	r2, [sp, #28]
 8013424:	2a01      	cmp	r2, #1
 8013426:	f300 80cd 	bgt.w	80135c4 <_dtoa_r+0x8a4>
 801342a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801342c:	2a00      	cmp	r2, #0
 801342e:	f000 80c1 	beq.w	80135b4 <_dtoa_r+0x894>
 8013432:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013436:	9c08      	ldr	r4, [sp, #32]
 8013438:	9e00      	ldr	r6, [sp, #0]
 801343a:	9a00      	ldr	r2, [sp, #0]
 801343c:	441a      	add	r2, r3
 801343e:	9200      	str	r2, [sp, #0]
 8013440:	9a06      	ldr	r2, [sp, #24]
 8013442:	2101      	movs	r1, #1
 8013444:	441a      	add	r2, r3
 8013446:	4648      	mov	r0, r9
 8013448:	9206      	str	r2, [sp, #24]
 801344a:	f000 fb77 	bl	8013b3c <__i2b>
 801344e:	4605      	mov	r5, r0
 8013450:	b166      	cbz	r6, 801346c <_dtoa_r+0x74c>
 8013452:	9b06      	ldr	r3, [sp, #24]
 8013454:	2b00      	cmp	r3, #0
 8013456:	dd09      	ble.n	801346c <_dtoa_r+0x74c>
 8013458:	42b3      	cmp	r3, r6
 801345a:	9a00      	ldr	r2, [sp, #0]
 801345c:	bfa8      	it	ge
 801345e:	4633      	movge	r3, r6
 8013460:	1ad2      	subs	r2, r2, r3
 8013462:	9200      	str	r2, [sp, #0]
 8013464:	9a06      	ldr	r2, [sp, #24]
 8013466:	1af6      	subs	r6, r6, r3
 8013468:	1ad3      	subs	r3, r2, r3
 801346a:	9306      	str	r3, [sp, #24]
 801346c:	9b08      	ldr	r3, [sp, #32]
 801346e:	b30b      	cbz	r3, 80134b4 <_dtoa_r+0x794>
 8013470:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013472:	2b00      	cmp	r3, #0
 8013474:	f000 80c6 	beq.w	8013604 <_dtoa_r+0x8e4>
 8013478:	2c00      	cmp	r4, #0
 801347a:	f000 80c0 	beq.w	80135fe <_dtoa_r+0x8de>
 801347e:	4629      	mov	r1, r5
 8013480:	4622      	mov	r2, r4
 8013482:	4648      	mov	r0, r9
 8013484:	f000 fc12 	bl	8013cac <__pow5mult>
 8013488:	9a02      	ldr	r2, [sp, #8]
 801348a:	4601      	mov	r1, r0
 801348c:	4605      	mov	r5, r0
 801348e:	4648      	mov	r0, r9
 8013490:	f000 fb6a 	bl	8013b68 <__multiply>
 8013494:	9902      	ldr	r1, [sp, #8]
 8013496:	4680      	mov	r8, r0
 8013498:	4648      	mov	r0, r9
 801349a:	f000 fa9b 	bl	80139d4 <_Bfree>
 801349e:	9b08      	ldr	r3, [sp, #32]
 80134a0:	1b1b      	subs	r3, r3, r4
 80134a2:	9308      	str	r3, [sp, #32]
 80134a4:	f000 80b1 	beq.w	801360a <_dtoa_r+0x8ea>
 80134a8:	9a08      	ldr	r2, [sp, #32]
 80134aa:	4641      	mov	r1, r8
 80134ac:	4648      	mov	r0, r9
 80134ae:	f000 fbfd 	bl	8013cac <__pow5mult>
 80134b2:	9002      	str	r0, [sp, #8]
 80134b4:	2101      	movs	r1, #1
 80134b6:	4648      	mov	r0, r9
 80134b8:	f000 fb40 	bl	8013b3c <__i2b>
 80134bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80134be:	4604      	mov	r4, r0
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	f000 81d8 	beq.w	8013876 <_dtoa_r+0xb56>
 80134c6:	461a      	mov	r2, r3
 80134c8:	4601      	mov	r1, r0
 80134ca:	4648      	mov	r0, r9
 80134cc:	f000 fbee 	bl	8013cac <__pow5mult>
 80134d0:	9b07      	ldr	r3, [sp, #28]
 80134d2:	2b01      	cmp	r3, #1
 80134d4:	4604      	mov	r4, r0
 80134d6:	f300 809f 	bgt.w	8013618 <_dtoa_r+0x8f8>
 80134da:	9b04      	ldr	r3, [sp, #16]
 80134dc:	2b00      	cmp	r3, #0
 80134de:	f040 8097 	bne.w	8013610 <_dtoa_r+0x8f0>
 80134e2:	9b05      	ldr	r3, [sp, #20]
 80134e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	f040 8093 	bne.w	8013614 <_dtoa_r+0x8f4>
 80134ee:	9b05      	ldr	r3, [sp, #20]
 80134f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80134f4:	0d1b      	lsrs	r3, r3, #20
 80134f6:	051b      	lsls	r3, r3, #20
 80134f8:	b133      	cbz	r3, 8013508 <_dtoa_r+0x7e8>
 80134fa:	9b00      	ldr	r3, [sp, #0]
 80134fc:	3301      	adds	r3, #1
 80134fe:	9300      	str	r3, [sp, #0]
 8013500:	9b06      	ldr	r3, [sp, #24]
 8013502:	3301      	adds	r3, #1
 8013504:	9306      	str	r3, [sp, #24]
 8013506:	2301      	movs	r3, #1
 8013508:	9308      	str	r3, [sp, #32]
 801350a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801350c:	2b00      	cmp	r3, #0
 801350e:	f000 81b8 	beq.w	8013882 <_dtoa_r+0xb62>
 8013512:	6923      	ldr	r3, [r4, #16]
 8013514:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013518:	6918      	ldr	r0, [r3, #16]
 801351a:	f000 fac3 	bl	8013aa4 <__hi0bits>
 801351e:	f1c0 0020 	rsb	r0, r0, #32
 8013522:	9b06      	ldr	r3, [sp, #24]
 8013524:	4418      	add	r0, r3
 8013526:	f010 001f 	ands.w	r0, r0, #31
 801352a:	f000 8082 	beq.w	8013632 <_dtoa_r+0x912>
 801352e:	f1c0 0320 	rsb	r3, r0, #32
 8013532:	2b04      	cmp	r3, #4
 8013534:	dd73      	ble.n	801361e <_dtoa_r+0x8fe>
 8013536:	9b00      	ldr	r3, [sp, #0]
 8013538:	f1c0 001c 	rsb	r0, r0, #28
 801353c:	4403      	add	r3, r0
 801353e:	9300      	str	r3, [sp, #0]
 8013540:	9b06      	ldr	r3, [sp, #24]
 8013542:	4403      	add	r3, r0
 8013544:	4406      	add	r6, r0
 8013546:	9306      	str	r3, [sp, #24]
 8013548:	9b00      	ldr	r3, [sp, #0]
 801354a:	2b00      	cmp	r3, #0
 801354c:	dd05      	ble.n	801355a <_dtoa_r+0x83a>
 801354e:	9902      	ldr	r1, [sp, #8]
 8013550:	461a      	mov	r2, r3
 8013552:	4648      	mov	r0, r9
 8013554:	f000 fc04 	bl	8013d60 <__lshift>
 8013558:	9002      	str	r0, [sp, #8]
 801355a:	9b06      	ldr	r3, [sp, #24]
 801355c:	2b00      	cmp	r3, #0
 801355e:	dd05      	ble.n	801356c <_dtoa_r+0x84c>
 8013560:	4621      	mov	r1, r4
 8013562:	461a      	mov	r2, r3
 8013564:	4648      	mov	r0, r9
 8013566:	f000 fbfb 	bl	8013d60 <__lshift>
 801356a:	4604      	mov	r4, r0
 801356c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801356e:	2b00      	cmp	r3, #0
 8013570:	d061      	beq.n	8013636 <_dtoa_r+0x916>
 8013572:	9802      	ldr	r0, [sp, #8]
 8013574:	4621      	mov	r1, r4
 8013576:	f000 fc5f 	bl	8013e38 <__mcmp>
 801357a:	2800      	cmp	r0, #0
 801357c:	da5b      	bge.n	8013636 <_dtoa_r+0x916>
 801357e:	2300      	movs	r3, #0
 8013580:	9902      	ldr	r1, [sp, #8]
 8013582:	220a      	movs	r2, #10
 8013584:	4648      	mov	r0, r9
 8013586:	f000 fa47 	bl	8013a18 <__multadd>
 801358a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801358c:	9002      	str	r0, [sp, #8]
 801358e:	f107 38ff 	add.w	r8, r7, #4294967295
 8013592:	2b00      	cmp	r3, #0
 8013594:	f000 8177 	beq.w	8013886 <_dtoa_r+0xb66>
 8013598:	4629      	mov	r1, r5
 801359a:	2300      	movs	r3, #0
 801359c:	220a      	movs	r2, #10
 801359e:	4648      	mov	r0, r9
 80135a0:	f000 fa3a 	bl	8013a18 <__multadd>
 80135a4:	f1bb 0f00 	cmp.w	fp, #0
 80135a8:	4605      	mov	r5, r0
 80135aa:	dc6f      	bgt.n	801368c <_dtoa_r+0x96c>
 80135ac:	9b07      	ldr	r3, [sp, #28]
 80135ae:	2b02      	cmp	r3, #2
 80135b0:	dc49      	bgt.n	8013646 <_dtoa_r+0x926>
 80135b2:	e06b      	b.n	801368c <_dtoa_r+0x96c>
 80135b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80135b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80135ba:	e73c      	b.n	8013436 <_dtoa_r+0x716>
 80135bc:	3fe00000 	.word	0x3fe00000
 80135c0:	40240000 	.word	0x40240000
 80135c4:	9b03      	ldr	r3, [sp, #12]
 80135c6:	1e5c      	subs	r4, r3, #1
 80135c8:	9b08      	ldr	r3, [sp, #32]
 80135ca:	42a3      	cmp	r3, r4
 80135cc:	db09      	blt.n	80135e2 <_dtoa_r+0x8c2>
 80135ce:	1b1c      	subs	r4, r3, r4
 80135d0:	9b03      	ldr	r3, [sp, #12]
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	f6bf af30 	bge.w	8013438 <_dtoa_r+0x718>
 80135d8:	9b00      	ldr	r3, [sp, #0]
 80135da:	9a03      	ldr	r2, [sp, #12]
 80135dc:	1a9e      	subs	r6, r3, r2
 80135de:	2300      	movs	r3, #0
 80135e0:	e72b      	b.n	801343a <_dtoa_r+0x71a>
 80135e2:	9b08      	ldr	r3, [sp, #32]
 80135e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80135e6:	9408      	str	r4, [sp, #32]
 80135e8:	1ae3      	subs	r3, r4, r3
 80135ea:	441a      	add	r2, r3
 80135ec:	9e00      	ldr	r6, [sp, #0]
 80135ee:	9b03      	ldr	r3, [sp, #12]
 80135f0:	920d      	str	r2, [sp, #52]	@ 0x34
 80135f2:	2400      	movs	r4, #0
 80135f4:	e721      	b.n	801343a <_dtoa_r+0x71a>
 80135f6:	9c08      	ldr	r4, [sp, #32]
 80135f8:	9e00      	ldr	r6, [sp, #0]
 80135fa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80135fc:	e728      	b.n	8013450 <_dtoa_r+0x730>
 80135fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8013602:	e751      	b.n	80134a8 <_dtoa_r+0x788>
 8013604:	9a08      	ldr	r2, [sp, #32]
 8013606:	9902      	ldr	r1, [sp, #8]
 8013608:	e750      	b.n	80134ac <_dtoa_r+0x78c>
 801360a:	f8cd 8008 	str.w	r8, [sp, #8]
 801360e:	e751      	b.n	80134b4 <_dtoa_r+0x794>
 8013610:	2300      	movs	r3, #0
 8013612:	e779      	b.n	8013508 <_dtoa_r+0x7e8>
 8013614:	9b04      	ldr	r3, [sp, #16]
 8013616:	e777      	b.n	8013508 <_dtoa_r+0x7e8>
 8013618:	2300      	movs	r3, #0
 801361a:	9308      	str	r3, [sp, #32]
 801361c:	e779      	b.n	8013512 <_dtoa_r+0x7f2>
 801361e:	d093      	beq.n	8013548 <_dtoa_r+0x828>
 8013620:	9a00      	ldr	r2, [sp, #0]
 8013622:	331c      	adds	r3, #28
 8013624:	441a      	add	r2, r3
 8013626:	9200      	str	r2, [sp, #0]
 8013628:	9a06      	ldr	r2, [sp, #24]
 801362a:	441a      	add	r2, r3
 801362c:	441e      	add	r6, r3
 801362e:	9206      	str	r2, [sp, #24]
 8013630:	e78a      	b.n	8013548 <_dtoa_r+0x828>
 8013632:	4603      	mov	r3, r0
 8013634:	e7f4      	b.n	8013620 <_dtoa_r+0x900>
 8013636:	9b03      	ldr	r3, [sp, #12]
 8013638:	2b00      	cmp	r3, #0
 801363a:	46b8      	mov	r8, r7
 801363c:	dc20      	bgt.n	8013680 <_dtoa_r+0x960>
 801363e:	469b      	mov	fp, r3
 8013640:	9b07      	ldr	r3, [sp, #28]
 8013642:	2b02      	cmp	r3, #2
 8013644:	dd1e      	ble.n	8013684 <_dtoa_r+0x964>
 8013646:	f1bb 0f00 	cmp.w	fp, #0
 801364a:	f47f adb1 	bne.w	80131b0 <_dtoa_r+0x490>
 801364e:	4621      	mov	r1, r4
 8013650:	465b      	mov	r3, fp
 8013652:	2205      	movs	r2, #5
 8013654:	4648      	mov	r0, r9
 8013656:	f000 f9df 	bl	8013a18 <__multadd>
 801365a:	4601      	mov	r1, r0
 801365c:	4604      	mov	r4, r0
 801365e:	9802      	ldr	r0, [sp, #8]
 8013660:	f000 fbea 	bl	8013e38 <__mcmp>
 8013664:	2800      	cmp	r0, #0
 8013666:	f77f ada3 	ble.w	80131b0 <_dtoa_r+0x490>
 801366a:	4656      	mov	r6, sl
 801366c:	2331      	movs	r3, #49	@ 0x31
 801366e:	f806 3b01 	strb.w	r3, [r6], #1
 8013672:	f108 0801 	add.w	r8, r8, #1
 8013676:	e59f      	b.n	80131b8 <_dtoa_r+0x498>
 8013678:	9c03      	ldr	r4, [sp, #12]
 801367a:	46b8      	mov	r8, r7
 801367c:	4625      	mov	r5, r4
 801367e:	e7f4      	b.n	801366a <_dtoa_r+0x94a>
 8013680:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8013684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013686:	2b00      	cmp	r3, #0
 8013688:	f000 8101 	beq.w	801388e <_dtoa_r+0xb6e>
 801368c:	2e00      	cmp	r6, #0
 801368e:	dd05      	ble.n	801369c <_dtoa_r+0x97c>
 8013690:	4629      	mov	r1, r5
 8013692:	4632      	mov	r2, r6
 8013694:	4648      	mov	r0, r9
 8013696:	f000 fb63 	bl	8013d60 <__lshift>
 801369a:	4605      	mov	r5, r0
 801369c:	9b08      	ldr	r3, [sp, #32]
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d05c      	beq.n	801375c <_dtoa_r+0xa3c>
 80136a2:	6869      	ldr	r1, [r5, #4]
 80136a4:	4648      	mov	r0, r9
 80136a6:	f000 f955 	bl	8013954 <_Balloc>
 80136aa:	4606      	mov	r6, r0
 80136ac:	b928      	cbnz	r0, 80136ba <_dtoa_r+0x99a>
 80136ae:	4b82      	ldr	r3, [pc, #520]	@ (80138b8 <_dtoa_r+0xb98>)
 80136b0:	4602      	mov	r2, r0
 80136b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80136b6:	f7ff bb4a 	b.w	8012d4e <_dtoa_r+0x2e>
 80136ba:	692a      	ldr	r2, [r5, #16]
 80136bc:	3202      	adds	r2, #2
 80136be:	0092      	lsls	r2, r2, #2
 80136c0:	f105 010c 	add.w	r1, r5, #12
 80136c4:	300c      	adds	r0, #12
 80136c6:	f7ff fa94 	bl	8012bf2 <memcpy>
 80136ca:	2201      	movs	r2, #1
 80136cc:	4631      	mov	r1, r6
 80136ce:	4648      	mov	r0, r9
 80136d0:	f000 fb46 	bl	8013d60 <__lshift>
 80136d4:	f10a 0301 	add.w	r3, sl, #1
 80136d8:	9300      	str	r3, [sp, #0]
 80136da:	eb0a 030b 	add.w	r3, sl, fp
 80136de:	9308      	str	r3, [sp, #32]
 80136e0:	9b04      	ldr	r3, [sp, #16]
 80136e2:	f003 0301 	and.w	r3, r3, #1
 80136e6:	462f      	mov	r7, r5
 80136e8:	9306      	str	r3, [sp, #24]
 80136ea:	4605      	mov	r5, r0
 80136ec:	9b00      	ldr	r3, [sp, #0]
 80136ee:	9802      	ldr	r0, [sp, #8]
 80136f0:	4621      	mov	r1, r4
 80136f2:	f103 3bff 	add.w	fp, r3, #4294967295
 80136f6:	f7ff fa8a 	bl	8012c0e <quorem>
 80136fa:	4603      	mov	r3, r0
 80136fc:	3330      	adds	r3, #48	@ 0x30
 80136fe:	9003      	str	r0, [sp, #12]
 8013700:	4639      	mov	r1, r7
 8013702:	9802      	ldr	r0, [sp, #8]
 8013704:	9309      	str	r3, [sp, #36]	@ 0x24
 8013706:	f000 fb97 	bl	8013e38 <__mcmp>
 801370a:	462a      	mov	r2, r5
 801370c:	9004      	str	r0, [sp, #16]
 801370e:	4621      	mov	r1, r4
 8013710:	4648      	mov	r0, r9
 8013712:	f000 fbad 	bl	8013e70 <__mdiff>
 8013716:	68c2      	ldr	r2, [r0, #12]
 8013718:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801371a:	4606      	mov	r6, r0
 801371c:	bb02      	cbnz	r2, 8013760 <_dtoa_r+0xa40>
 801371e:	4601      	mov	r1, r0
 8013720:	9802      	ldr	r0, [sp, #8]
 8013722:	f000 fb89 	bl	8013e38 <__mcmp>
 8013726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013728:	4602      	mov	r2, r0
 801372a:	4631      	mov	r1, r6
 801372c:	4648      	mov	r0, r9
 801372e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013730:	9309      	str	r3, [sp, #36]	@ 0x24
 8013732:	f000 f94f 	bl	80139d4 <_Bfree>
 8013736:	9b07      	ldr	r3, [sp, #28]
 8013738:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801373a:	9e00      	ldr	r6, [sp, #0]
 801373c:	ea42 0103 	orr.w	r1, r2, r3
 8013740:	9b06      	ldr	r3, [sp, #24]
 8013742:	4319      	orrs	r1, r3
 8013744:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013746:	d10d      	bne.n	8013764 <_dtoa_r+0xa44>
 8013748:	2b39      	cmp	r3, #57	@ 0x39
 801374a:	d027      	beq.n	801379c <_dtoa_r+0xa7c>
 801374c:	9a04      	ldr	r2, [sp, #16]
 801374e:	2a00      	cmp	r2, #0
 8013750:	dd01      	ble.n	8013756 <_dtoa_r+0xa36>
 8013752:	9b03      	ldr	r3, [sp, #12]
 8013754:	3331      	adds	r3, #49	@ 0x31
 8013756:	f88b 3000 	strb.w	r3, [fp]
 801375a:	e52e      	b.n	80131ba <_dtoa_r+0x49a>
 801375c:	4628      	mov	r0, r5
 801375e:	e7b9      	b.n	80136d4 <_dtoa_r+0x9b4>
 8013760:	2201      	movs	r2, #1
 8013762:	e7e2      	b.n	801372a <_dtoa_r+0xa0a>
 8013764:	9904      	ldr	r1, [sp, #16]
 8013766:	2900      	cmp	r1, #0
 8013768:	db04      	blt.n	8013774 <_dtoa_r+0xa54>
 801376a:	9807      	ldr	r0, [sp, #28]
 801376c:	4301      	orrs	r1, r0
 801376e:	9806      	ldr	r0, [sp, #24]
 8013770:	4301      	orrs	r1, r0
 8013772:	d120      	bne.n	80137b6 <_dtoa_r+0xa96>
 8013774:	2a00      	cmp	r2, #0
 8013776:	ddee      	ble.n	8013756 <_dtoa_r+0xa36>
 8013778:	9902      	ldr	r1, [sp, #8]
 801377a:	9300      	str	r3, [sp, #0]
 801377c:	2201      	movs	r2, #1
 801377e:	4648      	mov	r0, r9
 8013780:	f000 faee 	bl	8013d60 <__lshift>
 8013784:	4621      	mov	r1, r4
 8013786:	9002      	str	r0, [sp, #8]
 8013788:	f000 fb56 	bl	8013e38 <__mcmp>
 801378c:	2800      	cmp	r0, #0
 801378e:	9b00      	ldr	r3, [sp, #0]
 8013790:	dc02      	bgt.n	8013798 <_dtoa_r+0xa78>
 8013792:	d1e0      	bne.n	8013756 <_dtoa_r+0xa36>
 8013794:	07da      	lsls	r2, r3, #31
 8013796:	d5de      	bpl.n	8013756 <_dtoa_r+0xa36>
 8013798:	2b39      	cmp	r3, #57	@ 0x39
 801379a:	d1da      	bne.n	8013752 <_dtoa_r+0xa32>
 801379c:	2339      	movs	r3, #57	@ 0x39
 801379e:	f88b 3000 	strb.w	r3, [fp]
 80137a2:	4633      	mov	r3, r6
 80137a4:	461e      	mov	r6, r3
 80137a6:	3b01      	subs	r3, #1
 80137a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80137ac:	2a39      	cmp	r2, #57	@ 0x39
 80137ae:	d04e      	beq.n	801384e <_dtoa_r+0xb2e>
 80137b0:	3201      	adds	r2, #1
 80137b2:	701a      	strb	r2, [r3, #0]
 80137b4:	e501      	b.n	80131ba <_dtoa_r+0x49a>
 80137b6:	2a00      	cmp	r2, #0
 80137b8:	dd03      	ble.n	80137c2 <_dtoa_r+0xaa2>
 80137ba:	2b39      	cmp	r3, #57	@ 0x39
 80137bc:	d0ee      	beq.n	801379c <_dtoa_r+0xa7c>
 80137be:	3301      	adds	r3, #1
 80137c0:	e7c9      	b.n	8013756 <_dtoa_r+0xa36>
 80137c2:	9a00      	ldr	r2, [sp, #0]
 80137c4:	9908      	ldr	r1, [sp, #32]
 80137c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80137ca:	428a      	cmp	r2, r1
 80137cc:	d028      	beq.n	8013820 <_dtoa_r+0xb00>
 80137ce:	9902      	ldr	r1, [sp, #8]
 80137d0:	2300      	movs	r3, #0
 80137d2:	220a      	movs	r2, #10
 80137d4:	4648      	mov	r0, r9
 80137d6:	f000 f91f 	bl	8013a18 <__multadd>
 80137da:	42af      	cmp	r7, r5
 80137dc:	9002      	str	r0, [sp, #8]
 80137de:	f04f 0300 	mov.w	r3, #0
 80137e2:	f04f 020a 	mov.w	r2, #10
 80137e6:	4639      	mov	r1, r7
 80137e8:	4648      	mov	r0, r9
 80137ea:	d107      	bne.n	80137fc <_dtoa_r+0xadc>
 80137ec:	f000 f914 	bl	8013a18 <__multadd>
 80137f0:	4607      	mov	r7, r0
 80137f2:	4605      	mov	r5, r0
 80137f4:	9b00      	ldr	r3, [sp, #0]
 80137f6:	3301      	adds	r3, #1
 80137f8:	9300      	str	r3, [sp, #0]
 80137fa:	e777      	b.n	80136ec <_dtoa_r+0x9cc>
 80137fc:	f000 f90c 	bl	8013a18 <__multadd>
 8013800:	4629      	mov	r1, r5
 8013802:	4607      	mov	r7, r0
 8013804:	2300      	movs	r3, #0
 8013806:	220a      	movs	r2, #10
 8013808:	4648      	mov	r0, r9
 801380a:	f000 f905 	bl	8013a18 <__multadd>
 801380e:	4605      	mov	r5, r0
 8013810:	e7f0      	b.n	80137f4 <_dtoa_r+0xad4>
 8013812:	f1bb 0f00 	cmp.w	fp, #0
 8013816:	bfcc      	ite	gt
 8013818:	465e      	movgt	r6, fp
 801381a:	2601      	movle	r6, #1
 801381c:	4456      	add	r6, sl
 801381e:	2700      	movs	r7, #0
 8013820:	9902      	ldr	r1, [sp, #8]
 8013822:	9300      	str	r3, [sp, #0]
 8013824:	2201      	movs	r2, #1
 8013826:	4648      	mov	r0, r9
 8013828:	f000 fa9a 	bl	8013d60 <__lshift>
 801382c:	4621      	mov	r1, r4
 801382e:	9002      	str	r0, [sp, #8]
 8013830:	f000 fb02 	bl	8013e38 <__mcmp>
 8013834:	2800      	cmp	r0, #0
 8013836:	dcb4      	bgt.n	80137a2 <_dtoa_r+0xa82>
 8013838:	d102      	bne.n	8013840 <_dtoa_r+0xb20>
 801383a:	9b00      	ldr	r3, [sp, #0]
 801383c:	07db      	lsls	r3, r3, #31
 801383e:	d4b0      	bmi.n	80137a2 <_dtoa_r+0xa82>
 8013840:	4633      	mov	r3, r6
 8013842:	461e      	mov	r6, r3
 8013844:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013848:	2a30      	cmp	r2, #48	@ 0x30
 801384a:	d0fa      	beq.n	8013842 <_dtoa_r+0xb22>
 801384c:	e4b5      	b.n	80131ba <_dtoa_r+0x49a>
 801384e:	459a      	cmp	sl, r3
 8013850:	d1a8      	bne.n	80137a4 <_dtoa_r+0xa84>
 8013852:	2331      	movs	r3, #49	@ 0x31
 8013854:	f108 0801 	add.w	r8, r8, #1
 8013858:	f88a 3000 	strb.w	r3, [sl]
 801385c:	e4ad      	b.n	80131ba <_dtoa_r+0x49a>
 801385e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013860:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80138bc <_dtoa_r+0xb9c>
 8013864:	b11b      	cbz	r3, 801386e <_dtoa_r+0xb4e>
 8013866:	f10a 0308 	add.w	r3, sl, #8
 801386a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801386c:	6013      	str	r3, [r2, #0]
 801386e:	4650      	mov	r0, sl
 8013870:	b017      	add	sp, #92	@ 0x5c
 8013872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013876:	9b07      	ldr	r3, [sp, #28]
 8013878:	2b01      	cmp	r3, #1
 801387a:	f77f ae2e 	ble.w	80134da <_dtoa_r+0x7ba>
 801387e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013880:	9308      	str	r3, [sp, #32]
 8013882:	2001      	movs	r0, #1
 8013884:	e64d      	b.n	8013522 <_dtoa_r+0x802>
 8013886:	f1bb 0f00 	cmp.w	fp, #0
 801388a:	f77f aed9 	ble.w	8013640 <_dtoa_r+0x920>
 801388e:	4656      	mov	r6, sl
 8013890:	9802      	ldr	r0, [sp, #8]
 8013892:	4621      	mov	r1, r4
 8013894:	f7ff f9bb 	bl	8012c0e <quorem>
 8013898:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801389c:	f806 3b01 	strb.w	r3, [r6], #1
 80138a0:	eba6 020a 	sub.w	r2, r6, sl
 80138a4:	4593      	cmp	fp, r2
 80138a6:	ddb4      	ble.n	8013812 <_dtoa_r+0xaf2>
 80138a8:	9902      	ldr	r1, [sp, #8]
 80138aa:	2300      	movs	r3, #0
 80138ac:	220a      	movs	r2, #10
 80138ae:	4648      	mov	r0, r9
 80138b0:	f000 f8b2 	bl	8013a18 <__multadd>
 80138b4:	9002      	str	r0, [sp, #8]
 80138b6:	e7eb      	b.n	8013890 <_dtoa_r+0xb70>
 80138b8:	08015380 	.word	0x08015380
 80138bc:	08015304 	.word	0x08015304

080138c0 <_free_r>:
 80138c0:	b538      	push	{r3, r4, r5, lr}
 80138c2:	4605      	mov	r5, r0
 80138c4:	2900      	cmp	r1, #0
 80138c6:	d041      	beq.n	801394c <_free_r+0x8c>
 80138c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80138cc:	1f0c      	subs	r4, r1, #4
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	bfb8      	it	lt
 80138d2:	18e4      	addlt	r4, r4, r3
 80138d4:	f7fe fb74 	bl	8011fc0 <__malloc_lock>
 80138d8:	4a1d      	ldr	r2, [pc, #116]	@ (8013950 <_free_r+0x90>)
 80138da:	6813      	ldr	r3, [r2, #0]
 80138dc:	b933      	cbnz	r3, 80138ec <_free_r+0x2c>
 80138de:	6063      	str	r3, [r4, #4]
 80138e0:	6014      	str	r4, [r2, #0]
 80138e2:	4628      	mov	r0, r5
 80138e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80138e8:	f7fe bb70 	b.w	8011fcc <__malloc_unlock>
 80138ec:	42a3      	cmp	r3, r4
 80138ee:	d908      	bls.n	8013902 <_free_r+0x42>
 80138f0:	6820      	ldr	r0, [r4, #0]
 80138f2:	1821      	adds	r1, r4, r0
 80138f4:	428b      	cmp	r3, r1
 80138f6:	bf01      	itttt	eq
 80138f8:	6819      	ldreq	r1, [r3, #0]
 80138fa:	685b      	ldreq	r3, [r3, #4]
 80138fc:	1809      	addeq	r1, r1, r0
 80138fe:	6021      	streq	r1, [r4, #0]
 8013900:	e7ed      	b.n	80138de <_free_r+0x1e>
 8013902:	461a      	mov	r2, r3
 8013904:	685b      	ldr	r3, [r3, #4]
 8013906:	b10b      	cbz	r3, 801390c <_free_r+0x4c>
 8013908:	42a3      	cmp	r3, r4
 801390a:	d9fa      	bls.n	8013902 <_free_r+0x42>
 801390c:	6811      	ldr	r1, [r2, #0]
 801390e:	1850      	adds	r0, r2, r1
 8013910:	42a0      	cmp	r0, r4
 8013912:	d10b      	bne.n	801392c <_free_r+0x6c>
 8013914:	6820      	ldr	r0, [r4, #0]
 8013916:	4401      	add	r1, r0
 8013918:	1850      	adds	r0, r2, r1
 801391a:	4283      	cmp	r3, r0
 801391c:	6011      	str	r1, [r2, #0]
 801391e:	d1e0      	bne.n	80138e2 <_free_r+0x22>
 8013920:	6818      	ldr	r0, [r3, #0]
 8013922:	685b      	ldr	r3, [r3, #4]
 8013924:	6053      	str	r3, [r2, #4]
 8013926:	4408      	add	r0, r1
 8013928:	6010      	str	r0, [r2, #0]
 801392a:	e7da      	b.n	80138e2 <_free_r+0x22>
 801392c:	d902      	bls.n	8013934 <_free_r+0x74>
 801392e:	230c      	movs	r3, #12
 8013930:	602b      	str	r3, [r5, #0]
 8013932:	e7d6      	b.n	80138e2 <_free_r+0x22>
 8013934:	6820      	ldr	r0, [r4, #0]
 8013936:	1821      	adds	r1, r4, r0
 8013938:	428b      	cmp	r3, r1
 801393a:	bf04      	itt	eq
 801393c:	6819      	ldreq	r1, [r3, #0]
 801393e:	685b      	ldreq	r3, [r3, #4]
 8013940:	6063      	str	r3, [r4, #4]
 8013942:	bf04      	itt	eq
 8013944:	1809      	addeq	r1, r1, r0
 8013946:	6021      	streq	r1, [r4, #0]
 8013948:	6054      	str	r4, [r2, #4]
 801394a:	e7ca      	b.n	80138e2 <_free_r+0x22>
 801394c:	bd38      	pop	{r3, r4, r5, pc}
 801394e:	bf00      	nop
 8013950:	20005bc8 	.word	0x20005bc8

08013954 <_Balloc>:
 8013954:	b570      	push	{r4, r5, r6, lr}
 8013956:	69c6      	ldr	r6, [r0, #28]
 8013958:	4604      	mov	r4, r0
 801395a:	460d      	mov	r5, r1
 801395c:	b976      	cbnz	r6, 801397c <_Balloc+0x28>
 801395e:	2010      	movs	r0, #16
 8013960:	f7fe fa7c 	bl	8011e5c <malloc>
 8013964:	4602      	mov	r2, r0
 8013966:	61e0      	str	r0, [r4, #28]
 8013968:	b920      	cbnz	r0, 8013974 <_Balloc+0x20>
 801396a:	4b18      	ldr	r3, [pc, #96]	@ (80139cc <_Balloc+0x78>)
 801396c:	4818      	ldr	r0, [pc, #96]	@ (80139d0 <_Balloc+0x7c>)
 801396e:	216b      	movs	r1, #107	@ 0x6b
 8013970:	f000 fd88 	bl	8014484 <__assert_func>
 8013974:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013978:	6006      	str	r6, [r0, #0]
 801397a:	60c6      	str	r6, [r0, #12]
 801397c:	69e6      	ldr	r6, [r4, #28]
 801397e:	68f3      	ldr	r3, [r6, #12]
 8013980:	b183      	cbz	r3, 80139a4 <_Balloc+0x50>
 8013982:	69e3      	ldr	r3, [r4, #28]
 8013984:	68db      	ldr	r3, [r3, #12]
 8013986:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801398a:	b9b8      	cbnz	r0, 80139bc <_Balloc+0x68>
 801398c:	2101      	movs	r1, #1
 801398e:	fa01 f605 	lsl.w	r6, r1, r5
 8013992:	1d72      	adds	r2, r6, #5
 8013994:	0092      	lsls	r2, r2, #2
 8013996:	4620      	mov	r0, r4
 8013998:	f000 fd92 	bl	80144c0 <_calloc_r>
 801399c:	b160      	cbz	r0, 80139b8 <_Balloc+0x64>
 801399e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80139a2:	e00e      	b.n	80139c2 <_Balloc+0x6e>
 80139a4:	2221      	movs	r2, #33	@ 0x21
 80139a6:	2104      	movs	r1, #4
 80139a8:	4620      	mov	r0, r4
 80139aa:	f000 fd89 	bl	80144c0 <_calloc_r>
 80139ae:	69e3      	ldr	r3, [r4, #28]
 80139b0:	60f0      	str	r0, [r6, #12]
 80139b2:	68db      	ldr	r3, [r3, #12]
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d1e4      	bne.n	8013982 <_Balloc+0x2e>
 80139b8:	2000      	movs	r0, #0
 80139ba:	bd70      	pop	{r4, r5, r6, pc}
 80139bc:	6802      	ldr	r2, [r0, #0]
 80139be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80139c2:	2300      	movs	r3, #0
 80139c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80139c8:	e7f7      	b.n	80139ba <_Balloc+0x66>
 80139ca:	bf00      	nop
 80139cc:	08015311 	.word	0x08015311
 80139d0:	08015391 	.word	0x08015391

080139d4 <_Bfree>:
 80139d4:	b570      	push	{r4, r5, r6, lr}
 80139d6:	69c6      	ldr	r6, [r0, #28]
 80139d8:	4605      	mov	r5, r0
 80139da:	460c      	mov	r4, r1
 80139dc:	b976      	cbnz	r6, 80139fc <_Bfree+0x28>
 80139de:	2010      	movs	r0, #16
 80139e0:	f7fe fa3c 	bl	8011e5c <malloc>
 80139e4:	4602      	mov	r2, r0
 80139e6:	61e8      	str	r0, [r5, #28]
 80139e8:	b920      	cbnz	r0, 80139f4 <_Bfree+0x20>
 80139ea:	4b09      	ldr	r3, [pc, #36]	@ (8013a10 <_Bfree+0x3c>)
 80139ec:	4809      	ldr	r0, [pc, #36]	@ (8013a14 <_Bfree+0x40>)
 80139ee:	218f      	movs	r1, #143	@ 0x8f
 80139f0:	f000 fd48 	bl	8014484 <__assert_func>
 80139f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80139f8:	6006      	str	r6, [r0, #0]
 80139fa:	60c6      	str	r6, [r0, #12]
 80139fc:	b13c      	cbz	r4, 8013a0e <_Bfree+0x3a>
 80139fe:	69eb      	ldr	r3, [r5, #28]
 8013a00:	6862      	ldr	r2, [r4, #4]
 8013a02:	68db      	ldr	r3, [r3, #12]
 8013a04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013a08:	6021      	str	r1, [r4, #0]
 8013a0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013a0e:	bd70      	pop	{r4, r5, r6, pc}
 8013a10:	08015311 	.word	0x08015311
 8013a14:	08015391 	.word	0x08015391

08013a18 <__multadd>:
 8013a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a1c:	690d      	ldr	r5, [r1, #16]
 8013a1e:	4607      	mov	r7, r0
 8013a20:	460c      	mov	r4, r1
 8013a22:	461e      	mov	r6, r3
 8013a24:	f101 0c14 	add.w	ip, r1, #20
 8013a28:	2000      	movs	r0, #0
 8013a2a:	f8dc 3000 	ldr.w	r3, [ip]
 8013a2e:	b299      	uxth	r1, r3
 8013a30:	fb02 6101 	mla	r1, r2, r1, r6
 8013a34:	0c1e      	lsrs	r6, r3, #16
 8013a36:	0c0b      	lsrs	r3, r1, #16
 8013a38:	fb02 3306 	mla	r3, r2, r6, r3
 8013a3c:	b289      	uxth	r1, r1
 8013a3e:	3001      	adds	r0, #1
 8013a40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013a44:	4285      	cmp	r5, r0
 8013a46:	f84c 1b04 	str.w	r1, [ip], #4
 8013a4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013a4e:	dcec      	bgt.n	8013a2a <__multadd+0x12>
 8013a50:	b30e      	cbz	r6, 8013a96 <__multadd+0x7e>
 8013a52:	68a3      	ldr	r3, [r4, #8]
 8013a54:	42ab      	cmp	r3, r5
 8013a56:	dc19      	bgt.n	8013a8c <__multadd+0x74>
 8013a58:	6861      	ldr	r1, [r4, #4]
 8013a5a:	4638      	mov	r0, r7
 8013a5c:	3101      	adds	r1, #1
 8013a5e:	f7ff ff79 	bl	8013954 <_Balloc>
 8013a62:	4680      	mov	r8, r0
 8013a64:	b928      	cbnz	r0, 8013a72 <__multadd+0x5a>
 8013a66:	4602      	mov	r2, r0
 8013a68:	4b0c      	ldr	r3, [pc, #48]	@ (8013a9c <__multadd+0x84>)
 8013a6a:	480d      	ldr	r0, [pc, #52]	@ (8013aa0 <__multadd+0x88>)
 8013a6c:	21ba      	movs	r1, #186	@ 0xba
 8013a6e:	f000 fd09 	bl	8014484 <__assert_func>
 8013a72:	6922      	ldr	r2, [r4, #16]
 8013a74:	3202      	adds	r2, #2
 8013a76:	f104 010c 	add.w	r1, r4, #12
 8013a7a:	0092      	lsls	r2, r2, #2
 8013a7c:	300c      	adds	r0, #12
 8013a7e:	f7ff f8b8 	bl	8012bf2 <memcpy>
 8013a82:	4621      	mov	r1, r4
 8013a84:	4638      	mov	r0, r7
 8013a86:	f7ff ffa5 	bl	80139d4 <_Bfree>
 8013a8a:	4644      	mov	r4, r8
 8013a8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013a90:	3501      	adds	r5, #1
 8013a92:	615e      	str	r6, [r3, #20]
 8013a94:	6125      	str	r5, [r4, #16]
 8013a96:	4620      	mov	r0, r4
 8013a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a9c:	08015380 	.word	0x08015380
 8013aa0:	08015391 	.word	0x08015391

08013aa4 <__hi0bits>:
 8013aa4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013aa8:	4603      	mov	r3, r0
 8013aaa:	bf36      	itet	cc
 8013aac:	0403      	lslcc	r3, r0, #16
 8013aae:	2000      	movcs	r0, #0
 8013ab0:	2010      	movcc	r0, #16
 8013ab2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013ab6:	bf3c      	itt	cc
 8013ab8:	021b      	lslcc	r3, r3, #8
 8013aba:	3008      	addcc	r0, #8
 8013abc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013ac0:	bf3c      	itt	cc
 8013ac2:	011b      	lslcc	r3, r3, #4
 8013ac4:	3004      	addcc	r0, #4
 8013ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013aca:	bf3c      	itt	cc
 8013acc:	009b      	lslcc	r3, r3, #2
 8013ace:	3002      	addcc	r0, #2
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	db05      	blt.n	8013ae0 <__hi0bits+0x3c>
 8013ad4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013ad8:	f100 0001 	add.w	r0, r0, #1
 8013adc:	bf08      	it	eq
 8013ade:	2020      	moveq	r0, #32
 8013ae0:	4770      	bx	lr

08013ae2 <__lo0bits>:
 8013ae2:	6803      	ldr	r3, [r0, #0]
 8013ae4:	4602      	mov	r2, r0
 8013ae6:	f013 0007 	ands.w	r0, r3, #7
 8013aea:	d00b      	beq.n	8013b04 <__lo0bits+0x22>
 8013aec:	07d9      	lsls	r1, r3, #31
 8013aee:	d421      	bmi.n	8013b34 <__lo0bits+0x52>
 8013af0:	0798      	lsls	r0, r3, #30
 8013af2:	bf49      	itett	mi
 8013af4:	085b      	lsrmi	r3, r3, #1
 8013af6:	089b      	lsrpl	r3, r3, #2
 8013af8:	2001      	movmi	r0, #1
 8013afa:	6013      	strmi	r3, [r2, #0]
 8013afc:	bf5c      	itt	pl
 8013afe:	6013      	strpl	r3, [r2, #0]
 8013b00:	2002      	movpl	r0, #2
 8013b02:	4770      	bx	lr
 8013b04:	b299      	uxth	r1, r3
 8013b06:	b909      	cbnz	r1, 8013b0c <__lo0bits+0x2a>
 8013b08:	0c1b      	lsrs	r3, r3, #16
 8013b0a:	2010      	movs	r0, #16
 8013b0c:	b2d9      	uxtb	r1, r3
 8013b0e:	b909      	cbnz	r1, 8013b14 <__lo0bits+0x32>
 8013b10:	3008      	adds	r0, #8
 8013b12:	0a1b      	lsrs	r3, r3, #8
 8013b14:	0719      	lsls	r1, r3, #28
 8013b16:	bf04      	itt	eq
 8013b18:	091b      	lsreq	r3, r3, #4
 8013b1a:	3004      	addeq	r0, #4
 8013b1c:	0799      	lsls	r1, r3, #30
 8013b1e:	bf04      	itt	eq
 8013b20:	089b      	lsreq	r3, r3, #2
 8013b22:	3002      	addeq	r0, #2
 8013b24:	07d9      	lsls	r1, r3, #31
 8013b26:	d403      	bmi.n	8013b30 <__lo0bits+0x4e>
 8013b28:	085b      	lsrs	r3, r3, #1
 8013b2a:	f100 0001 	add.w	r0, r0, #1
 8013b2e:	d003      	beq.n	8013b38 <__lo0bits+0x56>
 8013b30:	6013      	str	r3, [r2, #0]
 8013b32:	4770      	bx	lr
 8013b34:	2000      	movs	r0, #0
 8013b36:	4770      	bx	lr
 8013b38:	2020      	movs	r0, #32
 8013b3a:	4770      	bx	lr

08013b3c <__i2b>:
 8013b3c:	b510      	push	{r4, lr}
 8013b3e:	460c      	mov	r4, r1
 8013b40:	2101      	movs	r1, #1
 8013b42:	f7ff ff07 	bl	8013954 <_Balloc>
 8013b46:	4602      	mov	r2, r0
 8013b48:	b928      	cbnz	r0, 8013b56 <__i2b+0x1a>
 8013b4a:	4b05      	ldr	r3, [pc, #20]	@ (8013b60 <__i2b+0x24>)
 8013b4c:	4805      	ldr	r0, [pc, #20]	@ (8013b64 <__i2b+0x28>)
 8013b4e:	f240 1145 	movw	r1, #325	@ 0x145
 8013b52:	f000 fc97 	bl	8014484 <__assert_func>
 8013b56:	2301      	movs	r3, #1
 8013b58:	6144      	str	r4, [r0, #20]
 8013b5a:	6103      	str	r3, [r0, #16]
 8013b5c:	bd10      	pop	{r4, pc}
 8013b5e:	bf00      	nop
 8013b60:	08015380 	.word	0x08015380
 8013b64:	08015391 	.word	0x08015391

08013b68 <__multiply>:
 8013b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b6c:	4617      	mov	r7, r2
 8013b6e:	690a      	ldr	r2, [r1, #16]
 8013b70:	693b      	ldr	r3, [r7, #16]
 8013b72:	429a      	cmp	r2, r3
 8013b74:	bfa8      	it	ge
 8013b76:	463b      	movge	r3, r7
 8013b78:	4689      	mov	r9, r1
 8013b7a:	bfa4      	itt	ge
 8013b7c:	460f      	movge	r7, r1
 8013b7e:	4699      	movge	r9, r3
 8013b80:	693d      	ldr	r5, [r7, #16]
 8013b82:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013b86:	68bb      	ldr	r3, [r7, #8]
 8013b88:	6879      	ldr	r1, [r7, #4]
 8013b8a:	eb05 060a 	add.w	r6, r5, sl
 8013b8e:	42b3      	cmp	r3, r6
 8013b90:	b085      	sub	sp, #20
 8013b92:	bfb8      	it	lt
 8013b94:	3101      	addlt	r1, #1
 8013b96:	f7ff fedd 	bl	8013954 <_Balloc>
 8013b9a:	b930      	cbnz	r0, 8013baa <__multiply+0x42>
 8013b9c:	4602      	mov	r2, r0
 8013b9e:	4b41      	ldr	r3, [pc, #260]	@ (8013ca4 <__multiply+0x13c>)
 8013ba0:	4841      	ldr	r0, [pc, #260]	@ (8013ca8 <__multiply+0x140>)
 8013ba2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013ba6:	f000 fc6d 	bl	8014484 <__assert_func>
 8013baa:	f100 0414 	add.w	r4, r0, #20
 8013bae:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013bb2:	4623      	mov	r3, r4
 8013bb4:	2200      	movs	r2, #0
 8013bb6:	4573      	cmp	r3, lr
 8013bb8:	d320      	bcc.n	8013bfc <__multiply+0x94>
 8013bba:	f107 0814 	add.w	r8, r7, #20
 8013bbe:	f109 0114 	add.w	r1, r9, #20
 8013bc2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013bc6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013bca:	9302      	str	r3, [sp, #8]
 8013bcc:	1beb      	subs	r3, r5, r7
 8013bce:	3b15      	subs	r3, #21
 8013bd0:	f023 0303 	bic.w	r3, r3, #3
 8013bd4:	3304      	adds	r3, #4
 8013bd6:	3715      	adds	r7, #21
 8013bd8:	42bd      	cmp	r5, r7
 8013bda:	bf38      	it	cc
 8013bdc:	2304      	movcc	r3, #4
 8013bde:	9301      	str	r3, [sp, #4]
 8013be0:	9b02      	ldr	r3, [sp, #8]
 8013be2:	9103      	str	r1, [sp, #12]
 8013be4:	428b      	cmp	r3, r1
 8013be6:	d80c      	bhi.n	8013c02 <__multiply+0x9a>
 8013be8:	2e00      	cmp	r6, #0
 8013bea:	dd03      	ble.n	8013bf4 <__multiply+0x8c>
 8013bec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	d055      	beq.n	8013ca0 <__multiply+0x138>
 8013bf4:	6106      	str	r6, [r0, #16]
 8013bf6:	b005      	add	sp, #20
 8013bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013bfc:	f843 2b04 	str.w	r2, [r3], #4
 8013c00:	e7d9      	b.n	8013bb6 <__multiply+0x4e>
 8013c02:	f8b1 a000 	ldrh.w	sl, [r1]
 8013c06:	f1ba 0f00 	cmp.w	sl, #0
 8013c0a:	d01f      	beq.n	8013c4c <__multiply+0xe4>
 8013c0c:	46c4      	mov	ip, r8
 8013c0e:	46a1      	mov	r9, r4
 8013c10:	2700      	movs	r7, #0
 8013c12:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013c16:	f8d9 3000 	ldr.w	r3, [r9]
 8013c1a:	fa1f fb82 	uxth.w	fp, r2
 8013c1e:	b29b      	uxth	r3, r3
 8013c20:	fb0a 330b 	mla	r3, sl, fp, r3
 8013c24:	443b      	add	r3, r7
 8013c26:	f8d9 7000 	ldr.w	r7, [r9]
 8013c2a:	0c12      	lsrs	r2, r2, #16
 8013c2c:	0c3f      	lsrs	r7, r7, #16
 8013c2e:	fb0a 7202 	mla	r2, sl, r2, r7
 8013c32:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013c36:	b29b      	uxth	r3, r3
 8013c38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013c3c:	4565      	cmp	r5, ip
 8013c3e:	f849 3b04 	str.w	r3, [r9], #4
 8013c42:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013c46:	d8e4      	bhi.n	8013c12 <__multiply+0xaa>
 8013c48:	9b01      	ldr	r3, [sp, #4]
 8013c4a:	50e7      	str	r7, [r4, r3]
 8013c4c:	9b03      	ldr	r3, [sp, #12]
 8013c4e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013c52:	3104      	adds	r1, #4
 8013c54:	f1b9 0f00 	cmp.w	r9, #0
 8013c58:	d020      	beq.n	8013c9c <__multiply+0x134>
 8013c5a:	6823      	ldr	r3, [r4, #0]
 8013c5c:	4647      	mov	r7, r8
 8013c5e:	46a4      	mov	ip, r4
 8013c60:	f04f 0a00 	mov.w	sl, #0
 8013c64:	f8b7 b000 	ldrh.w	fp, [r7]
 8013c68:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013c6c:	fb09 220b 	mla	r2, r9, fp, r2
 8013c70:	4452      	add	r2, sl
 8013c72:	b29b      	uxth	r3, r3
 8013c74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013c78:	f84c 3b04 	str.w	r3, [ip], #4
 8013c7c:	f857 3b04 	ldr.w	r3, [r7], #4
 8013c80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013c84:	f8bc 3000 	ldrh.w	r3, [ip]
 8013c88:	fb09 330a 	mla	r3, r9, sl, r3
 8013c8c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013c90:	42bd      	cmp	r5, r7
 8013c92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013c96:	d8e5      	bhi.n	8013c64 <__multiply+0xfc>
 8013c98:	9a01      	ldr	r2, [sp, #4]
 8013c9a:	50a3      	str	r3, [r4, r2]
 8013c9c:	3404      	adds	r4, #4
 8013c9e:	e79f      	b.n	8013be0 <__multiply+0x78>
 8013ca0:	3e01      	subs	r6, #1
 8013ca2:	e7a1      	b.n	8013be8 <__multiply+0x80>
 8013ca4:	08015380 	.word	0x08015380
 8013ca8:	08015391 	.word	0x08015391

08013cac <__pow5mult>:
 8013cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013cb0:	4615      	mov	r5, r2
 8013cb2:	f012 0203 	ands.w	r2, r2, #3
 8013cb6:	4607      	mov	r7, r0
 8013cb8:	460e      	mov	r6, r1
 8013cba:	d007      	beq.n	8013ccc <__pow5mult+0x20>
 8013cbc:	4c25      	ldr	r4, [pc, #148]	@ (8013d54 <__pow5mult+0xa8>)
 8013cbe:	3a01      	subs	r2, #1
 8013cc0:	2300      	movs	r3, #0
 8013cc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013cc6:	f7ff fea7 	bl	8013a18 <__multadd>
 8013cca:	4606      	mov	r6, r0
 8013ccc:	10ad      	asrs	r5, r5, #2
 8013cce:	d03d      	beq.n	8013d4c <__pow5mult+0xa0>
 8013cd0:	69fc      	ldr	r4, [r7, #28]
 8013cd2:	b97c      	cbnz	r4, 8013cf4 <__pow5mult+0x48>
 8013cd4:	2010      	movs	r0, #16
 8013cd6:	f7fe f8c1 	bl	8011e5c <malloc>
 8013cda:	4602      	mov	r2, r0
 8013cdc:	61f8      	str	r0, [r7, #28]
 8013cde:	b928      	cbnz	r0, 8013cec <__pow5mult+0x40>
 8013ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8013d58 <__pow5mult+0xac>)
 8013ce2:	481e      	ldr	r0, [pc, #120]	@ (8013d5c <__pow5mult+0xb0>)
 8013ce4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013ce8:	f000 fbcc 	bl	8014484 <__assert_func>
 8013cec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013cf0:	6004      	str	r4, [r0, #0]
 8013cf2:	60c4      	str	r4, [r0, #12]
 8013cf4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013cf8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013cfc:	b94c      	cbnz	r4, 8013d12 <__pow5mult+0x66>
 8013cfe:	f240 2171 	movw	r1, #625	@ 0x271
 8013d02:	4638      	mov	r0, r7
 8013d04:	f7ff ff1a 	bl	8013b3c <__i2b>
 8013d08:	2300      	movs	r3, #0
 8013d0a:	f8c8 0008 	str.w	r0, [r8, #8]
 8013d0e:	4604      	mov	r4, r0
 8013d10:	6003      	str	r3, [r0, #0]
 8013d12:	f04f 0900 	mov.w	r9, #0
 8013d16:	07eb      	lsls	r3, r5, #31
 8013d18:	d50a      	bpl.n	8013d30 <__pow5mult+0x84>
 8013d1a:	4631      	mov	r1, r6
 8013d1c:	4622      	mov	r2, r4
 8013d1e:	4638      	mov	r0, r7
 8013d20:	f7ff ff22 	bl	8013b68 <__multiply>
 8013d24:	4631      	mov	r1, r6
 8013d26:	4680      	mov	r8, r0
 8013d28:	4638      	mov	r0, r7
 8013d2a:	f7ff fe53 	bl	80139d4 <_Bfree>
 8013d2e:	4646      	mov	r6, r8
 8013d30:	106d      	asrs	r5, r5, #1
 8013d32:	d00b      	beq.n	8013d4c <__pow5mult+0xa0>
 8013d34:	6820      	ldr	r0, [r4, #0]
 8013d36:	b938      	cbnz	r0, 8013d48 <__pow5mult+0x9c>
 8013d38:	4622      	mov	r2, r4
 8013d3a:	4621      	mov	r1, r4
 8013d3c:	4638      	mov	r0, r7
 8013d3e:	f7ff ff13 	bl	8013b68 <__multiply>
 8013d42:	6020      	str	r0, [r4, #0]
 8013d44:	f8c0 9000 	str.w	r9, [r0]
 8013d48:	4604      	mov	r4, r0
 8013d4a:	e7e4      	b.n	8013d16 <__pow5mult+0x6a>
 8013d4c:	4630      	mov	r0, r6
 8013d4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013d52:	bf00      	nop
 8013d54:	08015444 	.word	0x08015444
 8013d58:	08015311 	.word	0x08015311
 8013d5c:	08015391 	.word	0x08015391

08013d60 <__lshift>:
 8013d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d64:	460c      	mov	r4, r1
 8013d66:	6849      	ldr	r1, [r1, #4]
 8013d68:	6923      	ldr	r3, [r4, #16]
 8013d6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013d6e:	68a3      	ldr	r3, [r4, #8]
 8013d70:	4607      	mov	r7, r0
 8013d72:	4691      	mov	r9, r2
 8013d74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013d78:	f108 0601 	add.w	r6, r8, #1
 8013d7c:	42b3      	cmp	r3, r6
 8013d7e:	db0b      	blt.n	8013d98 <__lshift+0x38>
 8013d80:	4638      	mov	r0, r7
 8013d82:	f7ff fde7 	bl	8013954 <_Balloc>
 8013d86:	4605      	mov	r5, r0
 8013d88:	b948      	cbnz	r0, 8013d9e <__lshift+0x3e>
 8013d8a:	4602      	mov	r2, r0
 8013d8c:	4b28      	ldr	r3, [pc, #160]	@ (8013e30 <__lshift+0xd0>)
 8013d8e:	4829      	ldr	r0, [pc, #164]	@ (8013e34 <__lshift+0xd4>)
 8013d90:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013d94:	f000 fb76 	bl	8014484 <__assert_func>
 8013d98:	3101      	adds	r1, #1
 8013d9a:	005b      	lsls	r3, r3, #1
 8013d9c:	e7ee      	b.n	8013d7c <__lshift+0x1c>
 8013d9e:	2300      	movs	r3, #0
 8013da0:	f100 0114 	add.w	r1, r0, #20
 8013da4:	f100 0210 	add.w	r2, r0, #16
 8013da8:	4618      	mov	r0, r3
 8013daa:	4553      	cmp	r3, sl
 8013dac:	db33      	blt.n	8013e16 <__lshift+0xb6>
 8013dae:	6920      	ldr	r0, [r4, #16]
 8013db0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013db4:	f104 0314 	add.w	r3, r4, #20
 8013db8:	f019 091f 	ands.w	r9, r9, #31
 8013dbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013dc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013dc4:	d02b      	beq.n	8013e1e <__lshift+0xbe>
 8013dc6:	f1c9 0e20 	rsb	lr, r9, #32
 8013dca:	468a      	mov	sl, r1
 8013dcc:	2200      	movs	r2, #0
 8013dce:	6818      	ldr	r0, [r3, #0]
 8013dd0:	fa00 f009 	lsl.w	r0, r0, r9
 8013dd4:	4310      	orrs	r0, r2
 8013dd6:	f84a 0b04 	str.w	r0, [sl], #4
 8013dda:	f853 2b04 	ldr.w	r2, [r3], #4
 8013dde:	459c      	cmp	ip, r3
 8013de0:	fa22 f20e 	lsr.w	r2, r2, lr
 8013de4:	d8f3      	bhi.n	8013dce <__lshift+0x6e>
 8013de6:	ebac 0304 	sub.w	r3, ip, r4
 8013dea:	3b15      	subs	r3, #21
 8013dec:	f023 0303 	bic.w	r3, r3, #3
 8013df0:	3304      	adds	r3, #4
 8013df2:	f104 0015 	add.w	r0, r4, #21
 8013df6:	4560      	cmp	r0, ip
 8013df8:	bf88      	it	hi
 8013dfa:	2304      	movhi	r3, #4
 8013dfc:	50ca      	str	r2, [r1, r3]
 8013dfe:	b10a      	cbz	r2, 8013e04 <__lshift+0xa4>
 8013e00:	f108 0602 	add.w	r6, r8, #2
 8013e04:	3e01      	subs	r6, #1
 8013e06:	4638      	mov	r0, r7
 8013e08:	612e      	str	r6, [r5, #16]
 8013e0a:	4621      	mov	r1, r4
 8013e0c:	f7ff fde2 	bl	80139d4 <_Bfree>
 8013e10:	4628      	mov	r0, r5
 8013e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e16:	f842 0f04 	str.w	r0, [r2, #4]!
 8013e1a:	3301      	adds	r3, #1
 8013e1c:	e7c5      	b.n	8013daa <__lshift+0x4a>
 8013e1e:	3904      	subs	r1, #4
 8013e20:	f853 2b04 	ldr.w	r2, [r3], #4
 8013e24:	f841 2f04 	str.w	r2, [r1, #4]!
 8013e28:	459c      	cmp	ip, r3
 8013e2a:	d8f9      	bhi.n	8013e20 <__lshift+0xc0>
 8013e2c:	e7ea      	b.n	8013e04 <__lshift+0xa4>
 8013e2e:	bf00      	nop
 8013e30:	08015380 	.word	0x08015380
 8013e34:	08015391 	.word	0x08015391

08013e38 <__mcmp>:
 8013e38:	690a      	ldr	r2, [r1, #16]
 8013e3a:	4603      	mov	r3, r0
 8013e3c:	6900      	ldr	r0, [r0, #16]
 8013e3e:	1a80      	subs	r0, r0, r2
 8013e40:	b530      	push	{r4, r5, lr}
 8013e42:	d10e      	bne.n	8013e62 <__mcmp+0x2a>
 8013e44:	3314      	adds	r3, #20
 8013e46:	3114      	adds	r1, #20
 8013e48:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013e4c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013e50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013e54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013e58:	4295      	cmp	r5, r2
 8013e5a:	d003      	beq.n	8013e64 <__mcmp+0x2c>
 8013e5c:	d205      	bcs.n	8013e6a <__mcmp+0x32>
 8013e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8013e62:	bd30      	pop	{r4, r5, pc}
 8013e64:	42a3      	cmp	r3, r4
 8013e66:	d3f3      	bcc.n	8013e50 <__mcmp+0x18>
 8013e68:	e7fb      	b.n	8013e62 <__mcmp+0x2a>
 8013e6a:	2001      	movs	r0, #1
 8013e6c:	e7f9      	b.n	8013e62 <__mcmp+0x2a>
	...

08013e70 <__mdiff>:
 8013e70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e74:	4689      	mov	r9, r1
 8013e76:	4606      	mov	r6, r0
 8013e78:	4611      	mov	r1, r2
 8013e7a:	4648      	mov	r0, r9
 8013e7c:	4614      	mov	r4, r2
 8013e7e:	f7ff ffdb 	bl	8013e38 <__mcmp>
 8013e82:	1e05      	subs	r5, r0, #0
 8013e84:	d112      	bne.n	8013eac <__mdiff+0x3c>
 8013e86:	4629      	mov	r1, r5
 8013e88:	4630      	mov	r0, r6
 8013e8a:	f7ff fd63 	bl	8013954 <_Balloc>
 8013e8e:	4602      	mov	r2, r0
 8013e90:	b928      	cbnz	r0, 8013e9e <__mdiff+0x2e>
 8013e92:	4b3f      	ldr	r3, [pc, #252]	@ (8013f90 <__mdiff+0x120>)
 8013e94:	f240 2137 	movw	r1, #567	@ 0x237
 8013e98:	483e      	ldr	r0, [pc, #248]	@ (8013f94 <__mdiff+0x124>)
 8013e9a:	f000 faf3 	bl	8014484 <__assert_func>
 8013e9e:	2301      	movs	r3, #1
 8013ea0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013ea4:	4610      	mov	r0, r2
 8013ea6:	b003      	add	sp, #12
 8013ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013eac:	bfbc      	itt	lt
 8013eae:	464b      	movlt	r3, r9
 8013eb0:	46a1      	movlt	r9, r4
 8013eb2:	4630      	mov	r0, r6
 8013eb4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013eb8:	bfba      	itte	lt
 8013eba:	461c      	movlt	r4, r3
 8013ebc:	2501      	movlt	r5, #1
 8013ebe:	2500      	movge	r5, #0
 8013ec0:	f7ff fd48 	bl	8013954 <_Balloc>
 8013ec4:	4602      	mov	r2, r0
 8013ec6:	b918      	cbnz	r0, 8013ed0 <__mdiff+0x60>
 8013ec8:	4b31      	ldr	r3, [pc, #196]	@ (8013f90 <__mdiff+0x120>)
 8013eca:	f240 2145 	movw	r1, #581	@ 0x245
 8013ece:	e7e3      	b.n	8013e98 <__mdiff+0x28>
 8013ed0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013ed4:	6926      	ldr	r6, [r4, #16]
 8013ed6:	60c5      	str	r5, [r0, #12]
 8013ed8:	f109 0310 	add.w	r3, r9, #16
 8013edc:	f109 0514 	add.w	r5, r9, #20
 8013ee0:	f104 0e14 	add.w	lr, r4, #20
 8013ee4:	f100 0b14 	add.w	fp, r0, #20
 8013ee8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013eec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013ef0:	9301      	str	r3, [sp, #4]
 8013ef2:	46d9      	mov	r9, fp
 8013ef4:	f04f 0c00 	mov.w	ip, #0
 8013ef8:	9b01      	ldr	r3, [sp, #4]
 8013efa:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013efe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013f02:	9301      	str	r3, [sp, #4]
 8013f04:	fa1f f38a 	uxth.w	r3, sl
 8013f08:	4619      	mov	r1, r3
 8013f0a:	b283      	uxth	r3, r0
 8013f0c:	1acb      	subs	r3, r1, r3
 8013f0e:	0c00      	lsrs	r0, r0, #16
 8013f10:	4463      	add	r3, ip
 8013f12:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013f16:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013f1a:	b29b      	uxth	r3, r3
 8013f1c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013f20:	4576      	cmp	r6, lr
 8013f22:	f849 3b04 	str.w	r3, [r9], #4
 8013f26:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013f2a:	d8e5      	bhi.n	8013ef8 <__mdiff+0x88>
 8013f2c:	1b33      	subs	r3, r6, r4
 8013f2e:	3b15      	subs	r3, #21
 8013f30:	f023 0303 	bic.w	r3, r3, #3
 8013f34:	3415      	adds	r4, #21
 8013f36:	3304      	adds	r3, #4
 8013f38:	42a6      	cmp	r6, r4
 8013f3a:	bf38      	it	cc
 8013f3c:	2304      	movcc	r3, #4
 8013f3e:	441d      	add	r5, r3
 8013f40:	445b      	add	r3, fp
 8013f42:	461e      	mov	r6, r3
 8013f44:	462c      	mov	r4, r5
 8013f46:	4544      	cmp	r4, r8
 8013f48:	d30e      	bcc.n	8013f68 <__mdiff+0xf8>
 8013f4a:	f108 0103 	add.w	r1, r8, #3
 8013f4e:	1b49      	subs	r1, r1, r5
 8013f50:	f021 0103 	bic.w	r1, r1, #3
 8013f54:	3d03      	subs	r5, #3
 8013f56:	45a8      	cmp	r8, r5
 8013f58:	bf38      	it	cc
 8013f5a:	2100      	movcc	r1, #0
 8013f5c:	440b      	add	r3, r1
 8013f5e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013f62:	b191      	cbz	r1, 8013f8a <__mdiff+0x11a>
 8013f64:	6117      	str	r7, [r2, #16]
 8013f66:	e79d      	b.n	8013ea4 <__mdiff+0x34>
 8013f68:	f854 1b04 	ldr.w	r1, [r4], #4
 8013f6c:	46e6      	mov	lr, ip
 8013f6e:	0c08      	lsrs	r0, r1, #16
 8013f70:	fa1c fc81 	uxtah	ip, ip, r1
 8013f74:	4471      	add	r1, lr
 8013f76:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013f7a:	b289      	uxth	r1, r1
 8013f7c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013f80:	f846 1b04 	str.w	r1, [r6], #4
 8013f84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013f88:	e7dd      	b.n	8013f46 <__mdiff+0xd6>
 8013f8a:	3f01      	subs	r7, #1
 8013f8c:	e7e7      	b.n	8013f5e <__mdiff+0xee>
 8013f8e:	bf00      	nop
 8013f90:	08015380 	.word	0x08015380
 8013f94:	08015391 	.word	0x08015391

08013f98 <__d2b>:
 8013f98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013f9c:	460f      	mov	r7, r1
 8013f9e:	2101      	movs	r1, #1
 8013fa0:	ec59 8b10 	vmov	r8, r9, d0
 8013fa4:	4616      	mov	r6, r2
 8013fa6:	f7ff fcd5 	bl	8013954 <_Balloc>
 8013faa:	4604      	mov	r4, r0
 8013fac:	b930      	cbnz	r0, 8013fbc <__d2b+0x24>
 8013fae:	4602      	mov	r2, r0
 8013fb0:	4b23      	ldr	r3, [pc, #140]	@ (8014040 <__d2b+0xa8>)
 8013fb2:	4824      	ldr	r0, [pc, #144]	@ (8014044 <__d2b+0xac>)
 8013fb4:	f240 310f 	movw	r1, #783	@ 0x30f
 8013fb8:	f000 fa64 	bl	8014484 <__assert_func>
 8013fbc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013fc0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013fc4:	b10d      	cbz	r5, 8013fca <__d2b+0x32>
 8013fc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013fca:	9301      	str	r3, [sp, #4]
 8013fcc:	f1b8 0300 	subs.w	r3, r8, #0
 8013fd0:	d023      	beq.n	801401a <__d2b+0x82>
 8013fd2:	4668      	mov	r0, sp
 8013fd4:	9300      	str	r3, [sp, #0]
 8013fd6:	f7ff fd84 	bl	8013ae2 <__lo0bits>
 8013fda:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013fde:	b1d0      	cbz	r0, 8014016 <__d2b+0x7e>
 8013fe0:	f1c0 0320 	rsb	r3, r0, #32
 8013fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8013fe8:	430b      	orrs	r3, r1
 8013fea:	40c2      	lsrs	r2, r0
 8013fec:	6163      	str	r3, [r4, #20]
 8013fee:	9201      	str	r2, [sp, #4]
 8013ff0:	9b01      	ldr	r3, [sp, #4]
 8013ff2:	61a3      	str	r3, [r4, #24]
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	bf0c      	ite	eq
 8013ff8:	2201      	moveq	r2, #1
 8013ffa:	2202      	movne	r2, #2
 8013ffc:	6122      	str	r2, [r4, #16]
 8013ffe:	b1a5      	cbz	r5, 801402a <__d2b+0x92>
 8014000:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014004:	4405      	add	r5, r0
 8014006:	603d      	str	r5, [r7, #0]
 8014008:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801400c:	6030      	str	r0, [r6, #0]
 801400e:	4620      	mov	r0, r4
 8014010:	b003      	add	sp, #12
 8014012:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014016:	6161      	str	r1, [r4, #20]
 8014018:	e7ea      	b.n	8013ff0 <__d2b+0x58>
 801401a:	a801      	add	r0, sp, #4
 801401c:	f7ff fd61 	bl	8013ae2 <__lo0bits>
 8014020:	9b01      	ldr	r3, [sp, #4]
 8014022:	6163      	str	r3, [r4, #20]
 8014024:	3020      	adds	r0, #32
 8014026:	2201      	movs	r2, #1
 8014028:	e7e8      	b.n	8013ffc <__d2b+0x64>
 801402a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801402e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014032:	6038      	str	r0, [r7, #0]
 8014034:	6918      	ldr	r0, [r3, #16]
 8014036:	f7ff fd35 	bl	8013aa4 <__hi0bits>
 801403a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801403e:	e7e5      	b.n	801400c <__d2b+0x74>
 8014040:	08015380 	.word	0x08015380
 8014044:	08015391 	.word	0x08015391

08014048 <__ssputs_r>:
 8014048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801404c:	688e      	ldr	r6, [r1, #8]
 801404e:	461f      	mov	r7, r3
 8014050:	42be      	cmp	r6, r7
 8014052:	680b      	ldr	r3, [r1, #0]
 8014054:	4682      	mov	sl, r0
 8014056:	460c      	mov	r4, r1
 8014058:	4690      	mov	r8, r2
 801405a:	d82d      	bhi.n	80140b8 <__ssputs_r+0x70>
 801405c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014060:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014064:	d026      	beq.n	80140b4 <__ssputs_r+0x6c>
 8014066:	6965      	ldr	r5, [r4, #20]
 8014068:	6909      	ldr	r1, [r1, #16]
 801406a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801406e:	eba3 0901 	sub.w	r9, r3, r1
 8014072:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014076:	1c7b      	adds	r3, r7, #1
 8014078:	444b      	add	r3, r9
 801407a:	106d      	asrs	r5, r5, #1
 801407c:	429d      	cmp	r5, r3
 801407e:	bf38      	it	cc
 8014080:	461d      	movcc	r5, r3
 8014082:	0553      	lsls	r3, r2, #21
 8014084:	d527      	bpl.n	80140d6 <__ssputs_r+0x8e>
 8014086:	4629      	mov	r1, r5
 8014088:	f7fd ff1a 	bl	8011ec0 <_malloc_r>
 801408c:	4606      	mov	r6, r0
 801408e:	b360      	cbz	r0, 80140ea <__ssputs_r+0xa2>
 8014090:	6921      	ldr	r1, [r4, #16]
 8014092:	464a      	mov	r2, r9
 8014094:	f7fe fdad 	bl	8012bf2 <memcpy>
 8014098:	89a3      	ldrh	r3, [r4, #12]
 801409a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801409e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80140a2:	81a3      	strh	r3, [r4, #12]
 80140a4:	6126      	str	r6, [r4, #16]
 80140a6:	6165      	str	r5, [r4, #20]
 80140a8:	444e      	add	r6, r9
 80140aa:	eba5 0509 	sub.w	r5, r5, r9
 80140ae:	6026      	str	r6, [r4, #0]
 80140b0:	60a5      	str	r5, [r4, #8]
 80140b2:	463e      	mov	r6, r7
 80140b4:	42be      	cmp	r6, r7
 80140b6:	d900      	bls.n	80140ba <__ssputs_r+0x72>
 80140b8:	463e      	mov	r6, r7
 80140ba:	6820      	ldr	r0, [r4, #0]
 80140bc:	4632      	mov	r2, r6
 80140be:	4641      	mov	r1, r8
 80140c0:	f000 f9c6 	bl	8014450 <memmove>
 80140c4:	68a3      	ldr	r3, [r4, #8]
 80140c6:	1b9b      	subs	r3, r3, r6
 80140c8:	60a3      	str	r3, [r4, #8]
 80140ca:	6823      	ldr	r3, [r4, #0]
 80140cc:	4433      	add	r3, r6
 80140ce:	6023      	str	r3, [r4, #0]
 80140d0:	2000      	movs	r0, #0
 80140d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80140d6:	462a      	mov	r2, r5
 80140d8:	f000 fa18 	bl	801450c <_realloc_r>
 80140dc:	4606      	mov	r6, r0
 80140de:	2800      	cmp	r0, #0
 80140e0:	d1e0      	bne.n	80140a4 <__ssputs_r+0x5c>
 80140e2:	6921      	ldr	r1, [r4, #16]
 80140e4:	4650      	mov	r0, sl
 80140e6:	f7ff fbeb 	bl	80138c0 <_free_r>
 80140ea:	230c      	movs	r3, #12
 80140ec:	f8ca 3000 	str.w	r3, [sl]
 80140f0:	89a3      	ldrh	r3, [r4, #12]
 80140f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80140f6:	81a3      	strh	r3, [r4, #12]
 80140f8:	f04f 30ff 	mov.w	r0, #4294967295
 80140fc:	e7e9      	b.n	80140d2 <__ssputs_r+0x8a>
	...

08014100 <_svfiprintf_r>:
 8014100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014104:	4698      	mov	r8, r3
 8014106:	898b      	ldrh	r3, [r1, #12]
 8014108:	061b      	lsls	r3, r3, #24
 801410a:	b09d      	sub	sp, #116	@ 0x74
 801410c:	4607      	mov	r7, r0
 801410e:	460d      	mov	r5, r1
 8014110:	4614      	mov	r4, r2
 8014112:	d510      	bpl.n	8014136 <_svfiprintf_r+0x36>
 8014114:	690b      	ldr	r3, [r1, #16]
 8014116:	b973      	cbnz	r3, 8014136 <_svfiprintf_r+0x36>
 8014118:	2140      	movs	r1, #64	@ 0x40
 801411a:	f7fd fed1 	bl	8011ec0 <_malloc_r>
 801411e:	6028      	str	r0, [r5, #0]
 8014120:	6128      	str	r0, [r5, #16]
 8014122:	b930      	cbnz	r0, 8014132 <_svfiprintf_r+0x32>
 8014124:	230c      	movs	r3, #12
 8014126:	603b      	str	r3, [r7, #0]
 8014128:	f04f 30ff 	mov.w	r0, #4294967295
 801412c:	b01d      	add	sp, #116	@ 0x74
 801412e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014132:	2340      	movs	r3, #64	@ 0x40
 8014134:	616b      	str	r3, [r5, #20]
 8014136:	2300      	movs	r3, #0
 8014138:	9309      	str	r3, [sp, #36]	@ 0x24
 801413a:	2320      	movs	r3, #32
 801413c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014140:	f8cd 800c 	str.w	r8, [sp, #12]
 8014144:	2330      	movs	r3, #48	@ 0x30
 8014146:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80142e4 <_svfiprintf_r+0x1e4>
 801414a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801414e:	f04f 0901 	mov.w	r9, #1
 8014152:	4623      	mov	r3, r4
 8014154:	469a      	mov	sl, r3
 8014156:	f813 2b01 	ldrb.w	r2, [r3], #1
 801415a:	b10a      	cbz	r2, 8014160 <_svfiprintf_r+0x60>
 801415c:	2a25      	cmp	r2, #37	@ 0x25
 801415e:	d1f9      	bne.n	8014154 <_svfiprintf_r+0x54>
 8014160:	ebba 0b04 	subs.w	fp, sl, r4
 8014164:	d00b      	beq.n	801417e <_svfiprintf_r+0x7e>
 8014166:	465b      	mov	r3, fp
 8014168:	4622      	mov	r2, r4
 801416a:	4629      	mov	r1, r5
 801416c:	4638      	mov	r0, r7
 801416e:	f7ff ff6b 	bl	8014048 <__ssputs_r>
 8014172:	3001      	adds	r0, #1
 8014174:	f000 80a7 	beq.w	80142c6 <_svfiprintf_r+0x1c6>
 8014178:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801417a:	445a      	add	r2, fp
 801417c:	9209      	str	r2, [sp, #36]	@ 0x24
 801417e:	f89a 3000 	ldrb.w	r3, [sl]
 8014182:	2b00      	cmp	r3, #0
 8014184:	f000 809f 	beq.w	80142c6 <_svfiprintf_r+0x1c6>
 8014188:	2300      	movs	r3, #0
 801418a:	f04f 32ff 	mov.w	r2, #4294967295
 801418e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014192:	f10a 0a01 	add.w	sl, sl, #1
 8014196:	9304      	str	r3, [sp, #16]
 8014198:	9307      	str	r3, [sp, #28]
 801419a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801419e:	931a      	str	r3, [sp, #104]	@ 0x68
 80141a0:	4654      	mov	r4, sl
 80141a2:	2205      	movs	r2, #5
 80141a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80141a8:	484e      	ldr	r0, [pc, #312]	@ (80142e4 <_svfiprintf_r+0x1e4>)
 80141aa:	f7ec f811 	bl	80001d0 <memchr>
 80141ae:	9a04      	ldr	r2, [sp, #16]
 80141b0:	b9d8      	cbnz	r0, 80141ea <_svfiprintf_r+0xea>
 80141b2:	06d0      	lsls	r0, r2, #27
 80141b4:	bf44      	itt	mi
 80141b6:	2320      	movmi	r3, #32
 80141b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80141bc:	0711      	lsls	r1, r2, #28
 80141be:	bf44      	itt	mi
 80141c0:	232b      	movmi	r3, #43	@ 0x2b
 80141c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80141c6:	f89a 3000 	ldrb.w	r3, [sl]
 80141ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80141cc:	d015      	beq.n	80141fa <_svfiprintf_r+0xfa>
 80141ce:	9a07      	ldr	r2, [sp, #28]
 80141d0:	4654      	mov	r4, sl
 80141d2:	2000      	movs	r0, #0
 80141d4:	f04f 0c0a 	mov.w	ip, #10
 80141d8:	4621      	mov	r1, r4
 80141da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80141de:	3b30      	subs	r3, #48	@ 0x30
 80141e0:	2b09      	cmp	r3, #9
 80141e2:	d94b      	bls.n	801427c <_svfiprintf_r+0x17c>
 80141e4:	b1b0      	cbz	r0, 8014214 <_svfiprintf_r+0x114>
 80141e6:	9207      	str	r2, [sp, #28]
 80141e8:	e014      	b.n	8014214 <_svfiprintf_r+0x114>
 80141ea:	eba0 0308 	sub.w	r3, r0, r8
 80141ee:	fa09 f303 	lsl.w	r3, r9, r3
 80141f2:	4313      	orrs	r3, r2
 80141f4:	9304      	str	r3, [sp, #16]
 80141f6:	46a2      	mov	sl, r4
 80141f8:	e7d2      	b.n	80141a0 <_svfiprintf_r+0xa0>
 80141fa:	9b03      	ldr	r3, [sp, #12]
 80141fc:	1d19      	adds	r1, r3, #4
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	9103      	str	r1, [sp, #12]
 8014202:	2b00      	cmp	r3, #0
 8014204:	bfbb      	ittet	lt
 8014206:	425b      	neglt	r3, r3
 8014208:	f042 0202 	orrlt.w	r2, r2, #2
 801420c:	9307      	strge	r3, [sp, #28]
 801420e:	9307      	strlt	r3, [sp, #28]
 8014210:	bfb8      	it	lt
 8014212:	9204      	strlt	r2, [sp, #16]
 8014214:	7823      	ldrb	r3, [r4, #0]
 8014216:	2b2e      	cmp	r3, #46	@ 0x2e
 8014218:	d10a      	bne.n	8014230 <_svfiprintf_r+0x130>
 801421a:	7863      	ldrb	r3, [r4, #1]
 801421c:	2b2a      	cmp	r3, #42	@ 0x2a
 801421e:	d132      	bne.n	8014286 <_svfiprintf_r+0x186>
 8014220:	9b03      	ldr	r3, [sp, #12]
 8014222:	1d1a      	adds	r2, r3, #4
 8014224:	681b      	ldr	r3, [r3, #0]
 8014226:	9203      	str	r2, [sp, #12]
 8014228:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801422c:	3402      	adds	r4, #2
 801422e:	9305      	str	r3, [sp, #20]
 8014230:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80142f4 <_svfiprintf_r+0x1f4>
 8014234:	7821      	ldrb	r1, [r4, #0]
 8014236:	2203      	movs	r2, #3
 8014238:	4650      	mov	r0, sl
 801423a:	f7eb ffc9 	bl	80001d0 <memchr>
 801423e:	b138      	cbz	r0, 8014250 <_svfiprintf_r+0x150>
 8014240:	9b04      	ldr	r3, [sp, #16]
 8014242:	eba0 000a 	sub.w	r0, r0, sl
 8014246:	2240      	movs	r2, #64	@ 0x40
 8014248:	4082      	lsls	r2, r0
 801424a:	4313      	orrs	r3, r2
 801424c:	3401      	adds	r4, #1
 801424e:	9304      	str	r3, [sp, #16]
 8014250:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014254:	4824      	ldr	r0, [pc, #144]	@ (80142e8 <_svfiprintf_r+0x1e8>)
 8014256:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801425a:	2206      	movs	r2, #6
 801425c:	f7eb ffb8 	bl	80001d0 <memchr>
 8014260:	2800      	cmp	r0, #0
 8014262:	d036      	beq.n	80142d2 <_svfiprintf_r+0x1d2>
 8014264:	4b21      	ldr	r3, [pc, #132]	@ (80142ec <_svfiprintf_r+0x1ec>)
 8014266:	bb1b      	cbnz	r3, 80142b0 <_svfiprintf_r+0x1b0>
 8014268:	9b03      	ldr	r3, [sp, #12]
 801426a:	3307      	adds	r3, #7
 801426c:	f023 0307 	bic.w	r3, r3, #7
 8014270:	3308      	adds	r3, #8
 8014272:	9303      	str	r3, [sp, #12]
 8014274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014276:	4433      	add	r3, r6
 8014278:	9309      	str	r3, [sp, #36]	@ 0x24
 801427a:	e76a      	b.n	8014152 <_svfiprintf_r+0x52>
 801427c:	fb0c 3202 	mla	r2, ip, r2, r3
 8014280:	460c      	mov	r4, r1
 8014282:	2001      	movs	r0, #1
 8014284:	e7a8      	b.n	80141d8 <_svfiprintf_r+0xd8>
 8014286:	2300      	movs	r3, #0
 8014288:	3401      	adds	r4, #1
 801428a:	9305      	str	r3, [sp, #20]
 801428c:	4619      	mov	r1, r3
 801428e:	f04f 0c0a 	mov.w	ip, #10
 8014292:	4620      	mov	r0, r4
 8014294:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014298:	3a30      	subs	r2, #48	@ 0x30
 801429a:	2a09      	cmp	r2, #9
 801429c:	d903      	bls.n	80142a6 <_svfiprintf_r+0x1a6>
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d0c6      	beq.n	8014230 <_svfiprintf_r+0x130>
 80142a2:	9105      	str	r1, [sp, #20]
 80142a4:	e7c4      	b.n	8014230 <_svfiprintf_r+0x130>
 80142a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80142aa:	4604      	mov	r4, r0
 80142ac:	2301      	movs	r3, #1
 80142ae:	e7f0      	b.n	8014292 <_svfiprintf_r+0x192>
 80142b0:	ab03      	add	r3, sp, #12
 80142b2:	9300      	str	r3, [sp, #0]
 80142b4:	462a      	mov	r2, r5
 80142b6:	4b0e      	ldr	r3, [pc, #56]	@ (80142f0 <_svfiprintf_r+0x1f0>)
 80142b8:	a904      	add	r1, sp, #16
 80142ba:	4638      	mov	r0, r7
 80142bc:	f7fd ff2c 	bl	8012118 <_printf_float>
 80142c0:	1c42      	adds	r2, r0, #1
 80142c2:	4606      	mov	r6, r0
 80142c4:	d1d6      	bne.n	8014274 <_svfiprintf_r+0x174>
 80142c6:	89ab      	ldrh	r3, [r5, #12]
 80142c8:	065b      	lsls	r3, r3, #25
 80142ca:	f53f af2d 	bmi.w	8014128 <_svfiprintf_r+0x28>
 80142ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80142d0:	e72c      	b.n	801412c <_svfiprintf_r+0x2c>
 80142d2:	ab03      	add	r3, sp, #12
 80142d4:	9300      	str	r3, [sp, #0]
 80142d6:	462a      	mov	r2, r5
 80142d8:	4b05      	ldr	r3, [pc, #20]	@ (80142f0 <_svfiprintf_r+0x1f0>)
 80142da:	a904      	add	r1, sp, #16
 80142dc:	4638      	mov	r0, r7
 80142de:	f7fe f9b3 	bl	8012648 <_printf_i>
 80142e2:	e7ed      	b.n	80142c0 <_svfiprintf_r+0x1c0>
 80142e4:	080153ea 	.word	0x080153ea
 80142e8:	080153f4 	.word	0x080153f4
 80142ec:	08012119 	.word	0x08012119
 80142f0:	08014049 	.word	0x08014049
 80142f4:	080153f0 	.word	0x080153f0

080142f8 <__sflush_r>:
 80142f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80142fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014300:	0716      	lsls	r6, r2, #28
 8014302:	4605      	mov	r5, r0
 8014304:	460c      	mov	r4, r1
 8014306:	d454      	bmi.n	80143b2 <__sflush_r+0xba>
 8014308:	684b      	ldr	r3, [r1, #4]
 801430a:	2b00      	cmp	r3, #0
 801430c:	dc02      	bgt.n	8014314 <__sflush_r+0x1c>
 801430e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014310:	2b00      	cmp	r3, #0
 8014312:	dd48      	ble.n	80143a6 <__sflush_r+0xae>
 8014314:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014316:	2e00      	cmp	r6, #0
 8014318:	d045      	beq.n	80143a6 <__sflush_r+0xae>
 801431a:	2300      	movs	r3, #0
 801431c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014320:	682f      	ldr	r7, [r5, #0]
 8014322:	6a21      	ldr	r1, [r4, #32]
 8014324:	602b      	str	r3, [r5, #0]
 8014326:	d030      	beq.n	801438a <__sflush_r+0x92>
 8014328:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801432a:	89a3      	ldrh	r3, [r4, #12]
 801432c:	0759      	lsls	r1, r3, #29
 801432e:	d505      	bpl.n	801433c <__sflush_r+0x44>
 8014330:	6863      	ldr	r3, [r4, #4]
 8014332:	1ad2      	subs	r2, r2, r3
 8014334:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014336:	b10b      	cbz	r3, 801433c <__sflush_r+0x44>
 8014338:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801433a:	1ad2      	subs	r2, r2, r3
 801433c:	2300      	movs	r3, #0
 801433e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014340:	6a21      	ldr	r1, [r4, #32]
 8014342:	4628      	mov	r0, r5
 8014344:	47b0      	blx	r6
 8014346:	1c43      	adds	r3, r0, #1
 8014348:	89a3      	ldrh	r3, [r4, #12]
 801434a:	d106      	bne.n	801435a <__sflush_r+0x62>
 801434c:	6829      	ldr	r1, [r5, #0]
 801434e:	291d      	cmp	r1, #29
 8014350:	d82b      	bhi.n	80143aa <__sflush_r+0xb2>
 8014352:	4a2a      	ldr	r2, [pc, #168]	@ (80143fc <__sflush_r+0x104>)
 8014354:	40ca      	lsrs	r2, r1
 8014356:	07d6      	lsls	r6, r2, #31
 8014358:	d527      	bpl.n	80143aa <__sflush_r+0xb2>
 801435a:	2200      	movs	r2, #0
 801435c:	6062      	str	r2, [r4, #4]
 801435e:	04d9      	lsls	r1, r3, #19
 8014360:	6922      	ldr	r2, [r4, #16]
 8014362:	6022      	str	r2, [r4, #0]
 8014364:	d504      	bpl.n	8014370 <__sflush_r+0x78>
 8014366:	1c42      	adds	r2, r0, #1
 8014368:	d101      	bne.n	801436e <__sflush_r+0x76>
 801436a:	682b      	ldr	r3, [r5, #0]
 801436c:	b903      	cbnz	r3, 8014370 <__sflush_r+0x78>
 801436e:	6560      	str	r0, [r4, #84]	@ 0x54
 8014370:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014372:	602f      	str	r7, [r5, #0]
 8014374:	b1b9      	cbz	r1, 80143a6 <__sflush_r+0xae>
 8014376:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801437a:	4299      	cmp	r1, r3
 801437c:	d002      	beq.n	8014384 <__sflush_r+0x8c>
 801437e:	4628      	mov	r0, r5
 8014380:	f7ff fa9e 	bl	80138c0 <_free_r>
 8014384:	2300      	movs	r3, #0
 8014386:	6363      	str	r3, [r4, #52]	@ 0x34
 8014388:	e00d      	b.n	80143a6 <__sflush_r+0xae>
 801438a:	2301      	movs	r3, #1
 801438c:	4628      	mov	r0, r5
 801438e:	47b0      	blx	r6
 8014390:	4602      	mov	r2, r0
 8014392:	1c50      	adds	r0, r2, #1
 8014394:	d1c9      	bne.n	801432a <__sflush_r+0x32>
 8014396:	682b      	ldr	r3, [r5, #0]
 8014398:	2b00      	cmp	r3, #0
 801439a:	d0c6      	beq.n	801432a <__sflush_r+0x32>
 801439c:	2b1d      	cmp	r3, #29
 801439e:	d001      	beq.n	80143a4 <__sflush_r+0xac>
 80143a0:	2b16      	cmp	r3, #22
 80143a2:	d11e      	bne.n	80143e2 <__sflush_r+0xea>
 80143a4:	602f      	str	r7, [r5, #0]
 80143a6:	2000      	movs	r0, #0
 80143a8:	e022      	b.n	80143f0 <__sflush_r+0xf8>
 80143aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80143ae:	b21b      	sxth	r3, r3
 80143b0:	e01b      	b.n	80143ea <__sflush_r+0xf2>
 80143b2:	690f      	ldr	r7, [r1, #16]
 80143b4:	2f00      	cmp	r7, #0
 80143b6:	d0f6      	beq.n	80143a6 <__sflush_r+0xae>
 80143b8:	0793      	lsls	r3, r2, #30
 80143ba:	680e      	ldr	r6, [r1, #0]
 80143bc:	bf08      	it	eq
 80143be:	694b      	ldreq	r3, [r1, #20]
 80143c0:	600f      	str	r7, [r1, #0]
 80143c2:	bf18      	it	ne
 80143c4:	2300      	movne	r3, #0
 80143c6:	eba6 0807 	sub.w	r8, r6, r7
 80143ca:	608b      	str	r3, [r1, #8]
 80143cc:	f1b8 0f00 	cmp.w	r8, #0
 80143d0:	dde9      	ble.n	80143a6 <__sflush_r+0xae>
 80143d2:	6a21      	ldr	r1, [r4, #32]
 80143d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80143d6:	4643      	mov	r3, r8
 80143d8:	463a      	mov	r2, r7
 80143da:	4628      	mov	r0, r5
 80143dc:	47b0      	blx	r6
 80143de:	2800      	cmp	r0, #0
 80143e0:	dc08      	bgt.n	80143f4 <__sflush_r+0xfc>
 80143e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80143e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80143ea:	81a3      	strh	r3, [r4, #12]
 80143ec:	f04f 30ff 	mov.w	r0, #4294967295
 80143f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143f4:	4407      	add	r7, r0
 80143f6:	eba8 0800 	sub.w	r8, r8, r0
 80143fa:	e7e7      	b.n	80143cc <__sflush_r+0xd4>
 80143fc:	20400001 	.word	0x20400001

08014400 <_fflush_r>:
 8014400:	b538      	push	{r3, r4, r5, lr}
 8014402:	690b      	ldr	r3, [r1, #16]
 8014404:	4605      	mov	r5, r0
 8014406:	460c      	mov	r4, r1
 8014408:	b913      	cbnz	r3, 8014410 <_fflush_r+0x10>
 801440a:	2500      	movs	r5, #0
 801440c:	4628      	mov	r0, r5
 801440e:	bd38      	pop	{r3, r4, r5, pc}
 8014410:	b118      	cbz	r0, 801441a <_fflush_r+0x1a>
 8014412:	6a03      	ldr	r3, [r0, #32]
 8014414:	b90b      	cbnz	r3, 801441a <_fflush_r+0x1a>
 8014416:	f7fe fac1 	bl	801299c <__sinit>
 801441a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801441e:	2b00      	cmp	r3, #0
 8014420:	d0f3      	beq.n	801440a <_fflush_r+0xa>
 8014422:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014424:	07d0      	lsls	r0, r2, #31
 8014426:	d404      	bmi.n	8014432 <_fflush_r+0x32>
 8014428:	0599      	lsls	r1, r3, #22
 801442a:	d402      	bmi.n	8014432 <_fflush_r+0x32>
 801442c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801442e:	f7fe fbde 	bl	8012bee <__retarget_lock_acquire_recursive>
 8014432:	4628      	mov	r0, r5
 8014434:	4621      	mov	r1, r4
 8014436:	f7ff ff5f 	bl	80142f8 <__sflush_r>
 801443a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801443c:	07da      	lsls	r2, r3, #31
 801443e:	4605      	mov	r5, r0
 8014440:	d4e4      	bmi.n	801440c <_fflush_r+0xc>
 8014442:	89a3      	ldrh	r3, [r4, #12]
 8014444:	059b      	lsls	r3, r3, #22
 8014446:	d4e1      	bmi.n	801440c <_fflush_r+0xc>
 8014448:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801444a:	f7fe fbd1 	bl	8012bf0 <__retarget_lock_release_recursive>
 801444e:	e7dd      	b.n	801440c <_fflush_r+0xc>

08014450 <memmove>:
 8014450:	4288      	cmp	r0, r1
 8014452:	b510      	push	{r4, lr}
 8014454:	eb01 0402 	add.w	r4, r1, r2
 8014458:	d902      	bls.n	8014460 <memmove+0x10>
 801445a:	4284      	cmp	r4, r0
 801445c:	4623      	mov	r3, r4
 801445e:	d807      	bhi.n	8014470 <memmove+0x20>
 8014460:	1e43      	subs	r3, r0, #1
 8014462:	42a1      	cmp	r1, r4
 8014464:	d008      	beq.n	8014478 <memmove+0x28>
 8014466:	f811 2b01 	ldrb.w	r2, [r1], #1
 801446a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801446e:	e7f8      	b.n	8014462 <memmove+0x12>
 8014470:	4402      	add	r2, r0
 8014472:	4601      	mov	r1, r0
 8014474:	428a      	cmp	r2, r1
 8014476:	d100      	bne.n	801447a <memmove+0x2a>
 8014478:	bd10      	pop	{r4, pc}
 801447a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801447e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014482:	e7f7      	b.n	8014474 <memmove+0x24>

08014484 <__assert_func>:
 8014484:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014486:	4614      	mov	r4, r2
 8014488:	461a      	mov	r2, r3
 801448a:	4b09      	ldr	r3, [pc, #36]	@ (80144b0 <__assert_func+0x2c>)
 801448c:	681b      	ldr	r3, [r3, #0]
 801448e:	4605      	mov	r5, r0
 8014490:	68d8      	ldr	r0, [r3, #12]
 8014492:	b14c      	cbz	r4, 80144a8 <__assert_func+0x24>
 8014494:	4b07      	ldr	r3, [pc, #28]	@ (80144b4 <__assert_func+0x30>)
 8014496:	9100      	str	r1, [sp, #0]
 8014498:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801449c:	4906      	ldr	r1, [pc, #24]	@ (80144b8 <__assert_func+0x34>)
 801449e:	462b      	mov	r3, r5
 80144a0:	f000 f870 	bl	8014584 <fiprintf>
 80144a4:	f000 f880 	bl	80145a8 <abort>
 80144a8:	4b04      	ldr	r3, [pc, #16]	@ (80144bc <__assert_func+0x38>)
 80144aa:	461c      	mov	r4, r3
 80144ac:	e7f3      	b.n	8014496 <__assert_func+0x12>
 80144ae:	bf00      	nop
 80144b0:	200001e4 	.word	0x200001e4
 80144b4:	08015405 	.word	0x08015405
 80144b8:	08015412 	.word	0x08015412
 80144bc:	08015440 	.word	0x08015440

080144c0 <_calloc_r>:
 80144c0:	b570      	push	{r4, r5, r6, lr}
 80144c2:	fba1 5402 	umull	r5, r4, r1, r2
 80144c6:	b934      	cbnz	r4, 80144d6 <_calloc_r+0x16>
 80144c8:	4629      	mov	r1, r5
 80144ca:	f7fd fcf9 	bl	8011ec0 <_malloc_r>
 80144ce:	4606      	mov	r6, r0
 80144d0:	b928      	cbnz	r0, 80144de <_calloc_r+0x1e>
 80144d2:	4630      	mov	r0, r6
 80144d4:	bd70      	pop	{r4, r5, r6, pc}
 80144d6:	220c      	movs	r2, #12
 80144d8:	6002      	str	r2, [r0, #0]
 80144da:	2600      	movs	r6, #0
 80144dc:	e7f9      	b.n	80144d2 <_calloc_r+0x12>
 80144de:	462a      	mov	r2, r5
 80144e0:	4621      	mov	r1, r4
 80144e2:	f7fe faf6 	bl	8012ad2 <memset>
 80144e6:	e7f4      	b.n	80144d2 <_calloc_r+0x12>

080144e8 <__ascii_mbtowc>:
 80144e8:	b082      	sub	sp, #8
 80144ea:	b901      	cbnz	r1, 80144ee <__ascii_mbtowc+0x6>
 80144ec:	a901      	add	r1, sp, #4
 80144ee:	b142      	cbz	r2, 8014502 <__ascii_mbtowc+0x1a>
 80144f0:	b14b      	cbz	r3, 8014506 <__ascii_mbtowc+0x1e>
 80144f2:	7813      	ldrb	r3, [r2, #0]
 80144f4:	600b      	str	r3, [r1, #0]
 80144f6:	7812      	ldrb	r2, [r2, #0]
 80144f8:	1e10      	subs	r0, r2, #0
 80144fa:	bf18      	it	ne
 80144fc:	2001      	movne	r0, #1
 80144fe:	b002      	add	sp, #8
 8014500:	4770      	bx	lr
 8014502:	4610      	mov	r0, r2
 8014504:	e7fb      	b.n	80144fe <__ascii_mbtowc+0x16>
 8014506:	f06f 0001 	mvn.w	r0, #1
 801450a:	e7f8      	b.n	80144fe <__ascii_mbtowc+0x16>

0801450c <_realloc_r>:
 801450c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014510:	4607      	mov	r7, r0
 8014512:	4614      	mov	r4, r2
 8014514:	460d      	mov	r5, r1
 8014516:	b921      	cbnz	r1, 8014522 <_realloc_r+0x16>
 8014518:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801451c:	4611      	mov	r1, r2
 801451e:	f7fd bccf 	b.w	8011ec0 <_malloc_r>
 8014522:	b92a      	cbnz	r2, 8014530 <_realloc_r+0x24>
 8014524:	f7ff f9cc 	bl	80138c0 <_free_r>
 8014528:	4625      	mov	r5, r4
 801452a:	4628      	mov	r0, r5
 801452c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014530:	f000 f841 	bl	80145b6 <_malloc_usable_size_r>
 8014534:	4284      	cmp	r4, r0
 8014536:	4606      	mov	r6, r0
 8014538:	d802      	bhi.n	8014540 <_realloc_r+0x34>
 801453a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801453e:	d8f4      	bhi.n	801452a <_realloc_r+0x1e>
 8014540:	4621      	mov	r1, r4
 8014542:	4638      	mov	r0, r7
 8014544:	f7fd fcbc 	bl	8011ec0 <_malloc_r>
 8014548:	4680      	mov	r8, r0
 801454a:	b908      	cbnz	r0, 8014550 <_realloc_r+0x44>
 801454c:	4645      	mov	r5, r8
 801454e:	e7ec      	b.n	801452a <_realloc_r+0x1e>
 8014550:	42b4      	cmp	r4, r6
 8014552:	4622      	mov	r2, r4
 8014554:	4629      	mov	r1, r5
 8014556:	bf28      	it	cs
 8014558:	4632      	movcs	r2, r6
 801455a:	f7fe fb4a 	bl	8012bf2 <memcpy>
 801455e:	4629      	mov	r1, r5
 8014560:	4638      	mov	r0, r7
 8014562:	f7ff f9ad 	bl	80138c0 <_free_r>
 8014566:	e7f1      	b.n	801454c <_realloc_r+0x40>

08014568 <__ascii_wctomb>:
 8014568:	4603      	mov	r3, r0
 801456a:	4608      	mov	r0, r1
 801456c:	b141      	cbz	r1, 8014580 <__ascii_wctomb+0x18>
 801456e:	2aff      	cmp	r2, #255	@ 0xff
 8014570:	d904      	bls.n	801457c <__ascii_wctomb+0x14>
 8014572:	228a      	movs	r2, #138	@ 0x8a
 8014574:	601a      	str	r2, [r3, #0]
 8014576:	f04f 30ff 	mov.w	r0, #4294967295
 801457a:	4770      	bx	lr
 801457c:	700a      	strb	r2, [r1, #0]
 801457e:	2001      	movs	r0, #1
 8014580:	4770      	bx	lr
	...

08014584 <fiprintf>:
 8014584:	b40e      	push	{r1, r2, r3}
 8014586:	b503      	push	{r0, r1, lr}
 8014588:	4601      	mov	r1, r0
 801458a:	ab03      	add	r3, sp, #12
 801458c:	4805      	ldr	r0, [pc, #20]	@ (80145a4 <fiprintf+0x20>)
 801458e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014592:	6800      	ldr	r0, [r0, #0]
 8014594:	9301      	str	r3, [sp, #4]
 8014596:	f000 f83f 	bl	8014618 <_vfiprintf_r>
 801459a:	b002      	add	sp, #8
 801459c:	f85d eb04 	ldr.w	lr, [sp], #4
 80145a0:	b003      	add	sp, #12
 80145a2:	4770      	bx	lr
 80145a4:	200001e4 	.word	0x200001e4

080145a8 <abort>:
 80145a8:	b508      	push	{r3, lr}
 80145aa:	2006      	movs	r0, #6
 80145ac:	f000 fa08 	bl	80149c0 <raise>
 80145b0:	2001      	movs	r0, #1
 80145b2:	f7f0 fdff 	bl	80051b4 <_exit>

080145b6 <_malloc_usable_size_r>:
 80145b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80145ba:	1f18      	subs	r0, r3, #4
 80145bc:	2b00      	cmp	r3, #0
 80145be:	bfbc      	itt	lt
 80145c0:	580b      	ldrlt	r3, [r1, r0]
 80145c2:	18c0      	addlt	r0, r0, r3
 80145c4:	4770      	bx	lr

080145c6 <__sfputc_r>:
 80145c6:	6893      	ldr	r3, [r2, #8]
 80145c8:	3b01      	subs	r3, #1
 80145ca:	2b00      	cmp	r3, #0
 80145cc:	b410      	push	{r4}
 80145ce:	6093      	str	r3, [r2, #8]
 80145d0:	da08      	bge.n	80145e4 <__sfputc_r+0x1e>
 80145d2:	6994      	ldr	r4, [r2, #24]
 80145d4:	42a3      	cmp	r3, r4
 80145d6:	db01      	blt.n	80145dc <__sfputc_r+0x16>
 80145d8:	290a      	cmp	r1, #10
 80145da:	d103      	bne.n	80145e4 <__sfputc_r+0x1e>
 80145dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80145e0:	f000 b932 	b.w	8014848 <__swbuf_r>
 80145e4:	6813      	ldr	r3, [r2, #0]
 80145e6:	1c58      	adds	r0, r3, #1
 80145e8:	6010      	str	r0, [r2, #0]
 80145ea:	7019      	strb	r1, [r3, #0]
 80145ec:	4608      	mov	r0, r1
 80145ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80145f2:	4770      	bx	lr

080145f4 <__sfputs_r>:
 80145f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145f6:	4606      	mov	r6, r0
 80145f8:	460f      	mov	r7, r1
 80145fa:	4614      	mov	r4, r2
 80145fc:	18d5      	adds	r5, r2, r3
 80145fe:	42ac      	cmp	r4, r5
 8014600:	d101      	bne.n	8014606 <__sfputs_r+0x12>
 8014602:	2000      	movs	r0, #0
 8014604:	e007      	b.n	8014616 <__sfputs_r+0x22>
 8014606:	f814 1b01 	ldrb.w	r1, [r4], #1
 801460a:	463a      	mov	r2, r7
 801460c:	4630      	mov	r0, r6
 801460e:	f7ff ffda 	bl	80145c6 <__sfputc_r>
 8014612:	1c43      	adds	r3, r0, #1
 8014614:	d1f3      	bne.n	80145fe <__sfputs_r+0xa>
 8014616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014618 <_vfiprintf_r>:
 8014618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801461c:	460d      	mov	r5, r1
 801461e:	b09d      	sub	sp, #116	@ 0x74
 8014620:	4614      	mov	r4, r2
 8014622:	4698      	mov	r8, r3
 8014624:	4606      	mov	r6, r0
 8014626:	b118      	cbz	r0, 8014630 <_vfiprintf_r+0x18>
 8014628:	6a03      	ldr	r3, [r0, #32]
 801462a:	b90b      	cbnz	r3, 8014630 <_vfiprintf_r+0x18>
 801462c:	f7fe f9b6 	bl	801299c <__sinit>
 8014630:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014632:	07d9      	lsls	r1, r3, #31
 8014634:	d405      	bmi.n	8014642 <_vfiprintf_r+0x2a>
 8014636:	89ab      	ldrh	r3, [r5, #12]
 8014638:	059a      	lsls	r2, r3, #22
 801463a:	d402      	bmi.n	8014642 <_vfiprintf_r+0x2a>
 801463c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801463e:	f7fe fad6 	bl	8012bee <__retarget_lock_acquire_recursive>
 8014642:	89ab      	ldrh	r3, [r5, #12]
 8014644:	071b      	lsls	r3, r3, #28
 8014646:	d501      	bpl.n	801464c <_vfiprintf_r+0x34>
 8014648:	692b      	ldr	r3, [r5, #16]
 801464a:	b99b      	cbnz	r3, 8014674 <_vfiprintf_r+0x5c>
 801464c:	4629      	mov	r1, r5
 801464e:	4630      	mov	r0, r6
 8014650:	f000 f938 	bl	80148c4 <__swsetup_r>
 8014654:	b170      	cbz	r0, 8014674 <_vfiprintf_r+0x5c>
 8014656:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014658:	07dc      	lsls	r4, r3, #31
 801465a:	d504      	bpl.n	8014666 <_vfiprintf_r+0x4e>
 801465c:	f04f 30ff 	mov.w	r0, #4294967295
 8014660:	b01d      	add	sp, #116	@ 0x74
 8014662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014666:	89ab      	ldrh	r3, [r5, #12]
 8014668:	0598      	lsls	r0, r3, #22
 801466a:	d4f7      	bmi.n	801465c <_vfiprintf_r+0x44>
 801466c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801466e:	f7fe fabf 	bl	8012bf0 <__retarget_lock_release_recursive>
 8014672:	e7f3      	b.n	801465c <_vfiprintf_r+0x44>
 8014674:	2300      	movs	r3, #0
 8014676:	9309      	str	r3, [sp, #36]	@ 0x24
 8014678:	2320      	movs	r3, #32
 801467a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801467e:	f8cd 800c 	str.w	r8, [sp, #12]
 8014682:	2330      	movs	r3, #48	@ 0x30
 8014684:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014834 <_vfiprintf_r+0x21c>
 8014688:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801468c:	f04f 0901 	mov.w	r9, #1
 8014690:	4623      	mov	r3, r4
 8014692:	469a      	mov	sl, r3
 8014694:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014698:	b10a      	cbz	r2, 801469e <_vfiprintf_r+0x86>
 801469a:	2a25      	cmp	r2, #37	@ 0x25
 801469c:	d1f9      	bne.n	8014692 <_vfiprintf_r+0x7a>
 801469e:	ebba 0b04 	subs.w	fp, sl, r4
 80146a2:	d00b      	beq.n	80146bc <_vfiprintf_r+0xa4>
 80146a4:	465b      	mov	r3, fp
 80146a6:	4622      	mov	r2, r4
 80146a8:	4629      	mov	r1, r5
 80146aa:	4630      	mov	r0, r6
 80146ac:	f7ff ffa2 	bl	80145f4 <__sfputs_r>
 80146b0:	3001      	adds	r0, #1
 80146b2:	f000 80a7 	beq.w	8014804 <_vfiprintf_r+0x1ec>
 80146b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80146b8:	445a      	add	r2, fp
 80146ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80146bc:	f89a 3000 	ldrb.w	r3, [sl]
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	f000 809f 	beq.w	8014804 <_vfiprintf_r+0x1ec>
 80146c6:	2300      	movs	r3, #0
 80146c8:	f04f 32ff 	mov.w	r2, #4294967295
 80146cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80146d0:	f10a 0a01 	add.w	sl, sl, #1
 80146d4:	9304      	str	r3, [sp, #16]
 80146d6:	9307      	str	r3, [sp, #28]
 80146d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80146dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80146de:	4654      	mov	r4, sl
 80146e0:	2205      	movs	r2, #5
 80146e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80146e6:	4853      	ldr	r0, [pc, #332]	@ (8014834 <_vfiprintf_r+0x21c>)
 80146e8:	f7eb fd72 	bl	80001d0 <memchr>
 80146ec:	9a04      	ldr	r2, [sp, #16]
 80146ee:	b9d8      	cbnz	r0, 8014728 <_vfiprintf_r+0x110>
 80146f0:	06d1      	lsls	r1, r2, #27
 80146f2:	bf44      	itt	mi
 80146f4:	2320      	movmi	r3, #32
 80146f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80146fa:	0713      	lsls	r3, r2, #28
 80146fc:	bf44      	itt	mi
 80146fe:	232b      	movmi	r3, #43	@ 0x2b
 8014700:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014704:	f89a 3000 	ldrb.w	r3, [sl]
 8014708:	2b2a      	cmp	r3, #42	@ 0x2a
 801470a:	d015      	beq.n	8014738 <_vfiprintf_r+0x120>
 801470c:	9a07      	ldr	r2, [sp, #28]
 801470e:	4654      	mov	r4, sl
 8014710:	2000      	movs	r0, #0
 8014712:	f04f 0c0a 	mov.w	ip, #10
 8014716:	4621      	mov	r1, r4
 8014718:	f811 3b01 	ldrb.w	r3, [r1], #1
 801471c:	3b30      	subs	r3, #48	@ 0x30
 801471e:	2b09      	cmp	r3, #9
 8014720:	d94b      	bls.n	80147ba <_vfiprintf_r+0x1a2>
 8014722:	b1b0      	cbz	r0, 8014752 <_vfiprintf_r+0x13a>
 8014724:	9207      	str	r2, [sp, #28]
 8014726:	e014      	b.n	8014752 <_vfiprintf_r+0x13a>
 8014728:	eba0 0308 	sub.w	r3, r0, r8
 801472c:	fa09 f303 	lsl.w	r3, r9, r3
 8014730:	4313      	orrs	r3, r2
 8014732:	9304      	str	r3, [sp, #16]
 8014734:	46a2      	mov	sl, r4
 8014736:	e7d2      	b.n	80146de <_vfiprintf_r+0xc6>
 8014738:	9b03      	ldr	r3, [sp, #12]
 801473a:	1d19      	adds	r1, r3, #4
 801473c:	681b      	ldr	r3, [r3, #0]
 801473e:	9103      	str	r1, [sp, #12]
 8014740:	2b00      	cmp	r3, #0
 8014742:	bfbb      	ittet	lt
 8014744:	425b      	neglt	r3, r3
 8014746:	f042 0202 	orrlt.w	r2, r2, #2
 801474a:	9307      	strge	r3, [sp, #28]
 801474c:	9307      	strlt	r3, [sp, #28]
 801474e:	bfb8      	it	lt
 8014750:	9204      	strlt	r2, [sp, #16]
 8014752:	7823      	ldrb	r3, [r4, #0]
 8014754:	2b2e      	cmp	r3, #46	@ 0x2e
 8014756:	d10a      	bne.n	801476e <_vfiprintf_r+0x156>
 8014758:	7863      	ldrb	r3, [r4, #1]
 801475a:	2b2a      	cmp	r3, #42	@ 0x2a
 801475c:	d132      	bne.n	80147c4 <_vfiprintf_r+0x1ac>
 801475e:	9b03      	ldr	r3, [sp, #12]
 8014760:	1d1a      	adds	r2, r3, #4
 8014762:	681b      	ldr	r3, [r3, #0]
 8014764:	9203      	str	r2, [sp, #12]
 8014766:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801476a:	3402      	adds	r4, #2
 801476c:	9305      	str	r3, [sp, #20]
 801476e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014844 <_vfiprintf_r+0x22c>
 8014772:	7821      	ldrb	r1, [r4, #0]
 8014774:	2203      	movs	r2, #3
 8014776:	4650      	mov	r0, sl
 8014778:	f7eb fd2a 	bl	80001d0 <memchr>
 801477c:	b138      	cbz	r0, 801478e <_vfiprintf_r+0x176>
 801477e:	9b04      	ldr	r3, [sp, #16]
 8014780:	eba0 000a 	sub.w	r0, r0, sl
 8014784:	2240      	movs	r2, #64	@ 0x40
 8014786:	4082      	lsls	r2, r0
 8014788:	4313      	orrs	r3, r2
 801478a:	3401      	adds	r4, #1
 801478c:	9304      	str	r3, [sp, #16]
 801478e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014792:	4829      	ldr	r0, [pc, #164]	@ (8014838 <_vfiprintf_r+0x220>)
 8014794:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014798:	2206      	movs	r2, #6
 801479a:	f7eb fd19 	bl	80001d0 <memchr>
 801479e:	2800      	cmp	r0, #0
 80147a0:	d03f      	beq.n	8014822 <_vfiprintf_r+0x20a>
 80147a2:	4b26      	ldr	r3, [pc, #152]	@ (801483c <_vfiprintf_r+0x224>)
 80147a4:	bb1b      	cbnz	r3, 80147ee <_vfiprintf_r+0x1d6>
 80147a6:	9b03      	ldr	r3, [sp, #12]
 80147a8:	3307      	adds	r3, #7
 80147aa:	f023 0307 	bic.w	r3, r3, #7
 80147ae:	3308      	adds	r3, #8
 80147b0:	9303      	str	r3, [sp, #12]
 80147b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80147b4:	443b      	add	r3, r7
 80147b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80147b8:	e76a      	b.n	8014690 <_vfiprintf_r+0x78>
 80147ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80147be:	460c      	mov	r4, r1
 80147c0:	2001      	movs	r0, #1
 80147c2:	e7a8      	b.n	8014716 <_vfiprintf_r+0xfe>
 80147c4:	2300      	movs	r3, #0
 80147c6:	3401      	adds	r4, #1
 80147c8:	9305      	str	r3, [sp, #20]
 80147ca:	4619      	mov	r1, r3
 80147cc:	f04f 0c0a 	mov.w	ip, #10
 80147d0:	4620      	mov	r0, r4
 80147d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80147d6:	3a30      	subs	r2, #48	@ 0x30
 80147d8:	2a09      	cmp	r2, #9
 80147da:	d903      	bls.n	80147e4 <_vfiprintf_r+0x1cc>
 80147dc:	2b00      	cmp	r3, #0
 80147de:	d0c6      	beq.n	801476e <_vfiprintf_r+0x156>
 80147e0:	9105      	str	r1, [sp, #20]
 80147e2:	e7c4      	b.n	801476e <_vfiprintf_r+0x156>
 80147e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80147e8:	4604      	mov	r4, r0
 80147ea:	2301      	movs	r3, #1
 80147ec:	e7f0      	b.n	80147d0 <_vfiprintf_r+0x1b8>
 80147ee:	ab03      	add	r3, sp, #12
 80147f0:	9300      	str	r3, [sp, #0]
 80147f2:	462a      	mov	r2, r5
 80147f4:	4b12      	ldr	r3, [pc, #72]	@ (8014840 <_vfiprintf_r+0x228>)
 80147f6:	a904      	add	r1, sp, #16
 80147f8:	4630      	mov	r0, r6
 80147fa:	f7fd fc8d 	bl	8012118 <_printf_float>
 80147fe:	4607      	mov	r7, r0
 8014800:	1c78      	adds	r0, r7, #1
 8014802:	d1d6      	bne.n	80147b2 <_vfiprintf_r+0x19a>
 8014804:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014806:	07d9      	lsls	r1, r3, #31
 8014808:	d405      	bmi.n	8014816 <_vfiprintf_r+0x1fe>
 801480a:	89ab      	ldrh	r3, [r5, #12]
 801480c:	059a      	lsls	r2, r3, #22
 801480e:	d402      	bmi.n	8014816 <_vfiprintf_r+0x1fe>
 8014810:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014812:	f7fe f9ed 	bl	8012bf0 <__retarget_lock_release_recursive>
 8014816:	89ab      	ldrh	r3, [r5, #12]
 8014818:	065b      	lsls	r3, r3, #25
 801481a:	f53f af1f 	bmi.w	801465c <_vfiprintf_r+0x44>
 801481e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014820:	e71e      	b.n	8014660 <_vfiprintf_r+0x48>
 8014822:	ab03      	add	r3, sp, #12
 8014824:	9300      	str	r3, [sp, #0]
 8014826:	462a      	mov	r2, r5
 8014828:	4b05      	ldr	r3, [pc, #20]	@ (8014840 <_vfiprintf_r+0x228>)
 801482a:	a904      	add	r1, sp, #16
 801482c:	4630      	mov	r0, r6
 801482e:	f7fd ff0b 	bl	8012648 <_printf_i>
 8014832:	e7e4      	b.n	80147fe <_vfiprintf_r+0x1e6>
 8014834:	080153ea 	.word	0x080153ea
 8014838:	080153f4 	.word	0x080153f4
 801483c:	08012119 	.word	0x08012119
 8014840:	080145f5 	.word	0x080145f5
 8014844:	080153f0 	.word	0x080153f0

08014848 <__swbuf_r>:
 8014848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801484a:	460e      	mov	r6, r1
 801484c:	4614      	mov	r4, r2
 801484e:	4605      	mov	r5, r0
 8014850:	b118      	cbz	r0, 801485a <__swbuf_r+0x12>
 8014852:	6a03      	ldr	r3, [r0, #32]
 8014854:	b90b      	cbnz	r3, 801485a <__swbuf_r+0x12>
 8014856:	f7fe f8a1 	bl	801299c <__sinit>
 801485a:	69a3      	ldr	r3, [r4, #24]
 801485c:	60a3      	str	r3, [r4, #8]
 801485e:	89a3      	ldrh	r3, [r4, #12]
 8014860:	071a      	lsls	r2, r3, #28
 8014862:	d501      	bpl.n	8014868 <__swbuf_r+0x20>
 8014864:	6923      	ldr	r3, [r4, #16]
 8014866:	b943      	cbnz	r3, 801487a <__swbuf_r+0x32>
 8014868:	4621      	mov	r1, r4
 801486a:	4628      	mov	r0, r5
 801486c:	f000 f82a 	bl	80148c4 <__swsetup_r>
 8014870:	b118      	cbz	r0, 801487a <__swbuf_r+0x32>
 8014872:	f04f 37ff 	mov.w	r7, #4294967295
 8014876:	4638      	mov	r0, r7
 8014878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801487a:	6823      	ldr	r3, [r4, #0]
 801487c:	6922      	ldr	r2, [r4, #16]
 801487e:	1a98      	subs	r0, r3, r2
 8014880:	6963      	ldr	r3, [r4, #20]
 8014882:	b2f6      	uxtb	r6, r6
 8014884:	4283      	cmp	r3, r0
 8014886:	4637      	mov	r7, r6
 8014888:	dc05      	bgt.n	8014896 <__swbuf_r+0x4e>
 801488a:	4621      	mov	r1, r4
 801488c:	4628      	mov	r0, r5
 801488e:	f7ff fdb7 	bl	8014400 <_fflush_r>
 8014892:	2800      	cmp	r0, #0
 8014894:	d1ed      	bne.n	8014872 <__swbuf_r+0x2a>
 8014896:	68a3      	ldr	r3, [r4, #8]
 8014898:	3b01      	subs	r3, #1
 801489a:	60a3      	str	r3, [r4, #8]
 801489c:	6823      	ldr	r3, [r4, #0]
 801489e:	1c5a      	adds	r2, r3, #1
 80148a0:	6022      	str	r2, [r4, #0]
 80148a2:	701e      	strb	r6, [r3, #0]
 80148a4:	6962      	ldr	r2, [r4, #20]
 80148a6:	1c43      	adds	r3, r0, #1
 80148a8:	429a      	cmp	r2, r3
 80148aa:	d004      	beq.n	80148b6 <__swbuf_r+0x6e>
 80148ac:	89a3      	ldrh	r3, [r4, #12]
 80148ae:	07db      	lsls	r3, r3, #31
 80148b0:	d5e1      	bpl.n	8014876 <__swbuf_r+0x2e>
 80148b2:	2e0a      	cmp	r6, #10
 80148b4:	d1df      	bne.n	8014876 <__swbuf_r+0x2e>
 80148b6:	4621      	mov	r1, r4
 80148b8:	4628      	mov	r0, r5
 80148ba:	f7ff fda1 	bl	8014400 <_fflush_r>
 80148be:	2800      	cmp	r0, #0
 80148c0:	d0d9      	beq.n	8014876 <__swbuf_r+0x2e>
 80148c2:	e7d6      	b.n	8014872 <__swbuf_r+0x2a>

080148c4 <__swsetup_r>:
 80148c4:	b538      	push	{r3, r4, r5, lr}
 80148c6:	4b29      	ldr	r3, [pc, #164]	@ (801496c <__swsetup_r+0xa8>)
 80148c8:	4605      	mov	r5, r0
 80148ca:	6818      	ldr	r0, [r3, #0]
 80148cc:	460c      	mov	r4, r1
 80148ce:	b118      	cbz	r0, 80148d8 <__swsetup_r+0x14>
 80148d0:	6a03      	ldr	r3, [r0, #32]
 80148d2:	b90b      	cbnz	r3, 80148d8 <__swsetup_r+0x14>
 80148d4:	f7fe f862 	bl	801299c <__sinit>
 80148d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148dc:	0719      	lsls	r1, r3, #28
 80148de:	d422      	bmi.n	8014926 <__swsetup_r+0x62>
 80148e0:	06da      	lsls	r2, r3, #27
 80148e2:	d407      	bmi.n	80148f4 <__swsetup_r+0x30>
 80148e4:	2209      	movs	r2, #9
 80148e6:	602a      	str	r2, [r5, #0]
 80148e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80148ec:	81a3      	strh	r3, [r4, #12]
 80148ee:	f04f 30ff 	mov.w	r0, #4294967295
 80148f2:	e033      	b.n	801495c <__swsetup_r+0x98>
 80148f4:	0758      	lsls	r0, r3, #29
 80148f6:	d512      	bpl.n	801491e <__swsetup_r+0x5a>
 80148f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80148fa:	b141      	cbz	r1, 801490e <__swsetup_r+0x4a>
 80148fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014900:	4299      	cmp	r1, r3
 8014902:	d002      	beq.n	801490a <__swsetup_r+0x46>
 8014904:	4628      	mov	r0, r5
 8014906:	f7fe ffdb 	bl	80138c0 <_free_r>
 801490a:	2300      	movs	r3, #0
 801490c:	6363      	str	r3, [r4, #52]	@ 0x34
 801490e:	89a3      	ldrh	r3, [r4, #12]
 8014910:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014914:	81a3      	strh	r3, [r4, #12]
 8014916:	2300      	movs	r3, #0
 8014918:	6063      	str	r3, [r4, #4]
 801491a:	6923      	ldr	r3, [r4, #16]
 801491c:	6023      	str	r3, [r4, #0]
 801491e:	89a3      	ldrh	r3, [r4, #12]
 8014920:	f043 0308 	orr.w	r3, r3, #8
 8014924:	81a3      	strh	r3, [r4, #12]
 8014926:	6923      	ldr	r3, [r4, #16]
 8014928:	b94b      	cbnz	r3, 801493e <__swsetup_r+0x7a>
 801492a:	89a3      	ldrh	r3, [r4, #12]
 801492c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014934:	d003      	beq.n	801493e <__swsetup_r+0x7a>
 8014936:	4621      	mov	r1, r4
 8014938:	4628      	mov	r0, r5
 801493a:	f000 f883 	bl	8014a44 <__smakebuf_r>
 801493e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014942:	f013 0201 	ands.w	r2, r3, #1
 8014946:	d00a      	beq.n	801495e <__swsetup_r+0x9a>
 8014948:	2200      	movs	r2, #0
 801494a:	60a2      	str	r2, [r4, #8]
 801494c:	6962      	ldr	r2, [r4, #20]
 801494e:	4252      	negs	r2, r2
 8014950:	61a2      	str	r2, [r4, #24]
 8014952:	6922      	ldr	r2, [r4, #16]
 8014954:	b942      	cbnz	r2, 8014968 <__swsetup_r+0xa4>
 8014956:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801495a:	d1c5      	bne.n	80148e8 <__swsetup_r+0x24>
 801495c:	bd38      	pop	{r3, r4, r5, pc}
 801495e:	0799      	lsls	r1, r3, #30
 8014960:	bf58      	it	pl
 8014962:	6962      	ldrpl	r2, [r4, #20]
 8014964:	60a2      	str	r2, [r4, #8]
 8014966:	e7f4      	b.n	8014952 <__swsetup_r+0x8e>
 8014968:	2000      	movs	r0, #0
 801496a:	e7f7      	b.n	801495c <__swsetup_r+0x98>
 801496c:	200001e4 	.word	0x200001e4

08014970 <_raise_r>:
 8014970:	291f      	cmp	r1, #31
 8014972:	b538      	push	{r3, r4, r5, lr}
 8014974:	4605      	mov	r5, r0
 8014976:	460c      	mov	r4, r1
 8014978:	d904      	bls.n	8014984 <_raise_r+0x14>
 801497a:	2316      	movs	r3, #22
 801497c:	6003      	str	r3, [r0, #0]
 801497e:	f04f 30ff 	mov.w	r0, #4294967295
 8014982:	bd38      	pop	{r3, r4, r5, pc}
 8014984:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014986:	b112      	cbz	r2, 801498e <_raise_r+0x1e>
 8014988:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801498c:	b94b      	cbnz	r3, 80149a2 <_raise_r+0x32>
 801498e:	4628      	mov	r0, r5
 8014990:	f000 f830 	bl	80149f4 <_getpid_r>
 8014994:	4622      	mov	r2, r4
 8014996:	4601      	mov	r1, r0
 8014998:	4628      	mov	r0, r5
 801499a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801499e:	f000 b817 	b.w	80149d0 <_kill_r>
 80149a2:	2b01      	cmp	r3, #1
 80149a4:	d00a      	beq.n	80149bc <_raise_r+0x4c>
 80149a6:	1c59      	adds	r1, r3, #1
 80149a8:	d103      	bne.n	80149b2 <_raise_r+0x42>
 80149aa:	2316      	movs	r3, #22
 80149ac:	6003      	str	r3, [r0, #0]
 80149ae:	2001      	movs	r0, #1
 80149b0:	e7e7      	b.n	8014982 <_raise_r+0x12>
 80149b2:	2100      	movs	r1, #0
 80149b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80149b8:	4620      	mov	r0, r4
 80149ba:	4798      	blx	r3
 80149bc:	2000      	movs	r0, #0
 80149be:	e7e0      	b.n	8014982 <_raise_r+0x12>

080149c0 <raise>:
 80149c0:	4b02      	ldr	r3, [pc, #8]	@ (80149cc <raise+0xc>)
 80149c2:	4601      	mov	r1, r0
 80149c4:	6818      	ldr	r0, [r3, #0]
 80149c6:	f7ff bfd3 	b.w	8014970 <_raise_r>
 80149ca:	bf00      	nop
 80149cc:	200001e4 	.word	0x200001e4

080149d0 <_kill_r>:
 80149d0:	b538      	push	{r3, r4, r5, lr}
 80149d2:	4d07      	ldr	r5, [pc, #28]	@ (80149f0 <_kill_r+0x20>)
 80149d4:	2300      	movs	r3, #0
 80149d6:	4604      	mov	r4, r0
 80149d8:	4608      	mov	r0, r1
 80149da:	4611      	mov	r1, r2
 80149dc:	602b      	str	r3, [r5, #0]
 80149de:	f7f0 fbd9 	bl	8005194 <_kill>
 80149e2:	1c43      	adds	r3, r0, #1
 80149e4:	d102      	bne.n	80149ec <_kill_r+0x1c>
 80149e6:	682b      	ldr	r3, [r5, #0]
 80149e8:	b103      	cbz	r3, 80149ec <_kill_r+0x1c>
 80149ea:	6023      	str	r3, [r4, #0]
 80149ec:	bd38      	pop	{r3, r4, r5, pc}
 80149ee:	bf00      	nop
 80149f0:	20005d08 	.word	0x20005d08

080149f4 <_getpid_r>:
 80149f4:	f7f0 bbc6 	b.w	8005184 <_getpid>

080149f8 <__swhatbuf_r>:
 80149f8:	b570      	push	{r4, r5, r6, lr}
 80149fa:	460c      	mov	r4, r1
 80149fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014a00:	2900      	cmp	r1, #0
 8014a02:	b096      	sub	sp, #88	@ 0x58
 8014a04:	4615      	mov	r5, r2
 8014a06:	461e      	mov	r6, r3
 8014a08:	da0d      	bge.n	8014a26 <__swhatbuf_r+0x2e>
 8014a0a:	89a3      	ldrh	r3, [r4, #12]
 8014a0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014a10:	f04f 0100 	mov.w	r1, #0
 8014a14:	bf14      	ite	ne
 8014a16:	2340      	movne	r3, #64	@ 0x40
 8014a18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014a1c:	2000      	movs	r0, #0
 8014a1e:	6031      	str	r1, [r6, #0]
 8014a20:	602b      	str	r3, [r5, #0]
 8014a22:	b016      	add	sp, #88	@ 0x58
 8014a24:	bd70      	pop	{r4, r5, r6, pc}
 8014a26:	466a      	mov	r2, sp
 8014a28:	f000 f848 	bl	8014abc <_fstat_r>
 8014a2c:	2800      	cmp	r0, #0
 8014a2e:	dbec      	blt.n	8014a0a <__swhatbuf_r+0x12>
 8014a30:	9901      	ldr	r1, [sp, #4]
 8014a32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014a36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014a3a:	4259      	negs	r1, r3
 8014a3c:	4159      	adcs	r1, r3
 8014a3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014a42:	e7eb      	b.n	8014a1c <__swhatbuf_r+0x24>

08014a44 <__smakebuf_r>:
 8014a44:	898b      	ldrh	r3, [r1, #12]
 8014a46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014a48:	079d      	lsls	r5, r3, #30
 8014a4a:	4606      	mov	r6, r0
 8014a4c:	460c      	mov	r4, r1
 8014a4e:	d507      	bpl.n	8014a60 <__smakebuf_r+0x1c>
 8014a50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014a54:	6023      	str	r3, [r4, #0]
 8014a56:	6123      	str	r3, [r4, #16]
 8014a58:	2301      	movs	r3, #1
 8014a5a:	6163      	str	r3, [r4, #20]
 8014a5c:	b003      	add	sp, #12
 8014a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014a60:	ab01      	add	r3, sp, #4
 8014a62:	466a      	mov	r2, sp
 8014a64:	f7ff ffc8 	bl	80149f8 <__swhatbuf_r>
 8014a68:	9f00      	ldr	r7, [sp, #0]
 8014a6a:	4605      	mov	r5, r0
 8014a6c:	4639      	mov	r1, r7
 8014a6e:	4630      	mov	r0, r6
 8014a70:	f7fd fa26 	bl	8011ec0 <_malloc_r>
 8014a74:	b948      	cbnz	r0, 8014a8a <__smakebuf_r+0x46>
 8014a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014a7a:	059a      	lsls	r2, r3, #22
 8014a7c:	d4ee      	bmi.n	8014a5c <__smakebuf_r+0x18>
 8014a7e:	f023 0303 	bic.w	r3, r3, #3
 8014a82:	f043 0302 	orr.w	r3, r3, #2
 8014a86:	81a3      	strh	r3, [r4, #12]
 8014a88:	e7e2      	b.n	8014a50 <__smakebuf_r+0xc>
 8014a8a:	89a3      	ldrh	r3, [r4, #12]
 8014a8c:	6020      	str	r0, [r4, #0]
 8014a8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014a92:	81a3      	strh	r3, [r4, #12]
 8014a94:	9b01      	ldr	r3, [sp, #4]
 8014a96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014a9a:	b15b      	cbz	r3, 8014ab4 <__smakebuf_r+0x70>
 8014a9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014aa0:	4630      	mov	r0, r6
 8014aa2:	f000 f81d 	bl	8014ae0 <_isatty_r>
 8014aa6:	b128      	cbz	r0, 8014ab4 <__smakebuf_r+0x70>
 8014aa8:	89a3      	ldrh	r3, [r4, #12]
 8014aaa:	f023 0303 	bic.w	r3, r3, #3
 8014aae:	f043 0301 	orr.w	r3, r3, #1
 8014ab2:	81a3      	strh	r3, [r4, #12]
 8014ab4:	89a3      	ldrh	r3, [r4, #12]
 8014ab6:	431d      	orrs	r5, r3
 8014ab8:	81a5      	strh	r5, [r4, #12]
 8014aba:	e7cf      	b.n	8014a5c <__smakebuf_r+0x18>

08014abc <_fstat_r>:
 8014abc:	b538      	push	{r3, r4, r5, lr}
 8014abe:	4d07      	ldr	r5, [pc, #28]	@ (8014adc <_fstat_r+0x20>)
 8014ac0:	2300      	movs	r3, #0
 8014ac2:	4604      	mov	r4, r0
 8014ac4:	4608      	mov	r0, r1
 8014ac6:	4611      	mov	r1, r2
 8014ac8:	602b      	str	r3, [r5, #0]
 8014aca:	f7f0 fbc3 	bl	8005254 <_fstat>
 8014ace:	1c43      	adds	r3, r0, #1
 8014ad0:	d102      	bne.n	8014ad8 <_fstat_r+0x1c>
 8014ad2:	682b      	ldr	r3, [r5, #0]
 8014ad4:	b103      	cbz	r3, 8014ad8 <_fstat_r+0x1c>
 8014ad6:	6023      	str	r3, [r4, #0]
 8014ad8:	bd38      	pop	{r3, r4, r5, pc}
 8014ada:	bf00      	nop
 8014adc:	20005d08 	.word	0x20005d08

08014ae0 <_isatty_r>:
 8014ae0:	b538      	push	{r3, r4, r5, lr}
 8014ae2:	4d06      	ldr	r5, [pc, #24]	@ (8014afc <_isatty_r+0x1c>)
 8014ae4:	2300      	movs	r3, #0
 8014ae6:	4604      	mov	r4, r0
 8014ae8:	4608      	mov	r0, r1
 8014aea:	602b      	str	r3, [r5, #0]
 8014aec:	f7f0 fbc2 	bl	8005274 <_isatty>
 8014af0:	1c43      	adds	r3, r0, #1
 8014af2:	d102      	bne.n	8014afa <_isatty_r+0x1a>
 8014af4:	682b      	ldr	r3, [r5, #0]
 8014af6:	b103      	cbz	r3, 8014afa <_isatty_r+0x1a>
 8014af8:	6023      	str	r3, [r4, #0]
 8014afa:	bd38      	pop	{r3, r4, r5, pc}
 8014afc:	20005d08 	.word	0x20005d08

08014b00 <sqrt>:
 8014b00:	b538      	push	{r3, r4, r5, lr}
 8014b02:	ed2d 8b02 	vpush	{d8}
 8014b06:	ec55 4b10 	vmov	r4, r5, d0
 8014b0a:	f000 f861 	bl	8014bd0 <__ieee754_sqrt>
 8014b0e:	4622      	mov	r2, r4
 8014b10:	462b      	mov	r3, r5
 8014b12:	4620      	mov	r0, r4
 8014b14:	4629      	mov	r1, r5
 8014b16:	eeb0 8a40 	vmov.f32	s16, s0
 8014b1a:	eef0 8a60 	vmov.f32	s17, s1
 8014b1e:	f7ec f805 	bl	8000b2c <__aeabi_dcmpun>
 8014b22:	b990      	cbnz	r0, 8014b4a <sqrt+0x4a>
 8014b24:	2200      	movs	r2, #0
 8014b26:	2300      	movs	r3, #0
 8014b28:	4620      	mov	r0, r4
 8014b2a:	4629      	mov	r1, r5
 8014b2c:	f7eb ffd6 	bl	8000adc <__aeabi_dcmplt>
 8014b30:	b158      	cbz	r0, 8014b4a <sqrt+0x4a>
 8014b32:	f7fe f831 	bl	8012b98 <__errno>
 8014b36:	2321      	movs	r3, #33	@ 0x21
 8014b38:	6003      	str	r3, [r0, #0]
 8014b3a:	2200      	movs	r2, #0
 8014b3c:	2300      	movs	r3, #0
 8014b3e:	4610      	mov	r0, r2
 8014b40:	4619      	mov	r1, r3
 8014b42:	f7eb fe83 	bl	800084c <__aeabi_ddiv>
 8014b46:	ec41 0b18 	vmov	d8, r0, r1
 8014b4a:	eeb0 0a48 	vmov.f32	s0, s16
 8014b4e:	eef0 0a68 	vmov.f32	s1, s17
 8014b52:	ecbd 8b02 	vpop	{d8}
 8014b56:	bd38      	pop	{r3, r4, r5, pc}

08014b58 <asinf>:
 8014b58:	b508      	push	{r3, lr}
 8014b5a:	ed2d 8b02 	vpush	{d8}
 8014b5e:	eeb0 8a40 	vmov.f32	s16, s0
 8014b62:	f000 f90b 	bl	8014d7c <__ieee754_asinf>
 8014b66:	eeb4 8a48 	vcmp.f32	s16, s16
 8014b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b6e:	eef0 8a40 	vmov.f32	s17, s0
 8014b72:	d615      	bvs.n	8014ba0 <asinf+0x48>
 8014b74:	eeb0 0a48 	vmov.f32	s0, s16
 8014b78:	f000 f81c 	bl	8014bb4 <fabsf>
 8014b7c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8014b80:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8014b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b88:	dd0a      	ble.n	8014ba0 <asinf+0x48>
 8014b8a:	f7fe f805 	bl	8012b98 <__errno>
 8014b8e:	ecbd 8b02 	vpop	{d8}
 8014b92:	2321      	movs	r3, #33	@ 0x21
 8014b94:	6003      	str	r3, [r0, #0]
 8014b96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014b9a:	4804      	ldr	r0, [pc, #16]	@ (8014bac <asinf+0x54>)
 8014b9c:	f000 b812 	b.w	8014bc4 <nanf>
 8014ba0:	eeb0 0a68 	vmov.f32	s0, s17
 8014ba4:	ecbd 8b02 	vpop	{d8}
 8014ba8:	bd08      	pop	{r3, pc}
 8014baa:	bf00      	nop
 8014bac:	08015440 	.word	0x08015440

08014bb0 <atan2f>:
 8014bb0:	f000 b9c8 	b.w	8014f44 <__ieee754_atan2f>

08014bb4 <fabsf>:
 8014bb4:	ee10 3a10 	vmov	r3, s0
 8014bb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014bbc:	ee00 3a10 	vmov	s0, r3
 8014bc0:	4770      	bx	lr
	...

08014bc4 <nanf>:
 8014bc4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8014bcc <nanf+0x8>
 8014bc8:	4770      	bx	lr
 8014bca:	bf00      	nop
 8014bcc:	7fc00000 	.word	0x7fc00000

08014bd0 <__ieee754_sqrt>:
 8014bd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bd4:	4a66      	ldr	r2, [pc, #408]	@ (8014d70 <__ieee754_sqrt+0x1a0>)
 8014bd6:	ec55 4b10 	vmov	r4, r5, d0
 8014bda:	43aa      	bics	r2, r5
 8014bdc:	462b      	mov	r3, r5
 8014bde:	4621      	mov	r1, r4
 8014be0:	d110      	bne.n	8014c04 <__ieee754_sqrt+0x34>
 8014be2:	4622      	mov	r2, r4
 8014be4:	4620      	mov	r0, r4
 8014be6:	4629      	mov	r1, r5
 8014be8:	f7eb fd06 	bl	80005f8 <__aeabi_dmul>
 8014bec:	4602      	mov	r2, r0
 8014bee:	460b      	mov	r3, r1
 8014bf0:	4620      	mov	r0, r4
 8014bf2:	4629      	mov	r1, r5
 8014bf4:	f7eb fb4a 	bl	800028c <__adddf3>
 8014bf8:	4604      	mov	r4, r0
 8014bfa:	460d      	mov	r5, r1
 8014bfc:	ec45 4b10 	vmov	d0, r4, r5
 8014c00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c04:	2d00      	cmp	r5, #0
 8014c06:	dc0e      	bgt.n	8014c26 <__ieee754_sqrt+0x56>
 8014c08:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8014c0c:	4322      	orrs	r2, r4
 8014c0e:	d0f5      	beq.n	8014bfc <__ieee754_sqrt+0x2c>
 8014c10:	b19d      	cbz	r5, 8014c3a <__ieee754_sqrt+0x6a>
 8014c12:	4622      	mov	r2, r4
 8014c14:	4620      	mov	r0, r4
 8014c16:	4629      	mov	r1, r5
 8014c18:	f7eb fb36 	bl	8000288 <__aeabi_dsub>
 8014c1c:	4602      	mov	r2, r0
 8014c1e:	460b      	mov	r3, r1
 8014c20:	f7eb fe14 	bl	800084c <__aeabi_ddiv>
 8014c24:	e7e8      	b.n	8014bf8 <__ieee754_sqrt+0x28>
 8014c26:	152a      	asrs	r2, r5, #20
 8014c28:	d115      	bne.n	8014c56 <__ieee754_sqrt+0x86>
 8014c2a:	2000      	movs	r0, #0
 8014c2c:	e009      	b.n	8014c42 <__ieee754_sqrt+0x72>
 8014c2e:	0acb      	lsrs	r3, r1, #11
 8014c30:	3a15      	subs	r2, #21
 8014c32:	0549      	lsls	r1, r1, #21
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d0fa      	beq.n	8014c2e <__ieee754_sqrt+0x5e>
 8014c38:	e7f7      	b.n	8014c2a <__ieee754_sqrt+0x5a>
 8014c3a:	462a      	mov	r2, r5
 8014c3c:	e7fa      	b.n	8014c34 <__ieee754_sqrt+0x64>
 8014c3e:	005b      	lsls	r3, r3, #1
 8014c40:	3001      	adds	r0, #1
 8014c42:	02dc      	lsls	r4, r3, #11
 8014c44:	d5fb      	bpl.n	8014c3e <__ieee754_sqrt+0x6e>
 8014c46:	1e44      	subs	r4, r0, #1
 8014c48:	1b12      	subs	r2, r2, r4
 8014c4a:	f1c0 0420 	rsb	r4, r0, #32
 8014c4e:	fa21 f404 	lsr.w	r4, r1, r4
 8014c52:	4323      	orrs	r3, r4
 8014c54:	4081      	lsls	r1, r0
 8014c56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014c5a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8014c5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014c62:	07d2      	lsls	r2, r2, #31
 8014c64:	bf5c      	itt	pl
 8014c66:	005b      	lslpl	r3, r3, #1
 8014c68:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8014c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014c70:	bf58      	it	pl
 8014c72:	0049      	lslpl	r1, r1, #1
 8014c74:	2600      	movs	r6, #0
 8014c76:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8014c7a:	107f      	asrs	r7, r7, #1
 8014c7c:	0049      	lsls	r1, r1, #1
 8014c7e:	2016      	movs	r0, #22
 8014c80:	4632      	mov	r2, r6
 8014c82:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8014c86:	1915      	adds	r5, r2, r4
 8014c88:	429d      	cmp	r5, r3
 8014c8a:	bfde      	ittt	le
 8014c8c:	192a      	addle	r2, r5, r4
 8014c8e:	1b5b      	suble	r3, r3, r5
 8014c90:	1936      	addle	r6, r6, r4
 8014c92:	0fcd      	lsrs	r5, r1, #31
 8014c94:	3801      	subs	r0, #1
 8014c96:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8014c9a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014c9e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8014ca2:	d1f0      	bne.n	8014c86 <__ieee754_sqrt+0xb6>
 8014ca4:	4605      	mov	r5, r0
 8014ca6:	2420      	movs	r4, #32
 8014ca8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8014cac:	4293      	cmp	r3, r2
 8014cae:	eb0c 0e00 	add.w	lr, ip, r0
 8014cb2:	dc02      	bgt.n	8014cba <__ieee754_sqrt+0xea>
 8014cb4:	d113      	bne.n	8014cde <__ieee754_sqrt+0x10e>
 8014cb6:	458e      	cmp	lr, r1
 8014cb8:	d811      	bhi.n	8014cde <__ieee754_sqrt+0x10e>
 8014cba:	f1be 0f00 	cmp.w	lr, #0
 8014cbe:	eb0e 000c 	add.w	r0, lr, ip
 8014cc2:	da3f      	bge.n	8014d44 <__ieee754_sqrt+0x174>
 8014cc4:	2800      	cmp	r0, #0
 8014cc6:	db3d      	blt.n	8014d44 <__ieee754_sqrt+0x174>
 8014cc8:	f102 0801 	add.w	r8, r2, #1
 8014ccc:	1a9b      	subs	r3, r3, r2
 8014cce:	458e      	cmp	lr, r1
 8014cd0:	bf88      	it	hi
 8014cd2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8014cd6:	eba1 010e 	sub.w	r1, r1, lr
 8014cda:	4465      	add	r5, ip
 8014cdc:	4642      	mov	r2, r8
 8014cde:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8014ce2:	3c01      	subs	r4, #1
 8014ce4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8014ce8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014cec:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8014cf0:	d1dc      	bne.n	8014cac <__ieee754_sqrt+0xdc>
 8014cf2:	4319      	orrs	r1, r3
 8014cf4:	d01b      	beq.n	8014d2e <__ieee754_sqrt+0x15e>
 8014cf6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8014d74 <__ieee754_sqrt+0x1a4>
 8014cfa:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8014d78 <__ieee754_sqrt+0x1a8>
 8014cfe:	e9da 0100 	ldrd	r0, r1, [sl]
 8014d02:	e9db 2300 	ldrd	r2, r3, [fp]
 8014d06:	f7eb fabf 	bl	8000288 <__aeabi_dsub>
 8014d0a:	e9da 8900 	ldrd	r8, r9, [sl]
 8014d0e:	4602      	mov	r2, r0
 8014d10:	460b      	mov	r3, r1
 8014d12:	4640      	mov	r0, r8
 8014d14:	4649      	mov	r1, r9
 8014d16:	f7eb feeb 	bl	8000af0 <__aeabi_dcmple>
 8014d1a:	b140      	cbz	r0, 8014d2e <__ieee754_sqrt+0x15e>
 8014d1c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8014d20:	e9da 0100 	ldrd	r0, r1, [sl]
 8014d24:	e9db 2300 	ldrd	r2, r3, [fp]
 8014d28:	d10e      	bne.n	8014d48 <__ieee754_sqrt+0x178>
 8014d2a:	3601      	adds	r6, #1
 8014d2c:	4625      	mov	r5, r4
 8014d2e:	1073      	asrs	r3, r6, #1
 8014d30:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8014d34:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8014d38:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8014d3c:	086b      	lsrs	r3, r5, #1
 8014d3e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8014d42:	e759      	b.n	8014bf8 <__ieee754_sqrt+0x28>
 8014d44:	4690      	mov	r8, r2
 8014d46:	e7c1      	b.n	8014ccc <__ieee754_sqrt+0xfc>
 8014d48:	f7eb faa0 	bl	800028c <__adddf3>
 8014d4c:	e9da 8900 	ldrd	r8, r9, [sl]
 8014d50:	4602      	mov	r2, r0
 8014d52:	460b      	mov	r3, r1
 8014d54:	4640      	mov	r0, r8
 8014d56:	4649      	mov	r1, r9
 8014d58:	f7eb fec0 	bl	8000adc <__aeabi_dcmplt>
 8014d5c:	b120      	cbz	r0, 8014d68 <__ieee754_sqrt+0x198>
 8014d5e:	1cab      	adds	r3, r5, #2
 8014d60:	bf08      	it	eq
 8014d62:	3601      	addeq	r6, #1
 8014d64:	3502      	adds	r5, #2
 8014d66:	e7e2      	b.n	8014d2e <__ieee754_sqrt+0x15e>
 8014d68:	1c6b      	adds	r3, r5, #1
 8014d6a:	f023 0501 	bic.w	r5, r3, #1
 8014d6e:	e7de      	b.n	8014d2e <__ieee754_sqrt+0x15e>
 8014d70:	7ff00000 	.word	0x7ff00000
 8014d74:	08015650 	.word	0x08015650
 8014d78:	08015648 	.word	0x08015648

08014d7c <__ieee754_asinf>:
 8014d7c:	b538      	push	{r3, r4, r5, lr}
 8014d7e:	ee10 5a10 	vmov	r5, s0
 8014d82:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8014d86:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8014d8a:	ed2d 8b04 	vpush	{d8-d9}
 8014d8e:	d10c      	bne.n	8014daa <__ieee754_asinf+0x2e>
 8014d90:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014f04 <__ieee754_asinf+0x188>
 8014d94:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8014f08 <__ieee754_asinf+0x18c>
 8014d98:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014d9c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014da0:	eeb0 0a67 	vmov.f32	s0, s15
 8014da4:	ecbd 8b04 	vpop	{d8-d9}
 8014da8:	bd38      	pop	{r3, r4, r5, pc}
 8014daa:	d904      	bls.n	8014db6 <__ieee754_asinf+0x3a>
 8014dac:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014db0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8014db4:	e7f6      	b.n	8014da4 <__ieee754_asinf+0x28>
 8014db6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8014dba:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8014dbe:	d20b      	bcs.n	8014dd8 <__ieee754_asinf+0x5c>
 8014dc0:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8014dc4:	d252      	bcs.n	8014e6c <__ieee754_asinf+0xf0>
 8014dc6:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8014f0c <__ieee754_asinf+0x190>
 8014dca:	ee70 7a27 	vadd.f32	s15, s0, s15
 8014dce:	eef4 7ae8 	vcmpe.f32	s15, s17
 8014dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014dd6:	dce5      	bgt.n	8014da4 <__ieee754_asinf+0x28>
 8014dd8:	f7ff feec 	bl	8014bb4 <fabsf>
 8014ddc:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8014de0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014de4:	ee28 8a27 	vmul.f32	s16, s16, s15
 8014de8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8014f10 <__ieee754_asinf+0x194>
 8014dec:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8014f14 <__ieee754_asinf+0x198>
 8014df0:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8014f18 <__ieee754_asinf+0x19c>
 8014df4:	eea8 7a27 	vfma.f32	s14, s16, s15
 8014df8:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8014f1c <__ieee754_asinf+0x1a0>
 8014dfc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014e00:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8014f20 <__ieee754_asinf+0x1a4>
 8014e04:	eea7 7a88 	vfma.f32	s14, s15, s16
 8014e08:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8014f24 <__ieee754_asinf+0x1a8>
 8014e0c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014e10:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8014f28 <__ieee754_asinf+0x1ac>
 8014e14:	eea7 9a88 	vfma.f32	s18, s15, s16
 8014e18:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8014f2c <__ieee754_asinf+0x1b0>
 8014e1c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8014e20:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8014f30 <__ieee754_asinf+0x1b4>
 8014e24:	eea7 7a88 	vfma.f32	s14, s15, s16
 8014e28:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8014f34 <__ieee754_asinf+0x1b8>
 8014e2c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014e30:	eeb0 0a48 	vmov.f32	s0, s16
 8014e34:	eee7 8a88 	vfma.f32	s17, s15, s16
 8014e38:	f000 f9f8 	bl	801522c <__ieee754_sqrtf>
 8014e3c:	4b3e      	ldr	r3, [pc, #248]	@ (8014f38 <__ieee754_asinf+0x1bc>)
 8014e3e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8014e42:	429c      	cmp	r4, r3
 8014e44:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8014e48:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8014e4c:	d93d      	bls.n	8014eca <__ieee754_asinf+0x14e>
 8014e4e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8014e52:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8014f3c <__ieee754_asinf+0x1c0>
 8014e56:	eee0 7a26 	vfma.f32	s15, s0, s13
 8014e5a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8014f08 <__ieee754_asinf+0x18c>
 8014e5e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014e62:	2d00      	cmp	r5, #0
 8014e64:	bfd8      	it	le
 8014e66:	eeb1 0a40 	vnegle.f32	s0, s0
 8014e6a:	e79b      	b.n	8014da4 <__ieee754_asinf+0x28>
 8014e6c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8014e70:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8014f14 <__ieee754_asinf+0x198>
 8014e74:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8014f10 <__ieee754_asinf+0x194>
 8014e78:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8014f28 <__ieee754_asinf+0x1ac>
 8014e7c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014e80:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8014f1c <__ieee754_asinf+0x1a0>
 8014e84:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014e88:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8014f20 <__ieee754_asinf+0x1a4>
 8014e8c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014e90:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8014f24 <__ieee754_asinf+0x1a8>
 8014e94:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014e98:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8014f18 <__ieee754_asinf+0x19c>
 8014e9c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014ea0:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8014f2c <__ieee754_asinf+0x1b0>
 8014ea4:	eee7 6a86 	vfma.f32	s13, s15, s12
 8014ea8:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8014f30 <__ieee754_asinf+0x1b4>
 8014eac:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8014eb0:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8014f34 <__ieee754_asinf+0x1b8>
 8014eb4:	eee6 6a27 	vfma.f32	s13, s12, s15
 8014eb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014ebc:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8014ec0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8014ec4:	eea0 0a27 	vfma.f32	s0, s0, s15
 8014ec8:	e76c      	b.n	8014da4 <__ieee754_asinf+0x28>
 8014eca:	ee10 3a10 	vmov	r3, s0
 8014ece:	f36f 030b 	bfc	r3, #0, #12
 8014ed2:	ee07 3a10 	vmov	s14, r3
 8014ed6:	eea7 8a47 	vfms.f32	s16, s14, s14
 8014eda:	ee70 5a00 	vadd.f32	s11, s0, s0
 8014ede:	ee30 0a07 	vadd.f32	s0, s0, s14
 8014ee2:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014f04 <__ieee754_asinf+0x188>
 8014ee6:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8014eea:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8014f40 <__ieee754_asinf+0x1c4>
 8014eee:	eee5 7a66 	vfms.f32	s15, s10, s13
 8014ef2:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8014ef6:	eeb0 6a40 	vmov.f32	s12, s0
 8014efa:	eea7 6a66 	vfms.f32	s12, s14, s13
 8014efe:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8014f02:	e7ac      	b.n	8014e5e <__ieee754_asinf+0xe2>
 8014f04:	b33bbd2e 	.word	0xb33bbd2e
 8014f08:	3fc90fdb 	.word	0x3fc90fdb
 8014f0c:	7149f2ca 	.word	0x7149f2ca
 8014f10:	3a4f7f04 	.word	0x3a4f7f04
 8014f14:	3811ef08 	.word	0x3811ef08
 8014f18:	3e2aaaab 	.word	0x3e2aaaab
 8014f1c:	bd241146 	.word	0xbd241146
 8014f20:	3e4e0aa8 	.word	0x3e4e0aa8
 8014f24:	bea6b090 	.word	0xbea6b090
 8014f28:	3d9dc62e 	.word	0x3d9dc62e
 8014f2c:	bf303361 	.word	0xbf303361
 8014f30:	4001572d 	.word	0x4001572d
 8014f34:	c019d139 	.word	0xc019d139
 8014f38:	3f799999 	.word	0x3f799999
 8014f3c:	333bbd2e 	.word	0x333bbd2e
 8014f40:	3f490fdb 	.word	0x3f490fdb

08014f44 <__ieee754_atan2f>:
 8014f44:	ee10 2a90 	vmov	r2, s1
 8014f48:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8014f4c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014f50:	b510      	push	{r4, lr}
 8014f52:	eef0 7a40 	vmov.f32	s15, s0
 8014f56:	d806      	bhi.n	8014f66 <__ieee754_atan2f+0x22>
 8014f58:	ee10 0a10 	vmov	r0, s0
 8014f5c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8014f60:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014f64:	d904      	bls.n	8014f70 <__ieee754_atan2f+0x2c>
 8014f66:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8014f6a:	eeb0 0a67 	vmov.f32	s0, s15
 8014f6e:	bd10      	pop	{r4, pc}
 8014f70:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8014f74:	d103      	bne.n	8014f7e <__ieee754_atan2f+0x3a>
 8014f76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f7a:	f000 b883 	b.w	8015084 <atanf>
 8014f7e:	1794      	asrs	r4, r2, #30
 8014f80:	f004 0402 	and.w	r4, r4, #2
 8014f84:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8014f88:	b943      	cbnz	r3, 8014f9c <__ieee754_atan2f+0x58>
 8014f8a:	2c02      	cmp	r4, #2
 8014f8c:	d05e      	beq.n	801504c <__ieee754_atan2f+0x108>
 8014f8e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8015060 <__ieee754_atan2f+0x11c>
 8014f92:	2c03      	cmp	r4, #3
 8014f94:	bf08      	it	eq
 8014f96:	eef0 7a47 	vmoveq.f32	s15, s14
 8014f9a:	e7e6      	b.n	8014f6a <__ieee754_atan2f+0x26>
 8014f9c:	b941      	cbnz	r1, 8014fb0 <__ieee754_atan2f+0x6c>
 8014f9e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8015064 <__ieee754_atan2f+0x120>
 8014fa2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8015068 <__ieee754_atan2f+0x124>
 8014fa6:	2800      	cmp	r0, #0
 8014fa8:	bfa8      	it	ge
 8014faa:	eef0 7a47 	vmovge.f32	s15, s14
 8014fae:	e7dc      	b.n	8014f6a <__ieee754_atan2f+0x26>
 8014fb0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014fb4:	d110      	bne.n	8014fd8 <__ieee754_atan2f+0x94>
 8014fb6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014fba:	f104 34ff 	add.w	r4, r4, #4294967295
 8014fbe:	d107      	bne.n	8014fd0 <__ieee754_atan2f+0x8c>
 8014fc0:	2c02      	cmp	r4, #2
 8014fc2:	d846      	bhi.n	8015052 <__ieee754_atan2f+0x10e>
 8014fc4:	4b29      	ldr	r3, [pc, #164]	@ (801506c <__ieee754_atan2f+0x128>)
 8014fc6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014fca:	edd3 7a00 	vldr	s15, [r3]
 8014fce:	e7cc      	b.n	8014f6a <__ieee754_atan2f+0x26>
 8014fd0:	2c02      	cmp	r4, #2
 8014fd2:	d841      	bhi.n	8015058 <__ieee754_atan2f+0x114>
 8014fd4:	4b26      	ldr	r3, [pc, #152]	@ (8015070 <__ieee754_atan2f+0x12c>)
 8014fd6:	e7f6      	b.n	8014fc6 <__ieee754_atan2f+0x82>
 8014fd8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014fdc:	d0df      	beq.n	8014f9e <__ieee754_atan2f+0x5a>
 8014fde:	1a5b      	subs	r3, r3, r1
 8014fe0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8014fe4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8014fe8:	da1a      	bge.n	8015020 <__ieee754_atan2f+0xdc>
 8014fea:	2a00      	cmp	r2, #0
 8014fec:	da01      	bge.n	8014ff2 <__ieee754_atan2f+0xae>
 8014fee:	313c      	adds	r1, #60	@ 0x3c
 8014ff0:	db19      	blt.n	8015026 <__ieee754_atan2f+0xe2>
 8014ff2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8014ff6:	f7ff fddd 	bl	8014bb4 <fabsf>
 8014ffa:	f000 f843 	bl	8015084 <atanf>
 8014ffe:	eef0 7a40 	vmov.f32	s15, s0
 8015002:	2c01      	cmp	r4, #1
 8015004:	d012      	beq.n	801502c <__ieee754_atan2f+0xe8>
 8015006:	2c02      	cmp	r4, #2
 8015008:	d017      	beq.n	801503a <__ieee754_atan2f+0xf6>
 801500a:	2c00      	cmp	r4, #0
 801500c:	d0ad      	beq.n	8014f6a <__ieee754_atan2f+0x26>
 801500e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8015074 <__ieee754_atan2f+0x130>
 8015012:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015016:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8015078 <__ieee754_atan2f+0x134>
 801501a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801501e:	e7a4      	b.n	8014f6a <__ieee754_atan2f+0x26>
 8015020:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8015068 <__ieee754_atan2f+0x124>
 8015024:	e7ed      	b.n	8015002 <__ieee754_atan2f+0xbe>
 8015026:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801507c <__ieee754_atan2f+0x138>
 801502a:	e7ea      	b.n	8015002 <__ieee754_atan2f+0xbe>
 801502c:	ee17 3a90 	vmov	r3, s15
 8015030:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015034:	ee07 3a90 	vmov	s15, r3
 8015038:	e797      	b.n	8014f6a <__ieee754_atan2f+0x26>
 801503a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8015074 <__ieee754_atan2f+0x130>
 801503e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015042:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8015078 <__ieee754_atan2f+0x134>
 8015046:	ee77 7a67 	vsub.f32	s15, s14, s15
 801504a:	e78e      	b.n	8014f6a <__ieee754_atan2f+0x26>
 801504c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8015078 <__ieee754_atan2f+0x134>
 8015050:	e78b      	b.n	8014f6a <__ieee754_atan2f+0x26>
 8015052:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8015080 <__ieee754_atan2f+0x13c>
 8015056:	e788      	b.n	8014f6a <__ieee754_atan2f+0x26>
 8015058:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801507c <__ieee754_atan2f+0x138>
 801505c:	e785      	b.n	8014f6a <__ieee754_atan2f+0x26>
 801505e:	bf00      	nop
 8015060:	c0490fdb 	.word	0xc0490fdb
 8015064:	bfc90fdb 	.word	0xbfc90fdb
 8015068:	3fc90fdb 	.word	0x3fc90fdb
 801506c:	08015664 	.word	0x08015664
 8015070:	08015658 	.word	0x08015658
 8015074:	33bbbd2e 	.word	0x33bbbd2e
 8015078:	40490fdb 	.word	0x40490fdb
 801507c:	00000000 	.word	0x00000000
 8015080:	3f490fdb 	.word	0x3f490fdb

08015084 <atanf>:
 8015084:	b538      	push	{r3, r4, r5, lr}
 8015086:	ee10 5a10 	vmov	r5, s0
 801508a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801508e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8015092:	eef0 7a40 	vmov.f32	s15, s0
 8015096:	d310      	bcc.n	80150ba <atanf+0x36>
 8015098:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 801509c:	d904      	bls.n	80150a8 <atanf+0x24>
 801509e:	ee70 7a00 	vadd.f32	s15, s0, s0
 80150a2:	eeb0 0a67 	vmov.f32	s0, s15
 80150a6:	bd38      	pop	{r3, r4, r5, pc}
 80150a8:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80151e0 <atanf+0x15c>
 80150ac:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80151e4 <atanf+0x160>
 80150b0:	2d00      	cmp	r5, #0
 80150b2:	bfc8      	it	gt
 80150b4:	eef0 7a47 	vmovgt.f32	s15, s14
 80150b8:	e7f3      	b.n	80150a2 <atanf+0x1e>
 80150ba:	4b4b      	ldr	r3, [pc, #300]	@ (80151e8 <atanf+0x164>)
 80150bc:	429c      	cmp	r4, r3
 80150be:	d810      	bhi.n	80150e2 <atanf+0x5e>
 80150c0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80150c4:	d20a      	bcs.n	80150dc <atanf+0x58>
 80150c6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80151ec <atanf+0x168>
 80150ca:	ee30 7a07 	vadd.f32	s14, s0, s14
 80150ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80150d2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80150d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150da:	dce2      	bgt.n	80150a2 <atanf+0x1e>
 80150dc:	f04f 33ff 	mov.w	r3, #4294967295
 80150e0:	e013      	b.n	801510a <atanf+0x86>
 80150e2:	f7ff fd67 	bl	8014bb4 <fabsf>
 80150e6:	4b42      	ldr	r3, [pc, #264]	@ (80151f0 <atanf+0x16c>)
 80150e8:	429c      	cmp	r4, r3
 80150ea:	d84f      	bhi.n	801518c <atanf+0x108>
 80150ec:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80150f0:	429c      	cmp	r4, r3
 80150f2:	d841      	bhi.n	8015178 <atanf+0xf4>
 80150f4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80150f8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80150fc:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015100:	2300      	movs	r3, #0
 8015102:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015106:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801510a:	1c5a      	adds	r2, r3, #1
 801510c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8015110:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80151f4 <atanf+0x170>
 8015114:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80151f8 <atanf+0x174>
 8015118:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80151fc <atanf+0x178>
 801511c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8015120:	eee6 5a87 	vfma.f32	s11, s13, s14
 8015124:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8015200 <atanf+0x17c>
 8015128:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801512c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8015204 <atanf+0x180>
 8015130:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015134:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8015208 <atanf+0x184>
 8015138:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801513c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 801520c <atanf+0x188>
 8015140:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015144:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8015210 <atanf+0x18c>
 8015148:	eea6 5a87 	vfma.f32	s10, s13, s14
 801514c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8015214 <atanf+0x190>
 8015150:	eea5 7a26 	vfma.f32	s14, s10, s13
 8015154:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8015218 <atanf+0x194>
 8015158:	eea7 5a26 	vfma.f32	s10, s14, s13
 801515c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 801521c <atanf+0x198>
 8015160:	eea5 7a26 	vfma.f32	s14, s10, s13
 8015164:	ee27 7a26 	vmul.f32	s14, s14, s13
 8015168:	eea5 7a86 	vfma.f32	s14, s11, s12
 801516c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8015170:	d121      	bne.n	80151b6 <atanf+0x132>
 8015172:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015176:	e794      	b.n	80150a2 <atanf+0x1e>
 8015178:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801517c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8015180:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015184:	2301      	movs	r3, #1
 8015186:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801518a:	e7be      	b.n	801510a <atanf+0x86>
 801518c:	4b24      	ldr	r3, [pc, #144]	@ (8015220 <atanf+0x19c>)
 801518e:	429c      	cmp	r4, r3
 8015190:	d80b      	bhi.n	80151aa <atanf+0x126>
 8015192:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8015196:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801519a:	eea0 7a27 	vfma.f32	s14, s0, s15
 801519e:	2302      	movs	r3, #2
 80151a0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80151a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80151a8:	e7af      	b.n	801510a <atanf+0x86>
 80151aa:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80151ae:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80151b2:	2303      	movs	r3, #3
 80151b4:	e7a9      	b.n	801510a <atanf+0x86>
 80151b6:	4a1b      	ldr	r2, [pc, #108]	@ (8015224 <atanf+0x1a0>)
 80151b8:	491b      	ldr	r1, [pc, #108]	@ (8015228 <atanf+0x1a4>)
 80151ba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80151be:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80151c2:	edd3 6a00 	vldr	s13, [r3]
 80151c6:	ee37 7a66 	vsub.f32	s14, s14, s13
 80151ca:	2d00      	cmp	r5, #0
 80151cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80151d0:	edd2 7a00 	vldr	s15, [r2]
 80151d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80151d8:	bfb8      	it	lt
 80151da:	eef1 7a67 	vneglt.f32	s15, s15
 80151de:	e760      	b.n	80150a2 <atanf+0x1e>
 80151e0:	bfc90fdb 	.word	0xbfc90fdb
 80151e4:	3fc90fdb 	.word	0x3fc90fdb
 80151e8:	3edfffff 	.word	0x3edfffff
 80151ec:	7149f2ca 	.word	0x7149f2ca
 80151f0:	3f97ffff 	.word	0x3f97ffff
 80151f4:	3c8569d7 	.word	0x3c8569d7
 80151f8:	3d4bda59 	.word	0x3d4bda59
 80151fc:	bd6ef16b 	.word	0xbd6ef16b
 8015200:	3d886b35 	.word	0x3d886b35
 8015204:	3dba2e6e 	.word	0x3dba2e6e
 8015208:	3e124925 	.word	0x3e124925
 801520c:	3eaaaaab 	.word	0x3eaaaaab
 8015210:	bd15a221 	.word	0xbd15a221
 8015214:	bd9d8795 	.word	0xbd9d8795
 8015218:	bde38e38 	.word	0xbde38e38
 801521c:	be4ccccd 	.word	0xbe4ccccd
 8015220:	401bffff 	.word	0x401bffff
 8015224:	08015680 	.word	0x08015680
 8015228:	08015670 	.word	0x08015670

0801522c <__ieee754_sqrtf>:
 801522c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8015230:	4770      	bx	lr
	...

08015234 <_init>:
 8015234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015236:	bf00      	nop
 8015238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801523a:	bc08      	pop	{r3}
 801523c:	469e      	mov	lr, r3
 801523e:	4770      	bx	lr

08015240 <_fini>:
 8015240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015242:	bf00      	nop
 8015244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015246:	bc08      	pop	{r3}
 8015248:	469e      	mov	lr, r3
 801524a:	4770      	bx	lr
