$date
	Wed Jun 14 00:08:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALUTestBench $end
$var reg 4 ! A [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 4 " B [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 2 # Op [1:0] $end
$upscope $end
$scope module ALUTestBench $end
$var wire 4 $ C [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 4 % Expected_Output [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 1 & Fault_Indicator $end
$upscope $end
$scope module ALUTestBench $end
$var reg 16 ' Fault_Counter [15:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 1 ( clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b0 '
x&
bx %
bx $
bx #
bx "
bx !
$end
#2
b0 $
b0 !
b0 "
b0 #
b0 %
1(
#4
0&
0(
#6
b1 $
b1 !
b1 %
1(
#8
0(
#10
b10 $
b10 !
b10 %
1(
#12
0(
#14
bx $
b1 !
b10 #
b0 %
1(
#16
b1 '
1&
0(
#18
b0 $
b10 !
b1 "
b10 %
1(
#20
b10 '
0(
#22
b10 $
b10 "
b100 %
1(
#24
b11 '
0(
#26
bx !
bx "
bx #
bx %
1(
#28
b100 '
0(
#30
1(
#32
b101 '
0(
#34
1(
#36
b110 '
0(
#38
1(
#40
b111 '
0(
#42
1(
#44
b1000 '
0(
#46
1(
#48
b1001 '
0(
#50
1(
#52
b1010 '
0(
#54
1(
#56
b1011 '
0(
#58
1(
#60
b1100 '
0(
#62
1(
#64
b1101 '
0(
#66
1(
#68
b1110 '
0(
#70
1(
#72
b1111 '
0(
#74
1(
#76
b10000 '
0(
#78
1(
#80
b10001 '
0(
#82
1(
#84
b10010 '
0(
#86
1(
#88
b10011 '
0(
#90
1(
#92
b10100 '
0(
#94
1(
#96
b10101 '
0(
#98
1(
#100
b10110 '
0(
#102
1(
#104
b10111 '
0(
#106
1(
#108
b11000 '
0(
#110
1(
#112
b11001 '
0(
#114
1(
#116
b11010 '
0(
#118
1(
#120
b11011 '
0(
