git clone --depth 1 --no-tags https://github.com/TeHsunWang/Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732304619
git clone --depth 1 --no-tags https://github.com/Kriston-12/Piano-and-Recording.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726307334
git clone --depth 1 --no-tags https://github.com/harini9752/Day-05-03-bit-Asynchronous-up-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730511578
git clone --depth 1 --no-tags https://github.com/jimmyb08901017/LSV_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730532838
git clone --depth 1 --no-tags https://github.com/Honestabe9/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730590959
git clone --depth 1 --no-tags https://github.com/z-huu/ece241-public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727901288
git clone --depth 1 --no-tags https://github.com/2lambda123/sholva.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726207683
git clone --depth 1 --no-tags https://github.com/ahsanali1223/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730203034
git clone --depth 1 --no-tags https://github.com/namnguyen269/edabk_SoC_SNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724084886
git clone --depth 1 --no-tags https://github.com/adtrujillo/Liquid-Crystal-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724272685
git clone --depth 1 --no-tags https://github.com/klin02/UCAS-CA-Lab-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724944751
git clone --depth 1 --no-tags https://github.com/Mrunalini-iitbbs/Fused-Multiplier-Adder_BFLOAT16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724972505
git clone --depth 1 --no-tags https://github.com/Dhruvit-mre/Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724699324
git clone --depth 1 --no-tags https://github.com/dillibabuporlapothula/VL505_FPGA_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725535004
git clone --depth 1 --no-tags https://github.com/mahmud624683/Filter_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725884584
git clone --depth 1 --no-tags https://github.com/ktrom01/Verilog-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725717806
git clone --depth 1 --no-tags https://github.com/SamikshaAtiwadkar/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725906458
git clone --depth 1 --no-tags https://github.com/juarojasco/BebederoAutomatizado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725114154
git clone --depth 1 --no-tags https://github.com/franknguen/frk_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725502270
git clone --depth 1 --no-tags https://github.com/TharunSaiBesthaGaddam/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726087540
git clone --depth 1 --no-tags https://github.com/ObitoUchiha-K/RISCV_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727129164
git clone --depth 1 --no-tags https://github.com/Liakyyypuppy/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726332679
git clone --depth 1 --no-tags https://github.com/KaihaoYuHW/Verilog-RS232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726538101
git clone --depth 1 --no-tags https://github.com/kbashus/Bashus_ECE128_Lab11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725261237
git clone --depth 1 --no-tags https://github.com/abeckes/3300L-GroupD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726353137
git clone --depth 1 --no-tags https://github.com/engrakmal/Digital-Clock-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727683938
git clone --depth 1 --no-tags https://github.com/fff1214/SOC-lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728558762
git clone --depth 1 --no-tags https://github.com/kisek/rvcore_chip2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728582822
git clone --depth 1 --no-tags https://github.com/M-Taqizadeh/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729860350
git clone --depth 1 --no-tags https://github.com/mayy826/Verilog-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728959083
git clone --depth 1 --no-tags https://github.com/damian-pacynko/harmony.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728886693
git clone --depth 1 --no-tags https://github.com/AZ0228/Comp-Org-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724363847
git clone --depth 1 --no-tags https://github.com/Jason910803/test01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729432624
git clone --depth 1 --no-tags https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728262002
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_cabletest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729376774
git clone --depth 1 --no-tags https://github.com/ShubhamRaut9922/Asynchronous_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731249208
git clone --depth 1 --no-tags https://github.com/CLong05/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731187237
git clone --depth 1 --no-tags https://github.com/creampiney/pong-game-basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730046316
git clone --depth 1 --no-tags https://github.com/egorxe/ophelia_fpga_openmpwgf1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731316113
git clone --depth 1 --no-tags https://github.com/AmaanRehman77/Cobra_Combat---FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729411568
git clone --depth 1 --no-tags https://github.com/OmarAlsherbini/3-stage-pipelined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729988098
git clone --depth 1 --no-tags https://github.com/brytay04/Vending-Machine-Basys-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731951716
git clone --depth 1 --no-tags https://github.com/mayy826/Verilog_myNotes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731007355
git clone --depth 1 --no-tags https://github.com/yis722lehigh/ECE401.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731860234
git clone --depth 1 --no-tags https://github.com/hadixcr/Final_Project_Clapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731839291
git clone --depth 1 --no-tags https://github.com/maryyufei21/5-stage-pipeline-processor-based-on-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732282823
git clone --depth 1 --no-tags https://github.com/Hhuaaa/HanoiTower.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732088192
git clone --depth 1 --no-tags https://github.com/Kleistbm/BrickBreaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731792300
git clone --depth 1 --no-tags https://github.com/sustcsugar/basic_verilog_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730804278
git clone --depth 1 --no-tags https://github.com/rtalwart/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732467438
git clone --depth 1 --no-tags https://github.com/daxzio/edatrials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732200808
git clone --depth 1 --no-tags https://github.com/del10208102/del1020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730696074
git clone --depth 1 --no-tags https://github.com/Rochan06/FIFO-Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728370036
git clone --depth 1 --no-tags https://github.com/HowardHuang1225/HD_final_project_tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731897261
git clone --depth 1 --no-tags https://github.com/patel-vikaswdn/100_days_of_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725005451
git clone --depth 1 --no-tags https://github.com/Surajmodi1007/Design-and-Implementation-of-Digital-Timer-on-Altera-DE2-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732346268
git clone --depth 1 --no-tags https://github.com/jakos260/Projekt_uP_PLC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727375452
git clone --depth 1 --no-tags https://github.com/Jedsam/CSE3215LogicProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725062029
git clone --depth 1 --no-tags https://github.com/PSGLGDFaithbian7/Li-Hongji.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724158663
git clone --depth 1 --no-tags https://github.com/emircand/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728111334
git clone --depth 1 --no-tags https://github.com/balbal1/Programmable-Interrupt-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724771156
git clone --depth 1 --no-tags https://github.com/onionc/fpga-notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727010185
git clone --depth 1 --no-tags https://github.com/Satan-23333/Verilog-Auto-Debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726064285
git clone --depth 1 --no-tags https://github.com/AbdallaDalleh/ps-trigger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731483975
git clone --depth 1 --no-tags https://github.com/yuyu0830/FPGA_Maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731429111
git clone --depth 1 --no-tags https://github.com/minahany14/8259-PIC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726548512
git clone --depth 1 --no-tags https://github.com/HighASG936/cursos-youtube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723963685
git clone --depth 1 --no-tags https://github.com/Kai-0530/DLAB_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731716066
git clone --depth 1 --no-tags https://github.com/Lefteris-B/Neural-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724076261
git clone --depth 1 --no-tags https://github.com/its224/ece128-lab11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724804279
git clone --depth 1 --no-tags https://github.com/SamikshaAtiwadkar/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725463541
git clone --depth 1 --no-tags https://github.com/tvd040562/apb_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725837467
git clone --depth 1 --no-tags https://github.com/fzhwenzhou/toy-mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726119248
git clone --depth 1 --no-tags https://github.com/Dash-Priyabrata-UTSA/verilog_neural_network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725796436
git clone --depth 1 --no-tags https://github.com/asic-designer/UART-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726485625
git clone --depth 1 --no-tags https://github.com/binshaea/DigitalDesignProject_PixelPilot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728458397
git clone --depth 1 --no-tags https://github.com/Biabia-o/IIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728693843
git clone --depth 1 --no-tags https://github.com/ECMG19/OQPSK_S_GFMPW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727873357
git clone --depth 1 --no-tags https://github.com/mk-urienza/ODIN_CalciumDisruption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727054598
git clone --depth 1 --no-tags https://github.com/patriciomartinezc/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727487274
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729349250
git clone --depth 1 --no-tags https://github.com/sanjeevani-25/society-car-parking-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725111495
git clone --depth 1 --no-tags https://github.com/ExXidad/FPGA_Homework_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727301793
git clone --depth 1 --no-tags https://github.com/saipraveenankireddy/6_stage_risc_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727581920
git clone --depth 1 --no-tags https://github.com/FaultLocSim/FaultLocSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727707892
git clone --depth 1 --no-tags https://github.com/cuitengwan/GM_cxy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727221140
git clone --depth 1 --no-tags https://github.com/Richard-Younes/Parking-Controller-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727915158
git clone --depth 1 --no-tags https://github.com/kevin127lam/ECE128-Lab11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727920438
git clone --depth 1 --no-tags https://github.com/john-cabaj/Divider-Coprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727557035
git clone --depth 1 --no-tags https://github.com/Spoorthi102003/go_back_n.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728032261
git clone --depth 1 --no-tags https://github.com/asilvaj1/control_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729543895
