set moduleName latnrm_Pipeline_VITIS_LOOP_20_1
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {latnrm_Pipeline_VITIS_LOOP_20_1}
set C_modelType { void 0 }
set C_modelArgList {
	{ empty_56 float 32 regular  }
	{ empty_57 float 32 regular  }
	{ empty_58 float 32 regular  }
	{ empty_59 float 32 regular  }
	{ empty_60 float 32 regular  }
	{ empty_61 float 32 regular  }
	{ empty_62 float 32 regular  }
	{ empty_63 float 32 regular  }
	{ empty_64 float 32 regular  }
	{ empty_65 float 32 regular  }
	{ empty_66 float 32 regular  }
	{ empty_67 float 32 regular  }
	{ empty_68 float 32 regular  }
	{ empty_69 float 32 regular  }
	{ empty_70 float 32 regular  }
	{ empty_71 float 32 regular  }
	{ coeff_V int 32 regular {array 64 { 0 0 } 0 1 }  }
	{ empty_72 float 32 regular  }
	{ empty_73 float 32 regular  }
	{ empty_74 float 32 regular  }
	{ empty_75 float 32 regular  }
	{ empty_76 float 32 regular  }
	{ empty_77 float 32 regular  }
	{ empty_78 float 32 regular  }
	{ empty_79 float 32 regular  }
	{ empty_80 float 32 regular  }
	{ empty_81 float 32 regular  }
	{ empty_82 float 32 regular  }
	{ empty_83 float 32 regular  }
	{ empty_84 float 32 regular  }
	{ empty_85 float 32 regular  }
	{ empty_86 float 32 regular  }
	{ empty_87 float 32 regular  }
	{ empty_88 float 32 regular  }
	{ empty_89 float 32 regular  }
	{ empty_90 float 32 regular  }
	{ empty_91 float 32 regular  }
	{ empty_92 float 32 regular  }
	{ empty_93 float 32 regular  }
	{ empty_94 float 32 regular  }
	{ empty_95 float 32 regular  }
	{ empty_96 float 32 regular  }
	{ empty_97 float 32 regular  }
	{ empty_98 float 32 regular  }
	{ empty_99 float 32 regular  }
	{ empty_100 float 32 regular  }
	{ empty_101 float 32 regular  }
	{ empty_102 float 32 regular  }
	{ empty_103 float 32 regular  }
	{ empty_104 float 32 regular  }
	{ empty_105 float 32 regular  }
	{ empty_106 float 32 regular  }
	{ empty_107 float 32 regular  }
	{ empty_108 float 32 regular  }
	{ empty_109 float 32 regular  }
	{ empty_110 float 32 regular  }
	{ empty_111 float 32 regular  }
	{ empty_112 float 32 regular  }
	{ empty_113 float 32 regular  }
	{ empty_114 float 32 regular  }
	{ empty_115 float 32 regular  }
	{ empty_116 float 32 regular  }
	{ empty_117 float 32 regular  }
	{ empty_118 float 32 regular  }
	{ empty float 32 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "empty_56", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_57", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_58", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_59", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_60", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_61", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_62", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_63", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_64", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_65", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_66", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_67", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_68", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_69", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_70", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_71", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "coeff_V", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "empty_72", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_73", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_74", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_75", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_76", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_77", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_78", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_79", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_80", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_81", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_82", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_83", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_84", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_85", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_86", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_87", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_88", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_89", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_90", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_91", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_92", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_93", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_94", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_95", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_96", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_97", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_98", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_99", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_100", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_101", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_102", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_103", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_104", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_105", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_106", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_107", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_108", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_109", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_110", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_111", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_112", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_113", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_114", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_115", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_116", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_117", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_118", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 81
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ empty_56 sc_in sc_lv 32 signal 0 } 
	{ empty_57 sc_in sc_lv 32 signal 1 } 
	{ empty_58 sc_in sc_lv 32 signal 2 } 
	{ empty_59 sc_in sc_lv 32 signal 3 } 
	{ empty_60 sc_in sc_lv 32 signal 4 } 
	{ empty_61 sc_in sc_lv 32 signal 5 } 
	{ empty_62 sc_in sc_lv 32 signal 6 } 
	{ empty_63 sc_in sc_lv 32 signal 7 } 
	{ empty_64 sc_in sc_lv 32 signal 8 } 
	{ empty_65 sc_in sc_lv 32 signal 9 } 
	{ empty_66 sc_in sc_lv 32 signal 10 } 
	{ empty_67 sc_in sc_lv 32 signal 11 } 
	{ empty_68 sc_in sc_lv 32 signal 12 } 
	{ empty_69 sc_in sc_lv 32 signal 13 } 
	{ empty_70 sc_in sc_lv 32 signal 14 } 
	{ empty_71 sc_in sc_lv 32 signal 15 } 
	{ coeff_V_address0 sc_out sc_lv 6 signal 16 } 
	{ coeff_V_ce0 sc_out sc_logic 1 signal 16 } 
	{ coeff_V_we0 sc_out sc_logic 1 signal 16 } 
	{ coeff_V_d0 sc_out sc_lv 32 signal 16 } 
	{ coeff_V_address1 sc_out sc_lv 6 signal 16 } 
	{ coeff_V_ce1 sc_out sc_logic 1 signal 16 } 
	{ coeff_V_we1 sc_out sc_logic 1 signal 16 } 
	{ coeff_V_d1 sc_out sc_lv 32 signal 16 } 
	{ empty_72 sc_in sc_lv 32 signal 17 } 
	{ empty_73 sc_in sc_lv 32 signal 18 } 
	{ empty_74 sc_in sc_lv 32 signal 19 } 
	{ empty_75 sc_in sc_lv 32 signal 20 } 
	{ empty_76 sc_in sc_lv 32 signal 21 } 
	{ empty_77 sc_in sc_lv 32 signal 22 } 
	{ empty_78 sc_in sc_lv 32 signal 23 } 
	{ empty_79 sc_in sc_lv 32 signal 24 } 
	{ empty_80 sc_in sc_lv 32 signal 25 } 
	{ empty_81 sc_in sc_lv 32 signal 26 } 
	{ empty_82 sc_in sc_lv 32 signal 27 } 
	{ empty_83 sc_in sc_lv 32 signal 28 } 
	{ empty_84 sc_in sc_lv 32 signal 29 } 
	{ empty_85 sc_in sc_lv 32 signal 30 } 
	{ empty_86 sc_in sc_lv 32 signal 31 } 
	{ empty_87 sc_in sc_lv 32 signal 32 } 
	{ empty_88 sc_in sc_lv 32 signal 33 } 
	{ empty_89 sc_in sc_lv 32 signal 34 } 
	{ empty_90 sc_in sc_lv 32 signal 35 } 
	{ empty_91 sc_in sc_lv 32 signal 36 } 
	{ empty_92 sc_in sc_lv 32 signal 37 } 
	{ empty_93 sc_in sc_lv 32 signal 38 } 
	{ empty_94 sc_in sc_lv 32 signal 39 } 
	{ empty_95 sc_in sc_lv 32 signal 40 } 
	{ empty_96 sc_in sc_lv 32 signal 41 } 
	{ empty_97 sc_in sc_lv 32 signal 42 } 
	{ empty_98 sc_in sc_lv 32 signal 43 } 
	{ empty_99 sc_in sc_lv 32 signal 44 } 
	{ empty_100 sc_in sc_lv 32 signal 45 } 
	{ empty_101 sc_in sc_lv 32 signal 46 } 
	{ empty_102 sc_in sc_lv 32 signal 47 } 
	{ empty_103 sc_in sc_lv 32 signal 48 } 
	{ empty_104 sc_in sc_lv 32 signal 49 } 
	{ empty_105 sc_in sc_lv 32 signal 50 } 
	{ empty_106 sc_in sc_lv 32 signal 51 } 
	{ empty_107 sc_in sc_lv 32 signal 52 } 
	{ empty_108 sc_in sc_lv 32 signal 53 } 
	{ empty_109 sc_in sc_lv 32 signal 54 } 
	{ empty_110 sc_in sc_lv 32 signal 55 } 
	{ empty_111 sc_in sc_lv 32 signal 56 } 
	{ empty_112 sc_in sc_lv 32 signal 57 } 
	{ empty_113 sc_in sc_lv 32 signal 58 } 
	{ empty_114 sc_in sc_lv 32 signal 59 } 
	{ empty_115 sc_in sc_lv 32 signal 60 } 
	{ empty_116 sc_in sc_lv 32 signal 61 } 
	{ empty_117 sc_in sc_lv 32 signal 62 } 
	{ empty_118 sc_in sc_lv 32 signal 63 } 
	{ empty sc_in sc_lv 32 signal 64 } 
	{ grp_fu_4824_p_din0 sc_out sc_lv 32 signal -1 } 
	{ grp_fu_4824_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_4824_p_ce sc_out sc_logic 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "empty_56", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_56", "role": "default" }} , 
 	{ "name": "empty_57", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_57", "role": "default" }} , 
 	{ "name": "empty_58", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_58", "role": "default" }} , 
 	{ "name": "empty_59", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_59", "role": "default" }} , 
 	{ "name": "empty_60", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_60", "role": "default" }} , 
 	{ "name": "empty_61", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_61", "role": "default" }} , 
 	{ "name": "empty_62", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_62", "role": "default" }} , 
 	{ "name": "empty_63", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_63", "role": "default" }} , 
 	{ "name": "empty_64", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_64", "role": "default" }} , 
 	{ "name": "empty_65", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_65", "role": "default" }} , 
 	{ "name": "empty_66", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_66", "role": "default" }} , 
 	{ "name": "empty_67", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_67", "role": "default" }} , 
 	{ "name": "empty_68", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_68", "role": "default" }} , 
 	{ "name": "empty_69", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_69", "role": "default" }} , 
 	{ "name": "empty_70", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_70", "role": "default" }} , 
 	{ "name": "empty_71", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_71", "role": "default" }} , 
 	{ "name": "coeff_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "coeff_V", "role": "address0" }} , 
 	{ "name": "coeff_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "coeff_V", "role": "ce0" }} , 
 	{ "name": "coeff_V_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "coeff_V", "role": "we0" }} , 
 	{ "name": "coeff_V_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "coeff_V", "role": "d0" }} , 
 	{ "name": "coeff_V_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "coeff_V", "role": "address1" }} , 
 	{ "name": "coeff_V_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "coeff_V", "role": "ce1" }} , 
 	{ "name": "coeff_V_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "coeff_V", "role": "we1" }} , 
 	{ "name": "coeff_V_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "coeff_V", "role": "d1" }} , 
 	{ "name": "empty_72", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_72", "role": "default" }} , 
 	{ "name": "empty_73", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_73", "role": "default" }} , 
 	{ "name": "empty_74", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_74", "role": "default" }} , 
 	{ "name": "empty_75", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_75", "role": "default" }} , 
 	{ "name": "empty_76", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_76", "role": "default" }} , 
 	{ "name": "empty_77", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_77", "role": "default" }} , 
 	{ "name": "empty_78", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_78", "role": "default" }} , 
 	{ "name": "empty_79", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_79", "role": "default" }} , 
 	{ "name": "empty_80", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_80", "role": "default" }} , 
 	{ "name": "empty_81", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_81", "role": "default" }} , 
 	{ "name": "empty_82", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_82", "role": "default" }} , 
 	{ "name": "empty_83", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_83", "role": "default" }} , 
 	{ "name": "empty_84", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_84", "role": "default" }} , 
 	{ "name": "empty_85", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_85", "role": "default" }} , 
 	{ "name": "empty_86", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_86", "role": "default" }} , 
 	{ "name": "empty_87", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_87", "role": "default" }} , 
 	{ "name": "empty_88", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_88", "role": "default" }} , 
 	{ "name": "empty_89", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_89", "role": "default" }} , 
 	{ "name": "empty_90", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_90", "role": "default" }} , 
 	{ "name": "empty_91", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_91", "role": "default" }} , 
 	{ "name": "empty_92", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_92", "role": "default" }} , 
 	{ "name": "empty_93", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_93", "role": "default" }} , 
 	{ "name": "empty_94", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_94", "role": "default" }} , 
 	{ "name": "empty_95", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_95", "role": "default" }} , 
 	{ "name": "empty_96", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_96", "role": "default" }} , 
 	{ "name": "empty_97", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_97", "role": "default" }} , 
 	{ "name": "empty_98", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_98", "role": "default" }} , 
 	{ "name": "empty_99", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_99", "role": "default" }} , 
 	{ "name": "empty_100", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_100", "role": "default" }} , 
 	{ "name": "empty_101", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_101", "role": "default" }} , 
 	{ "name": "empty_102", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_102", "role": "default" }} , 
 	{ "name": "empty_103", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_103", "role": "default" }} , 
 	{ "name": "empty_104", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_104", "role": "default" }} , 
 	{ "name": "empty_105", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_105", "role": "default" }} , 
 	{ "name": "empty_106", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_106", "role": "default" }} , 
 	{ "name": "empty_107", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_107", "role": "default" }} , 
 	{ "name": "empty_108", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_108", "role": "default" }} , 
 	{ "name": "empty_109", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_109", "role": "default" }} , 
 	{ "name": "empty_110", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_110", "role": "default" }} , 
 	{ "name": "empty_111", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_111", "role": "default" }} , 
 	{ "name": "empty_112", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_112", "role": "default" }} , 
 	{ "name": "empty_113", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_113", "role": "default" }} , 
 	{ "name": "empty_114", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_114", "role": "default" }} , 
 	{ "name": "empty_115", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_115", "role": "default" }} , 
 	{ "name": "empty_116", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_116", "role": "default" }} , 
 	{ "name": "empty_117", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_117", "role": "default" }} , 
 	{ "name": "empty_118", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_118", "role": "default" }} , 
 	{ "name": "empty", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty", "role": "default" }} , 
 	{ "name": "grp_fu_4824_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "grp_fu_4824_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_4824_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_4824_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_4824_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_4824_p_ce", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6"],
		"CDFG" : "latnrm_Pipeline_VITIS_LOOP_20_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "36", "EstimateLatencyMax" : "36",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "empty_56", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_57", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_58", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_59", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_60", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_61", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_62", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_63", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_64", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_65", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_66", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_67", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_68", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_69", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_70", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_71", "Type" : "None", "Direction" : "I"},
			{"Name" : "coeff_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "empty_72", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_73", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_74", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_75", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_76", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_77", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_78", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_79", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_80", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_81", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_82", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_83", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_84", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_85", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_86", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_87", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_88", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_89", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_90", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_91", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_92", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_93", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_94", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_95", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_96", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_97", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_98", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_99", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_100", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_101", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_102", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_103", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_104", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_105", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_106", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_107", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_108", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_109", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_110", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_111", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_112", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_113", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_114", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_115", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_116", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_117", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_118", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "VITIS_LOOP_20_1", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "2", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter2", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter2", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fpext_32ns_64_2_no_dsp_1_U2", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_616_32_1_1_U3", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_616_32_1_1_U4", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_616_32_1_1_U5", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_616_32_1_1_U6", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	latnrm_Pipeline_VITIS_LOOP_20_1 {
		empty_56 {Type I LastRead 0 FirstWrite -1}
		empty_57 {Type I LastRead 0 FirstWrite -1}
		empty_58 {Type I LastRead 0 FirstWrite -1}
		empty_59 {Type I LastRead 0 FirstWrite -1}
		empty_60 {Type I LastRead 0 FirstWrite -1}
		empty_61 {Type I LastRead 0 FirstWrite -1}
		empty_62 {Type I LastRead 0 FirstWrite -1}
		empty_63 {Type I LastRead 0 FirstWrite -1}
		empty_64 {Type I LastRead 0 FirstWrite -1}
		empty_65 {Type I LastRead 0 FirstWrite -1}
		empty_66 {Type I LastRead 0 FirstWrite -1}
		empty_67 {Type I LastRead 0 FirstWrite -1}
		empty_68 {Type I LastRead 0 FirstWrite -1}
		empty_69 {Type I LastRead 0 FirstWrite -1}
		empty_70 {Type I LastRead 0 FirstWrite -1}
		empty_71 {Type I LastRead 0 FirstWrite -1}
		coeff_V {Type O LastRead -1 FirstWrite 3}
		empty_72 {Type I LastRead 0 FirstWrite -1}
		empty_73 {Type I LastRead 0 FirstWrite -1}
		empty_74 {Type I LastRead 0 FirstWrite -1}
		empty_75 {Type I LastRead 0 FirstWrite -1}
		empty_76 {Type I LastRead 0 FirstWrite -1}
		empty_77 {Type I LastRead 0 FirstWrite -1}
		empty_78 {Type I LastRead 0 FirstWrite -1}
		empty_79 {Type I LastRead 0 FirstWrite -1}
		empty_80 {Type I LastRead 0 FirstWrite -1}
		empty_81 {Type I LastRead 0 FirstWrite -1}
		empty_82 {Type I LastRead 0 FirstWrite -1}
		empty_83 {Type I LastRead 0 FirstWrite -1}
		empty_84 {Type I LastRead 0 FirstWrite -1}
		empty_85 {Type I LastRead 0 FirstWrite -1}
		empty_86 {Type I LastRead 0 FirstWrite -1}
		empty_87 {Type I LastRead 0 FirstWrite -1}
		empty_88 {Type I LastRead 0 FirstWrite -1}
		empty_89 {Type I LastRead 0 FirstWrite -1}
		empty_90 {Type I LastRead 0 FirstWrite -1}
		empty_91 {Type I LastRead 0 FirstWrite -1}
		empty_92 {Type I LastRead 0 FirstWrite -1}
		empty_93 {Type I LastRead 0 FirstWrite -1}
		empty_94 {Type I LastRead 0 FirstWrite -1}
		empty_95 {Type I LastRead 0 FirstWrite -1}
		empty_96 {Type I LastRead 0 FirstWrite -1}
		empty_97 {Type I LastRead 0 FirstWrite -1}
		empty_98 {Type I LastRead 0 FirstWrite -1}
		empty_99 {Type I LastRead 0 FirstWrite -1}
		empty_100 {Type I LastRead 0 FirstWrite -1}
		empty_101 {Type I LastRead 0 FirstWrite -1}
		empty_102 {Type I LastRead 0 FirstWrite -1}
		empty_103 {Type I LastRead 0 FirstWrite -1}
		empty_104 {Type I LastRead 0 FirstWrite -1}
		empty_105 {Type I LastRead 0 FirstWrite -1}
		empty_106 {Type I LastRead 0 FirstWrite -1}
		empty_107 {Type I LastRead 0 FirstWrite -1}
		empty_108 {Type I LastRead 0 FirstWrite -1}
		empty_109 {Type I LastRead 0 FirstWrite -1}
		empty_110 {Type I LastRead 0 FirstWrite -1}
		empty_111 {Type I LastRead 0 FirstWrite -1}
		empty_112 {Type I LastRead 0 FirstWrite -1}
		empty_113 {Type I LastRead 0 FirstWrite -1}
		empty_114 {Type I LastRead 0 FirstWrite -1}
		empty_115 {Type I LastRead 0 FirstWrite -1}
		empty_116 {Type I LastRead 0 FirstWrite -1}
		empty_117 {Type I LastRead 0 FirstWrite -1}
		empty_118 {Type I LastRead 0 FirstWrite -1}
		empty {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "36", "Max" : "36"}
	, {"Name" : "Interval", "Min" : "36", "Max" : "36"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	empty_56 { ap_none {  { empty_56 in_data 0 32 } } }
	empty_57 { ap_none {  { empty_57 in_data 0 32 } } }
	empty_58 { ap_none {  { empty_58 in_data 0 32 } } }
	empty_59 { ap_none {  { empty_59 in_data 0 32 } } }
	empty_60 { ap_none {  { empty_60 in_data 0 32 } } }
	empty_61 { ap_none {  { empty_61 in_data 0 32 } } }
	empty_62 { ap_none {  { empty_62 in_data 0 32 } } }
	empty_63 { ap_none {  { empty_63 in_data 0 32 } } }
	empty_64 { ap_none {  { empty_64 in_data 0 32 } } }
	empty_65 { ap_none {  { empty_65 in_data 0 32 } } }
	empty_66 { ap_none {  { empty_66 in_data 0 32 } } }
	empty_67 { ap_none {  { empty_67 in_data 0 32 } } }
	empty_68 { ap_none {  { empty_68 in_data 0 32 } } }
	empty_69 { ap_none {  { empty_69 in_data 0 32 } } }
	empty_70 { ap_none {  { empty_70 in_data 0 32 } } }
	empty_71 { ap_none {  { empty_71 in_data 0 32 } } }
	coeff_V { ap_memory {  { coeff_V_address0 mem_address 1 6 }  { coeff_V_ce0 mem_ce 1 1 }  { coeff_V_we0 mem_we 1 1 }  { coeff_V_d0 mem_din 1 32 }  { coeff_V_address1 MemPortADDR2 1 6 }  { coeff_V_ce1 MemPortCE2 1 1 }  { coeff_V_we1 MemPortWE2 1 1 }  { coeff_V_d1 MemPortDIN2 1 32 } } }
	empty_72 { ap_none {  { empty_72 in_data 0 32 } } }
	empty_73 { ap_none {  { empty_73 in_data 0 32 } } }
	empty_74 { ap_none {  { empty_74 in_data 0 32 } } }
	empty_75 { ap_none {  { empty_75 in_data 0 32 } } }
	empty_76 { ap_none {  { empty_76 in_data 0 32 } } }
	empty_77 { ap_none {  { empty_77 in_data 0 32 } } }
	empty_78 { ap_none {  { empty_78 in_data 0 32 } } }
	empty_79 { ap_none {  { empty_79 in_data 0 32 } } }
	empty_80 { ap_none {  { empty_80 in_data 0 32 } } }
	empty_81 { ap_none {  { empty_81 in_data 0 32 } } }
	empty_82 { ap_none {  { empty_82 in_data 0 32 } } }
	empty_83 { ap_none {  { empty_83 in_data 0 32 } } }
	empty_84 { ap_none {  { empty_84 in_data 0 32 } } }
	empty_85 { ap_none {  { empty_85 in_data 0 32 } } }
	empty_86 { ap_none {  { empty_86 in_data 0 32 } } }
	empty_87 { ap_none {  { empty_87 in_data 0 32 } } }
	empty_88 { ap_none {  { empty_88 in_data 0 32 } } }
	empty_89 { ap_none {  { empty_89 in_data 0 32 } } }
	empty_90 { ap_none {  { empty_90 in_data 0 32 } } }
	empty_91 { ap_none {  { empty_91 in_data 0 32 } } }
	empty_92 { ap_none {  { empty_92 in_data 0 32 } } }
	empty_93 { ap_none {  { empty_93 in_data 0 32 } } }
	empty_94 { ap_none {  { empty_94 in_data 0 32 } } }
	empty_95 { ap_none {  { empty_95 in_data 0 32 } } }
	empty_96 { ap_none {  { empty_96 in_data 0 32 } } }
	empty_97 { ap_none {  { empty_97 in_data 0 32 } } }
	empty_98 { ap_none {  { empty_98 in_data 0 32 } } }
	empty_99 { ap_none {  { empty_99 in_data 0 32 } } }
	empty_100 { ap_none {  { empty_100 in_data 0 32 } } }
	empty_101 { ap_none {  { empty_101 in_data 0 32 } } }
	empty_102 { ap_none {  { empty_102 in_data 0 32 } } }
	empty_103 { ap_none {  { empty_103 in_data 0 32 } } }
	empty_104 { ap_none {  { empty_104 in_data 0 32 } } }
	empty_105 { ap_none {  { empty_105 in_data 0 32 } } }
	empty_106 { ap_none {  { empty_106 in_data 0 32 } } }
	empty_107 { ap_none {  { empty_107 in_data 0 32 } } }
	empty_108 { ap_none {  { empty_108 in_data 0 32 } } }
	empty_109 { ap_none {  { empty_109 in_data 0 32 } } }
	empty_110 { ap_none {  { empty_110 in_data 0 32 } } }
	empty_111 { ap_none {  { empty_111 in_data 0 32 } } }
	empty_112 { ap_none {  { empty_112 in_data 0 32 } } }
	empty_113 { ap_none {  { empty_113 in_data 0 32 } } }
	empty_114 { ap_none {  { empty_114 in_data 0 32 } } }
	empty_115 { ap_none {  { empty_115 in_data 0 32 } } }
	empty_116 { ap_none {  { empty_116 in_data 0 32 } } }
	empty_117 { ap_none {  { empty_117 in_data 0 32 } } }
	empty_118 { ap_none {  { empty_118 in_data 0 32 } } }
	empty { ap_none {  { empty in_data 0 32 } } }
}
