#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  2 20:24:50 2025
# Process ID: 19500
# Current directory: C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14504 C:\Users\demon\INTERNSHIP\src_sim_vivado\AXI_UART_V2\AXI_UART_V2.xpr
# Log file: C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/vivado.log
# Journal file: C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/demon/INTERNSHIP/src_sim_vivado/ip_repo/tests_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 947.332 ; gain = 239.738
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_TOP_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AXI_TOP_TEST_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:38 . Memory (MB): peak = 951.664 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:39 . Memory (MB): peak = 951.664 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_TOP_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AXI_TOP_TEST_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:04:59 . Memory (MB): peak = 951.715 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:04:59 . Memory (MB): peak = 951.715 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_TOP_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AXI_TOP_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AR_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AW_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AW_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/R_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/W_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol awfull, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:230]
INFO: [VRFC 10-2458] undeclared symbol awempty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:231]
INFO: [VRFC 10-2458] undeclared symbol addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:234]
INFO: [VRFC 10-2458] undeclared symbol addr_read_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:236]
INFO: [VRFC 10-2458] undeclared symbol read_wdata, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:244]
INFO: [VRFC 10-2458] undeclared symbol out_wdata_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:245]
INFO: [VRFC 10-2458] undeclared symbol w_full, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:246]
INFO: [VRFC 10-2458] undeclared symbol w_empty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:247]
INFO: [VRFC 10-2458] undeclared symbol ar_addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:274]
INFO: [VRFC 10-2458] undeclared symbol wr_r_fifo_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:283]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:370]
INFO: [VRFC 10-2458] undeclared symbol r_fifo_wr_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:380]
INFO: [VRFC 10-2458] undeclared symbol rx_data_valid, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:389]
INFO: [VRFC 10-2458] undeclared symbol rx_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:391]
INFO: [VRFC 10-2458] undeclared symbol char_time_out, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:392]
INFO: [VRFC 10-2458] undeclared symbol uart_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:415]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_CONTROLLER
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:124]
INFO: [VRFC 10-2458] undeclared symbol rx_wr_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:212]
INFO: [VRFC 10-2458] undeclared symbol rx_rd_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:216]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_TOP_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_MASTER_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xelab -wto 2e702ec8ccac4b4b9e6e27ddbcda8bf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_TOP_TEST_behav xil_defaultlib.AXI_TOP_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2e702ec8ccac4b4b9e6e27ddbcda8bf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_TOP_TEST_behav xil_defaultlib.AXI_TOP_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_MASTER
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=50)
Compiling module xil_defaultlib.AW_FIFO_default
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=72)
Compiling module xil_defaultlib.W_FIFO_default
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.AR_FIFO_default
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=71)
Compiling module xil_defaultlib.R_FIFO_default
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.WRITE_BUFFER_CONTROLLER(W_DEPTH=...
Compiling module xil_defaultlib.READ_BUFFER_CONTROLLER(W_DEPTH=3...
Compiling module xil_defaultlib.UART_FIFO(DATA_WIDTH=8)
Compiling module xil_defaultlib.UART_FIFO(DATA_WIDTH=64)
Compiling module xil_defaultlib.UART_CONTROLLER(W_DEPTH=32,R_DEP...
Compiling module xil_defaultlib.AXI_TOP_WRAPPER
Compiling module xil_defaultlib.AXI_TOP_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_TOP_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_TOP_TEST_behav -key {Behavioral:sim_1:Functional:AXI_TOP_TEST} -tclbatch {AXI_TOP_TEST.tcl} -view {C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_TOP_TEST_behav_AW.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_TOP_TEST_behav_AW.wcfg
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/rst was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/wr_clk was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/wr_en was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/wr_data was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/wr_ready was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/rd_clk was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/rd_en was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/rd_data was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/rd_ready was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/full was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/empty was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/used_entries was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/mem was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/wr_state was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/rd_state was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/wr_pointer was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/rd_pointer was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/sync_1 was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/DEPTH was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/COUNTER_WIDTH was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/BYTES was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/BYTE_POINTER_WIDTH was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/IDEL was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/WRITE was not found in the design.
WARNING: Simulation object /AXI_TOP_TEST/dut/uart_controller_inst/TxFIFO/READ was not found in the design.
source AXI_TOP_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting AW channel test...
DF===== A
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_TOP_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1005.078 ; gain = 53.363
current_wave_config {AXI_TOP_TEST_behav_AW.wcfg}
AXI_TOP_TEST_behav_AW.wcfg
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/rx}} 
current_wave_config {AXI_TOP_TEST_behav_AW.wcfg}
AXI_TOP_TEST_behav_AW.wcfg
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_enable}} 
current_wave_config {AXI_TOP_TEST_behav_AW.wcfg}
AXI_TOP_TEST_behav_AW.wcfg
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_full}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_TOP_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AXI_TOP_TEST_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1019.770 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.770 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_TOP_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AXI_TOP_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AR_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AW_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AW_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/R_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/W_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol awfull, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:230]
INFO: [VRFC 10-2458] undeclared symbol awempty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:231]
INFO: [VRFC 10-2458] undeclared symbol addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:234]
INFO: [VRFC 10-2458] undeclared symbol addr_read_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:236]
INFO: [VRFC 10-2458] undeclared symbol read_wdata, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:244]
INFO: [VRFC 10-2458] undeclared symbol out_wdata_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:245]
INFO: [VRFC 10-2458] undeclared symbol w_full, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:246]
INFO: [VRFC 10-2458] undeclared symbol w_empty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:247]
INFO: [VRFC 10-2458] undeclared symbol ar_addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:274]
INFO: [VRFC 10-2458] undeclared symbol wr_r_fifo_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:283]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:370]
INFO: [VRFC 10-2458] undeclared symbol r_fifo_wr_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:380]
INFO: [VRFC 10-2458] undeclared symbol rx_data_valid, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:389]
INFO: [VRFC 10-2458] undeclared symbol rx_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:391]
INFO: [VRFC 10-2458] undeclared symbol char_time_out, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:392]
INFO: [VRFC 10-2458] undeclared symbol uart_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:415]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_CONTROLLER
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:124]
INFO: [VRFC 10-2458] undeclared symbol rx_wr_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:212]
INFO: [VRFC 10-2458] undeclared symbol rx_rd_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:216]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_TOP_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_MASTER_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xelab -wto 2e702ec8ccac4b4b9e6e27ddbcda8bf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_TOP_TEST_behav xil_defaultlib.AXI_TOP_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2e702ec8ccac4b4b9e6e27ddbcda8bf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_TOP_TEST_behav xil_defaultlib.AXI_TOP_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_MASTER
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=50)
Compiling module xil_defaultlib.AW_FIFO_default
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=72)
Compiling module xil_defaultlib.W_FIFO_default
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.AR_FIFO_default
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=71)
Compiling module xil_defaultlib.R_FIFO_default
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.WRITE_BUFFER_CONTROLLER(W_DEPTH=...
Compiling module xil_defaultlib.READ_BUFFER_CONTROLLER(W_DEPTH=3...
Compiling module xil_defaultlib.UART_FIFO(DATA_WIDTH=8)
Compiling module xil_defaultlib.UART_FIFO(DATA_WIDTH=64)
Compiling module xil_defaultlib.UART_CONTROLLER(W_DEPTH=32,R_DEP...
Compiling module xil_defaultlib.AXI_TOP_WRAPPER
Compiling module xil_defaultlib.AXI_TOP_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_TOP_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Starting AW channel test...
DF===== A
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.238 ; gain = 3.469
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/uart_rx_state}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/rst}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/rd_clk}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/rx}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/dut/r_tx}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/uart_clk}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rst}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rd_clk}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_data}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_data_valid}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_addr}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_fifo_mem_left}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_ready}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_data}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_data_valid}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_addr}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_en}} {{/AXI_TOP_TEST/dut/UART_CONTROL/char_time_out}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx}} {{/AXI_TOP_TEST/dut/UART_CONTROL/cntrl_reg}} {{/AXI_TOP_TEST/dut/UART_CONTROL/status_reg}} {{/AXI_TOP_TEST/dut/UART_CONTROL/r_IER}} {{/AXI_TOP_TEST/dut/UART_CONTROL/r_IDR}} {{/AXI_TOP_TEST/dut/UART_CONTROL/r_ISR}} {{/AXI_TOP_TEST/dut/UART_CONTROL/r_IMR}} {{/AXI_TOP_TEST/dut/UART_CONTROL/baud_reg}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_wr_en}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_rd_en}} {{/AXI_TOP_TEST/dut/UART_CONTROL/in_rx_data}} {{/AXI_TOP_TEST/dut/UART_CONTROL/out_rx_data}} {{/AXI_TOP_TEST/dut/UART_CONTROL/in_tx_data}} {{/AXI_TOP_TEST/dut/UART_CONTROL/out_tx_data}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_entries}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_entries}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_action_state}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_action_state}} {{/AXI_TOP_TEST/dut/UART_CONTROL/uart_tx_state}} {{/AXI_TOP_TEST/dut/UART_CONTROL/uart_rx_state}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_fifo_state}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_fifo_state}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_wr_start}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_rd_start}} {{/AXI_TOP_TEST/dut/UART_CONTROL/uart_rx_data}} {{/AXI_TOP_TEST/dut/UART_CONTROL/w_addr}} {{/AXI_TOP_TEST/dut/UART_CONTROL/r_addr}} {{/AXI_TOP_TEST/dut/UART_CONTROL/w_data}} {{/AXI_TOP_TEST/dut/UART_CONTROL/r_data}} {{/AXI_TOP_TEST/dut/UART_CONTROL/wr_bit_counter}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rd_bit_counter}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_empty}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_full}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_empty}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_full}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_active}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_active}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_mem_used}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_mem_left}} {{/AXI_TOP_TEST/dut/UART_CONTROL/overrun_error}} {{/AXI_TOP_TEST/dut/UART_CONTROL/parity_error}} {{/AXI_TOP_TEST/dut/UART_CONTROL/frame_error}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_fifo_status}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_fifo_status}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_fifo_rst}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_fifo_rst}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_enable}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_enable}} {{/AXI_TOP_TEST/dut/UART_CONTROL/stop_bit}} {{/AXI_TOP_TEST/dut/UART_CONTROL/parity_bit}} {{/AXI_TOP_TEST/dut/UART_CONTROL/data_bits}} {{/AXI_TOP_TEST/dut/UART_CONTROL/sample_rate}} {{/AXI_TOP_TEST/dut/UART_CONTROL/tx_trig}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_trig}} {{/AXI_TOP_TEST/dut/UART_CONTROL/exp_parity}} {{/AXI_TOP_TEST/dut/UART_CONTROL/parity}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_wr_en}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_rd_en}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1048.680 ; gain = 19.094
run 300 us
Starting AW channel test...
DF===== A
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_TOP_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AXI_TOP_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AR_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AW_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AW_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/R_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/W_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol awfull, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:230]
INFO: [VRFC 10-2458] undeclared symbol awempty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:231]
INFO: [VRFC 10-2458] undeclared symbol addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:234]
INFO: [VRFC 10-2458] undeclared symbol addr_read_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:236]
INFO: [VRFC 10-2458] undeclared symbol read_wdata, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:244]
INFO: [VRFC 10-2458] undeclared symbol out_wdata_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:245]
INFO: [VRFC 10-2458] undeclared symbol w_full, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:246]
INFO: [VRFC 10-2458] undeclared symbol w_empty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:247]
INFO: [VRFC 10-2458] undeclared symbol ar_addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:274]
INFO: [VRFC 10-2458] undeclared symbol wr_r_fifo_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:283]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:370]
INFO: [VRFC 10-2458] undeclared symbol r_fifo_wr_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:380]
INFO: [VRFC 10-2458] undeclared symbol rx_data_valid, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:389]
INFO: [VRFC 10-2458] undeclared symbol rx_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:391]
INFO: [VRFC 10-2458] undeclared symbol char_time_out, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:392]
INFO: [VRFC 10-2458] undeclared symbol uart_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:415]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:433]
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:434]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_CONTROLLER
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:124]
INFO: [VRFC 10-2458] undeclared symbol rx_wr_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:212]
INFO: [VRFC 10-2458] undeclared symbol rx_rd_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:216]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_TOP_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_MASTER_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xelab -wto 2e702ec8ccac4b4b9e6e27ddbcda8bf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_TOP_TEST_behav xil_defaultlib.AXI_TOP_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2e702ec8ccac4b4b9e6e27ddbcda8bf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_TOP_TEST_behav xil_defaultlib.AXI_TOP_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_MASTER
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=50)
Compiling module xil_defaultlib.AW_FIFO_default
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=72)
Compiling module xil_defaultlib.W_FIFO_default
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.AR_FIFO_default
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=71)
Compiling module xil_defaultlib.R_FIFO_default
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.WRITE_BUFFER_CONTROLLER(W_DEPTH=...
Compiling module xil_defaultlib.READ_BUFFER_CONTROLLER(W_DEPTH=3...
Compiling module xil_defaultlib.UART_FIFO(DATA_WIDTH=8)
Compiling module xil_defaultlib.UART_FIFO(DATA_WIDTH=64)
Compiling module xil_defaultlib.UART_CONTROLLER(W_DEPTH=32,R_DEP...
Compiling module xil_defaultlib.AXI_TOP_WRAPPER
Compiling module xil_defaultlib.AXI_TOP_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_TOP_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Starting AW channel test...
DF===== A
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1048.680 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_TOP_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AXI_TOP_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AR_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AW_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AW_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/R_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/W_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol awfull, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:230]
INFO: [VRFC 10-2458] undeclared symbol awempty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:231]
INFO: [VRFC 10-2458] undeclared symbol addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:234]
INFO: [VRFC 10-2458] undeclared symbol addr_read_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:236]
INFO: [VRFC 10-2458] undeclared symbol read_wdata, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:244]
INFO: [VRFC 10-2458] undeclared symbol out_wdata_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:245]
INFO: [VRFC 10-2458] undeclared symbol w_full, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:246]
INFO: [VRFC 10-2458] undeclared symbol w_empty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:247]
INFO: [VRFC 10-2458] undeclared symbol ar_addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:274]
INFO: [VRFC 10-2458] undeclared symbol wr_r_fifo_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:283]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:370]
INFO: [VRFC 10-2458] undeclared symbol r_fifo_wr_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:380]
INFO: [VRFC 10-2458] undeclared symbol rx_data_valid, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:389]
INFO: [VRFC 10-2458] undeclared symbol rx_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:391]
INFO: [VRFC 10-2458] undeclared symbol char_time_out, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:392]
INFO: [VRFC 10-2458] undeclared symbol uart_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:415]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_CONTROLLER
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:124]
INFO: [VRFC 10-2458] undeclared symbol rx_wr_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:212]
INFO: [VRFC 10-2458] undeclared symbol rx_rd_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:216]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_TOP_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_MASTER_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xelab -wto 2e702ec8ccac4b4b9e6e27ddbcda8bf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_TOP_TEST_behav xil_defaultlib.AXI_TOP_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2e702ec8ccac4b4b9e6e27ddbcda8bf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_TOP_TEST_behav xil_defaultlib.AXI_TOP_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_MASTER
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=50)
Compiling module xil_defaultlib.AW_FIFO_default
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=72)
Compiling module xil_defaultlib.W_FIFO_default
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.AR_FIFO_default
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=71)
Compiling module xil_defaultlib.R_FIFO_default
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.WRITE_BUFFER_CONTROLLER(W_DEPTH=...
Compiling module xil_defaultlib.READ_BUFFER_CONTROLLER(W_DEPTH=3...
Compiling module xil_defaultlib.UART_FIFO(DATA_WIDTH=8)
Compiling module xil_defaultlib.UART_FIFO(DATA_WIDTH=64)
Compiling module xil_defaultlib.UART_CONTROLLER(W_DEPTH=32,R_DEP...
Compiling module xil_defaultlib.AXI_TOP_WRAPPER
Compiling module xil_defaultlib.AXI_TOP_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_TOP_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Starting AW channel test...
DF===== A
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1048.680 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/rd_bit_counter}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_en}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_action_state}} {{/AXI_TOP_TEST/dut/UART_CONTROL/uart_rx_state}} {{/AXI_TOP_TEST/dut/UART_CONTROL/rx_fifo_state}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/uart_rx_data}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_TOP_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AXI_TOP_TEST_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1048.680 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1048.680 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_TOP_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AXI_TOP_TEST_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1048.680 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1048.680 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_TOP_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AXI_TOP_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AR_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AW_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AW_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/R_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/W_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol awfull, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:230]
INFO: [VRFC 10-2458] undeclared symbol awempty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:231]
INFO: [VRFC 10-2458] undeclared symbol addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:234]
INFO: [VRFC 10-2458] undeclared symbol addr_read_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:236]
INFO: [VRFC 10-2458] undeclared symbol read_wdata, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:244]
INFO: [VRFC 10-2458] undeclared symbol out_wdata_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:245]
INFO: [VRFC 10-2458] undeclared symbol w_full, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:246]
INFO: [VRFC 10-2458] undeclared symbol w_empty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:247]
INFO: [VRFC 10-2458] undeclared symbol ar_addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:274]
INFO: [VRFC 10-2458] undeclared symbol wr_r_fifo_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:283]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:370]
INFO: [VRFC 10-2458] undeclared symbol r_fifo_wr_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:380]
INFO: [VRFC 10-2458] undeclared symbol rx_data_valid, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:389]
INFO: [VRFC 10-2458] undeclared symbol rx_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:391]
INFO: [VRFC 10-2458] undeclared symbol char_time_out, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:392]
INFO: [VRFC 10-2458] undeclared symbol uart_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:415]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_CONTROLLER
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:124]
INFO: [VRFC 10-2458] undeclared symbol rx_wr_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:212]
INFO: [VRFC 10-2458] undeclared symbol rx_rd_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:216]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_TOP_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_MASTER_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.sim/sim_1/behav/xsim'
"xelab -wto 2e702ec8ccac4b4b9e6e27ddbcda8bf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_TOP_TEST_behav xil_defaultlib.AXI_TOP_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2e702ec8ccac4b4b9e6e27ddbcda8bf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_TOP_TEST_behav xil_defaultlib.AXI_TOP_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_MASTER
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=50)
Compiling module xil_defaultlib.AW_FIFO_default
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=72)
Compiling module xil_defaultlib.W_FIFO_default
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.AR_FIFO_default
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=71)
Compiling module xil_defaultlib.R_FIFO_default
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.WRITE_BUFFER_CONTROLLER(W_DEPTH=...
Compiling module xil_defaultlib.READ_BUFFER_CONTROLLER(W_DEPTH=3...
Compiling module xil_defaultlib.UART_FIFO(DATA_WIDTH=8)
Compiling module xil_defaultlib.UART_FIFO(DATA_WIDTH=64)
Compiling module xil_defaultlib.UART_CONTROLLER(W_DEPTH=32,R_DEP...
Compiling module xil_defaultlib.AXI_TOP_WRAPPER
Compiling module xil_defaultlib.AXI_TOP_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_TOP_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Starting AW channel test...
DF===== A
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1048.680 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/dut/UART_CONTROL/out_tx_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
Starting AW channel test...
DF===== A
run 300 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
Starting AW channel test...
DF===== A
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AXI_TOP_TEST/rd_clk}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 20:55:28 2025...
