`timescale 1ns / 1ps
module Full_Subtractor(
    input a,
    input b,
    input c_in,
    output difference,
    output barrow
    );
    wire w1,w2,w3,w4;
    xor g1(difference,a,b,c_in);
    not g2(w1,a);
    and g3(w2,w1,b);
    and g4(w3,b,c_in);
    and g5(w4,w1,c_in);
    or g6(barrow,w2,w3,w4);
    
endmodule
